{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734274951781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734274951781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 16:02:31 2024 " "Processing started: Sun Dec 15 16:02:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734274951781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734274951781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734274951781 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734274952570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiClk-rtl " "Found design unit 1: digiClk-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953050 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiClk " "Found entity 1: digiClk" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953053 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953056 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953058 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953061 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953064 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_width_adapter-rtl " "Found design unit 1: digiclk_width_adapter-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_width_adapter.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953068 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_width_adapter " "Found entity 1: digiclk_width_adapter" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_width_adapter.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_width_adapter_001-rtl " "Found design unit 1: digiclk_width_adapter_001-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_width_adapter_001.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953070 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_width_adapter_001 " "Found entity 1: digiclk_width_adapter_001" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_width_adapter_001.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_cpu_instruction_master_translator-rtl " "Found design unit 1: digiclk_cpu_instruction_master_translator-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953073 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_cpu_instruction_master_translator " "Found entity 1: digiclk_cpu_instruction_master_translator" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_cpu_data_master_translator-rtl " "Found design unit 1: digiclk_cpu_data_master_translator-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953076 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_cpu_data_master_translator " "Found entity 1: digiclk_cpu_data_master_translator" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: digiclk_cpu_jtag_debug_module_translator-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953080 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_cpu_jtag_debug_module_translator " "Found entity 1: digiclk_cpu_jtag_debug_module_translator" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_sdram_controler_s1_translator-rtl " "Found design unit 1: digiclk_sdram_controler_s1_translator-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953083 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_sdram_controler_s1_translator " "Found entity 1: digiclk_sdram_controler_s1_translator" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_timer_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_timer_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_timer_0_s1_translator-rtl " "Found design unit 1: digiclk_timer_0_s1_translator-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953086 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_timer_0_s1_translator " "Found entity 1: digiclk_timer_0_s1_translator" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_key_avalon_parallel_port_slave_translator-rtl " "Found design unit 1: digiclk_key_avalon_parallel_port_slave_translator-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953089 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_key_avalon_parallel_port_slave_translator " "Found entity 1: digiclk_key_avalon_parallel_port_slave_translator" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_jtag_uart_0_avalon_jtag_slave_translator-rtl " "Found design unit 1: digiclk_jtag_uart_0_avalon_jtag_slave_translator-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953092 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_jtag_uart_0_avalon_jtag_slave_translator " "Found entity 1: digiclk_jtag_uart_0_avalon_jtag_slave_translator" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digiclk_sys_id_control_slave_translator-rtl " "Found design unit 1: digiclk_sys_id_control_slave_translator-rtl" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953095 ""} { "Info" "ISGN_ENTITY_NAME" "1 digiclk_sys_id_control_slave_translator " "Found entity 1: digiclk_sys_id_control_slave_translator" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_irq_mapper " "Found entity 1: digiClk_irq_mapper" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_irq_mapper.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953112 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_rsp_xbar_mux_001 " "Found entity 1: digiClk_rsp_xbar_mux_001" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_rsp_xbar_mux_001.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_rsp_xbar_mux " "Found entity 1: digiClk_rsp_xbar_mux" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_rsp_xbar_mux.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_rsp_xbar_demux_003 " "Found entity 1: digiClk_rsp_xbar_demux_003" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_rsp_xbar_demux_003.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_rsp_xbar_demux " "Found entity 1: digiClk_rsp_xbar_demux" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_rsp_xbar_demux.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_cmd_xbar_mux " "Found entity 1: digiClk_cmd_xbar_mux" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_cmd_xbar_mux.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_cmd_xbar_demux_001 " "Found entity 1: digiClk_cmd_xbar_demux_001" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_cmd_xbar_demux_001.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_cmd_xbar_demux " "Found entity 1: digiClk_cmd_xbar_demux" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_cmd_xbar_demux.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953145 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953145 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953145 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953145 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953145 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953145 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953145 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel digiClk_id_router_003.sv(48) " "Verilog HDL Declaration information at digiClk_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_003.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1734274953148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel digiClk_id_router_003.sv(49) " "Verilog HDL Declaration information at digiClk_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_003.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1734274953148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_id_router_003_default_decode " "Found entity 1: digiClk_id_router_003_default_decode" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_003.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953149 ""} { "Info" "ISGN_ENTITY_NAME" "2 digiClk_id_router_003 " "Found entity 2: digiClk_id_router_003" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_003.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel digiClk_id_router_001.sv(48) " "Verilog HDL Declaration information at digiClk_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_001.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1734274953152 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel digiClk_id_router_001.sv(49) " "Verilog HDL Declaration information at digiClk_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_001.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1734274953152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_id_router_001_default_decode " "Found entity 1: digiClk_id_router_001_default_decode" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_001.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953153 ""} { "Info" "ISGN_ENTITY_NAME" "2 digiClk_id_router_001 " "Found entity 2: digiClk_id_router_001" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_001.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953153 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel digiClk_id_router.sv(48) " "Verilog HDL Declaration information at digiClk_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1734274953155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel digiClk_id_router.sv(49) " "Verilog HDL Declaration information at digiClk_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1734274953156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_id_router_default_decode " "Found entity 1: digiClk_id_router_default_decode" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953156 ""} { "Info" "ISGN_ENTITY_NAME" "2 digiClk_id_router " "Found entity 2: digiClk_id_router" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel digiClk_addr_router_001.sv(48) " "Verilog HDL Declaration information at digiClk_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router_001.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1734274953158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel digiClk_addr_router_001.sv(49) " "Verilog HDL Declaration information at digiClk_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router_001.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1734274953159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_addr_router_001_default_decode " "Found entity 1: digiClk_addr_router_001_default_decode" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router_001.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953160 ""} { "Info" "ISGN_ENTITY_NAME" "2 digiClk_addr_router_001 " "Found entity 2: digiClk_addr_router_001" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router_001.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel digiClk_addr_router.sv(48) " "Verilog HDL Declaration information at digiClk_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1734274953162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel digiClk_addr_router.sv(49) " "Verilog HDL Declaration information at digiClk_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1734274953162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_addr_router_default_decode " "Found entity 1: digiClk_addr_router_default_decode" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953163 ""} { "Info" "ISGN_ENTITY_NAME" "2 digiClk_addr_router " "Found entity 2: digiClk_addr_router" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_7_seg_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_7_seg_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_7_SEG_CONTROLLER " "Found entity 1: digiClk_7_SEG_CONTROLLER" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_7_SEG_CONTROLLER.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_7_SEG_CONTROLLER.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_jtag_uart_0_sim_scfifo_w " "Found entity 1: digiClk_jtag_uart_0_sim_scfifo_w" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953187 ""} { "Info" "ISGN_ENTITY_NAME" "2 digiClk_jtag_uart_0_scfifo_w " "Found entity 2: digiClk_jtag_uart_0_scfifo_w" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953187 ""} { "Info" "ISGN_ENTITY_NAME" "3 digiClk_jtag_uart_0_sim_scfifo_r " "Found entity 3: digiClk_jtag_uart_0_sim_scfifo_r" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953187 ""} { "Info" "ISGN_ENTITY_NAME" "4 digiClk_jtag_uart_0_scfifo_r " "Found entity 4: digiClk_jtag_uart_0_scfifo_r" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953187 ""} { "Info" "ISGN_ENTITY_NAME" "5 digiClk_jtag_uart_0 " "Found entity 5: digiClk_jtag_uart_0" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_SWITCHES " "Found entity 1: digiClk_SWITCHES" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_SWITCHES.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_SWITCHES.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_key.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_KEY " "Found entity 1: digiClk_KEY" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_KEY.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_KEY.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_led_red.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_led_red.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_LED_RED " "Found entity 1: digiClk_LED_RED" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_LED_RED.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_LED_RED.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_led_green.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_led_green.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_LED_GREEN " "Found entity 1: digiClk_LED_GREEN" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_LED_GREEN.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_LED_GREEN.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_timer_0 " "Found entity 1: digiClk_timer_0" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_timer_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_sys_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_sys_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_SYS_ID " "Found entity 1: digiClk_SYS_ID" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_SYS_ID.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_SYS_ID.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_sdram_controler.v 2 2 " "Found 2 design units, including 2 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_sdram_controler.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_SDRAM_CONTROLER_input_efifo_module " "Found entity 1: digiClk_SDRAM_CONTROLER_input_efifo_module" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953207 ""} { "Info" "ISGN_ENTITY_NAME" "2 digiClk_SDRAM_CONTROLER " "Found entity 2: digiClk_SDRAM_CONTROLER" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_CPU_register_bank_a_module " "Found entity 1: digiClk_CPU_register_bank_a_module" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953222 ""} { "Info" "ISGN_ENTITY_NAME" "2 digiClk_CPU_register_bank_b_module " "Found entity 2: digiClk_CPU_register_bank_b_module" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953222 ""} { "Info" "ISGN_ENTITY_NAME" "3 digiClk_CPU_nios2_oci_debug " "Found entity 3: digiClk_CPU_nios2_oci_debug" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953222 ""} { "Info" "ISGN_ENTITY_NAME" "4 digiClk_CPU_ociram_sp_ram_module " "Found entity 4: digiClk_CPU_ociram_sp_ram_module" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953222 ""} { "Info" "ISGN_ENTITY_NAME" "5 digiClk_CPU_nios2_ocimem " "Found entity 5: digiClk_CPU_nios2_ocimem" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953222 ""} { "Info" "ISGN_ENTITY_NAME" "6 digiClk_CPU_nios2_avalon_reg " "Found entity 6: digiClk_CPU_nios2_avalon_reg" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953222 ""} { "Info" "ISGN_ENTITY_NAME" "7 digiClk_CPU_nios2_oci_break " "Found entity 7: digiClk_CPU_nios2_oci_break" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953222 ""} { "Info" "ISGN_ENTITY_NAME" "8 digiClk_CPU_nios2_oci_xbrk " "Found entity 8: digiClk_CPU_nios2_oci_xbrk" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953222 ""} { "Info" "ISGN_ENTITY_NAME" "9 digiClk_CPU_nios2_oci_dbrk " "Found entity 9: digiClk_CPU_nios2_oci_dbrk" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953222 ""} { "Info" "ISGN_ENTITY_NAME" "10 digiClk_CPU_nios2_oci_itrace " "Found entity 10: digiClk_CPU_nios2_oci_itrace" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953222 ""} { "Info" "ISGN_ENTITY_NAME" "11 digiClk_CPU_nios2_oci_td_mode " "Found entity 11: digiClk_CPU_nios2_oci_td_mode" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953222 ""} { "Info" "ISGN_ENTITY_NAME" "12 digiClk_CPU_nios2_oci_dtrace " "Found entity 12: digiClk_CPU_nios2_oci_dtrace" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953222 ""} { "Info" "ISGN_ENTITY_NAME" "13 digiClk_CPU_nios2_oci_compute_tm_count " "Found entity 13: digiClk_CPU_nios2_oci_compute_tm_count" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953222 ""} { "Info" "ISGN_ENTITY_NAME" "14 digiClk_CPU_nios2_oci_fifowp_inc " "Found entity 14: digiClk_CPU_nios2_oci_fifowp_inc" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953222 ""} { "Info" "ISGN_ENTITY_NAME" "15 digiClk_CPU_nios2_oci_fifocount_inc " "Found entity 15: digiClk_CPU_nios2_oci_fifocount_inc" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953222 ""} { "Info" "ISGN_ENTITY_NAME" "16 digiClk_CPU_nios2_oci_fifo " "Found entity 16: digiClk_CPU_nios2_oci_fifo" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953222 ""} { "Info" "ISGN_ENTITY_NAME" "17 digiClk_CPU_nios2_oci_pib " "Found entity 17: digiClk_CPU_nios2_oci_pib" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953222 ""} { "Info" "ISGN_ENTITY_NAME" "18 digiClk_CPU_nios2_oci_im " "Found entity 18: digiClk_CPU_nios2_oci_im" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953222 ""} { "Info" "ISGN_ENTITY_NAME" "19 digiClk_CPU_nios2_performance_monitors " "Found entity 19: digiClk_CPU_nios2_performance_monitors" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953222 ""} { "Info" "ISGN_ENTITY_NAME" "20 digiClk_CPU_nios2_oci " "Found entity 20: digiClk_CPU_nios2_oci" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953222 ""} { "Info" "ISGN_ENTITY_NAME" "21 digiClk_CPU " "Found entity 21: digiClk_CPU" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_CPU_jtag_debug_module_sysclk " "Found entity 1: digiClk_CPU_jtag_debug_module_sysclk" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_sysclk.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_CPU_jtag_debug_module_tck " "Found entity 1: digiClk_CPU_jtag_debug_module_tck" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_tck.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_CPU_jtag_debug_module_wrapper " "Found entity 1: digiClk_CPU_jtag_debug_module_wrapper" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_CPU_oci_test_bench " "Found entity 1: digiClk_CPU_oci_test_bench" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_oci_test_bench.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_CPU_test_bench " "Found entity 1: digiClk_CPU_test_bench" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_test_bench.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/digitalclock-main/hardware/synthesis/submodules/digiclk_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 digiClk_PLL " "Found entity 1: digiClk_PLL" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_PLL.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_PLL.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953242 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "digiClk_SDRAM_CONTROLER.v(316) " "Verilog HDL or VHDL warning at digiClk_SDRAM_CONTROLER.v(316): conditional expression evaluates to a constant" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1734274953279 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "digiClk_SDRAM_CONTROLER.v(326) " "Verilog HDL or VHDL warning at digiClk_SDRAM_CONTROLER.v(326): conditional expression evaluates to a constant" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1734274953279 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "digiClk_SDRAM_CONTROLER.v(336) " "Verilog HDL or VHDL warning at digiClk_SDRAM_CONTROLER.v(336): conditional expression evaluates to a constant" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1734274953279 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "digiClk_SDRAM_CONTROLER.v(680) " "Verilog HDL or VHDL warning at digiClk_SDRAM_CONTROLER.v(680): conditional expression evaluates to a constant" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1734274953281 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "digiClk_CPU.v(1567) " "Verilog HDL or VHDL warning at digiClk_CPU.v(1567): conditional expression evaluates to a constant" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1734274953284 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "digiClk_CPU.v(1569) " "Verilog HDL or VHDL warning at digiClk_CPU.v(1569): conditional expression evaluates to a constant" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1734274953284 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "digiClk_CPU.v(1725) " "Verilog HDL or VHDL warning at digiClk_CPU.v(1725): conditional expression evaluates to a constant" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1734274953285 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "digiClk_CPU.v(2553) " "Verilog HDL or VHDL warning at digiClk_CPU.v(2553): conditional expression evaluates to a constant" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1734274953287 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digiClk " "Elaborating entity \"digiClk\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734274953416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_PLL digiClk_PLL:pll " "Elaborating entity \"digiClk_PLL\" for hierarchy \"digiClk_PLL:pll\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "pll" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953452 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_CLK digiClk_PLL.v(97) " "Verilog HDL or VHDL warning at digiClk_PLL.v(97): object \"VGA_CLK\" assigned a value but never read" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_PLL.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_PLL.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1734274953453 "|digiClk|digiClk_PLL:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll digiClk_PLL:pll\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"digiClk_PLL:pll\|altpll:DE_Clock_Generator_System\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_PLL.v" "DE_Clock_Generator_System" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_PLL.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digiClk_PLL:pll\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"digiClk_PLL:pll\|altpll:DE_Clock_Generator_System\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_PLL.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_PLL.v" 162 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734274953496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digiClk_PLL:pll\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"digiClk_PLL:pll\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953497 ""}  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_PLL.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_PLL.v" 162 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734274953497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU digiClk_CPU:cpu " "Elaborating entity \"digiClk_CPU\" for hierarchy \"digiClk_CPU:cpu\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "cpu" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_test_bench digiClk_CPU:cpu\|digiClk_CPU_test_bench:the_digiClk_CPU_test_bench " "Elaborating entity \"digiClk_CPU_test_bench\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_test_bench:the_digiClk_CPU_test_bench\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_test_bench" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_register_bank_a_module digiClk_CPU:cpu\|digiClk_CPU_register_bank_a_module:digiClk_CPU_register_bank_a " "Elaborating entity \"digiClk_CPU_register_bank_a_module\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_register_bank_a_module:digiClk_CPU_register_bank_a\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "digiClk_CPU_register_bank_a" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram digiClk_CPU:cpu\|digiClk_CPU_register_bank_a_module:digiClk_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_register_bank_a_module:digiClk_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_altsyncram" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digiClk_CPU:cpu\|digiClk_CPU_register_bank_a_module:digiClk_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"digiClk_CPU:cpu\|digiClk_CPU_register_bank_a_module:digiClk_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734274953558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digiClk_CPU:cpu\|digiClk_CPU_register_bank_a_module:digiClk_CPU_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"digiClk_CPU:cpu\|digiClk_CPU_register_bank_a_module:digiClk_CPU_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file digiClk_CPU_rf_ram_a.mif " "Parameter \"init_file\" = \"digiClk_CPU_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953558 ""}  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734274953558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60g1 " "Found entity 1: altsyncram_60g1" {  } { { "db/altsyncram_60g1.tdf" "" { Text "C:/altera/13.0sp1/CLOCK/db/altsyncram_60g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_60g1 digiClk_CPU:cpu\|digiClk_CPU_register_bank_a_module:digiClk_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_60g1:auto_generated " "Elaborating entity \"altsyncram_60g1\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_register_bank_a_module:digiClk_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_60g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_register_bank_b_module digiClk_CPU:cpu\|digiClk_CPU_register_bank_b_module:digiClk_CPU_register_bank_b " "Elaborating entity \"digiClk_CPU_register_bank_b_module\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_register_bank_b_module:digiClk_CPU_register_bank_b\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "digiClk_CPU_register_bank_b" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram digiClk_CPU:cpu\|digiClk_CPU_register_bank_b_module:digiClk_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_register_bank_b_module:digiClk_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_altsyncram" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digiClk_CPU:cpu\|digiClk_CPU_register_bank_b_module:digiClk_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"digiClk_CPU:cpu\|digiClk_CPU_register_bank_b_module:digiClk_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734274953693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digiClk_CPU:cpu\|digiClk_CPU_register_bank_b_module:digiClk_CPU_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"digiClk_CPU:cpu\|digiClk_CPU_register_bank_b_module:digiClk_CPU_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file digiClk_CPU_rf_ram_b.mif " "Parameter \"init_file\" = \"digiClk_CPU_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953693 ""}  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734274953693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_70g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_70g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_70g1 " "Found entity 1: altsyncram_70g1" {  } { { "db/altsyncram_70g1.tdf" "" { Text "C:/altera/13.0sp1/CLOCK/db/altsyncram_70g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_70g1 digiClk_CPU:cpu\|digiClk_CPU_register_bank_b_module:digiClk_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_70g1:auto_generated " "Elaborating entity \"altsyncram_70g1\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_register_bank_b_module:digiClk_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_70g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci " "Elaborating entity \"digiClk_CPU_nios2_oci\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_nios2_oci" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci_debug digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_debug:the_digiClk_CPU_nios2_oci_debug " "Elaborating entity \"digiClk_CPU_nios2_oci_debug\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_debug:the_digiClk_CPU_nios2_oci_debug\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_nios2_oci_debug" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_debug:the_digiClk_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_debug:the_digiClk_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_altera_std_synchronizer" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_debug:the_digiClk_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_debug:the_digiClk_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734274953839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_debug:the_digiClk_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_debug:the_digiClk_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953839 ""}  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734274953839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_ocimem digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_ocimem:the_digiClk_CPU_nios2_ocimem " "Elaborating entity \"digiClk_CPU_nios2_ocimem\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_ocimem:the_digiClk_CPU_nios2_ocimem\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_nios2_ocimem" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_ociram_sp_ram_module digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_ocimem:the_digiClk_CPU_nios2_ocimem\|digiClk_CPU_ociram_sp_ram_module:digiClk_CPU_ociram_sp_ram " "Elaborating entity \"digiClk_CPU_ociram_sp_ram_module\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_ocimem:the_digiClk_CPU_nios2_ocimem\|digiClk_CPU_ociram_sp_ram_module:digiClk_CPU_ociram_sp_ram\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "digiClk_CPU_ociram_sp_ram" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_ocimem:the_digiClk_CPU_nios2_ocimem\|digiClk_CPU_ociram_sp_ram_module:digiClk_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_ocimem:the_digiClk_CPU_nios2_ocimem\|digiClk_CPU_ociram_sp_ram_module:digiClk_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_altsyncram" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_ocimem:the_digiClk_CPU_nios2_ocimem\|digiClk_CPU_ociram_sp_ram_module:digiClk_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_ocimem:the_digiClk_CPU_nios2_ocimem\|digiClk_CPU_ociram_sp_ram_module:digiClk_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734274953859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_ocimem:the_digiClk_CPU_nios2_ocimem\|digiClk_CPU_ociram_sp_ram_module:digiClk_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_ocimem:the_digiClk_CPU_nios2_ocimem\|digiClk_CPU_ociram_sp_ram_module:digiClk_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file digiClk_CPU_ociram_default_contents.mif " "Parameter \"init_file\" = \"digiClk_CPU_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953859 ""}  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734274953859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ad71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ad71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ad71 " "Found entity 1: altsyncram_ad71" {  } { { "db/altsyncram_ad71.tdf" "" { Text "C:/altera/13.0sp1/CLOCK/db/altsyncram_ad71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274953923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274953923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ad71 digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_ocimem:the_digiClk_CPU_nios2_ocimem\|digiClk_CPU_ociram_sp_ram_module:digiClk_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ad71:auto_generated " "Elaborating entity \"altsyncram_ad71\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_ocimem:the_digiClk_CPU_nios2_ocimem\|digiClk_CPU_ociram_sp_ram_module:digiClk_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ad71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_avalon_reg digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_avalon_reg:the_digiClk_CPU_nios2_avalon_reg " "Elaborating entity \"digiClk_CPU_nios2_avalon_reg\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_avalon_reg:the_digiClk_CPU_nios2_avalon_reg\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_nios2_avalon_reg" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci_break digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_break:the_digiClk_CPU_nios2_oci_break " "Elaborating entity \"digiClk_CPU_nios2_oci_break\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_break:the_digiClk_CPU_nios2_oci_break\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_nios2_oci_break" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci_xbrk digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_xbrk:the_digiClk_CPU_nios2_oci_xbrk " "Elaborating entity \"digiClk_CPU_nios2_oci_xbrk\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_xbrk:the_digiClk_CPU_nios2_oci_xbrk\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_nios2_oci_xbrk" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci_dbrk digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_dbrk:the_digiClk_CPU_nios2_oci_dbrk " "Elaborating entity \"digiClk_CPU_nios2_oci_dbrk\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_dbrk:the_digiClk_CPU_nios2_oci_dbrk\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_nios2_oci_dbrk" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci_itrace digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_itrace:the_digiClk_CPU_nios2_oci_itrace " "Elaborating entity \"digiClk_CPU_nios2_oci_itrace\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_itrace:the_digiClk_CPU_nios2_oci_itrace\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_nios2_oci_itrace" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274953999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci_dtrace digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_dtrace:the_digiClk_CPU_nios2_oci_dtrace " "Elaborating entity \"digiClk_CPU_nios2_oci_dtrace\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_dtrace:the_digiClk_CPU_nios2_oci_dtrace\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_nios2_oci_dtrace" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci_td_mode digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_dtrace:the_digiClk_CPU_nios2_oci_dtrace\|digiClk_CPU_nios2_oci_td_mode:digiClk_CPU_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"digiClk_CPU_nios2_oci_td_mode\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_dtrace:the_digiClk_CPU_nios2_oci_dtrace\|digiClk_CPU_nios2_oci_td_mode:digiClk_CPU_nios2_oci_trc_ctrl_td_mode\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "digiClk_CPU_nios2_oci_trc_ctrl_td_mode" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci_fifo digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_fifo:the_digiClk_CPU_nios2_oci_fifo " "Elaborating entity \"digiClk_CPU_nios2_oci_fifo\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_fifo:the_digiClk_CPU_nios2_oci_fifo\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_nios2_oci_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci_compute_tm_count digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_fifo:the_digiClk_CPU_nios2_oci_fifo\|digiClk_CPU_nios2_oci_compute_tm_count:digiClk_CPU_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"digiClk_CPU_nios2_oci_compute_tm_count\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_fifo:the_digiClk_CPU_nios2_oci_fifo\|digiClk_CPU_nios2_oci_compute_tm_count:digiClk_CPU_nios2_oci_compute_tm_count_tm_count\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "digiClk_CPU_nios2_oci_compute_tm_count_tm_count" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci_fifowp_inc digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_fifo:the_digiClk_CPU_nios2_oci_fifo\|digiClk_CPU_nios2_oci_fifowp_inc:digiClk_CPU_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"digiClk_CPU_nios2_oci_fifowp_inc\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_fifo:the_digiClk_CPU_nios2_oci_fifo\|digiClk_CPU_nios2_oci_fifowp_inc:digiClk_CPU_nios2_oci_fifowp_inc_fifowp\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "digiClk_CPU_nios2_oci_fifowp_inc_fifowp" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci_fifocount_inc digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_fifo:the_digiClk_CPU_nios2_oci_fifo\|digiClk_CPU_nios2_oci_fifocount_inc:digiClk_CPU_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"digiClk_CPU_nios2_oci_fifocount_inc\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_fifo:the_digiClk_CPU_nios2_oci_fifo\|digiClk_CPU_nios2_oci_fifocount_inc:digiClk_CPU_nios2_oci_fifocount_inc_fifocount\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "digiClk_CPU_nios2_oci_fifocount_inc_fifocount" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_oci_test_bench digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_fifo:the_digiClk_CPU_nios2_oci_fifo\|digiClk_CPU_oci_test_bench:the_digiClk_CPU_oci_test_bench " "Elaborating entity \"digiClk_CPU_oci_test_bench\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_fifo:the_digiClk_CPU_nios2_oci_fifo\|digiClk_CPU_oci_test_bench:the_digiClk_CPU_oci_test_bench\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_oci_test_bench" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci_pib digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_pib:the_digiClk_CPU_nios2_oci_pib " "Elaborating entity \"digiClk_CPU_nios2_oci_pib\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_pib:the_digiClk_CPU_nios2_oci_pib\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_nios2_oci_pib" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_nios2_oci_im digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_im:the_digiClk_CPU_nios2_oci_im " "Elaborating entity \"digiClk_CPU_nios2_oci_im\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_nios2_oci_im:the_digiClk_CPU_nios2_oci_im\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_nios2_oci_im" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_jtag_debug_module_wrapper digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper " "Elaborating entity \"digiClk_CPU_jtag_debug_module_wrapper\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "the_digiClk_CPU_jtag_debug_module_wrapper" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_jtag_debug_module_tck digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|digiClk_CPU_jtag_debug_module_tck:the_digiClk_CPU_jtag_debug_module_tck " "Elaborating entity \"digiClk_CPU_jtag_debug_module_tck\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|digiClk_CPU_jtag_debug_module_tck:the_digiClk_CPU_jtag_debug_module_tck\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" "the_digiClk_CPU_jtag_debug_module_tck" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_CPU_jtag_debug_module_sysclk digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|digiClk_CPU_jtag_debug_module_sysclk:the_digiClk_CPU_jtag_debug_module_sysclk " "Elaborating entity \"digiClk_CPU_jtag_debug_module_sysclk\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|digiClk_CPU_jtag_debug_module_sysclk:the_digiClk_CPU_jtag_debug_module_sysclk\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" "the_digiClk_CPU_jtag_debug_module_sysclk" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:digiClk_CPU_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:digiClk_CPU_jtag_debug_module_phy\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" "digiClk_CPU_jtag_debug_module_phy" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:digiClk_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:digiClk_CPU_jtag_debug_module_phy\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734274954093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:digiClk_CPU_jtag_debug_module_phy " "Instantiated megafunction \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:digiClk_CPU_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954093 ""}  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734274954093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:digiClk_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:digiClk_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954095 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:digiClk_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:digiClk_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:digiClk_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"digiClk_CPU:cpu\|digiClk_CPU_nios2_oci:the_digiClk_CPU_nios2_oci\|digiClk_CPU_jtag_debug_module_wrapper:the_digiClk_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:digiClk_CPU_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_SDRAM_CONTROLER digiClk_SDRAM_CONTROLER:sdram_controler " "Elaborating entity \"digiClk_SDRAM_CONTROLER\" for hierarchy \"digiClk_SDRAM_CONTROLER:sdram_controler\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "sdram_controler" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_SDRAM_CONTROLER_input_efifo_module digiClk_SDRAM_CONTROLER:sdram_controler\|digiClk_SDRAM_CONTROLER_input_efifo_module:the_digiClk_SDRAM_CONTROLER_input_efifo_module " "Elaborating entity \"digiClk_SDRAM_CONTROLER_input_efifo_module\" for hierarchy \"digiClk_SDRAM_CONTROLER:sdram_controler\|digiClk_SDRAM_CONTROLER_input_efifo_module:the_digiClk_SDRAM_CONTROLER_input_efifo_module\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" "the_digiClk_SDRAM_CONTROLER_input_efifo_module" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_SYS_ID digiClk_SYS_ID:sys_id " "Elaborating entity \"digiClk_SYS_ID\" for hierarchy \"digiClk_SYS_ID:sys_id\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "sys_id" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_timer_0 digiClk_timer_0:timer_0 " "Elaborating entity \"digiClk_timer_0\" for hierarchy \"digiClk_timer_0:timer_0\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "timer_0" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_LED_GREEN digiClk_LED_GREEN:led_green " "Elaborating entity \"digiClk_LED_GREEN\" for hierarchy \"digiClk_LED_GREEN:led_green\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "led_green" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_LED_RED digiClk_LED_RED:led_red " "Elaborating entity \"digiClk_LED_RED\" for hierarchy \"digiClk_LED_RED:led_red\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "led_red" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_KEY digiClk_KEY:key " "Elaborating entity \"digiClk_KEY\" for hierarchy \"digiClk_KEY:key\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "key" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954132 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data digiClk_KEY.v(113) " "Verilog HDL or VHDL warning at digiClk_KEY.v(113): object \"data\" assigned a value but never read" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_KEY.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_KEY.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1734274954134 "|digiClk|digiClk_KEY:key"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_SWITCHES digiClk_SWITCHES:switches " "Elaborating entity \"digiClk_SWITCHES\" for hierarchy \"digiClk_SWITCHES:switches\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "switches" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954138 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data digiClk_SWITCHES.v(113) " "Verilog HDL or VHDL warning at digiClk_SWITCHES.v(113): object \"data\" assigned a value but never read" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_SWITCHES.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_SWITCHES.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1734274954140 "|digiClk|digiClk_SWITCHES:switches"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_jtag_uart_0 digiClk_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"digiClk_jtag_uart_0\" for hierarchy \"digiClk_jtag_uart_0:jtag_uart_0\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "jtag_uart_0" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_jtag_uart_0_scfifo_w digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w " "Elaborating entity \"digiClk_jtag_uart_0_scfifo_w\" for hierarchy \"digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "the_digiClk_jtag_uart_0_scfifo_w" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "wfifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734274954200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954201 ""}  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734274954201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/altera/13.0sp1/CLOCK/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274954260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274954260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/altera/13.0sp1/CLOCK/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274954276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274954276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/altera/13.0sp1/CLOCK/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/altera/13.0sp1/CLOCK/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274954292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274954292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/altera/13.0sp1/CLOCK/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/altera/13.0sp1/CLOCK/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274954353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274954353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/altera/13.0sp1/CLOCK/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/altera/13.0sp1/CLOCK/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274954412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274954412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/altera/13.0sp1/CLOCK/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/altera/13.0sp1/CLOCK/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274954472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274954472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/altera/13.0sp1/CLOCK/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/altera/13.0sp1/CLOCK/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734274954529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734274954529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_w:the_digiClk_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/altera/13.0sp1/CLOCK/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_jtag_uart_0_scfifo_r digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_r:the_digiClk_jtag_uart_0_scfifo_r " "Elaborating entity \"digiClk_jtag_uart_0_scfifo_r\" for hierarchy \"digiClk_jtag_uart_0:jtag_uart_0\|digiClk_jtag_uart_0_scfifo_r:the_digiClk_jtag_uart_0_scfifo_r\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "the_digiClk_jtag_uart_0_scfifo_r" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic digiClk_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:digiClk_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"digiClk_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:digiClk_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "digiClk_jtag_uart_0_alt_jtag_atlantic" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digiClk_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:digiClk_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"digiClk_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:digiClk_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734274954650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digiClk_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:digiClk_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"digiClk_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:digiClk_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954650 ""}  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734274954650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_7_SEG_CONTROLLER digiClk_7_SEG_CONTROLLER:id7_seg_controller " "Elaborating entity \"digiClk_7_SEG_CONTROLLER\" for hierarchy \"digiClk_7_SEG_CONTROLLER:id7_seg_controller\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "id7_seg_controller" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_cpu_instruction_master_translator digiclk_cpu_instruction_master_translator:cpu_instruction_master_translator " "Elaborating entity \"digiclk_cpu_instruction_master_translator\" for hierarchy \"digiclk_cpu_instruction_master_translator:cpu_instruction_master_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "cpu_instruction_master_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954663 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid digiclk_cpu_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at digiclk_cpu_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954664 "|digiClk|digiclk_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response digiclk_cpu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at digiclk_cpu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954664 "|digiClk|digiclk_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid digiclk_cpu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at digiclk_cpu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954664 "|digiClk|digiclk_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken digiclk_cpu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at digiclk_cpu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954664 "|digiClk|digiclk_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest digiclk_cpu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at digiclk_cpu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954664 "|digiClk|digiclk_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator digiclk_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"digiclk_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" "cpu_instruction_master_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_cpu_data_master_translator digiclk_cpu_data_master_translator:cpu_data_master_translator " "Elaborating entity \"digiclk_cpu_data_master_translator\" for hierarchy \"digiclk_cpu_data_master_translator:cpu_data_master_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "cpu_data_master_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954673 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid digiclk_cpu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at digiclk_cpu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954674 "|digiClk|digiclk_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response digiclk_cpu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at digiclk_cpu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954675 "|digiClk|digiclk_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid digiclk_cpu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at digiclk_cpu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954675 "|digiClk|digiclk_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken digiclk_cpu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at digiclk_cpu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954675 "|digiClk|digiclk_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest digiclk_cpu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at digiclk_cpu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954675 "|digiClk|digiclk_cpu_data_master_translator:cpu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator digiclk_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"digiclk_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" "cpu_data_master_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_cpu_jtag_debug_module_translator digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"digiclk_cpu_jtag_debug_module_translator\" for hierarchy \"digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "cpu_jtag_debug_module_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954683 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer digiclk_cpu_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954685 "|digiClk|digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer digiclk_cpu_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954685 "|digiClk|digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount digiclk_cpu_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954685 "|digiClk|digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect digiclk_cpu_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954685 "|digiClk|digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken digiclk_cpu_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954685 "|digiClk|digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock digiclk_cpu_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954686 "|digiClk|digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable digiclk_cpu_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954686 "|digiClk|digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable digiclk_cpu_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954686 "|digiClk|digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest digiclk_cpu_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954686 "|digiClk|digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response digiclk_cpu_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954686 "|digiClk|digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid digiclk_cpu_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954686 "|digiClk|digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"digiclk_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" "cpu_jtag_debug_module_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_sdram_controler_s1_translator digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator " "Elaborating entity \"digiclk_sdram_controler_s1_translator\" for hierarchy \"digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "sdram_controler_s1_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954697 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer digiclk_sdram_controler_s1_translator.vhd(60) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator.vhd(60): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954698 "|digiClk|digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer digiclk_sdram_controler_s1_translator.vhd(61) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator.vhd(61): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954698 "|digiClk|digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount digiclk_sdram_controler_s1_translator.vhd(62) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator.vhd(62): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954698 "|digiClk|digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken digiclk_sdram_controler_s1_translator.vhd(63) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954698 "|digiClk|digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess digiclk_sdram_controler_s1_translator.vhd(64) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954698 "|digiClk|digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock digiclk_sdram_controler_s1_translator.vhd(65) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954698 "|digiClk|digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable digiclk_sdram_controler_s1_translator.vhd(66) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954699 "|digiClk|digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable digiclk_sdram_controler_s1_translator.vhd(68) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954699 "|digiClk|digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest digiclk_sdram_controler_s1_translator.vhd(69) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954699 "|digiClk|digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response digiclk_sdram_controler_s1_translator.vhd(72) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954699 "|digiClk|digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid digiclk_sdram_controler_s1_translator.vhd(74) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954699 "|digiClk|digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator\|altera_merlin_slave_translator:sdram_controler_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"digiclk_sdram_controler_s1_translator:sdram_controler_s1_translator\|altera_merlin_slave_translator:sdram_controler_s1_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" "sdram_controler_s1_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_timer_0_s1_translator digiclk_timer_0_s1_translator:timer_0_s1_translator " "Elaborating entity \"digiclk_timer_0_s1_translator\" for hierarchy \"digiclk_timer_0_s1_translator:timer_0_s1_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "timer_0_s1_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954707 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer digiclk_timer_0_s1_translator.vhd(56) " "VHDL Signal Declaration warning at digiclk_timer_0_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954709 "|digiClk|digiclk_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer digiclk_timer_0_s1_translator.vhd(57) " "VHDL Signal Declaration warning at digiclk_timer_0_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954709 "|digiClk|digiclk_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount digiclk_timer_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at digiclk_timer_0_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954709 "|digiClk|digiclk_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable digiclk_timer_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at digiclk_timer_0_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954709 "|digiClk|digiclk_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken digiclk_timer_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at digiclk_timer_0_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954709 "|digiClk|digiclk_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess digiclk_timer_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at digiclk_timer_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954709 "|digiClk|digiclk_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock digiclk_timer_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at digiclk_timer_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954709 "|digiClk|digiclk_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable digiclk_timer_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at digiclk_timer_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954709 "|digiClk|digiclk_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read digiclk_timer_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at digiclk_timer_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954709 "|digiClk|digiclk_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable digiclk_timer_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at digiclk_timer_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954709 "|digiClk|digiclk_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest digiclk_timer_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at digiclk_timer_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954709 "|digiClk|digiclk_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response digiclk_timer_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at digiclk_timer_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954709 "|digiClk|digiclk_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid digiclk_timer_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at digiclk_timer_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954709 "|digiClk|digiclk_timer_0_s1_translator:timer_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator digiclk_timer_0_s1_translator:timer_0_s1_translator\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"digiclk_timer_0_s1_translator:timer_0_s1_translator\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" "timer_0_s1_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_timer_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_key_avalon_parallel_port_slave_translator digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator " "Elaborating entity \"digiclk_key_avalon_parallel_port_slave_translator\" for hierarchy \"digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "key_avalon_parallel_port_slave_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 2927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954722 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer digiclk_key_avalon_parallel_port_slave_translator.vhd(58) " "VHDL Signal Declaration warning at digiclk_key_avalon_parallel_port_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954723 "|digiClk|digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer digiclk_key_avalon_parallel_port_slave_translator.vhd(59) " "VHDL Signal Declaration warning at digiclk_key_avalon_parallel_port_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954723 "|digiClk|digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount digiclk_key_avalon_parallel_port_slave_translator.vhd(60) " "VHDL Signal Declaration warning at digiclk_key_avalon_parallel_port_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954723 "|digiClk|digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken digiclk_key_avalon_parallel_port_slave_translator.vhd(61) " "VHDL Signal Declaration warning at digiclk_key_avalon_parallel_port_slave_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954723 "|digiClk|digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess digiclk_key_avalon_parallel_port_slave_translator.vhd(62) " "VHDL Signal Declaration warning at digiclk_key_avalon_parallel_port_slave_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954723 "|digiClk|digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock digiclk_key_avalon_parallel_port_slave_translator.vhd(63) " "VHDL Signal Declaration warning at digiclk_key_avalon_parallel_port_slave_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954723 "|digiClk|digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable digiclk_key_avalon_parallel_port_slave_translator.vhd(64) " "VHDL Signal Declaration warning at digiclk_key_avalon_parallel_port_slave_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954724 "|digiClk|digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable digiclk_key_avalon_parallel_port_slave_translator.vhd(68) " "VHDL Signal Declaration warning at digiclk_key_avalon_parallel_port_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954724 "|digiClk|digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest digiclk_key_avalon_parallel_port_slave_translator.vhd(69) " "VHDL Signal Declaration warning at digiclk_key_avalon_parallel_port_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954724 "|digiClk|digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response digiclk_key_avalon_parallel_port_slave_translator.vhd(72) " "VHDL Signal Declaration warning at digiclk_key_avalon_parallel_port_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954724 "|digiClk|digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid digiclk_key_avalon_parallel_port_slave_translator.vhd(74) " "VHDL Signal Declaration warning at digiclk_key_avalon_parallel_port_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954724 "|digiClk|digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator\|altera_merlin_slave_translator:key_avalon_parallel_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"digiclk_key_avalon_parallel_port_slave_translator:key_avalon_parallel_port_slave_translator\|altera_merlin_slave_translator:key_avalon_parallel_port_slave_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" "key_avalon_parallel_port_slave_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_key_avalon_parallel_port_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_jtag_uart_0_avalon_jtag_slave_translator digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"digiclk_jtag_uart_0_avalon_jtag_slave_translator\" for hierarchy \"digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 3199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954755 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954757 "|digiClk|digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954757 "|digiClk|digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954757 "|digiClk|digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954757 "|digiClk|digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954757 "|digiClk|digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954757 "|digiClk|digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954757 "|digiClk|digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954757 "|digiClk|digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954757 "|digiClk|digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954757 "|digiClk|digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954757 "|digiClk|digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954757 "|digiClk|digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"digiclk_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_jtag_uart_0_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_sys_id_control_slave_translator digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator " "Elaborating entity \"digiclk_sys_id_control_slave_translator\" for hierarchy \"digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "sys_id_control_slave_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954766 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer digiclk_sys_id_control_slave_translator.vhd(53) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954768 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer digiclk_sys_id_control_slave_translator.vhd(54) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954768 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount digiclk_sys_id_control_slave_translator.vhd(55) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954768 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable digiclk_sys_id_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954769 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect digiclk_sys_id_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954769 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken digiclk_sys_id_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954769 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess digiclk_sys_id_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954769 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock digiclk_sys_id_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954769 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable digiclk_sys_id_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954769 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read digiclk_sys_id_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954769 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write digiclk_sys_id_control_slave_translator.vhd(66) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954769 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable digiclk_sys_id_control_slave_translator.vhd(67) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954769 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata digiclk_sys_id_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954769 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest digiclk_sys_id_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954769 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response digiclk_sys_id_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954769 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid digiclk_sys_id_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at digiclk_sys_id_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954769 "|digiClk|digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator\|altera_merlin_slave_translator:sys_id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"digiclk_sys_id_control_slave_translator:sys_id_control_slave_translator\|altera_merlin_slave_translator:sys_id_control_slave_translator\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" "sys_id_control_slave_translator" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sys_id_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 3403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 3485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\" for hierarchy \"digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 3567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954797 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954801 "|digiClk|digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 3650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954815 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954817 "|digiClk|digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954817 "|digiClk|digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954818 "|digiClk|digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954818 "|digiClk|digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954818 "|digiClk|digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954818 "|digiClk|digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent:sdram_controler_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent\" for hierarchy \"digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent:sdram_controler_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "sdram_controler_s1_translator_avalon_universal_slave_0_agent" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 3693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954829 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954832 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent:sdram_controler_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent:sdram_controler_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controler_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent:sdram_controler_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controler_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent.vhd" "sdram_controler_s1_translator_avalon_universal_slave_0_agent" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent:sdram_controler_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controler_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent:sdram_controler_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controler_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 3776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954846 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954848 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954848 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954848 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954848 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954848 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954848 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 3819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954860 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954861 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954861 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954861 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954862 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954862 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954862 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954862 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1734274954862 "|digiClk|digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274954865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_addr_router digiClk_addr_router:addr_router " "Elaborating entity \"digiClk_addr_router\" for hierarchy \"digiClk_addr_router:addr_router\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "addr_router" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 4870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_addr_router_default_decode digiClk_addr_router:addr_router\|digiClk_addr_router_default_decode:the_default_decode " "Elaborating entity \"digiClk_addr_router_default_decode\" for hierarchy \"digiClk_addr_router:addr_router\|digiClk_addr_router_default_decode:the_default_decode\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router.sv" "the_default_decode" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_addr_router_001 digiClk_addr_router_001:addr_router_001 " "Elaborating entity \"digiClk_addr_router_001\" for hierarchy \"digiClk_addr_router_001:addr_router_001\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "addr_router_001" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 4887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_addr_router_001_default_decode digiClk_addr_router_001:addr_router_001\|digiClk_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"digiClk_addr_router_001_default_decode\" for hierarchy \"digiClk_addr_router_001:addr_router_001\|digiClk_addr_router_001_default_decode:the_default_decode\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router_001.sv" "the_default_decode" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_addr_router_001.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_id_router digiClk_id_router:id_router " "Elaborating entity \"digiClk_id_router\" for hierarchy \"digiClk_id_router:id_router\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "id_router" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 4904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_id_router_default_decode digiClk_id_router:id_router\|digiClk_id_router_default_decode:the_default_decode " "Elaborating entity \"digiClk_id_router_default_decode\" for hierarchy \"digiClk_id_router:id_router\|digiClk_id_router_default_decode:the_default_decode\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router.sv" "the_default_decode" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_id_router_001 digiClk_id_router_001:id_router_001 " "Elaborating entity \"digiClk_id_router_001\" for hierarchy \"digiClk_id_router_001:id_router_001\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "id_router_001" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 4921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_id_router_001_default_decode digiClk_id_router_001:id_router_001\|digiClk_id_router_001_default_decode:the_default_decode " "Elaborating entity \"digiClk_id_router_001_default_decode\" for hierarchy \"digiClk_id_router_001:id_router_001\|digiClk_id_router_001_default_decode:the_default_decode\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_001.sv" "the_default_decode" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_id_router_003 digiClk_id_router_003:id_router_003 " "Elaborating entity \"digiClk_id_router_003\" for hierarchy \"digiClk_id_router_003:id_router_003\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "id_router_003" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 4955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_id_router_003_default_decode digiClk_id_router_003:id_router_003\|digiClk_id_router_003_default_decode:the_default_decode " "Elaborating entity \"digiClk_id_router_003_default_decode\" for hierarchy \"digiClk_id_router_003:id_router_003\|digiClk_id_router_003_default_decode:the_default_decode\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_003.sv" "the_default_decode" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"altera_merlin_burst_adapter:burst_adapter\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "burst_adapter" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 5074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "rst_controller" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 5124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_cmd_xbar_demux digiClk_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"digiClk_cmd_xbar_demux\" for hierarchy \"digiClk_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "cmd_xbar_demux" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 5153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_cmd_xbar_demux_001 digiClk_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"digiClk_cmd_xbar_demux_001\" for hierarchy \"digiClk_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "cmd_xbar_demux_001" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 5183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_cmd_xbar_mux digiClk_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"digiClk_cmd_xbar_mux\" for hierarchy \"digiClk_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "cmd_xbar_mux" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 5255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator digiClk_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"digiClk_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_cmd_xbar_mux.sv" "arb" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder digiClk_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"digiClk_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_rsp_xbar_demux digiClk_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"digiClk_rsp_xbar_demux\" for hierarchy \"digiClk_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "rsp_xbar_demux" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 5327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_rsp_xbar_demux_003 digiClk_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"digiClk_rsp_xbar_demux_003\" for hierarchy \"digiClk_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "rsp_xbar_demux_003" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 5399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_rsp_xbar_mux digiClk_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"digiClk_rsp_xbar_mux\" for hierarchy \"digiClk_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "rsp_xbar_mux" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 5525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator digiClk_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"digiClk_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_rsp_xbar_mux.sv" "arb" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder digiClk_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"digiClk_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_rsp_xbar_mux_001 digiClk_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"digiClk_rsp_xbar_mux_001\" for hierarchy \"digiClk_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "rsp_xbar_mux_001" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 5555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator digiClk_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"digiClk_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_rsp_xbar_mux_001.sv" "arb" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_rsp_xbar_mux_001.sv" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder digiClk_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"digiClk_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_width_adapter digiclk_width_adapter:width_adapter " "Elaborating entity \"digiclk_width_adapter\" for hierarchy \"digiclk_width_adapter:width_adapter\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "width_adapter" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 5627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter digiclk_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"digiclk_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_width_adapter.vhd" "width_adapter" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiclk_width_adapter_001 digiclk_width_adapter_001:width_adapter_001 " "Elaborating entity \"digiclk_width_adapter_001\" for hierarchy \"digiclk_width_adapter_001:width_adapter_001\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "width_adapter_001" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 5687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter digiclk_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"digiclk_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_width_adapter_001.vhd" "width_adapter_001" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_width_adapter_001.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955206 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1734274955209 "|digiClk|digiclk_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1734274955209 "|digiClk|digiclk_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1734274955209 "|digiClk|digiclk_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1734274955209 "|digiClk|digiclk_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digiClk_irq_mapper digiClk_irq_mapper:irq_mapper " "Elaborating entity \"digiClk_irq_mapper\" for hierarchy \"digiClk_irq_mapper:irq_mapper\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "irq_mapper" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 5747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734274955215 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956145 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956145 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956145 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956146 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956146 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956146 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956159 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956159 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956159 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956159 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956159 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956159 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956170 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956170 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956171 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956171 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956171 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956171 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956182 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956183 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956183 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956183 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956183 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956183 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956195 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956195 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956195 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956195 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956195 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956196 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956208 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956208 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956208 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956208 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956208 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956208 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956220 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956221 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956221 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956221 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956221 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956221 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956234 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956234 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956234 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956235 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956235 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "../DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiclk_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1734274956235 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_PLL.v" "DE_Clock_Generator_System" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_PLL.v" 162 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1734274956357 "|digiClk|digiClk_PLL:pll|altpll:DE_Clock_Generator_System"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"digiclk_sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controler_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1734274958338 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1734274958338 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1734274960703 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" 440 -1 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" 354 -1 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 3167 -1 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 4133 -1 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_SDRAM_CONTROLER.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 348 -1 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 3740 -1 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_CPU.v" 599 -1 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_timer_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_timer_0.v" 166 -1 0 } } { "../DigitalClock-main/Hardware/synthesis/submodules/digiClk_timer_0.v" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/submodules/digiClk_timer_0.v" 175 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1734274960884 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1734274960884 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_controler_wire_cke VCC " "Pin \"sdram_controler_wire_cke\" is stuck at VCC" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734274962719 "|digiClk|sdram_controler_wire_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1734274962719 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "315 " "315 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1734274964042 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1734274964160 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1734274964160 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734274964230 "|digiClk|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1734274964230 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/CLOCK/output_files/clock.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/CLOCK/output_files/clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1734274964821 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1734274965555 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734274965555 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_reset_n " "No output dependent on input pin \"reset_reset_n\"" {  } { { "../DigitalClock-main/Hardware/synthesis/digiClk.vhd" "" { Text "C:/altera/13.0sp1/DigitalClock-main/Hardware/synthesis/digiClk.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734274965945 "|digiClk|reset_reset_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1734274965945 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3507 " "Implemented 3507 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1734274965946 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1734274965946 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1734274965946 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3289 " "Implemented 3289 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1734274965946 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1734274965946 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1734274965946 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1734274965946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 178 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 178 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734274966053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 16:02:46 2024 " "Processing ended: Sun Dec 15 16:02:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734274966053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734274966053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734274966053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734274966053 ""}
