
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'ubuntu' on host 'ubuntu2004.linuxvmimages.local' (Linux_x86_64 version 5.15.0-125-generic) on Thu Nov 28 03:49:49 EST 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project matrix_mul_hls 
INFO: [HLS 200-10] Opening project '/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls'.
INFO: [HLS 200-1510] Running: set_top matrix_mul 
INFO: [HLS 200-1510] Running: add_files ./src/matrix_mul.cpp 
INFO: [HLS 200-10] Adding design file './src/matrix_mul.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ./src/testbench.cpp 
INFO: [HLS 200-10] Adding test bench file './src/testbench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Opening and resetting solution '/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/testbench.cpp in debug mode
   Compiling ../../../../src/matrix_mul.cpp in debug mode
   Generating csim.exe
Test PASSED for matrix size 128 x 128
Test PASSED for matrix size 256 x 256
Test PASSED for matrix size 512 x 512
Test PASSED for matrix size 1024 x 1024
Test PASSED for matrix size 2048 x 2048
All tests passed successfully!
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 131.17 seconds. CPU system time: 2.41 seconds. Elapsed time: 133.64 seconds; current allocated memory: -1033.656 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 459.359 MB.
INFO: [HLS 200-10] Analyzing design file './src/matrix_mul.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (./src/matrix_mul.cpp:36:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file ./src/matrix_mul.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.39 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.74 seconds; current allocated memory: 461.648 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_3' is marked as complete unroll implied by the pipeline pragma (./src/matrix_mul.cpp:45:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_5' is marked as complete unroll implied by the pipeline pragma (./src/matrix_mul.cpp:58:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_6' is marked as complete unroll implied by the pipeline pragma (./src/matrix_mul.cpp:67:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_82_8' is marked as complete unroll implied by the pipeline pragma (./src/matrix_mul.cpp:82:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_84_9' is marked as complete unroll implied by the pipeline pragma (./src/matrix_mul.cpp:84:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_99_10' is marked as complete unroll implied by the pipeline pragma (./src/matrix_mul.cpp:99:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_3' (./src/matrix_mul.cpp:45:19) in function 'matrix_mul' completely with a factor of 16 (./src/matrix_mul.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_5' (./src/matrix_mul.cpp:58:19) in function 'matrix_mul' completely with a factor of 16 (./src/matrix_mul.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_6' (./src/matrix_mul.cpp:67:19) in function 'matrix_mul' completely with a factor of 16 (./src/matrix_mul.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_8' (./src/matrix_mul.cpp:82:42) in function 'matrix_mul' completely with a factor of 4 (./src/matrix_mul.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_9' (./src/matrix_mul.cpp:84:19) in function 'matrix_mul' completely with a factor of 4 (./src/matrix_mul.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_10' (./src/matrix_mul.cpp:99:20) in function 'matrix_mul' completely with a factor of 16 (./src/matrix_mul.cpp:10:0)
INFO: [HLS 214-248] Applying array_partition to 'local_A': Complete partitioning on dimension 2. (./src/matrix_mul.cpp:26:12)
INFO: [HLS 214-248] Applying array_partition to 'local_B0': Complete partitioning on dimension 1. (./src/matrix_mul.cpp:27:12)
INFO: [HLS 214-248] Applying array_partition to 'local_B1': Complete partitioning on dimension 1. (./src/matrix_mul.cpp:28:12)
INFO: [HLS 214-248] Applying array_partition to 'local_C': Complete partitioning on dimension 2. (./src/matrix_mul.cpp:29:12)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./src/matrix_mul.cpp:59:43)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./src/matrix_mul.cpp:71:48)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./src/matrix_mul.cpp:99:29)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.61 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.98 seconds; current allocated memory: 462.535 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.535 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 469.133 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 469.227 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_38_1_proc' (./src/matrix_mul.cpp:39) to a process function for dataflow in function 'matrix_mul'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'matrix_mul' (./src/matrix_mul.cpp:4)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
Resolution: For help on HLS 200-786 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-786.html
INFO: [XFORM 203-712] Applying dataflow to function 'matrix_mul' (./src/matrix_mul.cpp:4), detected/extracted 2 process function(s): 
	 'Block_entry5165_proc'
	 'Loop_VITIS_LOOP_38_1_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/matrix_mul.cpp:80:9) to (./src/matrix_mul.cpp:90:41) in function 'Loop_VITIS_LOOP_38_1_proc'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.17 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.39 seconds; current allocated memory: 501.094 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'compute' (./src/matrix_mul.cpp:78:26) in function 'Loop_VITIS_LOOP_38_1_proc' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_52_4' (./src/matrix_mul.cpp:52:39) in function 'Loop_VITIS_LOOP_38_1_proc' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_39_2' (./src/matrix_mul.cpp:39:35) in function 'Loop_VITIS_LOOP_38_1_proc' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_1' (./src/matrix_mul.cpp:39:35) in function 'Loop_VITIS_LOOP_38_1_proc'.
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.15' (./src/matrix_mul.cpp:46:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B1.14' (./src/matrix_mul.cpp:71:46)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B0.14' (./src/matrix_mul.cpp:69:46)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A.15' (./src/matrix_mul.cpp:59:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.15' (./src/matrix_mul.cpp:90:41)
WARNING: [HLS 200-1449] Process Loop_VITIS_LOOP_38_1_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.56 seconds; current allocated memory: 581.445 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_mul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry5165_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.15 seconds; current allocated memory: 584.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 584.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_c'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_c'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 585.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 585.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_a'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a' (loop 'load_a'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_15', ./src/matrix_mul.cpp:59) on port 'gmem0' (./src/matrix_mul.cpp:59) and bus read operation ('gmem0_addr_read', ./src/matrix_mul.cpp:59) on port 'gmem0' (./src/matrix_mul.cpp:59).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a' (loop 'load_a'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_15', ./src/matrix_mul.cpp:59) on port 'gmem0' (./src/matrix_mul.cpp:59) and bus read operation ('gmem0_addr_read', ./src/matrix_mul.cpp:59) on port 'gmem0' (./src/matrix_mul.cpp:59).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a' (loop 'load_a'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_15', ./src/matrix_mul.cpp:59) on port 'gmem0' (./src/matrix_mul.cpp:59) and bus read operation ('gmem0_addr_read', ./src/matrix_mul.cpp:59) on port 'gmem0' (./src/matrix_mul.cpp:59).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a' (loop 'load_a'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_15', ./src/matrix_mul.cpp:59) on port 'gmem0' (./src/matrix_mul.cpp:59) and bus read operation ('gmem0_addr_read', ./src/matrix_mul.cpp:59) on port 'gmem0' (./src/matrix_mul.cpp:59).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a' (loop 'load_a'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_15', ./src/matrix_mul.cpp:59) on port 'gmem0' (./src/matrix_mul.cpp:59) and bus read operation ('gmem0_addr_read', ./src/matrix_mul.cpp:59) on port 'gmem0' (./src/matrix_mul.cpp:59).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a' (loop 'load_a'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_15', ./src/matrix_mul.cpp:59) on port 'gmem0' (./src/matrix_mul.cpp:59) and bus read operation ('gmem0_addr_read', ./src/matrix_mul.cpp:59) on port 'gmem0' (./src/matrix_mul.cpp:59).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 31, loop 'load_a'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 586.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 586.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_b'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b' (loop 'load_b'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_15', ./src/matrix_mul.cpp:71) on port 'gmem1' (./src/matrix_mul.cpp:71) and bus read operation ('gmem1_addr_read', ./src/matrix_mul.cpp:71) on port 'gmem1' (./src/matrix_mul.cpp:71).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b' (loop 'load_b'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_15', ./src/matrix_mul.cpp:71) on port 'gmem1' (./src/matrix_mul.cpp:71) and bus read operation ('gmem1_addr_read', ./src/matrix_mul.cpp:71) on port 'gmem1' (./src/matrix_mul.cpp:71).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b' (loop 'load_b'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_15', ./src/matrix_mul.cpp:71) on port 'gmem1' (./src/matrix_mul.cpp:71) and bus read operation ('gmem1_addr_read', ./src/matrix_mul.cpp:71) on port 'gmem1' (./src/matrix_mul.cpp:71).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b' (loop 'load_b'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_15', ./src/matrix_mul.cpp:71) on port 'gmem1' (./src/matrix_mul.cpp:71) and bus read operation ('gmem1_addr_read', ./src/matrix_mul.cpp:71) on port 'gmem1' (./src/matrix_mul.cpp:71).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b' (loop 'load_b'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_15', ./src/matrix_mul.cpp:71) on port 'gmem1' (./src/matrix_mul.cpp:71) and bus read operation ('gmem1_addr_read', ./src/matrix_mul.cpp:71) on port 'gmem1' (./src/matrix_mul.cpp:71).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b' (loop 'load_b'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_15', ./src/matrix_mul.cpp:71) on port 'gmem1' (./src/matrix_mul.cpp:71) and bus read operation ('gmem1_addr_read', ./src/matrix_mul.cpp:71) on port 'gmem1' (./src/matrix_mul.cpp:71).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 26, loop 'load_b'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.61 seconds. CPU system time: 0 seconds. Elapsed time: 3.61 seconds; current allocated memory: 609.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 609.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_7'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7' (loop 'VITIS_LOOP_79_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add1278933_i_write_ln90', ./src/matrix_mul.cpp:90) of variable 'add1_i', ./src/matrix_mul.cpp:90 on local variable 'add1278933_i' and 'load' operation ('add1278933_i_load', ./src/matrix_mul.cpp:90) on local variable 'add1278933_i'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7' (loop 'VITIS_LOOP_79_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add1278933_i_write_ln90', ./src/matrix_mul.cpp:90) of variable 'add1_i', ./src/matrix_mul.cpp:90 on local variable 'add1278933_i' and 'load' operation ('add1278933_i_load', ./src/matrix_mul.cpp:90) on local variable 'add1278933_i'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7' (loop 'VITIS_LOOP_79_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add1278933_i_write_ln90', ./src/matrix_mul.cpp:90) of variable 'add1_i', ./src/matrix_mul.cpp:90 on local variable 'add1278933_i' and 'load' operation ('add1278933_i_load', ./src/matrix_mul.cpp:90) on local variable 'add1278933_i'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 124, loop 'VITIS_LOOP_79_7'
WARNING: [HLS 200-871] Estimated clock period (2.576ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.8991ns, effective delay budget: 2.4309ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7' consists of the following:	'load' operation ('add1278933_i_load', ./src/matrix_mul.cpp:90) on local variable 'add1278933_i' [176]  (0 ns)
	'mux' operation ('tmp_1_i', ./src/matrix_mul.cpp:90) [323]  (0.493 ns)
	'fadd' operation ('add1_i', ./src/matrix_mul.cpp:90) [324]  (2.08 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 609.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 609.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_c'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c' (loop 'store_c'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem2_addr_write_ln99', ./src/matrix_mul.cpp:99) on port 'gmem2' (./src/matrix_mul.cpp:99) and bus write operation ('gmem2_addr_write_ln99', ./src/matrix_mul.cpp:99) on port 'gmem2' (./src/matrix_mul.cpp:99).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c' (loop 'store_c'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem2_addr_write_ln99', ./src/matrix_mul.cpp:99) on port 'gmem2' (./src/matrix_mul.cpp:99) and bus write operation ('gmem2_addr_write_ln99', ./src/matrix_mul.cpp:99) on port 'gmem2' (./src/matrix_mul.cpp:99).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c' (loop 'store_c'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem2_addr_write_ln99', ./src/matrix_mul.cpp:99) on port 'gmem2' (./src/matrix_mul.cpp:99) and bus write operation ('gmem2_addr_write_ln99', ./src/matrix_mul.cpp:99) on port 'gmem2' (./src/matrix_mul.cpp:99).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c' (loop 'store_c'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem2_addr_write_ln99', ./src/matrix_mul.cpp:99) on port 'gmem2' (./src/matrix_mul.cpp:99) and bus write operation ('gmem2_addr_write_ln99', ./src/matrix_mul.cpp:99) on port 'gmem2' (./src/matrix_mul.cpp:99).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c' (loop 'store_c'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus write operation ('gmem2_addr_write_ln99', ./src/matrix_mul.cpp:99) on port 'gmem2' (./src/matrix_mul.cpp:99) and bus write operation ('gmem2_addr_write_ln99', ./src/matrix_mul.cpp:99) on port 'gmem2' (./src/matrix_mul.cpp:99).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c' (loop 'store_c'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus write operation ('gmem2_addr_write_ln99', ./src/matrix_mul.cpp:99) on port 'gmem2' (./src/matrix_mul.cpp:99) and bus write operation ('gmem2_addr_write_ln99', ./src/matrix_mul.cpp:99) on port 'gmem2' (./src/matrix_mul.cpp:99).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 24, loop 'store_c'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 610.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 610.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_38_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.5 seconds. CPU system time: 0 seconds. Elapsed time: 2.51 seconds; current allocated memory: 644.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.59 seconds. CPU system time: 0 seconds. Elapsed time: 2.59 seconds; current allocated memory: 644.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.31 seconds. CPU system time: 0 seconds. Elapsed time: 1.31 seconds; current allocated memory: 644.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 644.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry5165_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry5165_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 644.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 644.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a' pipeline 'load_a' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_62s_62_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 644.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b' pipeline 'load_b' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b' is 16384 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_01001) & (icmp_ln65_reg_21826 == 1'd1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0 seconds. Elapsed time: 1.24 seconds; current allocated memory: 652.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7' pipeline 'VITIS_LOOP_79_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0 seconds. Elapsed time: 1.21 seconds; current allocated memory: 710.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c' pipeline 'store_c' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 710.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_38_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_VITIS_LOOP_38_1_proc' is 16445 from HDL expression: ((1'b1 == ap_CS_fsm_state23) & (icmp_ln78_fu_14859_p2 == 1'd1))
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_60ns_88_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_58_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_38_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 731.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/P' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_mul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'C', 'M', 'N', 'P' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.43 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.6 seconds; current allocated memory: 788.461 MB.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_Loop_VITIS_LOOP_38_1_proc_local_C_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_local_B0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cmp1922_loc_channel_U(matrix_mul_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'N_cast4617_loc_channel_U(matrix_mul_fifo_w62_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sext_ln38_1_loc_channel_U(matrix_mul_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_cast4614_loc_channel_U(matrix_mul_fifo_w37_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln38_1_loc_channel_U(matrix_mul_fifo_w61_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lshr_ln38_1_cast_loc_channel_U(matrix_mul_fifo_w28_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.45 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.56 seconds; current allocated memory: 794.043 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.95 seconds; current allocated memory: 806.398 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_mul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_mul.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 344.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 39.42 seconds. CPU system time: 1.24 seconds. Elapsed time: 40.94 seconds; current allocated memory: 347.039 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'matrix_mul_fadd_32ns_32ns_32_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matrix_mul_fadd_32ns_32ns_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matrix_mul_fadd_32ns_32ns_32_5_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Nov 28 03:53:08 2024...
INFO: [HLS 200-802] Generated output file matrix_mul_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 17.32 seconds. CPU system time: 3.02 seconds. Elapsed time: 21.1 seconds; current allocated memory: 9.930 MB.
[2Kvitis_hls> [11CINFO: [HLS 200-112] Total CPU user time: 192.66 seconds. Total CPU system time: 10.82 seconds. Total elapsed time: 379.94 seconds; peak allocated memory: 816.328 MB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Nov 28 03:56:08 2024...
