{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 27 14:21:45 2023 " "Info: Processing started: Sun Aug 27 14:21:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Info: Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/testbench.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_Receiver.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file UART_Receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Receiver " "Info: Found entity 1: UART_Receiver" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_Transmitter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file UART_Transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Transmitter " "Info: Found entity 1: UART_Transmitter" {  } { { "UART_Transmitter.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Transmitter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Info: Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "sys_clk testbench.v(3) " "Warning (10755): Verilog HDL warning at testbench.v(3): assignments to sys_clk create a combinational loop" {  } { { "testbench.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/testbench.v" 3 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "rx testbench.v(31) " "Warning (10855): Verilog HDL warning at testbench.v(31): initial value for variable rx should be constant" {  } { { "testbench.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/testbench.v" 31 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Transmitter UART_Transmitter:tx_module " "Info: Elaborating entity \"UART_Transmitter\" for hierarchy \"UART_Transmitter:tx_module\"" {  } { { "testbench.v" "tx_module" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/testbench.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UART_Transmitter.v(49) " "Warning (10230): Verilog HDL assignment warning at UART_Transmitter.v(49): truncated value with size 32 to match size of target (3)" {  } { { "UART_Transmitter.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Transmitter.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift_reg UART_Transmitter.v(29) " "Warning (10240): Verilog HDL Always Construct warning at UART_Transmitter.v(29): inferring latch(es) for variable \"shift_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "UART_Transmitter.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Transmitter.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "parity_bit UART_Transmitter.v(29) " "Warning (10240): Verilog HDL Always Construct warning at UART_Transmitter.v(29): inferring latch(es) for variable \"parity_bit\", which holds its previous value in one or more paths through the always construct" {  } { { "UART_Transmitter.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Transmitter.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[0\] UART_Transmitter.v(29) " "Info (10041): Inferred latch for \"shift_reg\[0\]\" at UART_Transmitter.v(29)" {  } { { "UART_Transmitter.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Transmitter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[1\] UART_Transmitter.v(29) " "Info (10041): Inferred latch for \"shift_reg\[1\]\" at UART_Transmitter.v(29)" {  } { { "UART_Transmitter.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Transmitter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[2\] UART_Transmitter.v(29) " "Info (10041): Inferred latch for \"shift_reg\[2\]\" at UART_Transmitter.v(29)" {  } { { "UART_Transmitter.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Transmitter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[3\] UART_Transmitter.v(29) " "Info (10041): Inferred latch for \"shift_reg\[3\]\" at UART_Transmitter.v(29)" {  } { { "UART_Transmitter.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Transmitter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[4\] UART_Transmitter.v(29) " "Info (10041): Inferred latch for \"shift_reg\[4\]\" at UART_Transmitter.v(29)" {  } { { "UART_Transmitter.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Transmitter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[5\] UART_Transmitter.v(29) " "Info (10041): Inferred latch for \"shift_reg\[5\]\" at UART_Transmitter.v(29)" {  } { { "UART_Transmitter.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Transmitter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[6\] UART_Transmitter.v(29) " "Info (10041): Inferred latch for \"shift_reg\[6\]\" at UART_Transmitter.v(29)" {  } { { "UART_Transmitter.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Transmitter.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Receiver UART_Receiver:rx_module " "Info: Elaborating entity \"UART_Receiver\" for hierarchy \"UART_Receiver:rx_module\"" {  } { { "testbench.v" "rx_module" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/testbench.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UART_Receiver.v(32) " "Warning (10230): Verilog HDL assignment warning at UART_Receiver.v(32): truncated value with size 32 to match size of target (3)" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_counter UART_Receiver.v(18) " "Warning (10240): Verilog HDL Always Construct warning at UART_Receiver.v(18): inferring latch(es) for variable \"bit_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift_reg UART_Receiver.v(18) " "Warning (10240): Verilog HDL Always Construct warning at UART_Receiver.v(18): inferring latch(es) for variable \"shift_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "parity_bit UART_Receiver.v(18) " "Warning (10240): Verilog HDL Always Construct warning at UART_Receiver.v(18): inferring latch(es) for variable \"parity_bit\", which holds its previous value in one or more paths through the always construct" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[0\] UART_Receiver.v(18) " "Info (10041): Inferred latch for \"shift_reg\[0\]\" at UART_Receiver.v(18)" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[1\] UART_Receiver.v(18) " "Info (10041): Inferred latch for \"shift_reg\[1\]\" at UART_Receiver.v(18)" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[2\] UART_Receiver.v(18) " "Info (10041): Inferred latch for \"shift_reg\[2\]\" at UART_Receiver.v(18)" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[3\] UART_Receiver.v(18) " "Info (10041): Inferred latch for \"shift_reg\[3\]\" at UART_Receiver.v(18)" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[4\] UART_Receiver.v(18) " "Info (10041): Inferred latch for \"shift_reg\[4\]\" at UART_Receiver.v(18)" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[5\] UART_Receiver.v(18) " "Info (10041): Inferred latch for \"shift_reg\[5\]\" at UART_Receiver.v(18)" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[6\] UART_Receiver.v(18) " "Info (10041): Inferred latch for \"shift_reg\[6\]\" at UART_Receiver.v(18)" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_counter\[0\] UART_Receiver.v(18) " "Info (10041): Inferred latch for \"bit_counter\[0\]\" at UART_Receiver.v(18)" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_counter\[1\] UART_Receiver.v(18) " "Info (10041): Inferred latch for \"bit_counter\[1\]\" at UART_Receiver.v(18)" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_counter\[2\] UART_Receiver.v(18) " "Info (10041): Inferred latch for \"bit_counter\[2\]\" at UART_Receiver.v(18)" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_clk " "Warning (12110): Net \"sys_clk\" is missing source, defaulting to GND" {  } { { "testbench.v" "sys_clk" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/testbench.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Error: Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 0 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  11 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Error: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Aug 27 14:21:46 2023 " "Error: Processing ended: Sun Aug 27 14:21:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 11 s " "Error: Quartus II Full Compilation was unsuccessful. 3 errors, 11 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
