// Seed: 3577512412
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign {1'b0, id_1, id_2} = id_1 - 1 ? id_1 : 1 ? 1 : id_1;
  wire  id_4 = !1;
  uwire id_5 = id_2;
  tri   id_7 = (id_5);
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input tri id_2,
    input tri id_3,
    output supply1 id_4,
    output tri0 id_5,
    input wor id_6,
    input wire id_7,
    input uwire id_8,
    input wand id_9,
    output wire id_10,
    input wor id_11,
    output uwire id_12
);
  wire id_14;
  wire id_15;
  assign id_5  = 1;
  assign id_12 = 1;
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15
  );
  assign id_14 = 1;
  wire id_17;
endmodule
