#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Mar 28 09:52:42 2016
# Process ID: 3716
# Log file: C:/VERILOG_Register_Stack/planAhead_run_2/planAhead.log
# Journal file: C:/VERILOG_Register_Stack/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/VERILOG_Register_Stack/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin P17 [get_ports {AN[3]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {AN[2]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {AN[1]}]
endgroup
startgroup
set_property package_pin N16 [get_ports {AN[0]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {Seg[7]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {Seg[6]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {Seg[5]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {Seg[4]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {Seg[3]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {Seg[2]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {Seg[1]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {Seg[0]}]
endgroup
startgroup
set_property package_pin V10 [get_ports CLK]
endgroup
startgroup
set_property package_pin N8 [get_ports {Addr[4]}]
endgroup
startgroup
set_property package_pin M8 [get_ports {Addr[3]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {Addr[2]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {Addr[1]}]
endgroup
startgroup
set_property package_pin T10 [get_ports {Addr[0]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {Sel_Data[1]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {Sel_Data[0]}]
endgroup
set_property package_pin "" [get_ports [list  CLK_Register]]
set_property package_pin "" [get_ports [list  Reset]]
startgroup
set_property package_pin T5 [get_ports Write_Reg]
endgroup
set_property package_pin "" [get_ports [list  Reset]]
startgroup
set_property package_pin C9 [get_ports CLK_Register]
endgroup
startgroup
set_property package_pin D9 [get_ports Reset]
endgroup
startgroup
set_property package_pin A8 [get_ports Sel]
endgroup
save_constraints
