<?xml version="1.0" encoding="UTF-8"?>
<projectDescription>
	<name>dense</name>
	<comment></comment>
	<projects>
	</projects>
	<buildSpec>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name>
			<triggers>clean,full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name>
			<triggers>full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
	</buildSpec>
	<natures>
		<nature>com.autoesl.autopilot.ui.AutopilotNature</nature>
		<nature>org.eclipse.cdt.core.cnature</nature>
		<nature>org.eclipse.cdt.core.ccnature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature>
	</natures>
	<linkedResources>
		<link>
			<name>source</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/.apc/.src</location>
		</link>
		<link>
			<name>testbench</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/.apc/.tb</location>
		</link>
		<link>
			<name>S2/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S2/.tcls</location>
		</link>
		<link>
			<name>S3/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S3/.tcls</location>
		</link>
		<link>
			<name>S4/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S4/.tcls</location>
		</link>
		<link>
			<name>S5/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S5/.tcls</location>
		</link>
		<link>
			<name>S6/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S6/.tcls</location>
		</link>
		<link>
			<name>S7/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S7/.tcls</location>
		</link>
		<link>
			<name>S8/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S8/.tcls</location>
		</link>
		<link>
			<name>no_directive/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/no_directive/.tcls</location>
		</link>
		<link>
			<name>source/dense.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense.cpp</location>
		</link>
		<link>
			<name>source/dense.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense.h</location>
		</link>
		<link>
			<name>source/parameters.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/parameters.h</location>
		</link>
		<link>
			<name>source/weights.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/weights.h</location>
		</link>
		<link>
			<name>testbench/main.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/main.cpp</location>
		</link>
		<link>
			<name>S2/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S2/S2.directive</location>
		</link>
		<link>
			<name>S2/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S2/directives.tcl</location>
		</link>
		<link>
			<name>S2/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S2/script.tcl</location>
		</link>
		<link>
			<name>S3/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S3/S3.directive</location>
		</link>
		<link>
			<name>S3/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S3/directives.tcl</location>
		</link>
		<link>
			<name>S3/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S3/script.tcl</location>
		</link>
		<link>
			<name>S4/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S4/S4.directive</location>
		</link>
		<link>
			<name>S4/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S4/directives.tcl</location>
		</link>
		<link>
			<name>S4/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S4/script.tcl</location>
		</link>
		<link>
			<name>S5/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S5/S5.directive</location>
		</link>
		<link>
			<name>S5/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S5/directives.tcl</location>
		</link>
		<link>
			<name>S5/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S5/script.tcl</location>
		</link>
		<link>
			<name>S6/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S6/S6.directive</location>
		</link>
		<link>
			<name>S6/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S6/directives.tcl</location>
		</link>
		<link>
			<name>S6/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S6/script.tcl</location>
		</link>
		<link>
			<name>S7/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S7/S7.directive</location>
		</link>
		<link>
			<name>S7/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S7/directives.tcl</location>
		</link>
		<link>
			<name>S7/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S7/script.tcl</location>
		</link>
		<link>
			<name>S8/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S8/S8.directive</location>
		</link>
		<link>
			<name>S8/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S8/directives.tcl</location>
		</link>
		<link>
			<name>S8/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/S8/script.tcl</location>
		</link>
		<link>
			<name>no_directive/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/no_directive/no_directive.directive</location>
		</link>
		<link>
			<name>no_directive/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/no_directive/directives.tcl</location>
		</link>
		<link>
			<name>no_directive/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/denseMini/dense/no_directive/script.tcl</location>
		</link>
	</linkedResources>
</projectDescription>
