<profile>

<section name = "Vitis HLS Report for 'SABR_Pipeline_VITIS_LOOP_31_395'" level="0">
<item name = "Date">Mon Jan 13 02:35:29 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">SABR</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">kintexuplus</item>
<item name = "Target device">xcku5p-ffva676-3-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 7.040 ns, 0.96 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1678, 1678, 13.424 us, 13.424 us, 1677, 1677, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_pow_generic_double_s_fu_195">pow_generic_double_s, 19, 19, 0.152 us, 0.152 us, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_31_3">1676, 1676, 45, 34, 1, 49, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 32, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 386, -</column>
<column name="Register">-, -, 878, -, -</column>
<specialColumn name="Available">960, 1824, 433920, 216960, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln31_fu_291_p2">+, 0, 0, 13, 6, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0_grp1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln31_fu_285_p2">icmp, 0, 0, 13, 6, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">159, 35, 1, 35</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_5">9, 2, 6, 12</column>
<column name="ap_sig_allocacmp_x_assign_95_load">9, 2, 64, 128</column>
<column name="empty_fu_108">9, 2, 64, 128</column>
<column name="gmem_95_blk_n_R">9, 2, 1, 2</column>
<column name="grp_fu_225_p0">20, 4, 64, 256</column>
<column name="grp_fu_225_p1">14, 3, 64, 192</column>
<column name="grp_fu_229_p0">54, 10, 64, 640</column>
<column name="grp_fu_229_p1">49, 9, 64, 576</column>
<column name="j_fu_112">9, 2, 6, 12</column>
<column name="x_assign_95_fu_104">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">34, 0, 34, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="empty_fu_108">64, 0, 64, 0</column>
<column name="grp_pow_generic_double_s_fu_195_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln31_reg_419">1, 0, 1, 0</column>
<column name="j_fu_112">6, 0, 6, 0</column>
<column name="mul39_s_reg_449">64, 0, 64, 0</column>
<column name="p_load_reg_459">64, 0, 64, 0</column>
<column name="reg_238">64, 0, 64, 0</column>
<column name="reg_245">64, 0, 64, 0</column>
<column name="reg_251">64, 0, 64, 0</column>
<column name="reg_257">64, 0, 64, 0</column>
<column name="stock_beta_reg_454">64, 0, 64, 0</column>
<column name="tmp_s_reg_464">64, 0, 64, 0</column>
<column name="trunc_ln40_reg_429">64, 0, 64, 0</column>
<column name="trunc_ln40_s_reg_434">64, 0, 64, 0</column>
<column name="x_assign_95_fu_104">64, 0, 64, 0</column>
<column name="x_assign_95_load_reg_423">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, SABR_Pipeline_VITIS_LOOP_31_395, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, SABR_Pipeline_VITIS_LOOP_31_395, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, SABR_Pipeline_VITIS_LOOP_31_395, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, SABR_Pipeline_VITIS_LOOP_31_395, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, SABR_Pipeline_VITIS_LOOP_31_395, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, SABR_Pipeline_VITIS_LOOP_31_395, return value</column>
<column name="grp_fu_14271_p_din0">out, 64, ap_ctrl_hs, SABR_Pipeline_VITIS_LOOP_31_395, return value</column>
<column name="grp_fu_14271_p_din1">out, 64, ap_ctrl_hs, SABR_Pipeline_VITIS_LOOP_31_395, return value</column>
<column name="grp_fu_14271_p_opcode">out, 1, ap_ctrl_hs, SABR_Pipeline_VITIS_LOOP_31_395, return value</column>
<column name="grp_fu_14271_p_dout0">in, 64, ap_ctrl_hs, SABR_Pipeline_VITIS_LOOP_31_395, return value</column>
<column name="grp_fu_14271_p_ce">out, 1, ap_ctrl_hs, SABR_Pipeline_VITIS_LOOP_31_395, return value</column>
<column name="grp_fu_14277_p_din0">out, 64, ap_ctrl_hs, SABR_Pipeline_VITIS_LOOP_31_395, return value</column>
<column name="grp_fu_14277_p_din1">out, 64, ap_ctrl_hs, SABR_Pipeline_VITIS_LOOP_31_395, return value</column>
<column name="grp_fu_14277_p_dout0">in, 64, ap_ctrl_hs, SABR_Pipeline_VITIS_LOOP_31_395, return value</column>
<column name="grp_fu_14277_p_ce">out, 1, ap_ctrl_hs, SABR_Pipeline_VITIS_LOOP_31_395, return value</column>
<column name="grp_fu_28629_p_din0">out, 64, ap_ctrl_hs, SABR_Pipeline_VITIS_LOOP_31_395, return value</column>
<column name="grp_fu_28629_p_din1">out, 64, ap_ctrl_hs, SABR_Pipeline_VITIS_LOOP_31_395, return value</column>
<column name="grp_fu_28629_p_dout0">in, 64, ap_ctrl_hs, SABR_Pipeline_VITIS_LOOP_31_395, return value</column>
<column name="grp_fu_28629_p_ce">out, 1, ap_ctrl_hs, SABR_Pipeline_VITIS_LOOP_31_395, return value</column>
<column name="grp_pow_generic_double_s_fu_28633_p_din1">out, 64, ap_ctrl_hs, SABR_Pipeline_VITIS_LOOP_31_395, return value</column>
<column name="grp_pow_generic_double_s_fu_28633_p_din2">out, 64, ap_ctrl_hs, SABR_Pipeline_VITIS_LOOP_31_395, return value</column>
<column name="grp_pow_generic_double_s_fu_28633_p_dout0">in, 64, ap_ctrl_hs, SABR_Pipeline_VITIS_LOOP_31_395, return value</column>
<column name="grp_pow_generic_double_s_fu_28633_p_ce">out, 1, ap_ctrl_hs, SABR_Pipeline_VITIS_LOOP_31_395, return value</column>
<column name="grp_pow_generic_double_s_fu_28633_p_start">out, 1, ap_ctrl_hs, SABR_Pipeline_VITIS_LOOP_31_395, return value</column>
<column name="grp_pow_generic_double_s_fu_28633_p_ready">in, 1, ap_ctrl_hs, SABR_Pipeline_VITIS_LOOP_31_395, return value</column>
<column name="grp_pow_generic_double_s_fu_28633_p_done">in, 1, ap_ctrl_hs, SABR_Pipeline_VITIS_LOOP_31_395, return value</column>
<column name="grp_pow_generic_double_s_fu_28633_p_idle">in, 1, ap_ctrl_hs, SABR_Pipeline_VITIS_LOOP_31_395, return value</column>
<column name="sigma_init">in, 64, ap_none, sigma_init, scalar</column>
<column name="S0">in, 64, ap_none, S0, scalar</column>
<column name="m_axi_gmem_95_0_AWVALID">out, 1, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_AWREADY">in, 1, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_AWADDR">out, 64, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_AWID">out, 1, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_AWLEN">out, 32, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_AWSIZE">out, 3, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_AWBURST">out, 2, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_AWLOCK">out, 2, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_AWCACHE">out, 4, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_AWPROT">out, 3, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_AWQOS">out, 4, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_AWREGION">out, 4, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_AWUSER">out, 1, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_WVALID">out, 1, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_WREADY">in, 1, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_WDATA">out, 128, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_WSTRB">out, 16, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_WLAST">out, 1, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_WID">out, 1, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_WUSER">out, 1, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_ARVALID">out, 1, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_ARREADY">in, 1, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_ARADDR">out, 64, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_ARID">out, 1, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_ARLEN">out, 32, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_ARSIZE">out, 3, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_ARBURST">out, 2, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_ARLOCK">out, 2, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_ARCACHE">out, 4, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_ARPROT">out, 3, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_ARQOS">out, 4, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_ARREGION">out, 4, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_ARUSER">out, 1, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_RVALID">in, 1, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_RREADY">out, 1, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_RDATA">in, 128, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_RLAST">in, 1, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_RID">in, 1, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_RFIFONUM">in, 9, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_RUSER">in, 1, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_RRESP">in, 2, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_BVALID">in, 1, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_BREADY">out, 1, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_BRESP">in, 2, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_BID">in, 1, m_axi, gmem_95, pointer</column>
<column name="m_axi_gmem_95_0_BUSER">in, 1, m_axi, gmem_95, pointer</column>
<column name="sext_ln31_95">in, 60, ap_none, sext_ln31_95, scalar</column>
<column name="sqrt_deltat">in, 64, ap_none, sqrt_deltat, scalar</column>
<column name="rho">in, 64, ap_none, rho, scalar</column>
<column name="sqrt_one_minus_rho_sq">in, 64, ap_none, sqrt_one_minus_rho_sq, scalar</column>
<column name="beta">in, 64, ap_none, beta, scalar</column>
<column name="one_plus_r_deltat">in, 64, ap_none, one_plus_r_deltat, scalar</column>
<column name="alpha">in, 64, ap_none, alpha, scalar</column>
<column name="neg_half_alpha_sq_dt">in, 64, ap_none, neg_half_alpha_sq_dt, scalar</column>
<column name="p_out">out, 64, ap_vld, p_out, pointer</column>
<column name="p_out_ap_vld">out, 1, ap_vld, p_out, pointer</column>
<column name="x_assign_95_out">out, 64, ap_vld, x_assign_95_out, pointer</column>
<column name="x_assign_95_out_ap_vld">out, 1, ap_vld, x_assign_95_out, pointer</column>
</table>
</item>
</section>
</profile>
