0.7
2020.2
Oct 14 2022
05:20:55
D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sim_1/imports/HW3/TestBench.v,1683342844,verilog,,,,TestBench,,,,,,,,
D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/HW3/ALU.v,1682259942,verilog,,D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/alu_template/ALU_1bit.v,,ALU,,,,,,,,
D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/HW3/ALU_Ctrl.v,1683424241,verilog,,D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/HW3/Adder.v,,ALU_Ctrl,,,,,,,,
D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/HW3/Adder.v,1682345977,verilog,,D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/HW3/Decoder.v,,Adder,,,,,,,,
D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/HW3/Decoder.v,1683385679,verilog,,D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/alu_template/Full_adder.v,,Decoder,,,,,,,,
D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/HW3/Instr_Memory.v,1681996574,verilog,,D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/HW3/Mux2to1.v,,Instr_Memory,,,,,,,,
D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/HW3/Mux2to1.v,1681999397,verilog,,D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/HW3/Mux3to1.v,,Mux2to1,,,,,,,,
D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/HW3/Mux3to1.v,1683268269,verilog,,D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/HW3/Program_Counter.v,,Mux3to1,,,,,,,,
D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/HW3/Program_Counter.v,1681996574,verilog,,D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/HW3/Reg_File.v,,Program_Counter,,,,,,,,
D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/HW3/Reg_File.v,1681996574,verilog,,D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/HW3/Shifter.v,,Reg_File,,,,,,,,
D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/HW3/Shifter.v,1681999016,verilog,,D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/HW3/Sign_Extend.v,,Shifter,,,,,,,,
D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/HW3/Sign_Extend.v,1682320468,verilog,,D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/HW3/Simple_Single_CPU.v,,Sign_Extend,,,,,,,,
D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/HW3/Simple_Single_CPU.v,1683380238,verilog,,D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/HW3/Zero_Filled.v,,Simple_Single_CPU,,,,,,,,
D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/HW3/Zero_Filled.v,1682152144,verilog,,D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sim_1/imports/HW3/TestBench.v,,Zero_Filled,,,,,,,,
D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/alu_template/ALU_1bit.v,1683381880,verilog,,D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/HW3/ALU_Ctrl.v,,ALU_1bit,,,,,,,,
D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/alu_template/Full_adder.v,1682271282,verilog,,D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW3/HW3.srcs/sources_1/imports/HW3/Instr_Memory.v,,Full_adder,,,,,,,,
