Model {
  Name			  "stm32f4_can_serial_bridge_binary"
  Version		  7.3
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.151"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-874"
  PreLoadFcn		  "waijung.modelPreload; % Required for working with Waijung Blockset. Do not remove."
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  CloseFcn		  "waijung.modelClose; % Required for working with Waijung Blockset. Do not remove."
  Created		  "Tue May 20 15:00:20 2014"
  Creator		  "Krisada"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "Krisada"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Feb 07 00:01:02 2017"
  RTWModifiedTimeStamp	  0
  ModelVersionFormat	  "1.%<AutoIncrement:151>"
  ConfigurationManager	  "None"
  SampleTimeColors	  on
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  on
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.6.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.6.0"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "SingleTasking"
	  Solver		  "FixedStepDiscrete"
	  SolverName		  "FixedStepDiscrete"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	  SignalSizeVariationType "Allow only fixed size"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.6.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.6.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode on
	  LifeSpan		  "1"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.6.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  StrictBusMsg		  "Warning"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.6.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "LittleEndian"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "ARM Compatible->Cortex - M4"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "LittleEndian"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "ARM Compatible->Cortex - M4"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.6.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.6.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.6.0"
	  SystemTargetFile	  "stm32f4.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  off
	  TemplateMakefile	  "ert_default_tmf"
	  Description		  "STM32F4 Target"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ProcessScript		  "stm32f4_make_rtw_hook"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.6.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses off
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.STFCustomTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.6.0"
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant off
	      ParMdlRefBuildCompliant off
	      CompOptLevelCompliant   off
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns on
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    on
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      off
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   off
	      SupportNonInlinedSFcns  off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      SystemTargetFile	      "stm32f4.tlc"
	      DialogCategory	      0
	      Array {
		Type			"Handle"
		Dimension		1
		Simulink.ERTTargetCC {
		  $BackupClass		  "Simulink.TargetCC"
		  $ObjectID		  12
		  Version		  "1.6.0"
		  TargetFcnLib		  "ansi_tfl_table_tmw.mat"
		  TargetLibSuffix	  ""
		  TargetPreCompLibLocation ""
		  TargetFunctionLibrary	  "ANSI_C"
		  UtilityFuncGeneration	  "Auto"
		  ERTMultiwordTypeDef	  "System defined"
		  ERTMultiwordLength	  256
		  MultiwordLength	  2048
		  GenerateFullHeader	  on
		  GenerateSampleERTMain	  off
		  GenerateTestInterfaces  off
		  IsPILTarget		  off
		  ModelReferenceCompliant off
		  ParMdlRefBuildCompliant off
		  CompOptLevelCompliant	  off
		  IncludeMdlTerminateFcn  on
		  CombineOutputUpdateFcns on
		  SuppressErrorStatus	  off
		  ERTFirstTimeCompliant	  off
		  IncludeFileDelimiter	  "Auto"
		  ERTCustomFileBanners	  on
		  SupportAbsoluteTime	  on
		  LogVarNameModifier	  "rt_"
		  MatFileLogging	  off
		  MultiInstanceERTCode	  off
		  SupportNonFinite	  on
		  SupportComplex	  on
		  PurelyIntegerCode	  off
		  SupportContinuousTime	  off
		  SupportNonInlinedSFcns  off
		  EnableShiftOperators	  on
		  ParenthesesLevel	  "Nominal"
		  PortableWordSizes	  off
		  ModelStepFunctionPrototypeControlCompliant off
		  CPPClassGenCompliant	  off
		  AutosarCompliant	  off
		  GenerateErtSFunction	  off
		  GenerateASAP2		  off
		  ExtMode		  off
		  ExtModeTransport	  0
		  ExtModeStaticAlloc	  off
		  ExtModeStaticAllocSize  1000000
		  ExtModeTesting	  off
		  ExtModeMexFile	  "ext_comm"
		  ExtModeIntrfLevel	  "Level1"
		  InlinedParameterPlacement "NonHierarchical"
		  TargetOS		  "BareBoardExample"
		  MultiInstanceErrorCode  "Error"
		  RateGroupingCode	  on
		  RootIOFormat		  "Individual arguments"
		  RTWCAPISignals	  off
		  RTWCAPIParams		  off
		  RTWCAPIStates		  off
		  ERTSrcFileBannerTemplate "stm32f4_code_template.cgt"
		  ERTHdrFileBannerTemplate "stm32f4_code_template.cgt"
		  ERTDataSrcFileTemplate  "stm32f4_code_template.cgt"
		  ERTDataHdrFileTemplate  "stm32f4_code_template.cgt"
		  ERTCustomFileTemplate	  "stm32f4_file_process.tlc"
		  ModuleNamingRule	  "Unspecified"
		  SignalDisplayLevel	  10
		  ParamTuneLevel	  10
		  GlobalDataDefinition	  "Auto"
		  DataDefinitionFile	  "global.c"
		  GlobalDataReference	  "Auto"
		  DataReferenceFile	  "global.h"
		  GRTInterface		  off
		  PreserveExpressionOrder off
		  PreserveIfCondition	  off
		  EnableUserReplacementTypes off
		  Array {
		    Type		    "Struct"
		    Dimension		    1
		    MATStruct {
		    double		    ""
		    single		    ""
		    int32		    ""
		    int16		    ""
		    int8		    ""
		    uint32		    ""
		    uint16		    ""
		    uint8		    ""
		    boolean		    ""
		    int			    ""
		    uint		    ""
		    char		    ""
		    }
		    PropName		    "ReplacementTypes"
		  }
		  MemSecPackage		  "--- None ---"
		  MemSecDataConstants	  "Default"
		  MemSecDataIO		  "Default"
		  MemSecDataInternal	  "Default"
		  MemSecDataParameters	  "Default"
		  MemSecFuncInitTerm	  "Default"
		  MemSecFuncExecute	  "Default"
		}
		PropName		"Components"
	      }
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "stm32f4_configset"
      ExtraOptions	      "-aGenerateTraceInfo=0 -aIgnoreTestpoints=0 "
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 520, 225, 1400, 855 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
    Block {
      BlockType		      DataTypeConversion
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit via back propagation"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      EnablePort
      StatesWhenEnabling      "held"
      SignalSizeVariationType "Allow only fixed size"
      ShowOutputPort	      off
      ZeroCross		      on
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
      DimensionsMode	      "auto"
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeMode	      "Logical (see Configuration Parameters: Optimization)"
      LogicDataType	      "uint(8)"
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
      DimensionsMode	      "auto"
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      LogicOutDataTypeMode    "Logical (see Configuration Parameters: Optimization)"
      LogicDataType	      "uint(8)"
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
      SFunctionDeploymentMode off
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
      OutputVariableDimensions off
    }
  }
  System {
    Name		    "stm32f4_can_serial_bridge_binary"
    Location		    [811, 168, 1623, 745]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      SubSystem
      Name		      "CAN Rx Filter Setting"
      Ports		      [0, 4]
      Position		      [385, 194, 510, 291]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Port {
	PortNumber		1
	Name			"dd"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      System {
	Name			"CAN Rx Filter Setting"
	Location		[297, 480, 1572, 942]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant1"
	  Ports			  [1, 1]
	  Position		  [515, 105, 545, 135]
	  NamePlacement		  "alternate"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "=="
	  const			  "0"
	  LogicOutDataTypeMode	  "uint8"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Zero"
	  Ports			  [1, 1]
	  Position		  [515, 215, 545, 245]
	  NamePlacement		  "alternate"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	  SourceType		  "Compare To Zero"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "~="
	  LogicOutDataTypeMode	  "uint8"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Enabled\nSubsystem"
	  Ports			  [2, 2, 1]
	  Position		  [715, 212, 855, 283]
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Enabled\nSubsystem"
	    Location		    [421, 301, 919, 601]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "ena"
	      Position		      [110, 103, 140, 117]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "id"
	      Position		      [110, 148, 140, 162]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      EnablePort
	      Name		      "Enable"
	      Ports		      []
	      Position		      [235, 20, 255, 40]
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "StdID_Enable"
	      Position		      [360, 103, 390, 117]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      InitialOutput	      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "StdID"
	      Position		      [360, 148, 390, 162]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      InitialOutput	      "2^32-1"
	    }
	    Line {
	      SrcBlock		      "ena"
	      SrcPort		      1
	      DstBlock		      "StdID_Enable"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "id"
	      SrcPort		      1
	      DstBlock		      "StdID"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Enabled\nSubsystem1"
	  Ports			  [2, 2, 1]
	  Position		  [605, 297, 740, 368]
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Enabled\nSubsystem1"
	    Location		    [391, 604, 889, 904]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "ena"
	      Position		      [110, 103, 140, 117]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "id"
	      Position		      [110, 148, 140, 162]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      EnablePort
	      Name		      "Enable"
	      Ports		      []
	      Position		      [235, 20, 255, 40]
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ExtID_Enable"
	      Position		      [360, 103, 390, 117]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      InitialOutput	      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ExtID"
	      Position		      [360, 148, 390, 162]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      InitialOutput	      "2^32-1"
	    }
	    Line {
	      SrcBlock		      "id"
	      SrcPort		      1
	      DstBlock		      "ExtID"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ena"
	      SrcPort		      1
	      DstBlock		      "ExtID_Enable"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator"
	  Ports			  [2, 1]
	  Position		  [715, 152, 745, 183]
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator1"
	  Ports			  [2, 1]
	  Position		  [605, 97, 635, 128]
	  NamePlacement		  "alternate"
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator2"
	  Ports			  [1, 1]
	  Position		  [605, 159, 635, 191]
	  Operator		  "NOT"
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Response"
	  Ports			  [0, 0, 1]
	  Position		  [815, 114, 915, 156]
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Response"
	    Location		    [1002, 270, 1500, 676]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      EnablePort
	      Name		      "Enable"
	      Ports		      []
	      Position		      [235, 20, 255, 40]
	    }
	    Block {
	      BlockType		      "S-Function"
	      Name		      "UART Tx1"
	      Ports		      []
	      Position		      [150, 105, 320, 185]
	      Priority		      "1"
	      FunctionName	      "stm32f4_usart"
	      Parameters	      "configuration,uartmodule,transfer,baudrate,inputtype,outputtype,confstr,binheaderarray,binter"
	      "minatorarray,asciiheader,asciiterminator,bindatalength,packetmode,varname,sampletime,sampletimestr,blockid"
	      EnableBusSupport	      off
	      MaskType		      "stm32f4_usart"
	      MaskDescription	      "Data type for Ascii format\n%u, %i, %d, %o, %x: uint32\n%e, %g, %f: single\n%c: int8"
	      MaskHelp		      "web(fullfile(waijungdocroot,'stm32f4_usart_tx.htm'), '-browser')"
	      MaskPromptString	      "Configuration|UART Module|Baud rate (bps)|Data bits|Parity|Stop bit|Tx Pin|Rx Pin|Hardw"
	      "are flow control|HW Flow control, CTS Pin|HW Flow control, RTS Pin|Advance options|Rx buffer size (bytes)|Tx bu"
	      "ffer size (bytes)|Transfer|Packet mode|Binary header (example: '7E 7E')|Binary terminator (example: '03 03')|Nu"
	      "mber of data port, type DOUBLE|Number of data port, type SINGLE|Number of data port, type INT8|Number of data p"
	      "ort, type UINT8|Number of data port, type INT16|Number of data port, type UINT16|Number of data port, type INT3"
	      "2|Number of data port, type UINT32|Ascii format|End of packet|End of packet|Buffer|Var name|Input data type|Out"
	      "put data type|Binary header|Binary terminator|Binary data length|Ascii header (printf format)|Ascii terminator|"
	      "Sample time (sec)|Compiled sample time (sec) in string|BlockID|Configuration string|Last module selected"
	      MaskStyleString	      "popup(Setup|Tx|Rx),popup(1|2|3|4|5|6),edit,popup(8),popup(No|Odd|Even),popup(0.5|1|1.5|2"
	      "),popup(Not used|A9|B6),popup(Not used|A10|B7),popup(None|RTS|CTS|RTS/CTS),popup(Not used|A11),popup(Not used|A"
	      "12),checkbox,popup(16|32|64|128|256|512|1024|2048),popup(16|32|64|128|256|512|1024|2048),popup(Blocking|Non-Blo"
	      "cking),popup(Ascii|Binary|String Buffer),edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,popup(CR (0x0D "
	      "- \"\\r\")|LF (0x0A - \"\\n\")|CRLF (0x0D 0x0A - \"\\r\\n\")),popup(CR (0x0D - \"\\r\")|LF (0x0A - \"\\n\")|CRL"
	      "F (0x0D 0x0A - \"\\r\\n\")|None),popup(<empty>),edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edi"
	      "t"
	      MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,of"
	      "f,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
	      MaskCallbackString      "stm32f4_usart_callback('configuration');|stm32f4_usart_callback('uartmodule');|stm32f4"
	      "_usart_callback('baudrate');||||||stm32f4_usart_callback('flowcontrol');|||stm32f4_usart_callback('advanceoptio"
	      "ns');|||stm32f4_usart_callback('transfer');|stm32f4_usart_callback('packetmode');|stm32f4_usart_callback('binhe"
	      "ader');|stm32f4_usart_callback('binterminator');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('po"
	      "rttype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('portt"
	      "ype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('porttype"
	      "');|stm32f4_usart_callback('asciiformat');|stm32f4_usart_callback('rx_asciiterminator');|stm32f4_usart_callback"
	      "('tx_asciiterminator');|stm32f4_usart_callback('storagename');|stm32f4_usart_callback('varname');||||||||stm32f"
	      "4_usart_callback('sampletime');|stm32f4_usart_callback('sampletimestr');|stm32f4_usart_callback('blockid');||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,off,off,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
	      "n,on,on,on,on,on,on,on,on,on,on,off,off,on,on"
	      MaskVisibilityString    "off,on,off,off,off,off,off,off,off,off,off,off,off,off,on,on,on,on,on,on,on,on,on,on,o"
	      "n,on,off,off,off,off,off,off,off,off,off,off,off,off,on,off,off,off,off"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	      ",on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
	      MaskVariables	      "configuration=&1;uartmodule=&2;baudrate=@3;databits=@4;parity=&5;stopbit=&6;remaptxpin=&7;"
	      "remaprxpin=&8;flowcontrol=&9;remapctspin=&10;remaprtspin=&11;advanceoptions=@12;rxbuffersize=@13;txbuffersize=@"
	      "14;transfer=&15;packetmode=&16;binheader=&17;binterminator=&18;porttype_double=@19;porttype_single=@20;porttype"
	      "_int8=@21;porttype_uint8=@22;porttype_int16=@23;porttype_uint16=@24;porttype_int32=@25;porttype_uint32=@26;asci"
	      "iformat=@27;rx_asciiterminator=&28;tx_asciiterminator=&29;storagename=&30;varname=&31;inputtype=@32;outputtype="
	      "@33;binheaderarray=@34;binterminatorarray=@35;bindatalength=@36;asciiheader=@37;asciiterminator=@38;sampletime="
	      "@39;sampletimestr=&40;blockid=&41;confstr=&42;lastmodule=&43;"
	      MaskInitialization      "stm32f4_usart_callback('init');"
	      MaskDisplay	      "text(0.95, 0.5, 'Module: USART3_Tx\\nPacket: Binary\\nTransfer: Blocking\\nTs (sec): 0.01','"
	      "ver','middle','hor','right');"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "normalized"
	      MaskValueString	      "Tx|3|115200|8|No|1|Not used|Not used|None|Not used|Not used|off|512|512|Blocking|Binary|"
	      "'BB 66 00'|''|0|0|0|0|0|0|0|0|'value=%d,%f'|CRLF (0x0D 0x0A - \"\\r\\n\")|CRLF (0x0D 0x0A - \"\\r\\n\")|<empty>"
	      "||[0 ]|[0]|[3 187  102    0]|[0 ]|0|'value=%d,%f\\r\\n'|[2 13 10]|-1|0.01|CANRxFilterSettingResponseUARTTx1|[ \""
	      "dummy\", \"0\", \"*\", \"*\", \"0\", \"*\", \"*\", \"0\", \"*\", \"*\", \"0\", \"*\", \"*\", \"1\", \"4\", \"3\""
	      ", \"1\", \"4\", \"1\", \"512\", \"512\", \"1\", \"3\", \"115200\", \"8\", \"No\", \"1\", \"None\", \"USART3\"]|"
	      "1"
	      MaskTabNameString	      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
	    }
	    Annotation {
	      Name		      "[BB][66][00]"
	      Position		      [181, 88]
	    }
	  }
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "UART Rx1"
	  Ports			  [0, 4]
	  Position		  [235, 179, 415, 261]
	  Priority		  "1"
	  FunctionName		  "stm32f4_usart"
	  Parameters		  "configuration,uartmodule,transfer,baudrate,inputtype,outputtype,confstr,binheaderarray,binterminator"
	  "array,asciiheader,asciiterminator,bindatalength,packetmode,varname,sampletime,sampletimestr,blockid"
	  EnableBusSupport	  off
	  MaskType		  "stm32f4_usart"
	  MaskDescription	  "Data type for Ascii format\n%u, %i, %d, %o, %x: uint32\n%e, %g, %f: single\n%c: int8"
	  MaskHelp		  "web(fullfile(waijungdocroot,'stm32f4_usart_rx.htm'), '-browser')"
	  MaskPromptString	  "Configuration|UART Module|Baud rate (bps)|Data bits|Parity|Stop bit|Tx Pin|Rx Pin|Hardware flow"
	  " control|HW Flow control, CTS Pin|HW Flow control, RTS Pin|Advance options|Rx buffer size (bytes)|Tx buffer size (b"
	  "ytes)|Transfer|Packet mode|Binary header (example: '7E 7E')|Binary terminator (example: '03 03')|Number of data por"
	  "t, type DOUBLE|Number of data port, type SINGLE|Number of data port, type INT8|Number of data port, type UINT8|Numb"
	  "er of data port, type INT16|Number of data port, type UINT16|Number of data port, type INT32|Number of data port, t"
	  "ype UINT32|Ascii format|End of packet|End of packet|Buffer|Var name|Input data type|Output data type|Binary header|"
	  "Binary terminator|Binary data length|Ascii header (printf format)|Ascii terminator|Sample time (sec)|Compiled sampl"
	  "e time (sec) in string|BlockID|Configuration string|Last module selected"
	  MaskStyleString	  "popup(Setup|Tx|Rx),popup(1|2|3|4|5|6),edit,popup(8),popup(No|Odd|Even),popup(0.5|1|1.5|2),popup("
	  "Not used|A9|B6),popup(Not used|A10|B7),popup(None|RTS|CTS|RTS/CTS),popup(Not used|A11),popup(Not used|A12),checkbox"
	  ",popup(16|32|64|128|256|512|1024|2048),popup(16|32|64|128|256|512|1024|2048),popup(Blocking|Non-Blocking),popup(Asc"
	  "ii|Binary|String Buffer),edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,popup(CR (0x0D - \"\\r\")|LF (0x0A "
	  "- \"\\n\")|CRLF (0x0D 0x0A - \"\\r\\n\")),popup(CR (0x0D - \"\\r\")|LF (0x0A - \"\\n\")|CRLF (0x0D 0x0A - \"\\r\\n\""
	  ")|None),popup(<empty>),edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,of"
	  "f,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
	  MaskCallbackString	  "stm32f4_usart_callback('configuration');|stm32f4_usart_callback('uartmodule');|stm32f4_usart_"
	  "callback('baudrate');||||||stm32f4_usart_callback('flowcontrol');|||stm32f4_usart_callback('advanceoptions');|||stm"
	  "32f4_usart_callback('transfer');|stm32f4_usart_callback('packetmode');|stm32f4_usart_callback('binheader');|stm32f4"
	  "_usart_callback('binterminator');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('porttype');|stm32f4_u"
	  "sart_callback('porttype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('porttype');|stm32f4_usart_ca"
	  "llback('porttype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback("
	  "'asciiformat');|stm32f4_usart_callback('rx_asciiterminator');|stm32f4_usart_callback('tx_asciiterminator');|stm32f4"
	  "_usart_callback('storagename');|stm32f4_usart_callback('varname');||||||||stm32f4_usart_callback('sampletime');|stm"
	  "32f4_usart_callback('sampletimestr');|stm32f4_usart_callback('blockid');||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,off,off,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,"
	  "on,on,on,on,on,on,on,on,off,off,on,on"
	  MaskVisibilityString	  "off,on,off,off,off,off,off,off,off,off,off,off,off,off,on,on,on,on,on,on,on,on,on,on,on,on,"
	  "off,off,off,off,off,off,off,off,off,off,off,off,on,off,off,off,off"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
	  "n,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
	  MaskVariables		  "configuration=&1;uartmodule=&2;baudrate=@3;databits=@4;parity=&5;stopbit=&6;remaptxpin=&7;remaprx"
	  "pin=&8;flowcontrol=&9;remapctspin=&10;remaprtspin=&11;advanceoptions=@12;rxbuffersize=@13;txbuffersize=@14;transfer"
	  "=&15;packetmode=&16;binheader=&17;binterminator=&18;porttype_double=@19;porttype_single=@20;porttype_int8=@21;portt"
	  "ype_uint8=@22;porttype_int16=@23;porttype_uint16=@24;porttype_int32=@25;porttype_uint32=@26;asciiformat=@27;rx_asci"
	  "iterminator=&28;tx_asciiterminator=&29;storagename=&30;varname=&31;inputtype=@32;outputtype=@33;binheaderarray=@34;"
	  "binterminatorarray=@35;bindatalength=@36;asciiheader=@37;asciiterminator=@38;sampletime=@39;sampletimestr=&40;block"
	  "id=&41;confstr=&42;lastmodule=&43;"
	  MaskInitialization	  "stm32f4_usart_callback('init');"
	  MaskDisplay		  "text(0.05, 0.5, 'Module: USART3_Rx\\nPacket: Binary\\nTransfer: Non-Blocking\\nTs (sec): 0.01','ver"
	  "','middle','hor','left'); port_label('output', 1,'READY'); port_label('output', 2,'uint8'); port_label('output', 3,"
	  "'uint8'); port_label('output', 4,'uint32');"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "normalized"
	  MaskValueString	  "Rx|3|115200|8|No|1|Not used|Not used|None|Not used|Not used|off|512|512|Non-Blocking|Binary|'AA "
	  "55 88 88 88 88'|''|0|0|0|2|0|0|0|1|'value=%d,%f'|CRLF (0x0D 0x0A - \"\\r\\n\")|LF (0x0A - \"\\n\")|<empty>||[0]|[4 "
	  "3  3 3 7]|[6 170   85  136  136  136  136]|[0 ]|6|'value=%d,%f\\r\\n'|[2 13 10]|-1|0.01|CANRxFilterSettingUARTRx1|["
	  " \"dummy\", \"0\", \"*\", \"*\", \"0\", \"*\", \"*\", \"0\", \"*\", \"*\", \"0\", \"*\", \"*\", \"1\", \"4\", \"3\""
	  ", \"1\", \"4\", \"1\", \"512\", \"512\", \"1\", \"3\", \"115200\", \"8\", \"No\", \"1\", \"None\", \"USART3\"]|1"
	  MaskTabNameString	  ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
	}
	Block {
	  BlockType		  Outport
	  Name			  "StdID Enable"
	  Position		  [915, 223, 945, 237]
	  NamePlacement		  "alternate"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "StdID Filter"
	  Position		  [915, 258, 945, 272]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ExtID Enable"
	  Position		  [915, 308, 945, 322]
	  NamePlacement		  "alternate"
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ExtID Filter"
	  Position		  [915, 343, 945, 357]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "UART Rx1"
	  SrcPort		  2
	  Points		  [65, 0; 0, -90]
	  DstBlock		  "Compare\nTo Constant1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical\nOperator"
	  SrcPort		  1
	  Points		  [35, 0]
	  DstBlock		  "Enabled\nSubsystem"
	  DstPort		  enable
	}
	Line {
	  SrcBlock		  "UART Rx1"
	  SrcPort		  3
	  DstBlock		  "Compare\nTo Zero"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "UART Rx1"
	  SrcPort		  4
	  Points		  [140, 0]
	  Branch {
	    Points		    [140, 0]
	    DstBlock		    "Enabled\nSubsystem"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 100]
	    DstBlock		    "Enabled\nSubsystem1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant1"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "Logical\nOperator1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "Logical\nOperator2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "UART Rx1"
	  SrcPort		  1
	  Points		  [45, 0; 0, -125; 110, 0]
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "Logical\nOperator1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [115, 0]
	    Branch {
	      Points		      [0, 95]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [175, 0]
	      DstBlock		      "Response"
	      DstPort		      enable
	    }
	  }
	}
	Line {
	  SrcBlock		  "Enabled\nSubsystem1"
	  SrcPort		  2
	  DstBlock		  "ExtID Filter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Enabled\nSubsystem1"
	  SrcPort		  1
	  DstBlock		  "ExtID Enable"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Enabled\nSubsystem"
	  SrcPort		  2
	  DstBlock		  "StdID Filter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Enabled\nSubsystem"
	  SrcPort		  1
	  DstBlock		  "StdID Enable"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical\nOperator2"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Compare\nTo Zero"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "Enabled\nSubsystem"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 85]
	    DstBlock		    "Enabled\nSubsystem1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical\nOperator1"
	  SrcPort		  1
	  Points		  [30, 0]
	  DstBlock		  "Enabled\nSubsystem1"
	  DstPort		  enable
	}
	Annotation {
	  Name			  "[AA][55][88][88][88][88][IDtype][Enable][ID0][ID1][ID2][ID3]"
	  Position		  [218, 30]
	  DropShadow		  on
	}
      }
    }
    Block {
      BlockType		      "S-Function"
      Name		      "CAN Setup"
      Ports		      []
      Position		      [265, 43, 393, 137]
      FunctionName	      "stm32f4_can"
      Parameters	      "conf,canmodule,0,inputarray,outputarray,'','',confstr,sampletime,sampletimestr,blockid"
      EnableBusSupport	      off
      MaskType		      "stm32f4_can"
      MaskDescription	      "This block setups CAN Module.\n\nAuto Re-transmission,\n - Enable: The CAN hardware will "
      "automatically retransmit the message until it has been \nsuccessfully transmitted according to the CAN standard."
      "\n - Disable: A message will be transmitted only once, independently of the transmission result \n(successful, e"
      "rror or arbitration lost).\n"
      MaskHelp		      "web(fullfile(waijungdocroot,'stm32f4_can_setup.htm'), '-browser')"
      MaskPromptString	      "Configuration|CAN Module|Advance configuration|Baud rate (bps)|Resync Jump Width (SJW)|B"
      "it segment 1 (BS1) + PROP_SEG|Bit segment 2 (BS2)|Adjust|Baud rate prescaler (BRP)|Baud rate (bps)|Time Quantum "
      "(Second), tq|Auto Re-transmission|CAN Tx pin|CAN Rx pin|Sample time (sec)|Compiled sample time (sec) in string|B"
      "lockID|Input port|Input port label|Output port|Output port label|Compatibility (Reserved for future use)|Configu"
      "ration String|Prescale|Tx port string|Tx pin string|Rx port string|Rx pin string|Last module selected"
      MaskStyleString	      "popup(Setup),popup(1|2),checkbox,popup(125000|250000|500000|1000000),popup(1tq|2tq|3tq|4t"
      "q),popup(1tq|2tq|3tq|4tq|5tq|6tq|7tq|8tq|9tq|10tq|11tq|12tq|13tq|14tq|15tq|16tq),popup(1tq|2tq|3tq|4tq|5tq|6tq|7"
      "tq|8tq),popup(Prescaler|Baudrate),edit,edit,edit,popup(Enable|Disable),popup(Not used|A12|B9|D1|H13),popup(Not u"
      "sed|A11|B8|D0|I9),edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit"
      MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
      ",off,off,off,off,off,off,off"
      MaskCallbackString      "|stm32f4_can_callback('canmodule');|stm32f4_can_callback('advance');|stm32f4_can_callba"
      "ck('bitrate_select');||stm32f4_can_callback('timingconf');|stm32f4_can_callback('timingconf');|stm32f4_can_callb"
      "ack('timingconf');|stm32f4_can_callback('timingconf');|stm32f4_can_callback('timingconf');|||stm32f4_can_callbac"
      "k('remaptxpin');|stm32f4_can_callback('remaprxpin');|stm32f4_can_callback('sampletime');|stm32f4_can_callback('s"
      "ampletimestr');|stm32f4_can_callback('blockid');||||||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,off,off,on,on,on,on,off,off,on,on,on,on,on,on,on,on,on,on,on,"
      "on"
      MaskVisibilityString    "off,on,on,on,off,off,off,off,off,off,off,on,on,on,on,off,off,off,off,off,off,off,off,of"
      "f,off,off,off,off,off"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,"
      MaskVariables	      "conf=&1;canmodule=&2;advance=&3;bitrate_select=&4;sjw=&5;bs1=&6;bs2=&7;timingconf=&8;brp=@9"
      ";bitrate=@10;tq=&11;autoretransmission=&12;remaptxpin=&13;remaprxpin=&14;sampletime=@15;sampletimestr=&16;blocki"
      "d=&17;inputarray=@18;inputlabelarray=&19;outputarray=@20;outputlabelarray=&21;compat=&22;confstr=&23;presc=&24;t"
      "xportstr=&25;txpinstr=&26;rxportstr=&27;rxpinstr=&28;lastmodule=&29;"
      MaskInitialization      "stm32f4_can_callback('init');"
      MaskDisplay	      "text(0.5, 0.5, 'CAN1_Setup\\nSpeed (bps): 250000\\nTx/Rx pin: B9/B8','ver','middle','hor','ce"
      "nter'); "
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "normalized"
      MaskValueString	      "Setup|1|off|250000|1tq|14tq|6tq|Prescaler|8|250000|1.9048e-007|Enable|B9|B8|inf|0.01|CANS"
      "etup|[]|{}|[]|{}|0|[\"250000\",\"8\",\"B\",\"9\",\"B\",\"8\",\"1tq\",\"14tq\",\"6tq\",\"DISABLE\"]|8|B|9|B|8|1"
      MaskTabNameString	      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,"
    }
    Block {
      BlockType		      SubSystem
      Name		      "EXTID CAN_UART Converter"
      Ports		      [1, 0, 1]
      Position		      [560, 359, 660, 431]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"EXTID CAN_UART Converter"
	Location		[706, 207, 1724, 931]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "StdFilter"
	  Position		  [140, 323, 170, 337]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  EnablePort
	  Name			  "Enable"
	  Ports			  []
	  Position		  [30, 15, 50, 35]
	}
	Block {
	  BlockType		  Reference
	  Name			  "CAN Receive"
	  Ports			  [0, 11]
	  Position		  [25, 68, 220, 182]
	  SourceBlock		  "stm32f4_canbus_lib/CAN Receive"
	  SourceType		  "stm32f4_can"
	  conf			  "Rx"
	  canmodule		  "1"
	  idtype		  "Extended"
	  filtertype		  "Mask"
	  id			  "0"
	  idmask		  "0"
	  enableisr		  off
	  usedlc		  on
	  datatype		  "single"
	  data0type		  "uint8"
	  data1type		  "uint8"
	  data2type		  "uint8"
	  data3type		  "uint8"
	  data4type		  "uint8"
	  data5type		  "uint8"
	  data6type		  "uint8"
	  data7type		  "uint8"
	  buffersize		  "8"
	  sampletime		  "inf"
	  sampletimestr		  "0.01"
	  blockid		  "EXTIDCAN_UARTConverterCANReceive"
	  inputarray		  "[]"
	  inputlabelarray	  "{}"
	  outputarray		  "[ 5, 7, 3, 3, 3, 3, 3, 3, 3, 3, 3]"
	  outputlabelarray	  "{ 'Msg Pending','ID','DLC', 'D0 (uint8)', 'D1 (uint8)', 'D2 (uint8)', 'D3 (uint8)', 'D4 (uint8)"
	  "', 'D5 (uint8)', 'D6 (uint8)', 'D7 (uint8)' }"
	  compat		  "0"
	  confstr		  "[\"Extended\",\"Mask\",\"0\",\"0\",\"on\",\"uint8\",\"uint8\",\"uint8\",\"uint8\",\"uint8\",\"uint8\",\""
	  "uint8\",\"uint8\",\"8\",\"0\",\"4\",\"0\",\"4\"]"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant"
	  Ports			  [1, 1]
	  Position		  [235, 315, 315, 345]
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "=="
	  const			  "2^32-1"
	  LogicOutDataTypeMode	  "uint8"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Zero1"
	  Ports			  [1, 1]
	  Position		  [320, 25, 350, 55]
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	  SourceType		  "Compare To Zero"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "~="
	  LogicOutDataTypeMode	  "uint8"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [390, 285, 420, 315]
	  OutDataTypeMode	  "uint8"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "uint8"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion"
	  Position		  [455, 358, 505, 382]
	  ShowName		  off
	  OutDataTypeMode	  "uint8"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Enabled\nSubsystem1"
	  Ports			  [3, 0, 1]
	  Position		  [620, 202, 720, 288]
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Enabled\nSubsystem1"
	    Location		    [482, 228, 1527, 685]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "ID"
	      Position		      [160, 158, 190, 172]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "DLC"
	      Position		      [45, 208, 75, 222]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Data"
	      Position		      [220, 228, 250, 242]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      EnablePort
	      Name		      "Enable"
	      Ports		      []
	      Position		      [30, 20, 50, 40]
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion1"
	      Position		      [115, 204, 170, 226]
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux"
	      Ports		      [1, 8]
	      Position		      [590, 196, 595, 274]
	      ShowName		      off
	      Outputs		      "8"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "FF"
	      Position		      [220, 105, 250, 135]
	      Value		      "hex2dec('FF')"
	      OutDataTypeMode	      "uint8"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "uint8"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "IDTYPE_EXT"
	      Position		      [350, 50, 380, 80]
	      Value		      "0"
	      OutDataTypeMode	      "uint8"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "uint8"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      Ports		      [9, 1]
	      Position		      [560, 262, 565, 358]
	      ShowName		      off
	      Inputs		      "9"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Subsystem"
	      Ports		      [1, 4]
	      Position		      [275, 144, 375, 186]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Subsystem"
		Location		[655, 374, 1153, 674]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 93, 50, 107]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion"
		  Position		  [255, 96, 310, 124]
		  ShowName		  off
		  OutDataTypeMode	  "uint8"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint8"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion1"
		  Position		  [255, 126, 310, 154]
		  ShowName		  off
		  OutDataTypeMode	  "uint8"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint8"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion2"
		  Position		  [255, 181, 310, 209]
		  ShowName		  off
		  OutDataTypeMode	  "uint8"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint8"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion3"
		  Position		  [255, 236, 310, 264]
		  ShowName		  off
		  OutDataTypeMode	  "uint8"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint8"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift\nArithmetic"
		  Ports			  [1, 1]
		  Position		  [115, 120, 195, 160]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  nBitShiftRight	  "8"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift\nArithmetic1"
		  Ports			  [1, 1]
		  Position		  [115, 175, 195, 215]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  nBitShiftRight	  "16"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift\nArithmetic2"
		  Ports			  [1, 1]
		  Position		  [115, 230, 195, 270]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  nBitShiftRight	  "24"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "ID0"
		  Position		  [360, 103, 390, 117]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "ID1"
		  Position		  [360, 133, 390, 147]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "ID2"
		  Position		  [360, 188, 390, 202]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "ID3"
		  Position		  [360, 243, 390, 257]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "Data Type Conversion3"
		  SrcPort		  1
		  DstBlock		  "ID3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data Type Conversion2"
		  SrcPort		  1
		  DstBlock		  "ID2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data Type Conversion1"
		  SrcPort		  1
		  DstBlock		  "ID1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift\nArithmetic2"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift\nArithmetic1"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift\nArithmetic"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data Type Conversion"
		  SrcPort		  1
		  DstBlock		  "ID0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 10; 30, 0]
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 55]
		    Branch {
		    Points		    [0, 55]
		    DstBlock		    "Shift\nArithmetic2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Shift\nArithmetic1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Shift\nArithmetic"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum of\nElements"
	      Ports		      [1, 1]
	      Position		      [420, 335, 450, 365]
	      Inputs		      "+"
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^-10"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum of\nElements1"
	      Ports		      [1, 1]
	      Position		      [600, 295, 630, 325]
	      Inputs		      "+"
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^-10"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      "S-Function"
	      Name		      "UART Tx"
	      Ports		      [17]
	      Position		      [705, 114, 850, 286]
	      Priority		      "1"
	      FunctionName	      "stm32f4_usart"
	      Parameters	      "configuration,uartmodule,transfer,baudrate,inputtype,outputtype,confstr,binheaderarray,binter"
	      "minatorarray,asciiheader,asciiterminator,bindatalength,packetmode,varname,sampletime,sampletimestr,blockid"
	      EnableBusSupport	      off
	      MaskType		      "stm32f4_usart"
	      MaskDescription	      "Data type for Ascii format\n%u, %i, %d, %o, %x: uint32\n%e, %g, %f: single\n%c: int8"
	      MaskHelp		      "web(fullfile(waijungdocroot,'stm32f4_usart_tx.htm'), '-browser')"
	      MaskPromptString	      "Configuration|UART Module|Baud rate (bps)|Data bits|Parity|Stop bit|Tx Pin|Rx Pin|Hardw"
	      "are flow control|HW Flow control, CTS Pin|HW Flow control, RTS Pin|Advance options|Rx buffer size (bytes)|Tx bu"
	      "ffer size (bytes)|Transfer|Packet mode|Binary header (example: '7E 7E')|Binary terminator (example: '03 03')|Nu"
	      "mber of data port, type DOUBLE|Number of data port, type SINGLE|Number of data port, type INT8|Number of data p"
	      "ort, type UINT8|Number of data port, type INT16|Number of data port, type UINT16|Number of data port, type INT3"
	      "2|Number of data port, type UINT32|Ascii format|End of packet|End of packet|Buffer|Var name|Input data type|Out"
	      "put data type|Binary header|Binary terminator|Binary data length|Ascii header (printf format)|Ascii terminator|"
	      "Sample time (sec)|Compiled sample time (sec) in string|BlockID|Configuration string|Last module selected"
	      MaskStyleString	      "popup(Setup|Tx|Rx),popup(1|2|3|4|5|6),edit,popup(8),popup(No|Odd|Even),popup(0.5|1|1.5|2"
	      "),popup(Not used|A9|B6),popup(Not used|A10|B7),popup(None|RTS|CTS|RTS/CTS),popup(Not used|A11),popup(Not used|A"
	      "12),checkbox,popup(16|32|64|128|256|512|1024|2048),popup(16|32|64|128|256|512|1024|2048),popup(Blocking|Non-Blo"
	      "cking),popup(Ascii|Binary|String Buffer),edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,popup(CR (0x0D "
	      "- \"\\r\")|LF (0x0A - \"\\n\")|CRLF (0x0D 0x0A - \"\\r\\n\")),popup(CR (0x0D - \"\\r\")|LF (0x0A - \"\\n\")|CRL"
	      "F (0x0D 0x0A - \"\\r\\n\")|None),popup(<empty>),edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edi"
	      "t"
	      MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,of"
	      "f,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
	      MaskCallbackString      "stm32f4_usart_callback('configuration');|stm32f4_usart_callback('uartmodule');|stm32f4"
	      "_usart_callback('baudrate');||||||stm32f4_usart_callback('flowcontrol');|||stm32f4_usart_callback('advanceoptio"
	      "ns');|||stm32f4_usart_callback('transfer');|stm32f4_usart_callback('packetmode');|stm32f4_usart_callback('binhe"
	      "ader');|stm32f4_usart_callback('binterminator');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('po"
	      "rttype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('portt"
	      "ype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('porttype"
	      "');|stm32f4_usart_callback('asciiformat');|stm32f4_usart_callback('rx_asciiterminator');|stm32f4_usart_callback"
	      "('tx_asciiterminator');|stm32f4_usart_callback('storagename');|stm32f4_usart_callback('varname');||||||||stm32f"
	      "4_usart_callback('sampletime');|stm32f4_usart_callback('sampletimestr');|stm32f4_usart_callback('blockid');||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,off,off,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
	      "n,on,on,on,on,on,on,on,on,on,on,off,off,on,on"
	      MaskVisibilityString    "off,on,off,off,off,off,off,off,off,off,off,off,off,off,on,on,on,on,on,on,on,on,on,on,o"
	      "n,on,off,off,off,off,off,off,off,off,off,off,off,off,on,off,off,off,off"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	      ",on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
	      MaskVariables	      "configuration=&1;uartmodule=&2;baudrate=@3;databits=@4;parity=&5;stopbit=&6;remaptxpin=&7;"
	      "remaprxpin=&8;flowcontrol=&9;remapctspin=&10;remaprtspin=&11;advanceoptions=@12;rxbuffersize=@13;txbuffersize=@"
	      "14;transfer=&15;packetmode=&16;binheader=&17;binterminator=&18;porttype_double=@19;porttype_single=@20;porttype"
	      "_int8=@21;porttype_uint8=@22;porttype_int16=@23;porttype_uint16=@24;porttype_int32=@25;porttype_uint32=@26;asci"
	      "iformat=@27;rx_asciiterminator=&28;tx_asciiterminator=&29;storagename=&30;varname=&31;inputtype=@32;outputtype="
	      "@33;binheaderarray=@34;binterminatorarray=@35;bindatalength=@36;asciiheader=@37;asciiterminator=@38;sampletime="
	      "@39;sampletimestr=&40;blockid=&41;confstr=&42;lastmodule=&43;"
	      MaskInitialization      "stm32f4_usart_callback('init');"
	      MaskDisplay	      "text(0.95, 0.5, 'Module: USART3_Tx\\nPacket: Binary\\nTransfer: Blocking\\nTs (sec): 0.01','"
	      "ver','middle','hor','right'); port_label('input', 1,'uint8'); port_label('input', 2,'uint8'); port_label('input"
	      "', 3,'uint8'); port_label('input', 4,'uint8'); port_label('input', 5,'uint8'); port_label('input', 6,'uint8'); "
	      "port_label('input', 7,'uint8'); port_label('input', 8,'uint8'); port_label('input', 9,'uint8'); port_label('inp"
	      "ut', 10,'uint8'); port_label('input', 11,'uint8'); port_label('input', 12,'uint8'); port_label('input', 13,'uin"
	      "t8'); port_label('input', 14,'uint8'); port_label('input', 15,'uint8'); port_label('input', 16,'uint8'); port_l"
	      "abel('input', 17,'uint8');"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "normalized"
	      MaskValueString	      "Tx|3|115200|8|No|1|Not used|Not used|None|Not used|Not used|off|512|512|Blocking|Binary|"
	      "''|''|0|0|0|17|0|0|0|0|'value=%d,%f'|CRLF (0x0D 0x0A - \"\\r\\n\")|CRLF (0x0D 0x0A - \"\\r\\n\")|<empty>||[17  "
	      "3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3]|[0]|[0 ]|[0 ]|17|'value=%d,%f\\r\\n'|[2 13 10]|-1|0.01|EXTIDCAN_UARTConverte"
	      "rEnabledSubsystem1UARTTx|[ \"dummy\", \"0\", \"*\", \"*\", \"0\", \"*\", \"*\", \"0\", \"*\", \"*\", \"0\", \"*"
	      "\", \"*\", \"1\", \"4\", \"3\", \"1\", \"4\", \"1\", \"512\", \"512\", \"1\", \"3\", \"115200\", \"8\", \"No\","
	      " \"1\", \"None\", \"USART3\"]|1"
	      MaskTabNameString	      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
	    }
	    Line {
	      SrcBlock		      "Sum of\nElements1"
	      SrcPort		      1
	      Points		      [25, 0; 0, -30]
	      DstBlock		      "UART Tx"
	      DstPort		      17
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Sum of\nElements1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sum of\nElements"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "Data"
	      SrcPort		      1
	      Points		      [135, 0]
	      Branch {
		Points			[0, 115]
		DstBlock		"Sum of\nElements"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Demux"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      8
	      DstBlock		      "UART Tx"
	      DstPort		      16
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      7
	      DstBlock		      "UART Tx"
	      DstPort		      15
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      6
	      DstBlock		      "UART Tx"
	      DstPort		      14
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      5
	      DstBlock		      "UART Tx"
	      DstPort		      13
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      4
	      DstBlock		      "UART Tx"
	      DstPort		      12
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      3
	      DstBlock		      "UART Tx"
	      DstPort		      11
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      2
	      DstBlock		      "UART Tx"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      1
	      DstBlock		      "UART Tx"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion1"
	      SrcPort		      1
	      Points		      [215, 0; 0, -25; 85, 0]
	      Branch {
		DstBlock		"UART Tx"
		DstPort			8
	      }
	      Branch {
		Points			[0, 150]
		DstBlock		"Mux"
		DstPort			8
	      }
	    }
	    Line {
	      SrcBlock		      "ID"
	      SrcPort		      1
	      DstBlock		      "Subsystem"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      4
	      Points		      [105, 0]
	      Branch {
		DstBlock		"UART Tx"
		DstPort			7
	      }
	      Branch {
		Points			[0, 150]
		DstBlock		"Mux"
		DstPort			7
	      }
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      3
	      Points		      [115, 0]
	      Branch {
		DstBlock		"UART Tx"
		DstPort			6
	      }
	      Branch {
		Points			[0, 150]
		DstBlock		"Mux"
		DstPort			6
	      }
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      2
	      Points		      [125, 0]
	      Branch {
		DstBlock		"UART Tx"
		DstPort			5
	      }
	      Branch {
		Points			[0, 150]
		DstBlock		"Mux"
		DstPort			5
	      }
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      1
	      Points		      [135, 0]
	      Branch {
		DstBlock		"UART Tx"
		DstPort			4
	      }
	      Branch {
		Points			[0, 150]
		DstBlock		"Mux"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "IDTYPE_EXT"
	      SrcPort		      1
	      Points		      [40, 0; 0, 75; 100, 0]
	      Branch {
		DstBlock		"UART Tx"
		DstPort			3
	      }
	      Branch {
		Points			[0, 150]
		DstBlock		"Mux"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "FF"
	      SrcPort		      1
	      Points		      [280, 0]
	      Branch {
		Points			[0, 160]
		DstBlock		"Mux"
		DstPort			2
	      }
	      Branch {
		Points			[10, 0]
		Branch {
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Branch {
		  Points		  [135, 0]
		  Branch {
		    DstBlock		    "UART Tx"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 10]
		    DstBlock		    "UART Tx"
		    DstPort		    2
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "DLC"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator"
	  Ports			  [2, 1]
	  Position		  [620, 132, 650, 163]
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux1"
	  Ports			  [8, 1]
	  Position		  [275, 103, 280, 177]
	  ShowName		  off
	  Inputs		  "8"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator"
	  Position		  [385, 352, 415, 383]
	  Operator		  "=="
	  InputSameDT		  off
	  LogicOutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  Position		  [550, 315, 580, 345]
	  Criteria		  "u2 ~= 0"
	  InputSameDT		  off
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  SaturateOnIntegerOverflow off
	}
	Line {
	  SrcBlock		  "Data Type Conversion"
	  SrcPort		  1
	  Points		  [10, 0; 0, -30]
	  DstBlock		  "Switch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [40, 0; 0, 20]
	  DstBlock		  "Switch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "StdFilter"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    Points		    [0, 45]
	    DstBlock		    "Relational\nOperator"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Compare\nTo Constant"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  Points		  [15, 0; 0, -175]
	  DstBlock		  "Logical\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational\nOperator"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Zero1"
	  SrcPort		  1
	  Points		  [90, 0; 0, 100]
	  DstBlock		  "Logical\nOperator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical\nOperator"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "Enabled\nSubsystem1"
	  DstPort		  enable
	}
	Line {
	  SrcBlock		  "CAN Receive"
	  SrcPort		  3
	  Points		  [110, 0; 0, 150]
	  DstBlock		  "Enabled\nSubsystem1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  Points		  [30, 0; 0, 135]
	  DstBlock		  "Enabled\nSubsystem1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "CAN Receive"
	  SrcPort		  2
	  Points		  [130, 0; 0, 130]
	  Branch {
	    Points		    [0, 145]
	    DstBlock		    "Relational\nOperator"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Enabled\nSubsystem1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "CAN Receive"
	  SrcPort		  11
	  DstBlock		  "Mux1"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "CAN Receive"
	  SrcPort		  10
	  DstBlock		  "Mux1"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "CAN Receive"
	  SrcPort		  9
	  DstBlock		  "Mux1"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "CAN Receive"
	  SrcPort		  8
	  DstBlock		  "Mux1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "CAN Receive"
	  SrcPort		  7
	  DstBlock		  "Mux1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "CAN Receive"
	  SrcPort		  6
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "CAN Receive"
	  SrcPort		  5
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CAN Receive"
	  SrcPort		  4
	  DstBlock		  "Mux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CAN Receive"
	  SrcPort		  1
	  Points		  [35, 0; 0, -35]
	  DstBlock		  "Compare\nTo Zero1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      From
      Name		      "From"
      Position		      [400, 331, 490, 349]
      ShowName		      off
      GotoTag		      "ExtID_Enable"
    }
    Block {
      BlockType		      From
      Name		      "From1"
      Position		      [70, 326, 160, 344]
      ShowName		      off
      GotoTag		      "StdID_Enable"
    }
    Block {
      BlockType		      From
      Name		      "From2"
      Position		      [70, 211, 160, 229]
      ShowName		      off
      GotoTag		      "StdID_Enable"
    }
    Block {
      BlockType		      From
      Name		      "From3"
      Position		      [70, 261, 160, 279]
      ShowName		      off
      GotoTag		      "ExtID_Enable"
    }
    Block {
      BlockType		      From
      Name		      "From4"
      Position		      [405, 387, 485, 403]
      ShowName		      off
      GotoTag		      "ExtID_Filter"
    }
    Block {
      BlockType		      From
      Name		      "From5"
      Position		      [70, 382, 150, 398]
      ShowName		      off
      GotoTag		      "StdID_Filter"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto"
      Position		      [585, 196, 720, 214]
      ShowName		      off
      GotoTag		      "StdID_Enable"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto1"
      Position		      [585, 246, 720, 264]
      ShowName		      off
      GotoTag		      "ExtID_Enable"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto2"
      Position		      [585, 221, 680, 239]
      ShowName		      off
      GotoTag		      "StdID_Filter"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto3"
      Position		      [585, 271, 680, 289]
      ShowName		      off
      GotoTag		      "ExtID_Filter"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      SubSystem
      Name		      "STDID CAN_UART Converter"
      Ports		      [1, 0, 1]
      Position		      [220, 354, 320, 426]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"STDID CAN_UART Converter"
	Location		[706, 207, 1724, 931]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "StdFilter"
	  Position		  [140, 323, 170, 337]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  EnablePort
	  Name			  "Enable"
	  Ports			  []
	  Position		  [30, 15, 50, 35]
	}
	Block {
	  BlockType		  Reference
	  Name			  "CAN Receive"
	  Ports			  [0, 11]
	  Position		  [25, 68, 220, 182]
	  SourceBlock		  "stm32f4_canbus_lib/CAN Receive"
	  SourceType		  "stm32f4_can"
	  conf			  "Rx"
	  canmodule		  "1"
	  idtype		  "Standard"
	  filtertype		  "Mask"
	  id			  "0"
	  idmask		  "0"
	  enableisr		  off
	  usedlc		  on
	  datatype		  "single"
	  data0type		  "uint8"
	  data1type		  "uint8"
	  data2type		  "uint8"
	  data3type		  "uint8"
	  data4type		  "uint8"
	  data5type		  "uint8"
	  data6type		  "uint8"
	  data7type		  "uint8"
	  buffersize		  "8"
	  sampletime		  "inf"
	  sampletimestr		  "0.01"
	  blockid		  "STDIDCAN_UARTConverterCANReceive"
	  inputarray		  "[]"
	  inputlabelarray	  "{}"
	  outputarray		  "[ 5, 7, 3, 3, 3, 3, 3, 3, 3, 3, 3]"
	  outputlabelarray	  "{ 'Msg Pending','ID','DLC', 'D0 (uint8)', 'D1 (uint8)', 'D2 (uint8)', 'D3 (uint8)', 'D4 (uint8)"
	  "', 'D5 (uint8)', 'D6 (uint8)', 'D7 (uint8)' }"
	  compat		  "0"
	  confstr		  "[\"Standard\",\"Mask\",\"0\",\"0\",\"on\",\"uint8\",\"uint8\",\"uint8\",\"uint8\",\"uint8\",\"uint8\",\""
	  "uint8\",\"uint8\",\"8\",\"0\",\"0\",\"0\",\"4\"]"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant"
	  Ports			  [1, 1]
	  Position		  [235, 315, 315, 345]
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "=="
	  const			  "2^32-1"
	  LogicOutDataTypeMode	  "uint8"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Zero1"
	  Ports			  [1, 1]
	  Position		  [320, 25, 350, 55]
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	  SourceType		  "Compare To Zero"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "~="
	  LogicOutDataTypeMode	  "uint8"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [390, 285, 420, 315]
	  OutDataTypeMode	  "uint8"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "uint8"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion"
	  Position		  [455, 358, 505, 382]
	  ShowName		  off
	  OutDataTypeMode	  "uint8"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Enabled\nSubsystem1"
	  Ports			  [3, 0, 1]
	  Position		  [620, 202, 720, 288]
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Enabled\nSubsystem1"
	    Location		    [482, 228, 1527, 685]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "ID"
	      Position		      [160, 158, 190, 172]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "DLC"
	      Position		      [45, 208, 75, 222]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Data"
	      Position		      [220, 228, 250, 242]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      EnablePort
	      Name		      "Enable"
	      Ports		      []
	      Position		      [30, 20, 50, 40]
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion1"
	      Position		      [115, 204, 170, 226]
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux"
	      Ports		      [1, 8]
	      Position		      [590, 196, 595, 274]
	      ShowName		      off
	      Outputs		      "8"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "FF"
	      Position		      [220, 105, 250, 135]
	      Value		      "hex2dec('FF')"
	      OutDataTypeMode	      "uint8"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "uint8"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "IDTYPE_STD"
	      Position		      [350, 50, 380, 80]
	      OutDataTypeMode	      "uint8"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "uint8"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      Ports		      [9, 1]
	      Position		      [560, 262, 565, 358]
	      ShowName		      off
	      Inputs		      "9"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Subsystem"
	      Ports		      [1, 4]
	      Position		      [275, 144, 375, 186]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Subsystem"
		Location		[655, 374, 1153, 674]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 93, 50, 107]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion"
		  Position		  [255, 96, 310, 124]
		  ShowName		  off
		  OutDataTypeMode	  "uint8"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint8"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion1"
		  Position		  [255, 126, 310, 154]
		  ShowName		  off
		  OutDataTypeMode	  "uint8"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint8"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion2"
		  Position		  [255, 181, 310, 209]
		  ShowName		  off
		  OutDataTypeMode	  "uint8"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint8"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion3"
		  Position		  [255, 236, 310, 264]
		  ShowName		  off
		  OutDataTypeMode	  "uint8"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint8"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift\nArithmetic"
		  Ports			  [1, 1]
		  Position		  [115, 120, 195, 160]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  nBitShiftRight	  "8"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift\nArithmetic1"
		  Ports			  [1, 1]
		  Position		  [115, 175, 195, 215]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  nBitShiftRight	  "16"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift\nArithmetic2"
		  Ports			  [1, 1]
		  Position		  [115, 230, 195, 270]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  nBitShiftRight	  "24"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "ID0"
		  Position		  [360, 103, 390, 117]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "ID1"
		  Position		  [360, 133, 390, 147]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "ID2"
		  Position		  [360, 188, 390, 202]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "ID3"
		  Position		  [360, 243, 390, 257]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 10; 30, 0]
		  Branch {
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Shift\nArithmetic"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 55]
		    Branch {
		    DstBlock		    "Shift\nArithmetic1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 55]
		    DstBlock		    "Shift\nArithmetic2"
		    DstPort		    1
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "Data Type Conversion"
		  SrcPort		  1
		  DstBlock		  "ID0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift\nArithmetic"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift\nArithmetic1"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift\nArithmetic2"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data Type Conversion1"
		  SrcPort		  1
		  DstBlock		  "ID1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data Type Conversion2"
		  SrcPort		  1
		  DstBlock		  "ID2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data Type Conversion3"
		  SrcPort		  1
		  DstBlock		  "ID3"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum of\nElements"
	      Ports		      [1, 1]
	      Position		      [420, 335, 450, 365]
	      Inputs		      "+"
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^-10"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum of\nElements1"
	      Ports		      [1, 1]
	      Position		      [600, 295, 630, 325]
	      Inputs		      "+"
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^-10"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      "S-Function"
	      Name		      "UART Tx"
	      Ports		      [17]
	      Position		      [705, 114, 850, 286]
	      Priority		      "1"
	      FunctionName	      "stm32f4_usart"
	      Parameters	      "configuration,uartmodule,transfer,baudrate,inputtype,outputtype,confstr,binheaderarray,binter"
	      "minatorarray,asciiheader,asciiterminator,bindatalength,packetmode,varname,sampletime,sampletimestr,blockid"
	      EnableBusSupport	      off
	      MaskType		      "stm32f4_usart"
	      MaskDescription	      "Data type for Ascii format\n%u, %i, %d, %o, %x: uint32\n%e, %g, %f: single\n%c: int8"
	      MaskHelp		      "web(fullfile(waijungdocroot,'stm32f4_usart_tx.htm'), '-browser')"
	      MaskPromptString	      "Configuration|UART Module|Baud rate (bps)|Data bits|Parity|Stop bit|Tx Pin|Rx Pin|Hardw"
	      "are flow control|HW Flow control, CTS Pin|HW Flow control, RTS Pin|Advance options|Rx buffer size (bytes)|Tx bu"
	      "ffer size (bytes)|Transfer|Packet mode|Binary header (example: '7E 7E')|Binary terminator (example: '03 03')|Nu"
	      "mber of data port, type DOUBLE|Number of data port, type SINGLE|Number of data port, type INT8|Number of data p"
	      "ort, type UINT8|Number of data port, type INT16|Number of data port, type UINT16|Number of data port, type INT3"
	      "2|Number of data port, type UINT32|Ascii format|End of packet|End of packet|Buffer|Var name|Input data type|Out"
	      "put data type|Binary header|Binary terminator|Binary data length|Ascii header (printf format)|Ascii terminator|"
	      "Sample time (sec)|Compiled sample time (sec) in string|BlockID|Configuration string|Last module selected"
	      MaskStyleString	      "popup(Setup|Tx|Rx),popup(1|2|3|4|5|6),edit,popup(8),popup(No|Odd|Even),popup(0.5|1|1.5|2"
	      "),popup(Not used|A9|B6),popup(Not used|A10|B7),popup(None|RTS|CTS|RTS/CTS),popup(Not used|A11),popup(Not used|A"
	      "12),checkbox,popup(16|32|64|128|256|512|1024|2048),popup(16|32|64|128|256|512|1024|2048),popup(Blocking|Non-Blo"
	      "cking),popup(Ascii|Binary|String Buffer),edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,popup(CR (0x0D "
	      "- \"\\r\")|LF (0x0A - \"\\n\")|CRLF (0x0D 0x0A - \"\\r\\n\")),popup(CR (0x0D - \"\\r\")|LF (0x0A - \"\\n\")|CRL"
	      "F (0x0D 0x0A - \"\\r\\n\")|None),popup(<empty>),edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edi"
	      "t"
	      MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,of"
	      "f,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
	      MaskCallbackString      "stm32f4_usart_callback('configuration');|stm32f4_usart_callback('uartmodule');|stm32f4"
	      "_usart_callback('baudrate');||||||stm32f4_usart_callback('flowcontrol');|||stm32f4_usart_callback('advanceoptio"
	      "ns');|||stm32f4_usart_callback('transfer');|stm32f4_usart_callback('packetmode');|stm32f4_usart_callback('binhe"
	      "ader');|stm32f4_usart_callback('binterminator');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('po"
	      "rttype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('portt"
	      "ype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('porttype"
	      "');|stm32f4_usart_callback('asciiformat');|stm32f4_usart_callback('rx_asciiterminator');|stm32f4_usart_callback"
	      "('tx_asciiterminator');|stm32f4_usart_callback('storagename');|stm32f4_usart_callback('varname');||||||||stm32f"
	      "4_usart_callback('sampletime');|stm32f4_usart_callback('sampletimestr');|stm32f4_usart_callback('blockid');||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,off,off,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
	      "n,on,on,on,on,on,on,on,on,on,on,off,off,on,on"
	      MaskVisibilityString    "off,on,off,off,off,off,off,off,off,off,off,off,off,off,on,on,on,on,on,on,on,on,on,on,o"
	      "n,on,off,off,off,off,off,off,off,off,off,off,off,off,on,off,off,off,off"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	      ",on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
	      MaskVariables	      "configuration=&1;uartmodule=&2;baudrate=@3;databits=@4;parity=&5;stopbit=&6;remaptxpin=&7;"
	      "remaprxpin=&8;flowcontrol=&9;remapctspin=&10;remaprtspin=&11;advanceoptions=@12;rxbuffersize=@13;txbuffersize=@"
	      "14;transfer=&15;packetmode=&16;binheader=&17;binterminator=&18;porttype_double=@19;porttype_single=@20;porttype"
	      "_int8=@21;porttype_uint8=@22;porttype_int16=@23;porttype_uint16=@24;porttype_int32=@25;porttype_uint32=@26;asci"
	      "iformat=@27;rx_asciiterminator=&28;tx_asciiterminator=&29;storagename=&30;varname=&31;inputtype=@32;outputtype="
	      "@33;binheaderarray=@34;binterminatorarray=@35;bindatalength=@36;asciiheader=@37;asciiterminator=@38;sampletime="
	      "@39;sampletimestr=&40;blockid=&41;confstr=&42;lastmodule=&43;"
	      MaskInitialization      "stm32f4_usart_callback('init');"
	      MaskDisplay	      "text(0.95, 0.5, 'Module: USART3_Tx\\nPacket: Binary\\nTransfer: Blocking\\nTs (sec): 0.01','"
	      "ver','middle','hor','right'); port_label('input', 1,'uint8'); port_label('input', 2,'uint8'); port_label('input"
	      "', 3,'uint8'); port_label('input', 4,'uint8'); port_label('input', 5,'uint8'); port_label('input', 6,'uint8'); "
	      "port_label('input', 7,'uint8'); port_label('input', 8,'uint8'); port_label('input', 9,'uint8'); port_label('inp"
	      "ut', 10,'uint8'); port_label('input', 11,'uint8'); port_label('input', 12,'uint8'); port_label('input', 13,'uin"
	      "t8'); port_label('input', 14,'uint8'); port_label('input', 15,'uint8'); port_label('input', 16,'uint8'); port_l"
	      "abel('input', 17,'uint8');"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "normalized"
	      MaskValueString	      "Tx|3|115200|8|No|1|Not used|Not used|None|Not used|Not used|off|512|512|Blocking|Binary|"
	      "''|''|0|0|0|17|0|0|0|0|'value=%d,%f'|CRLF (0x0D 0x0A - \"\\r\\n\")|CRLF (0x0D 0x0A - \"\\r\\n\")|<empty>||[17  "
	      "3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3]|[0]|[0 ]|[0 ]|17|'value=%d,%f\\r\\n'|[2 13 10]|-1|0.01|STDIDCAN_UARTConverte"
	      "rEnabledSubsystem1UARTTx|[ \"dummy\", \"0\", \"*\", \"*\", \"0\", \"*\", \"*\", \"0\", \"*\", \"*\", \"0\", \"*"
	      "\", \"*\", \"1\", \"4\", \"3\", \"1\", \"4\", \"1\", \"512\", \"512\", \"1\", \"3\", \"115200\", \"8\", \"No\","
	      " \"1\", \"None\", \"USART3\"]|1"
	      MaskTabNameString	      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
	    }
	    Line {
	      SrcBlock		      "DLC"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FF"
	      SrcPort		      1
	      Points		      [280, 0]
	      Branch {
		Points			[10, 0]
		Branch {
		  Points		  [135, 0]
		  Branch {
		    Points		    [0, 10]
		    DstBlock		    "UART Tx"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "UART Tx"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "Mux"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 160]
		DstBlock		"Mux"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "IDTYPE_STD"
	      SrcPort		      1
	      Points		      [40, 0; 0, 75; 100, 0]
	      Branch {
		Points			[0, 150]
		DstBlock		"Mux"
		DstPort			3
	      }
	      Branch {
		DstBlock		"UART Tx"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      1
	      Points		      [135, 0]
	      Branch {
		Points			[0, 150]
		DstBlock		"Mux"
		DstPort			4
	      }
	      Branch {
		DstBlock		"UART Tx"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      2
	      Points		      [125, 0]
	      Branch {
		Points			[0, 150]
		DstBlock		"Mux"
		DstPort			5
	      }
	      Branch {
		DstBlock		"UART Tx"
		DstPort			5
	      }
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      3
	      Points		      [115, 0]
	      Branch {
		Points			[0, 150]
		DstBlock		"Mux"
		DstPort			6
	      }
	      Branch {
		DstBlock		"UART Tx"
		DstPort			6
	      }
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      4
	      Points		      [105, 0]
	      Branch {
		Points			[0, 150]
		DstBlock		"Mux"
		DstPort			7
	      }
	      Branch {
		DstBlock		"UART Tx"
		DstPort			7
	      }
	    }
	    Line {
	      SrcBlock		      "ID"
	      SrcPort		      1
	      DstBlock		      "Subsystem"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion1"
	      SrcPort		      1
	      Points		      [215, 0; 0, -25; 85, 0]
	      Branch {
		Points			[0, 150]
		DstBlock		"Mux"
		DstPort			8
	      }
	      Branch {
		DstBlock		"UART Tx"
		DstPort			8
	      }
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      1
	      DstBlock		      "UART Tx"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      2
	      DstBlock		      "UART Tx"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      3
	      DstBlock		      "UART Tx"
	      DstPort		      11
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      4
	      DstBlock		      "UART Tx"
	      DstPort		      12
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      5
	      DstBlock		      "UART Tx"
	      DstPort		      13
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      6
	      DstBlock		      "UART Tx"
	      DstPort		      14
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      7
	      DstBlock		      "UART Tx"
	      DstPort		      15
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      8
	      DstBlock		      "UART Tx"
	      DstPort		      16
	    }
	    Line {
	      SrcBlock		      "Data"
	      SrcPort		      1
	      Points		      [135, 0]
	      Branch {
		DstBlock		"Demux"
		DstPort			1
	      }
	      Branch {
		Points			[0, 115]
		DstBlock		"Sum of\nElements"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Sum of\nElements"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Sum of\nElements1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sum of\nElements1"
	      SrcPort		      1
	      Points		      [25, 0; 0, -30]
	      DstBlock		      "UART Tx"
	      DstPort		      17
	    }
	  }
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator"
	  Ports			  [2, 1]
	  Position		  [620, 132, 650, 163]
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux1"
	  Ports			  [8, 1]
	  Position		  [275, 103, 280, 177]
	  ShowName		  off
	  Inputs		  "8"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator"
	  Position		  [385, 352, 415, 383]
	  Operator		  "=="
	  InputSameDT		  off
	  LogicOutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  Position		  [550, 315, 580, 345]
	  Criteria		  "u2 ~= 0"
	  InputSameDT		  off
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  SaturateOnIntegerOverflow off
	}
	Line {
	  SrcBlock		  "CAN Receive"
	  SrcPort		  1
	  Points		  [35, 0; 0, -35]
	  DstBlock		  "Compare\nTo Zero1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CAN Receive"
	  SrcPort		  4
	  DstBlock		  "Mux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CAN Receive"
	  SrcPort		  5
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CAN Receive"
	  SrcPort		  6
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "CAN Receive"
	  SrcPort		  7
	  DstBlock		  "Mux1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "CAN Receive"
	  SrcPort		  8
	  DstBlock		  "Mux1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "CAN Receive"
	  SrcPort		  9
	  DstBlock		  "Mux1"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "CAN Receive"
	  SrcPort		  10
	  DstBlock		  "Mux1"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "CAN Receive"
	  SrcPort		  11
	  DstBlock		  "Mux1"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "CAN Receive"
	  SrcPort		  2
	  Points		  [130, 0; 0, 130]
	  Branch {
	    DstBlock		    "Enabled\nSubsystem1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 145]
	    DstBlock		    "Relational\nOperator"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  Points		  [30, 0; 0, 135]
	  DstBlock		  "Enabled\nSubsystem1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "CAN Receive"
	  SrcPort		  3
	  Points		  [110, 0; 0, 150]
	  DstBlock		  "Enabled\nSubsystem1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical\nOperator"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "Enabled\nSubsystem1"
	  DstPort		  enable
	}
	Line {
	  SrcBlock		  "Compare\nTo Zero1"
	  SrcPort		  1
	  Points		  [90, 0; 0, 100]
	  DstBlock		  "Logical\nOperator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational\nOperator"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  Points		  [15, 0; 0, -175]
	  DstBlock		  "Logical\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "StdFilter"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    DstBlock		    "Compare\nTo Constant"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 45]
	    DstBlock		    "Relational\nOperator"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [40, 0; 0, 20]
	  DstBlock		  "Switch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion"
	  SrcPort		  1
	  Points		  [10, 0; 0, -30]
	  DstBlock		  "Switch"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Target Setup"
      Ports		      []
      Position		      [15, 15, 253, 137]
      Priority		      "100"
      SourceBlock	      "stm32f4_device_config_lib/Target Setup"
      SourceType	      "stm32f4_target_setup"
      compiler		      "GNU ARM"
      previous_compiler	      "GNU ARM"
      mcu		      "STM32F417IG (LQFP176)"
      mcustr		      "STM32F417IG"
      clockconfig	      "HSEOSC-8MHz"
      system_stm32f4xx_c_path "F:\\trunk\\targets\\stm32f4_target\\stm32f4\\utils\\system_stm32f4xx_default\\STM32F40_"
      "41xxx\\hseosc8mhz"
      showmemoryconfiguration off
      stacksize		      "0x2000"
      heapsize		      "0x2000"
      enableautocompiledownload	on
      fullchiperase	      off
      programmerinterface     "ST-Link"
      editctrlstr	      on
      compilercontrolstr      "$(patsubst %, -I%, .) -mcpu=cortex-m4 -mthumb -mthumb-interwork -mfloat-abi=hard -mfpu="
      "fpv4-sp-d16 -ffast-math -Wall -Wextra -Ofast "
      assemblercontrolstr     "$(patsubst %, -I%, .) -mcpu=cortex-m4 -mthumb -mthumb-interwork -mfloat-abi=hard -mfpu="
      "fpv4-sp-d16 -ffast-math -Wall -Wextra -Ofast -Wa,-amhls=$(<:.s=.lst) -D__STACK_SIZE=$(STACK_SIZE) -D__HEAP_SIZE="
      "$(HEAP_SIZE) "
      linkercontrolstr	      "-T$(LD_SCRIPT) -g -Wl,-Map=$(MAP),--cref,--no-warn-mismatch -mcpu=cortex-m4 -mthumb -mth"
      "umb-interwork -mfloat-abi=hard -mfpu=fpv4-sp-d16 -specs=nosys.specs "
      runafterdownload	      on
      execprofile	      "None"
      profileruart	      "3"
      profilerbaud	      "500000"
      profilertxpin	      "D8"
      profilerinitstr	      "0.01,168000000,1680000,500000,0"
      manualsetsampletime     off
      sampletime	      "0.01"
      blockid		      "TargetSetup"
      systickreloadvalue      "1680000"
      hseval		      "8000000"
      lastprofileruart	      "3"
      hclk		      "168000000"
      flashorigin	      "0x8000000"
      flashlength	      "1024k"
      ramorigin		      "0x20000000"
      ramlength		      "128k"
      useextram		      off
    }
    Block {
      BlockType		      "S-Function"
      Name		      "UART Setup"
      Ports		      []
      Position		      [430, 58, 584, 137]
      Priority		      "1"
      FunctionName	      "stm32f4_usart"
      Parameters	      "configuration,uartmodule,transfer,baudrate,inputtype,outputtype,confstr,binheaderarray,binterm"
      "inatorarray,asciiheader,asciiterminator,bindatalength,packetmode,varname,sampletime,sampletimestr,blockid"
      EnableBusSupport	      off
      MaskType		      "stm32f4_usart"
      MaskDescription	      "Default STM32F4DISCOVERY + aMG F4 Connect 2 + aMG USB Converter N2 settings use\n\nUSART3"
      ", Tx D8, Rx D9 and USB Serial Converter A."
      MaskHelp		      "web(fullfile(waijungdocroot,'stm32f4_usart_setup.htm'), '-browser')"
      MaskPromptString	      "Configuration|UART Module|Baud rate (bps)|Data bits|Parity|Stop bit|Tx Pin|Rx Pin|Hardwa"
      "re flow control|HW Flow control, CTS Pin|HW Flow control, RTS Pin|Advance options|Rx buffer size (bytes)|Tx buff"
      "er size (bytes)|Transfer|Packet mode|Binary header (example: '7E 7E')|Binary terminator (example: '03 03')|Numbe"
      "r of data port, type DOUBLE|Number of data port, type SINGLE|Number of data port, type INT8|Number of data port,"
      " type UINT8|Number of data port, type INT16|Number of data port, type UINT16|Number of data port, type INT32|Num"
      "ber of data port, type UINT32|Ascii format|End of packet|End of packet|Buffer|Var name|Input data type|Output da"
      "ta type|Binary header|Binary terminator|Binary data length|Ascii header (printf format)|Ascii terminator|Sample "
      "time (sec)|Compiled sample time (sec) in string|BlockID|Configuration string|Last module selected"
      MaskStyleString	      "popup(Setup|Tx|Rx),popup(1|2|3|4|5|6),edit,popup(8),popup(No|Odd|Even),popup(0.5|1|1.5|2)"
      ",popup(Not used|B10|C10|D8),popup(Not used|B11|C11|D9),popup(None|RTS|CTS|RTS/CTS),popup(Not used|B13|D11),popup"
      "(Not used|B14|D12),checkbox,popup(16|32|64|128|256|512|1024|2048),popup(16|32|64|128|256|512|1024|2048),popup(Bl"
      "ocking|Non-Blocking),popup(Ascii|Binary|String Buffer),edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,po"
      "pup(CR (0x0D - \"\\r\")|LF (0x0A - \"\\n\")|CRLF (0x0D 0x0A - \"\\r\\n\")),popup(CR (0x0D - \"\\r\")|LF (0x0A - "
      "\"\\n\")|CRLF (0x0D 0x0A - \"\\r\\n\")|None),popup(<empty>),edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,ed"
      "it,edit,edit"
      MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
      ",off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
      MaskCallbackString      "stm32f4_usart_callback('configuration');|stm32f4_usart_callback('uartmodule');|stm32f4_"
      "usart_callback('baudrate');||||||stm32f4_usart_callback('flowcontrol');|||stm32f4_usart_callback('advanceoptions"
      "');|||stm32f4_usart_callback('transfer');|stm32f4_usart_callback('packetmode');|stm32f4_usart_callback('binheade"
      "r');|stm32f4_usart_callback('binterminator');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('portty"
      "pe');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('porttype')"
      ";|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('porttype');|st"
      "m32f4_usart_callback('asciiformat');|stm32f4_usart_callback('rx_asciiterminator');|stm32f4_usart_callback('tx_as"
      "ciiterminator');|stm32f4_usart_callback('storagename');|stm32f4_usart_callback('varname');||||||||stm32f4_usart_"
      "callback('sampletime');|stm32f4_usart_callback('sampletimestr');|stm32f4_usart_callback('blockid');||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,off,off,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      ",on,on,on,on,on,on,on,on,on,on,off,off,on,on"
      MaskVisibilityString    "off,on,on,on,on,on,on,on,on,on,on,on,off,off,off,off,off,off,off,off,off,off,off,off,of"
      "f,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,"
      "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
      MaskVariables	      "configuration=&1;uartmodule=&2;baudrate=@3;databits=@4;parity=&5;stopbit=&6;remaptxpin=&7;r"
      "emaprxpin=&8;flowcontrol=&9;remapctspin=&10;remaprtspin=&11;advanceoptions=@12;rxbuffersize=@13;txbuffersize=@14"
      ";transfer=&15;packetmode=&16;binheader=&17;binterminator=&18;porttype_double=@19;porttype_single=@20;porttype_in"
      "t8=@21;porttype_uint8=@22;porttype_int16=@23;porttype_uint16=@24;porttype_int32=@25;porttype_uint32=@26;asciifor"
      "mat=@27;rx_asciiterminator=&28;tx_asciiterminator=&29;storagename=&30;varname=&31;inputtype=@32;outputtype=@33;b"
      "inheaderarray=@34;binterminatorarray=@35;bindatalength=@36;asciiheader=@37;asciiterminator=@38;sampletime=@39;sa"
      "mpletimestr=&40;blockid=&41;confstr=&42;lastmodule=&43;"
      MaskInitialization      "stm32f4_usart_callback('init');"
      MaskDisplay	      "text(0.5, 0.5, 'Module: USART3_Setup\\nBaud (Bps): 115200\\nDMA Buffer: 512/512\\nTx/Rx Pin: "
      "D8/D9','ver','middle','hor','center');"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "normalized"
      MaskValueString	      "Setup|3|115200|8|No|1|D8|D9|None|Not used|Not used|off|512|512|Blocking|Ascii|'7E 7E'|'03"
      " 03'|1|0|1|0|0|0|0|0|'%d,%f'|CRLF (0x0D 0x0A - \"\\r\\n\")|CR (0x0D - \"\\r\")|<empty>||[0]|[0]|[0]|[0]|0|''|[0]"
      "|-1|0.01|UARTSetup|[ \"dummy\", \"1\", \"D\", \"8\", \"1\", \"D\", \"9\", \"0\", \"*\", \"*\", \"0\", \"*\", \"*"
      "\", \"1\", \"4\", \"3\", \"1\", \"4\", \"1\", \"512\", \"512\", \"1\", \"3\", \"115200\", \"8\", \"No\", \"1\", "
      "\"None\", \"USART3\"]|3"
      MaskTabNameString	      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
    }
    Block {
      BlockType		      SubSystem
      Name		      "UART-CAN Converter"
      Ports		      [2]
      Position		      [220, 196, 335, 294]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"UART-CAN Converter"
	Location		[551, 286, 1654, 939]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "StdID_Enable"
	  Position		  [405, 28, 435, 42]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ExtID_Enable"
	  Position		  [405, 68, 435, 82]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "CAN TX_EXT"
	  Ports			  [1, 0, 1]
	  Position		  [905, 259, 1005, 301]
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "CAN TX_EXT"
	    Location		    [297, 317, 1484, 897]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [60, 168, 90, 182]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      EnablePort
	      Name		      "Enable"
	      Ports		      []
	      Position		      [235, 20, 255, 40]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CAN Transmit1"
	      Ports		      [10, 1]
	      Position		      [395, 131, 590, 249]
	      SourceBlock	      "stm32f4_canbus_lib/CAN Transmit"
	      SourceType	      "stm32f4_can"
	      conf		      "Tx"
	      canmodule		      "1"
	      transfer		      "Blocking"
	      timeout		      "0.5"
	      idtype		      "Extended"
	      specificid	      off
	      id		      "0"
	      specificdlc	      off
	      dlc		      "8"
	      enablestatus	      on
	      datatype		      "single"
	      data0type		      "uint8"
	      data1type		      "uint8"
	      data2type		      "uint8"
	      data3type		      "uint8"
	      data4type		      "uint8"
	      data5type		      "uint8"
	      data6type		      "uint8"
	      data7type		      "uint8"
	      inputarray	      "[ -1, -1, 3, 3, 3, 3, 3, 3, 3, 3]"
	      inputlabelarray	      "{ 'ID', 'DLC', 'D0 (uint8)', 'D1 (uint8)', 'D2 (uint8)', 'D3 (uint8)', 'D4 (uint8)', 'D5"
	      " (uint8)', 'D6 (uint8)', 'D7 (uint8)' }"
	      outputarray	      "[7]"
	      outputlabelarray	      "{'Status'}"
	      sampletime	      "-1"
	      sampletimestr	      "0.01"
	      blockid		      "UARTCANConverterCANTX_EXTCANTransmit1"
	      compat		      "0"
	      confstr		      "[\"Blocking\",\"0.5\",\"Extended\",\"off\",\"0\",\"off\",\"8\",\"on\",\"uint8\",\"uint8\",\"uin"
	      "t8\",\"uint8\",\"uint8\",\"uint8\",\"uint8\",\"uint8\"]"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      Position		      [660, 54, 750, 86]
	      Value		      "hex2dec('7F')"
	      OutDataTypeMode	      "uint8"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "uint8"
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion"
	      Position		      [655, 173, 730, 207]
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux2"
	      Ports		      [1, 13]
	      Position		      [150, 108, 155, 242]
	      ShowName		      off
	      Outputs		      "13"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [865, 196, 870, 234]
	      ShowName		      off
	      Inputs		      "3"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Subsystem"
	      Ports		      [4, 1]
	      Position		      [235, 110, 300, 150]
	      ShowName		      off
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Subsystem"
		Location		[502, 638, 1459, 938]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [110, 103, 140, 117]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In2"
		  Position		  [110, 143, 140, 157]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In3"
		  Position		  [110, 183, 140, 197]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In4"
		  Position		  [110, 223, 140, 237]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Bitwise\nOperator1"
		  Ports			  [4, 1]
		  Position		  [475, 106, 515, 144]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		  SourceType		  "Bitwise Operator"
		  logicop		  "OR"
		  UseBitMask		  off
		  NumInputPorts		  "4"
		  BitMask		  "bin2dec('11011001')"
		  BitMaskRealWorld	  "Stored Integer"
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion"
		  Position		  [185, 101, 230, 119]
		  ShowName		  off
		  OutDataTypeMode	  "uint32"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint32"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion1"
		  Position		  [185, 141, 230, 159]
		  ShowName		  off
		  OutDataTypeMode	  "uint32"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint32"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion2"
		  Position		  [185, 181, 230, 199]
		  ShowName		  off
		  OutDataTypeMode	  "uint32"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint32"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion3"
		  Position		  [185, 221, 230, 239]
		  ShowName		  off
		  OutDataTypeMode	  "uint32"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint32"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift\nArithmetic"
		  Ports			  [1, 1]
		  Position		  [285, 130, 365, 170]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  nBitShiftRight	  "-8"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift\nArithmetic1"
		  Ports			  [1, 1]
		  Position		  [285, 170, 365, 210]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  nBitShiftRight	  "-16"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift\nArithmetic2"
		  Ports			  [1, 1]
		  Position		  [285, 210, 365, 250]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  nBitShiftRight	  "-24"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [575, 118, 605, 132]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "Bitwise\nOperator1"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift\nArithmetic2"
		  SrcPort		  1
		  Points		  [90, 0]
		  DstBlock		  "Bitwise\nOperator1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Shift\nArithmetic1"
		  SrcPort		  1
		  Points		  [75, 0; 0, -60]
		  DstBlock		  "Bitwise\nOperator1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift\nArithmetic"
		  SrcPort		  1
		  Points		  [45, 0; 0, -30]
		  DstBlock		  "Bitwise\nOperator1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Data Type Conversion"
		  SrcPort		  1
		  DstBlock		  "Bitwise\nOperator1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data Type Conversion3"
		  SrcPort		  1
		  DstBlock		  "Shift\nArithmetic2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data Type Conversion2"
		  SrcPort		  1
		  DstBlock		  "Shift\nArithmetic1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data Type Conversion1"
		  SrcPort		  1
		  DstBlock		  "Shift\nArithmetic"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In4"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In3"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In2"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum of\nElements"
	      Ports		      [1, 1]
	      Position		      [905, 200, 935, 230]
	      Inputs		      "+"
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^-10"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      "S-Function"
	      Name		      "UART Tx1"
	      Ports		      [4]
	      Position		      [985, 127, 1135, 228]
	      Priority		      "1"
	      FunctionName	      "stm32f4_usart"
	      Parameters	      "configuration,uartmodule,transfer,baudrate,inputtype,outputtype,confstr,binheaderarray,binter"
	      "minatorarray,asciiheader,asciiterminator,bindatalength,packetmode,varname,sampletime,sampletimestr,blockid"
	      EnableBusSupport	      off
	      MaskType		      "stm32f4_usart"
	      MaskDescription	      "Data type for Ascii format\n%u, %i, %d, %o, %x: uint32\n%e, %g, %f: single\n%c: int8"
	      MaskHelp		      "web(fullfile(waijungdocroot,'stm32f4_usart_tx.htm'), '-browser')"
	      MaskPromptString	      "Configuration|UART Module|Baud rate (bps)|Data bits|Parity|Stop bit|Tx Pin|Rx Pin|Hardw"
	      "are flow control|HW Flow control, CTS Pin|HW Flow control, RTS Pin|Advance options|Rx buffer size (bytes)|Tx bu"
	      "ffer size (bytes)|Transfer|Packet mode|Binary header (example: '7E 7E')|Binary terminator (example: '03 03')|Nu"
	      "mber of data port, type DOUBLE|Number of data port, type SINGLE|Number of data port, type INT8|Number of data p"
	      "ort, type UINT8|Number of data port, type INT16|Number of data port, type UINT16|Number of data port, type INT3"
	      "2|Number of data port, type UINT32|Ascii format|End of packet|End of packet|Buffer|Var name|Input data type|Out"
	      "put data type|Binary header|Binary terminator|Binary data length|Ascii header (printf format)|Ascii terminator|"
	      "Sample time (sec)|Compiled sample time (sec) in string|BlockID|Configuration string|Last module selected"
	      MaskStyleString	      "popup(Setup|Tx|Rx),popup(1|2|3|4|5|6),edit,popup(8),popup(No|Odd|Even),popup(0.5|1|1.5|2"
	      "),popup(Not used|A9|B6),popup(Not used|A10|B7),popup(None|RTS|CTS|RTS/CTS),popup(Not used|A11),popup(Not used|A"
	      "12),checkbox,popup(16|32|64|128|256|512|1024|2048),popup(16|32|64|128|256|512|1024|2048),popup(Blocking|Non-Blo"
	      "cking),popup(Ascii|Binary|String Buffer),edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,popup(CR (0x0D "
	      "- \"\\r\")|LF (0x0A - \"\\n\")|CRLF (0x0D 0x0A - \"\\r\\n\")),popup(CR (0x0D - \"\\r\")|LF (0x0A - \"\\n\")|CRL"
	      "F (0x0D 0x0A - \"\\r\\n\")|None),popup(<empty>),edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edi"
	      "t"
	      MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,of"
	      "f,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
	      MaskCallbackString      "stm32f4_usart_callback('configuration');|stm32f4_usart_callback('uartmodule');|stm32f4"
	      "_usart_callback('baudrate');||||||stm32f4_usart_callback('flowcontrol');|||stm32f4_usart_callback('advanceoptio"
	      "ns');|||stm32f4_usart_callback('transfer');|stm32f4_usart_callback('packetmode');|stm32f4_usart_callback('binhe"
	      "ader');|stm32f4_usart_callback('binterminator');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('po"
	      "rttype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('portt"
	      "ype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('porttype"
	      "');|stm32f4_usart_callback('asciiformat');|stm32f4_usart_callback('rx_asciiterminator');|stm32f4_usart_callback"
	      "('tx_asciiterminator');|stm32f4_usart_callback('storagename');|stm32f4_usart_callback('varname');||||||||stm32f"
	      "4_usart_callback('sampletime');|stm32f4_usart_callback('sampletimestr');|stm32f4_usart_callback('blockid');||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,off,off,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
	      "n,on,on,on,on,on,on,on,on,on,on,off,off,on,on"
	      MaskVisibilityString    "off,on,off,off,off,off,off,off,off,off,off,off,off,off,on,on,on,on,on,on,on,on,on,on,o"
	      "n,on,off,off,off,off,off,off,off,off,off,off,off,off,on,off,off,off,off"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	      ",on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
	      MaskVariables	      "configuration=&1;uartmodule=&2;baudrate=@3;databits=@4;parity=&5;stopbit=&6;remaptxpin=&7;"
	      "remaprxpin=&8;flowcontrol=&9;remapctspin=&10;remaprtspin=&11;advanceoptions=@12;rxbuffersize=@13;txbuffersize=@"
	      "14;transfer=&15;packetmode=&16;binheader=&17;binterminator=&18;porttype_double=@19;porttype_single=@20;porttype"
	      "_int8=@21;porttype_uint8=@22;porttype_int16=@23;porttype_uint16=@24;porttype_int32=@25;porttype_uint32=@26;asci"
	      "iformat=@27;rx_asciiterminator=&28;tx_asciiterminator=&29;storagename=&30;varname=&31;inputtype=@32;outputtype="
	      "@33;binheaderarray=@34;binterminatorarray=@35;bindatalength=@36;asciiheader=@37;asciiterminator=@38;sampletime="
	      "@39;sampletimestr=&40;blockid=&41;confstr=&42;lastmodule=&43;"
	      MaskInitialization      "stm32f4_usart_callback('init');"
	      MaskDisplay	      "text(0.95, 0.5, 'Module: USART3_Tx\\nPacket: Binary\\nTransfer: Blocking\\nTs (sec): 0.01','"
	      "ver','middle','hor','right'); port_label('input', 1,'uint8'); port_label('input', 2,'uint8'); port_label('input"
	      "', 3,'uint8'); port_label('input', 4,'uint8');"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "normalized"
	      MaskValueString	      "Tx|3|115200|8|No|1|Not used|Not used|None|Not used|Not used|off|512|512|Blocking|Binary|"
	      "''|''|0|0|0|4|0|0|0|0|'value=%d,%f'|CRLF (0x0D 0x0A - \"\\r\\n\")|CRLF (0x0D 0x0A - \"\\r\\n\")|<empty>||[4  3 "
	      "3 3 3]|[0]|[0 ]|[0 ]|4|'value=%d,%f\\r\\n'|[2 13 10]|-1|0.01|UARTCANConverterCANTX_EXTUARTTx1|[ \"dummy\", \"0\""
	      ", \"*\", \"*\", \"0\", \"*\", \"*\", \"0\", \"*\", \"*\", \"0\", \"*\", \"*\", \"1\", \"4\", \"3\", \"1\", \"4\""
	      ", \"1\", \"512\", \"512\", \"1\", \"3\", \"115200\", \"8\", \"No\", \"1\", \"None\", \"USART3\"]|1"
	      MaskTabNameString	      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
	    }
	    Line {
	      SrcBlock		      "Sum of\nElements"
	      SrcPort		      1
	      DstBlock		      "UART Tx1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [80, 0; 0, 70]
	      Branch {
		DstBlock		"UART Tx1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		Branch {
		  DstBlock		  "UART Tx1"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 40]
		  Branch {
		    Points		    [0, 10]
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Sum of\nElements"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion"
	      SrcPort		      1
	      Points		      [80, 0]
	      Branch {
		DstBlock		"UART Tx1"
		DstPort			3
	      }
	      Branch {
		Points			[0, 35]
		DstBlock		"Mux"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      5
	      DstBlock		      "CAN Transmit1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      1
	      Points		      [35, 0; 0, 15]
	      DstBlock		      "CAN Transmit1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      4
	      DstBlock		      "Subsystem"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      3
	      DstBlock		      "Subsystem"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      2
	      DstBlock		      "Subsystem"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      1
	      DstBlock		      "Subsystem"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      12
	      DstBlock		      "CAN Transmit1"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      11
	      DstBlock		      "CAN Transmit1"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      10
	      DstBlock		      "CAN Transmit1"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      9
	      DstBlock		      "CAN Transmit1"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      8
	      DstBlock		      "CAN Transmit1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      7
	      DstBlock		      "CAN Transmit1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      6
	      DstBlock		      "CAN Transmit1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      13
	      DstBlock		      "CAN Transmit1"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Demux2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CAN Transmit1"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "CAN TX_STDID"
	  Ports			  [1, 0, 1]
	  Position		  [795, 314, 895, 356]
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "CAN TX_STDID"
	    Location		    [297, 317, 1484, 897]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [60, 168, 90, 182]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      EnablePort
	      Name		      "Enable"
	      Ports		      []
	      Position		      [235, 20, 255, 40]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CAN Transmit1"
	      Ports		      [10, 1]
	      Position		      [395, 131, 590, 249]
	      SourceBlock	      "stm32f4_canbus_lib/CAN Transmit"
	      SourceType	      "stm32f4_can"
	      conf		      "Tx"
	      canmodule		      "1"
	      transfer		      "Blocking"
	      timeout		      "0.5"
	      idtype		      "Standard"
	      specificid	      off
	      id		      "0"
	      specificdlc	      off
	      dlc		      "8"
	      enablestatus	      on
	      datatype		      "single"
	      data0type		      "uint8"
	      data1type		      "uint8"
	      data2type		      "uint8"
	      data3type		      "uint8"
	      data4type		      "uint8"
	      data5type		      "uint8"
	      data6type		      "uint8"
	      data7type		      "uint8"
	      inputarray	      "[ -1, -1, 3, 3, 3, 3, 3, 3, 3, 3]"
	      inputlabelarray	      "{ 'ID', 'DLC', 'D0 (uint8)', 'D1 (uint8)', 'D2 (uint8)', 'D3 (uint8)', 'D4 (uint8)', 'D5"
	      " (uint8)', 'D6 (uint8)', 'D7 (uint8)' }"
	      outputarray	      "[7]"
	      outputlabelarray	      "{'Status'}"
	      sampletime	      "-1"
	      sampletimestr	      "0.01"
	      blockid		      "UARTCANConverterCANTX_STDIDCANTransmit1"
	      compat		      "0"
	      confstr		      "[\"Blocking\",\"0.5\",\"Standard\",\"off\",\"0\",\"off\",\"8\",\"on\",\"uint8\",\"uint8\",\"uin"
	      "t8\",\"uint8\",\"uint8\",\"uint8\",\"uint8\",\"uint8\"]"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      Position		      [660, 54, 750, 86]
	      Value		      "hex2dec('7F')"
	      OutDataTypeMode	      "uint8"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "uint8"
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion"
	      Position		      [655, 173, 730, 207]
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux2"
	      Ports		      [1, 13]
	      Position		      [150, 108, 155, 242]
	      ShowName		      off
	      Outputs		      "13"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [865, 196, 870, 234]
	      ShowName		      off
	      Inputs		      "3"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Subsystem"
	      Ports		      [4, 1]
	      Position		      [235, 110, 300, 150]
	      ShowName		      off
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Subsystem"
		Location		[502, 638, 1459, 938]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [110, 103, 140, 117]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In2"
		  Position		  [110, 143, 140, 157]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In3"
		  Position		  [110, 183, 140, 197]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In4"
		  Position		  [110, 223, 140, 237]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Bitwise\nOperator1"
		  Ports			  [4, 1]
		  Position		  [475, 106, 515, 144]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		  SourceType		  "Bitwise Operator"
		  logicop		  "OR"
		  UseBitMask		  off
		  NumInputPorts		  "4"
		  BitMask		  "bin2dec('11011001')"
		  BitMaskRealWorld	  "Stored Integer"
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion"
		  Position		  [185, 101, 230, 119]
		  ShowName		  off
		  OutDataTypeMode	  "uint32"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint32"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion1"
		  Position		  [185, 141, 230, 159]
		  ShowName		  off
		  OutDataTypeMode	  "uint32"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint32"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion2"
		  Position		  [185, 181, 230, 199]
		  ShowName		  off
		  OutDataTypeMode	  "uint32"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint32"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion3"
		  Position		  [185, 221, 230, 239]
		  ShowName		  off
		  OutDataTypeMode	  "uint32"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint32"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift\nArithmetic"
		  Ports			  [1, 1]
		  Position		  [285, 130, 365, 170]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  nBitShiftRight	  "-8"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift\nArithmetic1"
		  Ports			  [1, 1]
		  Position		  [285, 170, 365, 210]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  nBitShiftRight	  "-16"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift\nArithmetic2"
		  Ports			  [1, 1]
		  Position		  [285, 210, 365, 250]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  nBitShiftRight	  "-24"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [575, 118, 605, 132]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In2"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In3"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In4"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data Type Conversion1"
		  SrcPort		  1
		  DstBlock		  "Shift\nArithmetic"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data Type Conversion2"
		  SrcPort		  1
		  DstBlock		  "Shift\nArithmetic1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data Type Conversion3"
		  SrcPort		  1
		  DstBlock		  "Shift\nArithmetic2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data Type Conversion"
		  SrcPort		  1
		  DstBlock		  "Bitwise\nOperator1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift\nArithmetic"
		  SrcPort		  1
		  Points		  [45, 0; 0, -30]
		  DstBlock		  "Bitwise\nOperator1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift\nArithmetic1"
		  SrcPort		  1
		  Points		  [75, 0; 0, -60]
		  DstBlock		  "Bitwise\nOperator1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift\nArithmetic2"
		  SrcPort		  1
		  Points		  [90, 0]
		  DstBlock		  "Bitwise\nOperator1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Bitwise\nOperator1"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum of\nElements"
	      Ports		      [1, 1]
	      Position		      [905, 200, 935, 230]
	      Inputs		      "+"
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^-10"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      "S-Function"
	      Name		      "UART Tx1"
	      Ports		      [4]
	      Position		      [985, 127, 1135, 228]
	      Priority		      "1"
	      FunctionName	      "stm32f4_usart"
	      Parameters	      "configuration,uartmodule,transfer,baudrate,inputtype,outputtype,confstr,binheaderarray,binter"
	      "minatorarray,asciiheader,asciiterminator,bindatalength,packetmode,varname,sampletime,sampletimestr,blockid"
	      EnableBusSupport	      off
	      MaskType		      "stm32f4_usart"
	      MaskDescription	      "Data type for Ascii format\n%u, %i, %d, %o, %x: uint32\n%e, %g, %f: single\n%c: int8"
	      MaskHelp		      "web(fullfile(waijungdocroot,'stm32f4_usart_tx.htm'), '-browser')"
	      MaskPromptString	      "Configuration|UART Module|Baud rate (bps)|Data bits|Parity|Stop bit|Tx Pin|Rx Pin|Hardw"
	      "are flow control|HW Flow control, CTS Pin|HW Flow control, RTS Pin|Advance options|Rx buffer size (bytes)|Tx bu"
	      "ffer size (bytes)|Transfer|Packet mode|Binary header (example: '7E 7E')|Binary terminator (example: '03 03')|Nu"
	      "mber of data port, type DOUBLE|Number of data port, type SINGLE|Number of data port, type INT8|Number of data p"
	      "ort, type UINT8|Number of data port, type INT16|Number of data port, type UINT16|Number of data port, type INT3"
	      "2|Number of data port, type UINT32|Ascii format|End of packet|End of packet|Buffer|Var name|Input data type|Out"
	      "put data type|Binary header|Binary terminator|Binary data length|Ascii header (printf format)|Ascii terminator|"
	      "Sample time (sec)|Compiled sample time (sec) in string|BlockID|Configuration string|Last module selected"
	      MaskStyleString	      "popup(Setup|Tx|Rx),popup(1|2|3|4|5|6),edit,popup(8),popup(No|Odd|Even),popup(0.5|1|1.5|2"
	      "),popup(Not used|A9|B6),popup(Not used|A10|B7),popup(None|RTS|CTS|RTS/CTS),popup(Not used|A11),popup(Not used|A"
	      "12),checkbox,popup(16|32|64|128|256|512|1024|2048),popup(16|32|64|128|256|512|1024|2048),popup(Blocking|Non-Blo"
	      "cking),popup(Ascii|Binary|String Buffer),edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,popup(CR (0x0D "
	      "- \"\\r\")|LF (0x0A - \"\\n\")|CRLF (0x0D 0x0A - \"\\r\\n\")),popup(CR (0x0D - \"\\r\")|LF (0x0A - \"\\n\")|CRL"
	      "F (0x0D 0x0A - \"\\r\\n\")|None),popup(<empty>),edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edi"
	      "t"
	      MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,of"
	      "f,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
	      MaskCallbackString      "stm32f4_usart_callback('configuration');|stm32f4_usart_callback('uartmodule');|stm32f4"
	      "_usart_callback('baudrate');||||||stm32f4_usart_callback('flowcontrol');|||stm32f4_usart_callback('advanceoptio"
	      "ns');|||stm32f4_usart_callback('transfer');|stm32f4_usart_callback('packetmode');|stm32f4_usart_callback('binhe"
	      "ader');|stm32f4_usart_callback('binterminator');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('po"
	      "rttype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('portt"
	      "ype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('porttype"
	      "');|stm32f4_usart_callback('asciiformat');|stm32f4_usart_callback('rx_asciiterminator');|stm32f4_usart_callback"
	      "('tx_asciiterminator');|stm32f4_usart_callback('storagename');|stm32f4_usart_callback('varname');||||||||stm32f"
	      "4_usart_callback('sampletime');|stm32f4_usart_callback('sampletimestr');|stm32f4_usart_callback('blockid');||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,off,off,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
	      "n,on,on,on,on,on,on,on,on,on,on,off,off,on,on"
	      MaskVisibilityString    "off,on,off,off,off,off,off,off,off,off,off,off,off,off,on,on,on,on,on,on,on,on,on,on,o"
	      "n,on,off,off,off,off,off,off,off,off,off,off,off,off,on,off,off,off,off"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	      ",on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
	      MaskVariables	      "configuration=&1;uartmodule=&2;baudrate=@3;databits=@4;parity=&5;stopbit=&6;remaptxpin=&7;"
	      "remaprxpin=&8;flowcontrol=&9;remapctspin=&10;remaprtspin=&11;advanceoptions=@12;rxbuffersize=@13;txbuffersize=@"
	      "14;transfer=&15;packetmode=&16;binheader=&17;binterminator=&18;porttype_double=@19;porttype_single=@20;porttype"
	      "_int8=@21;porttype_uint8=@22;porttype_int16=@23;porttype_uint16=@24;porttype_int32=@25;porttype_uint32=@26;asci"
	      "iformat=@27;rx_asciiterminator=&28;tx_asciiterminator=&29;storagename=&30;varname=&31;inputtype=@32;outputtype="
	      "@33;binheaderarray=@34;binterminatorarray=@35;bindatalength=@36;asciiheader=@37;asciiterminator=@38;sampletime="
	      "@39;sampletimestr=&40;blockid=&41;confstr=&42;lastmodule=&43;"
	      MaskInitialization      "stm32f4_usart_callback('init');"
	      MaskDisplay	      "text(0.95, 0.5, 'Module: USART3_Tx\\nPacket: Binary\\nTransfer: Blocking\\nTs (sec): 0.01','"
	      "ver','middle','hor','right'); port_label('input', 1,'uint8'); port_label('input', 2,'uint8'); port_label('input"
	      "', 3,'uint8'); port_label('input', 4,'uint8');"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "normalized"
	      MaskValueString	      "Tx|3|115200|8|No|1|Not used|Not used|None|Not used|Not used|off|512|512|Blocking|Binary|"
	      "''|''|0|0|0|4|0|0|0|0|'value=%d,%f'|CRLF (0x0D 0x0A - \"\\r\\n\")|CRLF (0x0D 0x0A - \"\\r\\n\")|<empty>||[4  3 "
	      "3 3 3]|[0]|[0 ]|[0 ]|4|'value=%d,%f\\r\\n'|[2 13 10]|-1|0.01|UARTCANConverterCANTX_STDIDUARTTx1|[ \"dummy\", \""
	      "0\", \"*\", \"*\", \"0\", \"*\", \"*\", \"0\", \"*\", \"*\", \"0\", \"*\", \"*\", \"1\", \"4\", \"3\", \"1\", \""
	      "4\", \"1\", \"512\", \"512\", \"1\", \"3\", \"115200\", \"8\", \"No\", \"1\", \"None\", \"USART3\"]|1"
	      MaskTabNameString	      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
	    }
	    Line {
	      SrcBlock		      "CAN Transmit1"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Demux2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      13
	      DstBlock		      "CAN Transmit1"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      6
	      DstBlock		      "CAN Transmit1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      7
	      DstBlock		      "CAN Transmit1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      8
	      DstBlock		      "CAN Transmit1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      9
	      DstBlock		      "CAN Transmit1"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      10
	      DstBlock		      "CAN Transmit1"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      11
	      DstBlock		      "CAN Transmit1"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      12
	      DstBlock		      "CAN Transmit1"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      1
	      DstBlock		      "Subsystem"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      2
	      DstBlock		      "Subsystem"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      3
	      DstBlock		      "Subsystem"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      4
	      DstBlock		      "Subsystem"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      1
	      Points		      [35, 0; 0, 15]
	      DstBlock		      "CAN Transmit1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux2"
	      SrcPort		      5
	      DstBlock		      "CAN Transmit1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion"
	      SrcPort		      1
	      Points		      [80, 0]
	      Branch {
		Points			[0, 35]
		DstBlock		"Mux"
		DstPort			3
	      }
	      Branch {
		DstBlock		"UART Tx1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Sum of\nElements"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [80, 0; 0, 70]
	      Branch {
		Points			[0, 25]
		Branch {
		  Points		  [0, 40]
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 10]
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		}
		Branch {
		  DstBlock		  "UART Tx1"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"UART Tx1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Sum of\nElements"
	      SrcPort		      1
	      DstBlock		      "UART Tx1"
	      DstPort		      4
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant"
	  Ports			  [1, 1]
	  Position		  [570, 100, 600, 130]
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "=="
	  const			  "0"
	  LogicOutDataTypeMode	  "uint8"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant1"
	  Ports			  [1, 1]
	  Position		  [570, 195, 600, 225]
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "=="
	  const			  "1"
	  LogicOutDataTypeMode	  "uint8"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [285, 230, 355, 260]
	  Value			  "hex2dec('7E')"
	  OutDataTypeMode	  "uint8"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "uint8"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion"
	  Position		  [550, 300, 600, 320]
	  ShowName		  off
	  OutDataTypeMode	  "uint8"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator"
	  Ports			  [4, 1]
	  Position		  [905, 64, 935, 146]
	  Inputs		  "4"
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator1"
	  Ports			  [4, 1]
	  Position		  [775, 164, 805, 236]
	  Inputs		  "4"
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux1"
	  Ports			  [4, 1]
	  Position		  [415, 289, 420, 331]
	  ShowName		  off
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux2"
	  Ports			  [13, 1]
	  Position		  [260, 218, 265, 342]
	  ShowName		  off
	  Inputs		  "13"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator"
	  Position		  [670, 302, 700, 333]
	  Operator		  "=="
	  InputSameDT		  off
	  LogicOutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum of\nElements"
	  Ports			  [1, 1]
	  Position		  [325, 310, 355, 340]
	  NamePlacement		  "alternate"
	  Inputs		  "+"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum of\nElements1"
	  Ports			  [1, 1]
	  Position		  [480, 295, 510, 325]
	  NamePlacement		  "alternate"
	  Inputs		  "+"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "UART Rx1"
	  Ports			  [0, 16]
	  Position		  [65, 195, 210, 355]
	  Priority		  "1"
	  FunctionName		  "stm32f4_usart"
	  Parameters		  "configuration,uartmodule,transfer,baudrate,inputtype,outputtype,confstr,binheaderarray,binterminator"
	  "array,asciiheader,asciiterminator,bindatalength,packetmode,varname,sampletime,sampletimestr,blockid"
	  EnableBusSupport	  off
	  MaskType		  "stm32f4_usart"
	  MaskDescription	  "Data type for Ascii format\n%u, %i, %d, %o, %x: uint32\n%e, %g, %f: single\n%c: int8"
	  MaskHelp		  "web(fullfile(waijungdocroot,'stm32f4_usart_rx.htm'), '-browser')"
	  MaskPromptString	  "Configuration|UART Module|Baud rate (bps)|Data bits|Parity|Stop bit|Tx Pin|Rx Pin|Hardware flow"
	  " control|HW Flow control, CTS Pin|HW Flow control, RTS Pin|Advance options|Rx buffer size (bytes)|Tx buffer size (b"
	  "ytes)|Transfer|Packet mode|Binary header (example: '7E 7E')|Binary terminator (example: '03 03')|Number of data por"
	  "t, type DOUBLE|Number of data port, type SINGLE|Number of data port, type INT8|Number of data port, type UINT8|Numb"
	  "er of data port, type INT16|Number of data port, type UINT16|Number of data port, type INT32|Number of data port, t"
	  "ype UINT32|Ascii format|End of packet|End of packet|Buffer|Var name|Input data type|Output data type|Binary header|"
	  "Binary terminator|Binary data length|Ascii header (printf format)|Ascii terminator|Sample time (sec)|Compiled sampl"
	  "e time (sec) in string|BlockID|Configuration string|Last module selected"
	  MaskStyleString	  "popup(Setup|Tx|Rx),popup(1|2|3|4|5|6),edit,popup(8),popup(No|Odd|Even),popup(0.5|1|1.5|2),popup("
	  "Not used|A9|B6),popup(Not used|A10|B7),popup(None|RTS|CTS|RTS/CTS),popup(Not used|A11),popup(Not used|A12),checkbox"
	  ",popup(16|32|64|128|256|512|1024|2048),popup(16|32|64|128|256|512|1024|2048),popup(Blocking|Non-Blocking),popup(Asc"
	  "ii|Binary|String Buffer),edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,popup(CR (0x0D - \"\\r\")|LF (0x0A "
	  "- \"\\n\")|CRLF (0x0D 0x0A - \"\\r\\n\")),popup(CR (0x0D - \"\\r\")|LF (0x0A - \"\\n\")|CRLF (0x0D 0x0A - \"\\r\\n\""
	  ")|None),popup(<empty>),edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,of"
	  "f,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
	  MaskCallbackString	  "stm32f4_usart_callback('configuration');|stm32f4_usart_callback('uartmodule');|stm32f4_usart_"
	  "callback('baudrate');||||||stm32f4_usart_callback('flowcontrol');|||stm32f4_usart_callback('advanceoptions');|||stm"
	  "32f4_usart_callback('transfer');|stm32f4_usart_callback('packetmode');|stm32f4_usart_callback('binheader');|stm32f4"
	  "_usart_callback('binterminator');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('porttype');|stm32f4_u"
	  "sart_callback('porttype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('porttype');|stm32f4_usart_ca"
	  "llback('porttype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback('porttype');|stm32f4_usart_callback("
	  "'asciiformat');|stm32f4_usart_callback('rx_asciiterminator');|stm32f4_usart_callback('tx_asciiterminator');|stm32f4"
	  "_usart_callback('storagename');|stm32f4_usart_callback('varname');||||||||stm32f4_usart_callback('sampletime');|stm"
	  "32f4_usart_callback('sampletimestr');|stm32f4_usart_callback('blockid');||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,off,off,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,"
	  "on,on,on,on,on,on,on,on,off,off,on,on"
	  MaskVisibilityString	  "off,on,off,off,off,off,off,off,off,off,off,off,off,off,on,on,on,on,on,on,on,on,on,on,on,on,"
	  "off,off,off,off,off,off,off,off,off,off,off,off,on,off,off,off,off"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
	  "n,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
	  MaskVariables		  "configuration=&1;uartmodule=&2;baudrate=@3;databits=@4;parity=&5;stopbit=&6;remaptxpin=&7;remaprx"
	  "pin=&8;flowcontrol=&9;remapctspin=&10;remaprtspin=&11;advanceoptions=@12;rxbuffersize=@13;txbuffersize=@14;transfer"
	  "=&15;packetmode=&16;binheader=&17;binterminator=&18;porttype_double=@19;porttype_single=@20;porttype_int8=@21;portt"
	  "ype_uint8=@22;porttype_int16=@23;porttype_uint16=@24;porttype_int32=@25;porttype_uint32=@26;asciiformat=@27;rx_asci"
	  "iterminator=&28;tx_asciiterminator=&29;storagename=&30;varname=&31;inputtype=@32;outputtype=@33;binheaderarray=@34;"
	  "binterminatorarray=@35;bindatalength=@36;asciiheader=@37;asciiterminator=@38;sampletime=@39;sampletimestr=&40;block"
	  "id=&41;confstr=&42;lastmodule=&43;"
	  MaskInitialization	  "stm32f4_usart_callback('init');"
	  MaskDisplay		  "text(0.05, 0.5, 'Module: USART3_Rx\\nPacket: Binary\\nTransfer: Non-Blocking\\nTs (sec): 0.01','ver"
	  "','middle','hor','left'); port_label('output', 1,'READY'); port_label('output', 2,'uint8'); port_label('output', 3,"
	  "'uint8'); port_label('output', 4,'uint8'); port_label('output', 5,'uint8'); port_label('output', 6,'uint8'); port_l"
	  "abel('output', 7,'uint8'); port_label('output', 8,'uint8'); port_label('output', 9,'uint8'); port_label('output', 1"
	  "0,'uint8'); port_label('output', 11,'uint8'); port_label('output', 12,'uint8'); port_label('output', 13,'uint8'); p"
	  "ort_label('output', 14,'uint8'); port_label('output', 15,'uint8'); port_label('output', 16,'uint8');"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "normalized"
	  MaskValueString	  "Rx|3|115200|8|No|1|Not used|Not used|None|Not used|Not used|off|512|512|Non-Blocking|Binary|'7E "
	  "7E'|''|0|0|0|15|0|0|0|0|'value=%d,%f'|CRLF (0x0D 0x0A - \"\\r\\n\")|LF (0x0A - \"\\n\")|<empty>||[0]|[16 3  3 3 3 3"
	  " 3 3 3 3 3 3 3 3 3 3 3]|[2 126  126]|[0 ]|15|'value=%d,%f\\r\\n'|[2 13 10]|-1|0.01|UARTCANConverterUARTRx1|[ \"dumm"
	  "y\", \"0\", \"*\", \"*\", \"0\", \"*\", \"*\", \"0\", \"*\", \"*\", \"0\", \"*\", \"*\", \"1\", \"4\", \"3\", \"1\""
	  ", \"4\", \"1\", \"512\", \"512\", \"1\", \"3\", \"115200\", \"8\", \"No\", \"1\", \"None\", \"USART3\"]|1"
	  MaskTabNameString	  ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
	  Port {
	    PortNumber		    2
	    Name		    "IDtype"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Line {
	  SrcBlock		  "UART Rx1"
	  SrcPort		  1
	  Points		  [15, 0; 0, -10; 220, 0]
	  Branch {
	    Points		    [0, -95]
	    DstBlock		    "Logical\nOperator"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Logical\nOperator1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    Points		    [460, 0]
	    Branch {
	      Points		      [0, 55]
	      DstBlock		      "CAN TX_STDID"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "CAN TX_EXT"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 45]
	    DstBlock		    "Sum of\nElements"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical\nOperator"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "CAN TX_EXT"
	  DstPort		  enable
	}
	Line {
	  Name			  "IDtype"
	  Labels		  [1, 0]
	  SrcBlock		  "UART Rx1"
	  SrcPort		  2
	  Points		  [155, 0]
	  Branch {
	    Points		    [100, 0; 0, 0]
	    Branch {
	      Points		      [0, -95]
	      DstBlock		      "Compare\nTo Constant"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Compare\nTo Constant1"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 105]
	    DstBlock		    "Mux1"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Logical\nOperator1"
	  SrcPort		  1
	  Points		  [35, 0]
	  DstBlock		  "CAN TX_STDID"
	  DstPort		  enable
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "ExtID_Enable"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant1"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "StdID_Enable"
	  SrcPort		  1
	  Points		  [320, 0]
	  DstBlock		  "Logical\nOperator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "UART Rx1"
	  SrcPort		  3
	  DstBlock		  "Mux2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "UART Rx1"
	  SrcPort		  4
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "UART Rx1"
	  SrcPort		  5
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "UART Rx1"
	  SrcPort		  6
	  DstBlock		  "Mux2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "UART Rx1"
	  SrcPort		  7
	  DstBlock		  "Mux2"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "UART Rx1"
	  SrcPort		  8
	  DstBlock		  "Mux2"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "UART Rx1"
	  SrcPort		  9
	  DstBlock		  "Mux2"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "UART Rx1"
	  SrcPort		  10
	  DstBlock		  "Mux2"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "UART Rx1"
	  SrcPort		  11
	  DstBlock		  "Mux2"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "UART Rx1"
	  SrcPort		  12
	  DstBlock		  "Mux2"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "UART Rx1"
	  SrcPort		  13
	  DstBlock		  "Mux2"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "UART Rx1"
	  SrcPort		  14
	  DstBlock		  "Mux2"
	  DstPort		  12
	}
	Line {
	  SrcBlock		  "UART Rx1"
	  SrcPort		  15
	  DstBlock		  "Mux2"
	  DstPort		  13
	}
	Line {
	  SrcBlock		  "Sum of\nElements"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [20, 0; 0, 50]
	  Branch {
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 10]
	    DstBlock		    "Mux1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "Sum of\nElements1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum of\nElements1"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion"
	  SrcPort		  1
	  DstBlock		  "Relational\nOperator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "UART Rx1"
	  SrcPort		  16
	  Points		  [410, 0; 0, -25]
	  DstBlock		  "Relational\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational\nOperator"
	  SrcPort		  1
	  Points		  [30, 0; 0, -90]
	  Branch {
	    DstBlock		    "Logical\nOperator1"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, -95]
	    DstBlock		    "Logical\nOperator"
	    DstPort		    4
	  }
	}
      }
    }
    Line {
      Name		      "dd"
      Labels		      [0, 0]
      SrcBlock		      "CAN Rx Filter Setting"
      SrcPort		      1
      DstBlock		      "Goto"
      DstPort		      1
    }
    Line {
      SrcBlock		      "CAN Rx Filter Setting"
      SrcPort		      3
      DstBlock		      "Goto1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "CAN Rx Filter Setting"
      SrcPort		      2
      DstBlock		      "Goto2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "CAN Rx Filter Setting"
      SrcPort		      4
      DstBlock		      "Goto3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From"
      SrcPort		      1
      Points		      [115, 0]
      DstBlock		      "EXTID CAN_UART Converter"
      DstPort		      enable
    }
    Line {
      SrcBlock		      "From1"
      SrcPort		      1
      Points		      [105, 0]
      DstBlock		      "STDID CAN_UART Converter"
      DstPort		      enable
    }
    Line {
      SrcBlock		      "From2"
      SrcPort		      1
      DstBlock		      "UART-CAN Converter"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From3"
      SrcPort		      1
      DstBlock		      "UART-CAN Converter"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From4"
      SrcPort		      1
      DstBlock		      "EXTID CAN_UART Converter"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From5"
      SrcPort		      1
      DstBlock		      "STDID CAN_UART Converter"
      DstPort		      1
    }
    Annotation {
      Name		      "UART-CAN Format (17): [7E][7E] [IDType] [ID0][ID1][ID2][ID3] [DLC] [D0][D1][D2][D3][D4][D5][D6][D7]"
      " [SUM] ===>RESPONSE (4): [7F][7F][sta] [SUM]"
      Position		      [80, 481]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
    Annotation {
      Name		      "CAN-UART Format (17): [FF][FF] [IDType] [ID0][ID1][ID2][ID3] [DLC] [D0][D1][D2][D3][D4][D5][D6][D7]"
      " [SUM]"
      Position		      [80, 511]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
    Annotation {
      Name		      "Filter Setting Format (13): [AA][55][88][88][88][88] [IDtype] [Enable] [ID0][ID1][ID2][ID3] [SUM] ="
      "==> RESPONSE (3): [BB][66][00]"
      Position		      [80, 541]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
  }
}
