

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Thu Oct 13 01:22:29 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_matrixmul_prj
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.251 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       12|       12|         5|          1|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 11 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %a"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_0"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_1"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_2"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln55 = store i4 0, i4 %indvar_flatten" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 22 'store' 'store_ln55' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln55 = store i2 0, i2 %i" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 23 'store' 'store_ln55' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln55 = store i2 0, i2 %j" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 24 'store' 'store_ln55' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln55 = br void %for.inc" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 25 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 26 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i2 %i_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 28 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i24 %a, i64 0, i64 %zext_ln55" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 29 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.73ns)   --->   "%a_load = load i2 %a_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 30 'load' 'a_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_1 : Operation 31 [1/1] (0.72ns)   --->   "%icmp_ln55 = icmp_eq  i4 %indvar_flatten_load, i4 9" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 31 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.80ns)   --->   "%add_ln55_1 = add i4 %indvar_flatten_load, i4 1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 32 'add' 'add_ln55_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %for.inc29, void %for.end31" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 33 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 34 'load' 'j_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.62ns)   --->   "%add_ln55 = add i2 %i_1, i2 1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 35 'add' 'add_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.39ns)   --->   "%icmp_ln57 = icmp_eq  i2 %j_load, i2 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 36 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.34ns)   --->   "%select_ln55 = select i1 %icmp_ln57, i2 0, i2 %j_load" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 37 'select' 'select_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i2 %add_ln55" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 38 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.34ns)   --->   "%select_ln55_1 = select i1 %icmp_ln57, i2 %add_ln55, i2 %i_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 39 'select' 'select_ln55_1' <Predicate = (!icmp_ln55)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i24 %a, i64 0, i64 %zext_ln55_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 40 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (0.73ns)   --->   "%a_load_1 = load i2 %a_addr_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 41 'load' 'a_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i2 %select_ln55" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 42 'zext' 'zext_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i8 %b_1, i64 0, i64 %zext_ln57" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 43 'getelementptr' 'b_1_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (0.73ns)   --->   "%b_1_load = load i2 %b_1_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 44 'load' 'b_1_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr i8 %b_2, i64 0, i64 %zext_ln57" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 45 'getelementptr' 'b_2_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (0.73ns)   --->   "%b_2_load = load i2 %b_2_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 46 'load' 'b_2_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 47 [1/1] (0.62ns)   --->   "%add_ln57 = add i2 %select_ln55, i2 1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 47 'add' 'add_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln57 = store i4 %add_ln55_1, i4 %indvar_flatten" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 48 'store' 'store_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.46>
ST_1 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln57 = store i2 %select_ln55_1, i2 %i" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 49 'store' 'store_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.46>
ST_1 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln57 = store i2 %add_ln57, i2 %j" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 50 'store' 'store_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 51 [1/2] (0.73ns)   --->   "%a_load = load i2 %a_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 51 'load' 'a_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load, i32 8, i32 15" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 52 'partselect' 'tmp' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load, i32 16, i32 23" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 53 'partselect' 'tmp_s' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 54 [1/2] (0.73ns)   --->   "%a_load_1 = load i2 %a_addr_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 54 'load' 'a_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i24 %a_load_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 55 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln55 & icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = trunc i24 %a_load" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 56 'trunc' 'trunc_ln55_1' <Predicate = (!icmp_ln55 & !icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.40ns)   --->   "%select_ln55_2 = select i1 %icmp_ln57, i8 %trunc_ln55, i8 %trunc_ln55_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 57 'select' 'select_ln55_2' <Predicate = (!icmp_ln55)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_mid = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load_1, i32 8, i32 15" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 58 'partselect' 'tmp_mid' <Predicate = (!icmp_ln55 & icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.40ns)   --->   "%select_ln55_3 = select i1 %icmp_ln57, i8 %tmp_mid, i8 %tmp" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 59 'select' 'select_ln55_3' <Predicate = (!icmp_ln55)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln55_1 = sext i8 %select_ln55_3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 60 'sext' 'sext_ln55_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_1_mid = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load_1, i32 16, i32 23" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 61 'partselect' 'tmp_1_mid' <Predicate = (!icmp_ln55 & icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.40ns)   --->   "%select_ln55_4 = select i1 %icmp_ln57, i8 %tmp_1_mid, i8 %tmp_s" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 62 'select' 'select_ln55_4' <Predicate = (!icmp_ln55)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln55_2 = sext i8 %select_ln55_4" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 63 'sext' 'sext_ln55_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 64 [1/2] (0.73ns)   --->   "%b_1_load = load i2 %b_1_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 64 'load' 'b_1_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln62_1 = sext i8 %b_1_load" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 65 'sext' 'sext_ln62_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 66 [3/3] (1.08ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62_1 = mul i16 %sext_ln62_1, i16 %sext_ln55_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 66 'mul' 'mul_ln62_1' <Predicate = (!icmp_ln55)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/2] (0.73ns)   --->   "%b_2_load = load i2 %b_2_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 67 'load' 'b_2_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln62_2 = sext i8 %b_2_load" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 68 'sext' 'sext_ln62_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 69 [3/3] (1.08ns) (grouped into DSP with root node add_ln62_1)   --->   "%mul_ln62_2 = mul i16 %sext_ln62_2, i16 %sext_ln55_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 69 'mul' 'mul_ln62_2' <Predicate = (!icmp_ln55)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr i8 %b_0, i64 0, i64 %zext_ln57" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 70 'getelementptr' 'b_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (0.73ns)   --->   "%b_0_load = load i2 %b_0_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 71 'load' 'b_0_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 72 [2/3] (1.08ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62_1 = mul i16 %sext_ln62_1, i16 %sext_ln55_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 72 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [2/3] (1.08ns) (grouped into DSP with root node add_ln62_1)   --->   "%mul_ln62_2 = mul i16 %sext_ln62_2, i16 %sext_ln55_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 73 'mul' 'mul_ln62_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i8 %select_ln55_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 74 'sext' 'sext_ln55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/2] (0.73ns)   --->   "%b_0_load = load i2 %b_0_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 75 'load' 'b_0_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i8 %b_0_load" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 76 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.69ns)   --->   "%mul_ln62 = mul i16 %sext_ln62, i16 %sext_ln55" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 77 'mul' 'mul_ln62' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/3] (0.00ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62_1 = mul i16 %sext_ln62_1, i16 %sext_ln55_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 78 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 79 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_1)   --->   "%mul_ln62_2 = mul i16 %sext_ln62_2, i16 %sext_ln55_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 79 'mul' 'mul_ln62_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62 = add i16 %mul_ln62, i16 %mul_ln62_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 80 'add' 'add_ln62' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_1 = add i16 %mul_ln62_2, i16 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 81 'add' 'add_ln62_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln68 = ret" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:68]   --->   Operation 98 'ret' 'ret_ln68' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.68>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 82 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 83 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i2 %select_ln55_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 84 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln55_1, i2 0" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 85 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln62 = sub i4 %p_shl, i4 %zext_ln62" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 86 'sub' 'sub_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i2 %select_ln55" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 87 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%add_ln62_3 = add i4 %sub_ln62, i4 %zext_ln62_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 88 'add' 'add_ln62_3' <Predicate = true> <Delay = 0.46> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i4 %add_ln62_3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 89 'zext' 'zext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln62_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 90 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labA/hls_matrixmul_prj/solution4/directives.tcl:9]   --->   Operation 91 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 92 'specloopname' 'specloopname_ln57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62 = add i16 %mul_ln62, i16 %mul_ln62_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 93 'add' 'add_ln62' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 94 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_1 = add i16 %mul_ln62_2, i16 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 94 'add' 'add_ln62_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 95 [1/1] (1.12ns)   --->   "%add_ln62_2 = add i16 %add_ln62_1, i16 %add_ln62" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 95 'add' 'add_ln62_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.73ns)   --->   "%store_ln62 = store i16 %add_ln62_2, i4 %res_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 96 'store' 'store_ln62' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.inc" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 97 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.82ns
The critical path consists of the following:
	'alloca' operation ('j') [6]  (0 ns)
	'load' operation ('j_load', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57) on local variable 'j' [36]  (0 ns)
	'icmp' operation ('icmp_ln57', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57) [40]  (0.399 ns)
	'select' operation ('select_ln55', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55) [41]  (0.345 ns)
	'add' operation ('add_ln57', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57) [82]  (0.621 ns)
	'store' operation ('store_ln57', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57) of variable 'add_ln57', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57 on local variable 'j' [85]  (0.46 ns)

 <State 2>: 2.22ns
The critical path consists of the following:
	'load' operation ('a_load', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55) on array 'a' [29]  (0.73 ns)
	'select' operation ('select_ln55_3', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55) [54]  (0.4 ns)
	'mul' operation of DSP[78] ('mul_ln62_1', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) [73]  (1.09 ns)

 <State 3>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[78] ('mul_ln62_1', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) [73]  (1.09 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('b_0_load', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) on array 'b_0' [67]  (0.73 ns)
	'mul' operation ('mul_ln62', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) [69]  (1.69 ns)
	'add' operation of DSP[78] ('add_ln62', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) [78]  (0.831 ns)

 <State 5>: 2.68ns
The critical path consists of the following:
	'add' operation of DSP[78] ('add_ln62', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) [78]  (0.831 ns)
	'add' operation ('add_ln62_2', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) [80]  (1.12 ns)
	'store' operation ('store_ln62', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) of variable 'add_ln62_2', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62 on array 'res' [81]  (0.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
