Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov  6 23:11:24 2023
| Host         : DESKTOP-2822QQS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ov7670_top_timing_summary_routed.rpt -pb ov7670_top_timing_summary_routed.pb -rpx ov7670_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ov7670_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       1           
HPDR-1     Warning           Port pin direction inconsistency  1           
TIMING-18  Warning           Missing input or output delay     10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (12)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: a_debounce/o_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.941        0.000                      0                 4195        0.116        0.000                      0                 4195        3.000        0.000                       0                   539  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
OV7670_PCLK          {0.000 5.000}      20.000          50.000          
clk100               {0.000 5.000}      10.000          100.000         
  CLK_25_clocking    {0.000 20.000}     40.000          25.000          
  CLK_50_clocking    {0.000 10.000}     20.000          50.000          
  clkfbout_clocking  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
OV7670_PCLK                6.450        0.000                      0                 2305        0.116        0.000                      0                 2305        4.500        0.000                       0                   214  
clk100                                                                                                                                                                 3.000        0.000                       0                     1  
  CLK_25_clocking         35.859        0.000                      0                  112        0.187        0.000                      0                  112       19.500        0.000                       0                    56  
  CLK_50_clocking         14.703        0.000                      0                  306        0.168        0.000                      0                  306        9.500        0.000                       0                   265  
  clkfbout_clocking                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_50_clocking  CLK_25_clocking        9.293        0.000                      0                   12        0.148        0.000                      0                   12  
CLK_25_clocking  CLK_50_clocking        5.941        0.000                      0                 1472        0.157        0.000                      0                 1472  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)             CLK_25_clocking                       
(none)             CLK_50_clocking                       
(none)             clkfbout_clocking                     
(none)                                CLK_50_clocking    
(none)                                OV7670_PCLK        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  OV7670_PCLK
  To Clock:  OV7670_PCLK

Setup :            0  Failing Endpoints,  Worst Slack        6.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 capture/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (OV7670_PCLK rise@20.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        12.784ns  (logic 0.518ns (4.052%)  route 12.266ns (95.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 25.135 - 20.000 ) 
    Source Clock Delay      (SCD):    5.518ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.245     3.699    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.795 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.723     5.518    capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X80Y99         FDRE                                         r  capture/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.518     6.036 r  capture/dout_reg[4]/Q
                         net (fo=75, routed)         12.266    18.303    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y3          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     20.000    20.000 r  
    J3                                                0.000    20.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    20.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.383    21.383 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.939    23.323    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.414 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.721    25.135    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.389    25.524    
                         clock uncertainty           -0.035    25.489    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    24.752    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.752    
                         arrival time                         -18.303    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.729ns  (required time - arrival time)
  Source:                 capture/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (OV7670_PCLK rise@20.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        12.500ns  (logic 0.518ns (4.144%)  route 11.982ns (95.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 25.130 - 20.000 ) 
    Source Clock Delay      (SCD):    5.518ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.245     3.699    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.795 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.723     5.518    capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X80Y99         FDRE                                         r  capture/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.518     6.036 r  capture/dout_reg[4]/Q
                         net (fo=75, routed)         11.982    18.019    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y4          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     20.000    20.000 r  
    J3                                                0.000    20.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    20.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.383    21.383 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.939    23.323    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.414 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.716    25.130    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.389    25.519    
                         clock uncertainty           -0.035    25.484    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    24.747    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.747    
                         arrival time                         -18.019    
  -------------------------------------------------------------------
                         slack                                  6.729    

Slack (MET) :             6.878ns  (required time - arrival time)
  Source:                 capture/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (OV7670_PCLK rise@20.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        12.350ns  (logic 0.518ns (4.194%)  route 11.832ns (95.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 25.129 - 20.000 ) 
    Source Clock Delay      (SCD):    5.518ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.245     3.699    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.795 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.723     5.518    capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X80Y99         FDRE                                         r  capture/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.518     6.036 r  capture/dout_reg[11]/Q
                         net (fo=75, routed)         11.832    17.868    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X1Y0          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     20.000    20.000 r  
    J3                                                0.000    20.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    20.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.383    21.383 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.939    23.323    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.414 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.715    25.129    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.389    25.518    
                         clock uncertainty           -0.035    25.483    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    24.746    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.746    
                         arrival time                         -17.868    
  -------------------------------------------------------------------
                         slack                                  6.878    

Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 capture/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (OV7670_PCLK rise@20.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        12.328ns  (logic 0.518ns (4.202%)  route 11.810ns (95.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 25.135 - 20.000 ) 
    Source Clock Delay      (SCD):    5.518ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.245     3.699    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.795 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.723     5.518    capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X80Y99         FDRE                                         r  capture/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.518     6.036 r  capture/dout_reg[11]/Q
                         net (fo=75, routed)         11.810    17.847    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y3          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     20.000    20.000 r  
    J3                                                0.000    20.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    20.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.383    21.383 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.939    23.323    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.414 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.721    25.135    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.389    25.524    
                         clock uncertainty           -0.035    25.489    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    24.752    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.752    
                         arrival time                         -17.847    
  -------------------------------------------------------------------
                         slack                                  6.905    

Slack (MET) :             6.915ns  (required time - arrival time)
  Source:                 a_capture/address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (OV7670_PCLK rise@20.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        12.571ns  (logic 0.580ns (4.614%)  route 11.991ns (95.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 25.129 - 20.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.245     3.699    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.795 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.628     5.423    a_capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X69Y88         FDRE                                         r  a_capture/address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  a_capture/address_reg[9]/Q
                         net (fo=1, routed)           0.656     6.536    mux_o/Q[9]
    SLICE_X69Y88         LUT3 (Prop_lut3_I0_O)        0.124     6.660 r  mux_o/fb_i_11/O
                         net (fo=104, routed)        11.335    17.994    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y34         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     20.000    20.000 r  
    J3                                                0.000    20.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    20.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.383    21.383 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.939    23.323    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.414 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.716    25.129    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.381    25.511    
                         clock uncertainty           -0.035    25.475    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    24.909    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.909    
                         arrival time                         -17.994    
  -------------------------------------------------------------------
                         slack                                  6.915    

Slack (MET) :             6.929ns  (required time - arrival time)
  Source:                 capture/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (OV7670_PCLK rise@20.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        12.303ns  (logic 0.518ns (4.210%)  route 11.785ns (95.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 25.133 - 20.000 ) 
    Source Clock Delay      (SCD):    5.518ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.245     3.699    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.795 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.723     5.518    capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X80Y99         FDRE                                         r  capture/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.518     6.036 r  capture/dout_reg[4]/Q
                         net (fo=75, routed)         11.785    17.821    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y5          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     20.000    20.000 r  
    J3                                                0.000    20.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    20.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.383    21.383 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.939    23.323    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.414 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.719    25.133    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.389    25.522    
                         clock uncertainty           -0.035    25.487    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    24.750    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.750    
                         arrival time                         -17.821    
  -------------------------------------------------------------------
                         slack                                  6.929    

Slack (MET) :             6.960ns  (required time - arrival time)
  Source:                 capture/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (OV7670_PCLK rise@20.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        12.277ns  (logic 0.518ns (4.219%)  route 11.759ns (95.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 25.138 - 20.000 ) 
    Source Clock Delay      (SCD):    5.518ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.245     3.699    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.795 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.723     5.518    capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X80Y99         FDRE                                         r  capture/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.518     6.036 r  capture/dout_reg[4]/Q
                         net (fo=75, routed)         11.759    17.796    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y6          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     20.000    20.000 r  
    J3                                                0.000    20.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    20.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.383    21.383 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.939    23.323    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.414 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.724    25.138    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.389    25.528    
                         clock uncertainty           -0.035    25.492    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    24.755    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.755    
                         arrival time                         -17.796    
  -------------------------------------------------------------------
                         slack                                  6.960    

Slack (MET) :             7.047ns  (required time - arrival time)
  Source:                 capture/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (OV7670_PCLK rise@20.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        12.182ns  (logic 0.518ns (4.252%)  route 11.664ns (95.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 25.130 - 20.000 ) 
    Source Clock Delay      (SCD):    5.518ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.245     3.699    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.795 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.723     5.518    capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X80Y99         FDRE                                         r  capture/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.518     6.036 r  capture/dout_reg[11]/Q
                         net (fo=75, routed)         11.664    17.700    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y4          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     20.000    20.000 r  
    J3                                                0.000    20.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    20.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.383    21.383 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.939    23.323    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.414 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.716    25.130    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.389    25.519    
                         clock uncertainty           -0.035    25.484    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    24.747    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.747    
                         arrival time                         -17.700    
  -------------------------------------------------------------------
                         slack                                  7.047    

Slack (MET) :             7.076ns  (required time - arrival time)
  Source:                 capture/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (OV7670_PCLK rise@20.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        12.151ns  (logic 0.518ns (4.263%)  route 11.633ns (95.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 25.128 - 20.000 ) 
    Source Clock Delay      (SCD):    5.518ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.245     3.699    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.795 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.723     5.518    capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X80Y99         FDRE                                         r  capture/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.518     6.036 r  capture/dout_reg[11]/Q
                         net (fo=75, routed)         11.633    17.669    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X1Y1          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     20.000    20.000 r  
    J3                                                0.000    20.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    20.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.383    21.383 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.939    23.323    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.414 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.714    25.128    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.389    25.517    
                         clock uncertainty           -0.035    25.482    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    24.745    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.745    
                         arrival time                         -17.669    
  -------------------------------------------------------------------
                         slack                                  7.076    

Slack (MET) :             7.086ns  (required time - arrival time)
  Source:                 capture/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (OV7670_PCLK rise@20.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        12.151ns  (logic 0.518ns (4.263%)  route 11.633ns (95.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 25.138 - 20.000 ) 
    Source Clock Delay      (SCD):    5.518ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.245     3.699    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.795 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.723     5.518    capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X80Y99         FDRE                                         r  capture/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.518     6.036 r  capture/dout_reg[11]/Q
                         net (fo=75, routed)         11.633    17.669    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y6          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                     20.000    20.000 r  
    J3                                                0.000    20.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000    20.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.383    21.383 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.939    23.323    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.414 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.724    25.138    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.389    25.528    
                         clock uncertainty           -0.035    25.492    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    24.755    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.755    
                         arrival time                         -17.669    
  -------------------------------------------------------------------
                         slack                                  7.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 capture/address_next_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            capture/address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.679%)  route 0.064ns (31.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.372     0.372 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.916     1.288    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.314 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.563     1.877    capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X71Y87         FDRE                                         r  capture/address_next_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y87         FDRE (Prop_fdre_C_Q)         0.141     2.018 r  capture/address_next_reg[5]/Q
                         net (fo=2, routed)           0.064     2.082    capture/address_next_reg[5]
    SLICE_X70Y87         FDRE                                         r  capture/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.058     1.468    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.834     2.330    capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X70Y87         FDRE                                         r  capture/address_reg[5]/C
                         clock pessimism             -0.441     1.890    
    SLICE_X70Y87         FDRE (Hold_fdre_C_D)         0.076     1.966    capture/address_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 capture/wr_hold_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            capture/wr_hold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.372     0.372 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.916     1.288    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.314 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.565     1.879    capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X71Y91         FDRE                                         r  capture/wr_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y91         FDRE (Prop_fdre_C_Q)         0.141     2.020 r  capture/wr_hold_reg[0]/Q
                         net (fo=2, routed)           0.067     2.087    capture/wr_hold[0]
    SLICE_X71Y91         FDRE                                         r  capture/wr_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.058     1.468    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.837     2.333    capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X71Y91         FDRE                                         r  capture/wr_hold_reg[1]/C
                         clock pessimism             -0.455     1.879    
    SLICE_X71Y91         FDRE (Hold_fdre_C_D)         0.075     1.954    capture/wr_hold_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 a_capture/address_next_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            a_capture/address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.447%)  route 0.062ns (30.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.372     0.372 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.916     1.288    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.314 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.563     1.877    a_capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X68Y87         FDRE                                         r  a_capture/address_next_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y87         FDRE (Prop_fdre_C_Q)         0.141     2.018 r  a_capture/address_next_reg[5]/Q
                         net (fo=2, routed)           0.062     2.080    a_capture/address_next_reg[5]
    SLICE_X69Y87         FDRE                                         r  a_capture/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.058     1.468    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.834     2.330    a_capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X69Y87         FDRE                                         r  a_capture/address_reg[5]/C
                         clock pessimism             -0.441     1.890    
    SLICE_X69Y87         FDRE (Hold_fdre_C_D)         0.047     1.937    a_capture/address_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 capture/address_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            capture/address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.959%)  route 0.120ns (46.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.372     0.372 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.916     1.288    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.314 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.562     1.876    capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X71Y86         FDRE                                         r  capture/address_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y86         FDRE (Prop_fdre_C_Q)         0.141     2.017 r  capture/address_next_reg[3]/Q
                         net (fo=2, routed)           0.120     2.137    capture/address_next_reg[3]
    SLICE_X70Y87         FDRE                                         r  capture/address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.058     1.468    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.834     2.330    capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X70Y87         FDRE                                         r  capture/address_reg[3]/C
                         clock pessimism             -0.439     1.892    
    SLICE_X70Y87         FDRE (Hold_fdre_C_D)         0.076     1.968    capture/address_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 a_capture/wr_hold_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            a_capture/wr_hold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.372     0.372 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.916     1.288    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.314 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.565     1.879    a_capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X70Y91         FDRE                                         r  a_capture/wr_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y91         FDRE (Prop_fdre_C_Q)         0.164     2.043 r  a_capture/wr_hold_reg[0]/Q
                         net (fo=2, routed)           0.067     2.110    a_capture/wr_hold[0]
    SLICE_X70Y91         FDRE                                         r  a_capture/wr_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.058     1.468    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.837     2.333    a_capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X70Y91         FDRE                                         r  a_capture/wr_hold_reg[1]/C
                         clock pessimism             -0.455     1.879    
    SLICE_X70Y91         FDRE (Hold_fdre_C_D)         0.060     1.939    a_capture/wr_hold_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 capture/d_latch_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            capture/dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.372     0.372 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.916     1.288    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.314 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.601     1.915    capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X81Y99         FDRE                                         r  capture/d_latch_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141     2.056 r  capture/d_latch_reg[12]/Q
                         net (fo=1, routed)           0.110     2.166    capture/d_latch[12]
    SLICE_X80Y99         FDRE                                         r  capture/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.058     1.468    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.873     2.369    capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X80Y99         FDRE                                         r  capture/dout_reg[8]/C
                         clock pessimism             -0.442     1.928    
    SLICE_X80Y99         FDRE (Hold_fdre_C_D)         0.063     1.991    capture/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 a_capture/address_next_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            a_capture/address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.867%)  route 0.131ns (48.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.372     0.372 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.916     1.288    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.314 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.564     1.878    a_capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X68Y88         FDRE                                         r  a_capture/address_next_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDRE (Prop_fdre_C_Q)         0.141     2.019 r  a_capture/address_next_reg[8]/Q
                         net (fo=2, routed)           0.131     2.150    a_capture/address_next_reg[8]
    SLICE_X69Y87         FDRE                                         r  a_capture/address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.058     1.468    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.834     2.330    a_capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X69Y87         FDRE                                         r  a_capture/address_reg[8]/C
                         clock pessimism             -0.439     1.892    
    SLICE_X69Y87         FDRE (Hold_fdre_C_D)         0.078     1.970    a_capture/address_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 a_capture/address_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            a_capture/address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.877%)  route 0.116ns (45.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.372     0.372 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.916     1.288    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.314 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.562     1.876    a_capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X68Y86         FDRE                                         r  a_capture/address_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y86         FDRE (Prop_fdre_C_Q)         0.141     2.017 r  a_capture/address_next_reg[3]/Q
                         net (fo=2, routed)           0.116     2.133    a_capture/address_next_reg[3]
    SLICE_X70Y87         FDRE                                         r  a_capture/address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.058     1.468    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.834     2.330    a_capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X70Y87         FDRE                                         r  a_capture/address_reg[3]/C
                         clock pessimism             -0.439     1.892    
    SLICE_X70Y87         FDRE (Hold_fdre_C_D)         0.059     1.951    a_capture/address_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 a_capture/address_next_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            a_capture/address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.011%)  route 0.130ns (47.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.372     0.372 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.916     1.288    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.314 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.563     1.877    a_capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X68Y87         FDRE                                         r  a_capture/address_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y87         FDRE (Prop_fdre_C_Q)         0.141     2.018 r  a_capture/address_next_reg[7]/Q
                         net (fo=2, routed)           0.130     2.148    a_capture/address_next_reg[7]
    SLICE_X69Y87         FDRE                                         r  a_capture/address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.058     1.468    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.834     2.330    a_capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X69Y87         FDRE                                         r  a_capture/address_reg[7]/C
                         clock pessimism             -0.441     1.890    
    SLICE_X69Y87         FDRE (Hold_fdre_C_D)         0.076     1.966    a_capture/address_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 capture/address_next_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            capture/address_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (OV7670_PCLK rise@0.000ns - OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.372     0.372 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.916     1.288    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.314 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.565     1.879    capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X71Y90         FDRE                                         r  capture/address_next_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.141     2.020 r  capture/address_next_reg[16]/Q
                         net (fo=2, routed)           0.119     2.139    capture/address_next_reg[16]
    SLICE_X70Y90         FDRE                                         r  capture/address_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.058     1.468    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.837     2.333    capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X70Y90         FDRE                                         r  capture/address_reg[16]/C
                         clock pessimism             -0.442     1.892    
    SLICE_X70Y90         FDRE (Hold_fdre_C_D)         0.063     1.955    capture/address_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OV7670_PCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { OV7670_PCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y8   fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y9   fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y10  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y11  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y17  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y18  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y7   fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y8   fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y12  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y13  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.000      14.500     SLICE_X68Y86  a_capture/address_next_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.000      14.500     SLICE_X68Y86  a_capture/address_next_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.000      14.500     SLICE_X68Y88  a_capture/address_next_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.000      14.500     SLICE_X68Y88  a_capture/address_next_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.000      14.500     SLICE_X68Y88  a_capture/address_next_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.000      14.500     SLICE_X68Y88  a_capture/address_next_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         15.000      14.500     SLICE_X68Y89  a_capture/address_next_reg[12]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.000      14.500     SLICE_X68Y89  a_capture/address_next_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         15.000      14.500     SLICE_X68Y89  a_capture/address_next_reg[13]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.000      14.500     SLICE_X68Y89  a_capture/address_next_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y86  a_capture/address_next_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y86  a_capture/address_next_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y88  a_capture/address_next_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y88  a_capture/address_next_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y88  a_capture/address_next_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y88  a_capture/address_next_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X68Y89  a_capture/address_next_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X68Y89  a_capture/address_next_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X68Y89  a_capture/address_next_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X68Y89  a_capture/address_next_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clocking
  To Clock:  CLK_25_clocking

Setup :            0  Failing Endpoints,  Worst Slack       35.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.859ns  (required time - arrival time)
  Source:                 Inst_vga/hCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/hCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 1.029ns (28.645%)  route 2.563ns (71.355%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.630    -0.910    Inst_vga/CLK_25
    SLICE_X60Y95         FDRE                                         r  Inst_vga/hCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  Inst_vga/hCounter_reg[3]/Q
                         net (fo=5, routed)           0.901     0.509    Inst_vga/hCounter[3]
    SLICE_X60Y95         LUT5 (Prop_lut5_I0_O)        0.156     0.665 f  Inst_vga/hCounter[9]_i_3/O
                         net (fo=5, routed)           0.334     1.000    Inst_vga/hCounter[9]_i_3_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I5_O)        0.355     1.355 r  Inst_vga/hCounter[9]_i_1/O
                         net (fo=20, routed)          1.328     2.683    Inst_vga/hCounter[9]_i_1_n_0
    SLICE_X59Y96         FDRE                                         r  Inst_vga/hCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.509    38.489    Inst_vga/CLK_25
    SLICE_X59Y96         FDRE                                         r  Inst_vga/hCounter_reg[7]/C
                         clock pessimism              0.576    39.065    
                         clock uncertainty           -0.095    38.971    
    SLICE_X59Y96         FDRE (Setup_fdre_C_R)       -0.429    38.542    Inst_vga/hCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.542    
                         arrival time                          -2.683    
  -------------------------------------------------------------------
                         slack                                 35.859    

Slack (MET) :             35.859ns  (required time - arrival time)
  Source:                 Inst_vga/hCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/hCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 1.029ns (28.645%)  route 2.563ns (71.355%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.630    -0.910    Inst_vga/CLK_25
    SLICE_X60Y95         FDRE                                         r  Inst_vga/hCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  Inst_vga/hCounter_reg[3]/Q
                         net (fo=5, routed)           0.901     0.509    Inst_vga/hCounter[3]
    SLICE_X60Y95         LUT5 (Prop_lut5_I0_O)        0.156     0.665 f  Inst_vga/hCounter[9]_i_3/O
                         net (fo=5, routed)           0.334     1.000    Inst_vga/hCounter[9]_i_3_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I5_O)        0.355     1.355 r  Inst_vga/hCounter[9]_i_1/O
                         net (fo=20, routed)          1.328     2.683    Inst_vga/hCounter[9]_i_1_n_0
    SLICE_X59Y96         FDRE                                         r  Inst_vga/hCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.509    38.489    Inst_vga/CLK_25
    SLICE_X59Y96         FDRE                                         r  Inst_vga/hCounter_reg[8]/C
                         clock pessimism              0.576    39.065    
                         clock uncertainty           -0.095    38.971    
    SLICE_X59Y96         FDRE (Setup_fdre_C_R)       -0.429    38.542    Inst_vga/hCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.542    
                         arrival time                          -2.683    
  -------------------------------------------------------------------
                         slack                                 35.859    

Slack (MET) :             35.859ns  (required time - arrival time)
  Source:                 Inst_vga/hCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/hCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 1.029ns (28.645%)  route 2.563ns (71.355%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.630    -0.910    Inst_vga/CLK_25
    SLICE_X60Y95         FDRE                                         r  Inst_vga/hCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  Inst_vga/hCounter_reg[3]/Q
                         net (fo=5, routed)           0.901     0.509    Inst_vga/hCounter[3]
    SLICE_X60Y95         LUT5 (Prop_lut5_I0_O)        0.156     0.665 f  Inst_vga/hCounter[9]_i_3/O
                         net (fo=5, routed)           0.334     1.000    Inst_vga/hCounter[9]_i_3_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I5_O)        0.355     1.355 r  Inst_vga/hCounter[9]_i_1/O
                         net (fo=20, routed)          1.328     2.683    Inst_vga/hCounter[9]_i_1_n_0
    SLICE_X59Y96         FDRE                                         r  Inst_vga/hCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.509    38.489    Inst_vga/CLK_25
    SLICE_X59Y96         FDRE                                         r  Inst_vga/hCounter_reg[9]/C
                         clock pessimism              0.576    39.065    
                         clock uncertainty           -0.095    38.971    
    SLICE_X59Y96         FDRE (Setup_fdre_C_R)       -0.429    38.542    Inst_vga/hCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.542    
                         arrival time                          -2.683    
  -------------------------------------------------------------------
                         slack                                 35.859    

Slack (MET) :             35.882ns  (required time - arrival time)
  Source:                 Inst_vga/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/vga_blue_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.518ns (14.576%)  route 3.036ns (85.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.630    -0.910    Inst_vga/CLK_25
    SLICE_X60Y96         FDRE                                         r  Inst_vga/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  Inst_vga/blank_reg/Q
                         net (fo=12, routed)          3.036     2.644    Inst_vga/blank
    SLICE_X64Y60         FDRE                                         r  Inst_vga/vga_blue_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.510    38.490    Inst_vga/CLK_25
    SLICE_X64Y60         FDRE                                         r  Inst_vga/vga_blue_reg[0]/C
                         clock pessimism              0.559    39.049    
                         clock uncertainty           -0.095    38.955    
    SLICE_X64Y60         FDRE (Setup_fdre_C_R)       -0.429    38.526    Inst_vga/vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                          -2.644    
  -------------------------------------------------------------------
                         slack                                 35.882    

Slack (MET) :             36.070ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/address_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 1.788ns (46.181%)  route 2.084ns (53.819%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.615    -0.925    Inst_vga/CLK_25
    SLICE_X61Y100        FDRE                                         r  Inst_vga/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.469 f  Inst_vga/address_reg[0]/Q
                         net (fo=105, routed)         2.084     1.615    Inst_vga/out[0]
    SLICE_X61Y100        LUT1 (Prop_lut1_I0_O)        0.124     1.739 r  Inst_vga/address[0]_i_4/O
                         net (fo=1, routed)           0.000     1.739    Inst_vga/address[0]_i_4_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.271 r  Inst_vga/address_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.271    Inst_vga/address_reg[0]_i_3_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.385 r  Inst_vga/address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.385    Inst_vga/address_reg[4]_i_1_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.499 r  Inst_vga/address_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.499    Inst_vga/address_reg[8]_i_1_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.613 r  Inst_vga/address_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.613    Inst_vga/address_reg[12]_i_1_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.947 r  Inst_vga/address_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.947    Inst_vga/address_reg[16]_i_1_n_6
    SLICE_X61Y104        FDRE                                         r  Inst_vga/address_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.493    38.472    Inst_vga/CLK_25
    SLICE_X61Y104        FDRE                                         r  Inst_vga/address_reg[17]/C
                         clock pessimism              0.577    39.049    
                         clock uncertainty           -0.095    38.954    
    SLICE_X61Y104        FDRE (Setup_fdre_C_D)        0.062    39.016    Inst_vga/address_reg[17]
  -------------------------------------------------------------------
                         required time                         39.016    
                         arrival time                          -2.947    
  -------------------------------------------------------------------
                         slack                                 36.070    

Slack (MET) :             36.165ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/address_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 1.693ns (44.827%)  route 2.084ns (55.173%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.615    -0.925    Inst_vga/CLK_25
    SLICE_X61Y100        FDRE                                         r  Inst_vga/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.469 f  Inst_vga/address_reg[0]/Q
                         net (fo=105, routed)         2.084     1.615    Inst_vga/out[0]
    SLICE_X61Y100        LUT1 (Prop_lut1_I0_O)        0.124     1.739 r  Inst_vga/address[0]_i_4/O
                         net (fo=1, routed)           0.000     1.739    Inst_vga/address[0]_i_4_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.271 r  Inst_vga/address_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.271    Inst_vga/address_reg[0]_i_3_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.385 r  Inst_vga/address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.385    Inst_vga/address_reg[4]_i_1_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.499 r  Inst_vga/address_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.499    Inst_vga/address_reg[8]_i_1_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.613 r  Inst_vga/address_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.613    Inst_vga/address_reg[12]_i_1_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.852 r  Inst_vga/address_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.852    Inst_vga/address_reg[16]_i_1_n_5
    SLICE_X61Y104        FDRE                                         r  Inst_vga/address_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.493    38.472    Inst_vga/CLK_25
    SLICE_X61Y104        FDRE                                         r  Inst_vga/address_reg[18]/C
                         clock pessimism              0.577    39.049    
                         clock uncertainty           -0.095    38.954    
    SLICE_X61Y104        FDRE (Setup_fdre_C_D)        0.062    39.016    Inst_vga/address_reg[18]
  -------------------------------------------------------------------
                         required time                         39.016    
                         arrival time                          -2.852    
  -------------------------------------------------------------------
                         slack                                 36.165    

Slack (MET) :             36.181ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/address_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 1.677ns (44.593%)  route 2.084ns (55.407%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.615    -0.925    Inst_vga/CLK_25
    SLICE_X61Y100        FDRE                                         r  Inst_vga/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.469 f  Inst_vga/address_reg[0]/Q
                         net (fo=105, routed)         2.084     1.615    Inst_vga/out[0]
    SLICE_X61Y100        LUT1 (Prop_lut1_I0_O)        0.124     1.739 r  Inst_vga/address[0]_i_4/O
                         net (fo=1, routed)           0.000     1.739    Inst_vga/address[0]_i_4_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.271 r  Inst_vga/address_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.271    Inst_vga/address_reg[0]_i_3_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.385 r  Inst_vga/address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.385    Inst_vga/address_reg[4]_i_1_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.499 r  Inst_vga/address_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.499    Inst_vga/address_reg[8]_i_1_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.613 r  Inst_vga/address_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.613    Inst_vga/address_reg[12]_i_1_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.836 r  Inst_vga/address_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.836    Inst_vga/address_reg[16]_i_1_n_7
    SLICE_X61Y104        FDRE                                         r  Inst_vga/address_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.493    38.472    Inst_vga/CLK_25
    SLICE_X61Y104        FDRE                                         r  Inst_vga/address_reg[16]/C
                         clock pessimism              0.577    39.049    
                         clock uncertainty           -0.095    38.954    
    SLICE_X61Y104        FDRE (Setup_fdre_C_D)        0.062    39.016    Inst_vga/address_reg[16]
  -------------------------------------------------------------------
                         required time                         39.016    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                 36.181    

Slack (MET) :             36.184ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/address_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 1.674ns (44.548%)  route 2.084ns (55.452%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.615    -0.925    Inst_vga/CLK_25
    SLICE_X61Y100        FDRE                                         r  Inst_vga/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.469 f  Inst_vga/address_reg[0]/Q
                         net (fo=105, routed)         2.084     1.615    Inst_vga/out[0]
    SLICE_X61Y100        LUT1 (Prop_lut1_I0_O)        0.124     1.739 r  Inst_vga/address[0]_i_4/O
                         net (fo=1, routed)           0.000     1.739    Inst_vga/address[0]_i_4_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.271 r  Inst_vga/address_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.271    Inst_vga/address_reg[0]_i_3_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.385 r  Inst_vga/address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.385    Inst_vga/address_reg[4]_i_1_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.499 r  Inst_vga/address_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.499    Inst_vga/address_reg[8]_i_1_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.833 r  Inst_vga/address_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.833    Inst_vga/address_reg[12]_i_1_n_6
    SLICE_X61Y103        FDRE                                         r  Inst_vga/address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.493    38.472    Inst_vga/CLK_25
    SLICE_X61Y103        FDRE                                         r  Inst_vga/address_reg[13]/C
                         clock pessimism              0.577    39.049    
                         clock uncertainty           -0.095    38.954    
    SLICE_X61Y103        FDRE (Setup_fdre_C_D)        0.062    39.016    Inst_vga/address_reg[13]
  -------------------------------------------------------------------
                         required time                         39.016    
                         arrival time                          -2.833    
  -------------------------------------------------------------------
                         slack                                 36.184    

Slack (MET) :             36.203ns  (required time - arrival time)
  Source:                 Inst_vga/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/vga_blue_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.518ns (16.509%)  route 2.620ns (83.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.630    -0.910    Inst_vga/CLK_25
    SLICE_X60Y96         FDRE                                         r  Inst_vga/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  Inst_vga/blank_reg/Q
                         net (fo=12, routed)          2.620     2.228    Inst_vga/blank
    SLICE_X70Y60         FDRE                                         r  Inst_vga/vga_blue_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.510    38.490    Inst_vga/CLK_25
    SLICE_X70Y60         FDRE                                         r  Inst_vga/vga_blue_reg[1]/C
                         clock pessimism              0.559    39.049    
                         clock uncertainty           -0.095    38.955    
    SLICE_X70Y60         FDRE (Setup_fdre_C_R)       -0.524    38.431    Inst_vga/vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         38.431    
                         arrival time                          -2.228    
  -------------------------------------------------------------------
                         slack                                 36.203    

Slack (MET) :             36.205ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/address_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clocking rise@40.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 1.653ns (44.237%)  route 2.084ns (55.763%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.615    -0.925    Inst_vga/CLK_25
    SLICE_X61Y100        FDRE                                         r  Inst_vga/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.469 f  Inst_vga/address_reg[0]/Q
                         net (fo=105, routed)         2.084     1.615    Inst_vga/out[0]
    SLICE_X61Y100        LUT1 (Prop_lut1_I0_O)        0.124     1.739 r  Inst_vga/address[0]_i_4/O
                         net (fo=1, routed)           0.000     1.739    Inst_vga/address[0]_i_4_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.271 r  Inst_vga/address_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.271    Inst_vga/address_reg[0]_i_3_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.385 r  Inst_vga/address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.385    Inst_vga/address_reg[4]_i_1_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.499 r  Inst_vga/address_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.499    Inst_vga/address_reg[8]_i_1_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.812 r  Inst_vga/address_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.812    Inst_vga/address_reg[12]_i_1_n_4
    SLICE_X61Y103        FDRE                                         r  Inst_vga/address_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.493    38.472    Inst_vga/CLK_25
    SLICE_X61Y103        FDRE                                         r  Inst_vga/address_reg[15]/C
                         clock pessimism              0.577    39.049    
                         clock uncertainty           -0.095    38.954    
    SLICE_X61Y103        FDRE (Setup_fdre_C_D)        0.062    39.016    Inst_vga/address_reg[15]
  -------------------------------------------------------------------
                         required time                         39.016    
                         arrival time                          -2.812    
  -------------------------------------------------------------------
                         slack                                 36.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Inst_vga/hCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/hCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.368%)  route 0.138ns (42.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.566    -0.598    Inst_vga/CLK_25
    SLICE_X59Y95         FDRE                                         r  Inst_vga/hCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Inst_vga/hCounter_reg[0]/Q
                         net (fo=8, routed)           0.138    -0.319    Inst_vga/hCounter[0]
    SLICE_X60Y95         LUT6 (Prop_lut6_I2_O)        0.045    -0.274 r  Inst_vga/hCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    Inst_vga/hCounter[5]_i_1_n_0
    SLICE_X60Y95         FDRE                                         r  Inst_vga/hCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.837    -0.836    Inst_vga/CLK_25
    SLICE_X60Y95         FDRE                                         r  Inst_vga/hCounter_reg[5]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X60Y95         FDRE (Hold_fdre_C_D)         0.121    -0.461    Inst_vga/hCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Inst_vga/vCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/vCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.566    -0.598    Inst_vga/CLK_25
    SLICE_X58Y96         FDRE                                         r  Inst_vga/vCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  Inst_vga/vCounter_reg[4]/Q
                         net (fo=8, routed)           0.075    -0.375    Inst_vga/vCounter[4]
    SLICE_X58Y96         LUT6 (Prop_lut6_I0_O)        0.098    -0.277 r  Inst_vga/vCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    Inst_vga/vCounter[5]_i_1_n_0
    SLICE_X58Y96         FDRE                                         r  Inst_vga/vCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.837    -0.836    Inst_vga/CLK_25
    SLICE_X58Y96         FDRE                                         r  Inst_vga/vCounter_reg[5]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.120    -0.478    Inst_vga/vCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Inst_vga/vCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/vCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.822%)  route 0.101ns (29.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.566    -0.598    Inst_vga/CLK_25
    SLICE_X58Y95         FDRE                                         r  Inst_vga/vCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  Inst_vga/vCounter_reg[7]/Q
                         net (fo=6, routed)           0.101    -0.349    Inst_vga/vCounter[7]
    SLICE_X58Y95         LUT6 (Prop_lut6_I4_O)        0.098    -0.251 r  Inst_vga/vCounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    Inst_vga/vCounter[8]_i_1_n_0
    SLICE_X58Y95         FDRE                                         r  Inst_vga/vCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.837    -0.836    Inst_vga/CLK_25
    SLICE_X58Y95         FDRE                                         r  Inst_vga/vCounter_reg[8]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X58Y95         FDRE (Hold_fdre_C_D)         0.121    -0.477    Inst_vga/vCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Inst_vga/hCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/hCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.566    -0.598    Inst_vga/CLK_25
    SLICE_X59Y96         FDRE                                         r  Inst_vga/hCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  Inst_vga/hCounter_reg[8]/Q
                         net (fo=6, routed)           0.098    -0.373    Inst_vga/hCounter[8]
    SLICE_X59Y96         LUT6 (Prop_lut6_I0_O)        0.099    -0.274 r  Inst_vga/hCounter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.274    Inst_vga/hCounter[9]_i_2_n_0
    SLICE_X59Y96         FDRE                                         r  Inst_vga/hCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.837    -0.836    Inst_vga/CLK_25
    SLICE_X59Y96         FDRE                                         r  Inst_vga/hCounter_reg[9]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.092    -0.506    Inst_vga/hCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Inst_vga/vCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/vCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.223%)  route 0.176ns (45.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.567    -0.597    Inst_vga/CLK_25
    SLICE_X58Y97         FDRE                                         r  Inst_vga/vCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Inst_vga/vCounter_reg[0]/Q
                         net (fo=8, routed)           0.176    -0.257    Inst_vga/vCounter[0]
    SLICE_X58Y96         LUT6 (Prop_lut6_I2_O)        0.045    -0.212 r  Inst_vga/vCounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    Inst_vga/vCounter[9]_i_1_n_0
    SLICE_X58Y96         FDRE                                         r  Inst_vga/vCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.837    -0.836    Inst_vga/CLK_25
    SLICE_X58Y96         FDRE                                         r  Inst_vga/vCounter_reg[9]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.121    -0.461    Inst_vga/vCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Inst_vga/vCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/vCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.567    -0.597    Inst_vga/CLK_25
    SLICE_X58Y97         FDRE                                         r  Inst_vga/vCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Inst_vga/vCounter_reg[1]/Q
                         net (fo=9, routed)           0.172    -0.261    Inst_vga/vCounter[1]
    SLICE_X58Y97         LUT2 (Prop_lut2_I1_O)        0.045    -0.216 r  Inst_vga/vCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    Inst_vga/vCounter[1]_i_1_n_0
    SLICE_X58Y97         FDRE                                         r  Inst_vga/vCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.838    -0.835    Inst_vga/CLK_25
    SLICE_X58Y97         FDRE                                         r  Inst_vga/vCounter_reg[1]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X58Y97         FDRE (Hold_fdre_C_D)         0.121    -0.476    Inst_vga/vCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Inst_vga/vCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/vCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.744%)  route 0.173ns (45.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.567    -0.597    Inst_vga/CLK_25
    SLICE_X58Y97         FDRE                                         r  Inst_vga/vCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.433 f  Inst_vga/vCounter_reg[0]/Q
                         net (fo=8, routed)           0.173    -0.260    Inst_vga/vCounter[0]
    SLICE_X58Y97         LUT6 (Prop_lut6_I4_O)        0.045    -0.215 r  Inst_vga/vCounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    Inst_vga/vCounter[0]_i_1_n_0
    SLICE_X58Y97         FDRE                                         r  Inst_vga/vCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.838    -0.835    Inst_vga/CLK_25
    SLICE_X58Y97         FDRE                                         r  Inst_vga/vCounter_reg[0]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X58Y97         FDRE (Hold_fdre_C_D)         0.121    -0.476    Inst_vga/vCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Inst_vga/hCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/hCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.566    -0.598    Inst_vga/CLK_25
    SLICE_X59Y95         FDRE                                         r  Inst_vga/hCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  Inst_vga/hCounter_reg[0]/Q
                         net (fo=8, routed)           0.168    -0.289    Inst_vga/hCounter[0]
    SLICE_X59Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.244 r  Inst_vga/hCounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    Inst_vga/hCounter[0]_i_1_n_0
    SLICE_X59Y95         FDRE                                         r  Inst_vga/hCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.837    -0.836    Inst_vga/CLK_25
    SLICE_X59Y95         FDRE                                         r  Inst_vga/hCounter_reg[0]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X59Y95         FDRE (Hold_fdre_C_D)         0.091    -0.507    Inst_vga/hCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_vga/hCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/hCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.187ns (45.474%)  route 0.224ns (54.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.566    -0.598    Inst_vga/CLK_25
    SLICE_X59Y95         FDRE                                         r  Inst_vga/hCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Inst_vga/hCounter_reg[0]/Q
                         net (fo=8, routed)           0.224    -0.233    Inst_vga/hCounter[0]
    SLICE_X60Y95         LUT3 (Prop_lut3_I1_O)        0.046    -0.187 r  Inst_vga/hCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    Inst_vga/hCounter[2]_i_1_n_0
    SLICE_X60Y95         FDRE                                         r  Inst_vga/hCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.837    -0.836    Inst_vga/CLK_25
    SLICE_X60Y95         FDRE                                         r  Inst_vga/hCounter_reg[2]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X60Y95         FDRE (Hold_fdre_C_D)         0.131    -0.451    Inst_vga/hCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_vga/hCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/hCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.188ns (45.717%)  route 0.223ns (54.283%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.566    -0.598    Inst_vga/CLK_25
    SLICE_X59Y95         FDRE                                         r  Inst_vga/hCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Inst_vga/hCounter_reg[0]/Q
                         net (fo=8, routed)           0.223    -0.234    Inst_vga/hCounter[0]
    SLICE_X60Y95         LUT5 (Prop_lut5_I2_O)        0.047    -0.187 r  Inst_vga/hCounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    Inst_vga/hCounter[4]_i_1_n_0
    SLICE_X60Y95         FDRE                                         r  Inst_vga/hCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.837    -0.836    Inst_vga/CLK_25
    SLICE_X60Y95         FDRE                                         r  Inst_vga/hCounter_reg[4]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X60Y95         FDRE (Hold_fdre_C_D)         0.131    -0.451    Inst_vga/hCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25_clocking
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   your_instance_name/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y100    Inst_vga/address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y102    Inst_vga/address_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y102    Inst_vga/address_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y103    Inst_vga/address_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y103    Inst_vga/address_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y103    Inst_vga/address_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y103    Inst_vga/address_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y104    Inst_vga/address_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y100    Inst_vga/address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y100    Inst_vga/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y102    Inst_vga/address_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y102    Inst_vga/address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y102    Inst_vga/address_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y102    Inst_vga/address_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y103    Inst_vga/address_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y103    Inst_vga/address_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y103    Inst_vga/address_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y103    Inst_vga/address_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y100    Inst_vga/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y100    Inst_vga/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y102    Inst_vga/address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y102    Inst_vga/address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y102    Inst_vga/address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y102    Inst_vga/address_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y103    Inst_vga/address_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y103    Inst_vga/address_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y103    Inst_vga/address_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y103    Inst_vga/address_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50_clocking
  To Clock:  CLK_50_clocking

Setup :            0  Failing Endpoints,  Worst Slack       14.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.703ns  (required time - arrival time)
  Source:                 controller/Inst_i2c_sender/divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 1.299ns (28.525%)  route 3.255ns (71.475%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.713    -0.827    controller/Inst_i2c_sender/CLK_50
    SLICE_X88Y111        FDRE                                         r  controller/Inst_i2c_sender/divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  controller/Inst_i2c_sender/divider_reg[4]/Q
                         net (fo=4, routed)           1.079     0.730    controller/Inst_i2c_sender/divider_reg_n_0_[4]
    SLICE_X88Y111        LUT4 (Prop_lut4_I1_O)        0.323     1.053 f  controller/Inst_i2c_sender/busy_sr[0]_i_5/O
                         net (fo=1, routed)           0.597     1.650    controller/Inst_i2c_sender/busy_sr[0]_i_5_n_0
    SLICE_X88Y112        LUT5 (Prop_lut5_I4_O)        0.348     1.998 f  controller/Inst_i2c_sender/busy_sr[0]_i_4/O
                         net (fo=5, routed)           0.750     2.748    controller/Inst_i2c_sender/divider_reg[2]_0
    SLICE_X87Y110        LUT3 (Prop_lut3_I1_O)        0.150     2.898 r  controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.829     3.727    controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X86Y106        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.596    18.575    controller/Inst_i2c_sender/CLK_50
    SLICE_X86Y106        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[25]/C
                         clock pessimism              0.576    19.151    
                         clock uncertainty           -0.084    19.067    
    SLICE_X86Y106        FDRE (Setup_fdre_C_R)       -0.637    18.430    controller/Inst_i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                         18.430    
                         arrival time                          -3.727    
  -------------------------------------------------------------------
                         slack                                 14.703    

Slack (MET) :             14.708ns  (required time - arrival time)
  Source:                 controller/Inst_i2c_sender/divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.299ns (28.552%)  route 3.251ns (71.448%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.713    -0.827    controller/Inst_i2c_sender/CLK_50
    SLICE_X88Y111        FDRE                                         r  controller/Inst_i2c_sender/divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  controller/Inst_i2c_sender/divider_reg[4]/Q
                         net (fo=4, routed)           1.079     0.730    controller/Inst_i2c_sender/divider_reg_n_0_[4]
    SLICE_X88Y111        LUT4 (Prop_lut4_I1_O)        0.323     1.053 f  controller/Inst_i2c_sender/busy_sr[0]_i_5/O
                         net (fo=1, routed)           0.597     1.650    controller/Inst_i2c_sender/busy_sr[0]_i_5_n_0
    SLICE_X88Y112        LUT5 (Prop_lut5_I4_O)        0.348     1.998 f  controller/Inst_i2c_sender/busy_sr[0]_i_4/O
                         net (fo=5, routed)           0.750     2.748    controller/Inst_i2c_sender/divider_reg[2]_0
    SLICE_X87Y110        LUT3 (Prop_lut3_I1_O)        0.150     2.898 r  controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.825     3.722    controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X87Y106        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.596    18.575    controller/Inst_i2c_sender/CLK_50
    SLICE_X87Y106        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[26]/C
                         clock pessimism              0.576    19.151    
                         clock uncertainty           -0.084    19.067    
    SLICE_X87Y106        FDRE (Setup_fdre_C_R)       -0.637    18.430    controller/Inst_i2c_sender/data_sr_reg[26]
  -------------------------------------------------------------------
                         required time                         18.430    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                 14.708    

Slack (MET) :             14.708ns  (required time - arrival time)
  Source:                 controller/Inst_i2c_sender/divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.299ns (28.552%)  route 3.251ns (71.448%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.713    -0.827    controller/Inst_i2c_sender/CLK_50
    SLICE_X88Y111        FDRE                                         r  controller/Inst_i2c_sender/divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  controller/Inst_i2c_sender/divider_reg[4]/Q
                         net (fo=4, routed)           1.079     0.730    controller/Inst_i2c_sender/divider_reg_n_0_[4]
    SLICE_X88Y111        LUT4 (Prop_lut4_I1_O)        0.323     1.053 f  controller/Inst_i2c_sender/busy_sr[0]_i_5/O
                         net (fo=1, routed)           0.597     1.650    controller/Inst_i2c_sender/busy_sr[0]_i_5_n_0
    SLICE_X88Y112        LUT5 (Prop_lut5_I4_O)        0.348     1.998 f  controller/Inst_i2c_sender/busy_sr[0]_i_4/O
                         net (fo=5, routed)           0.750     2.748    controller/Inst_i2c_sender/divider_reg[2]_0
    SLICE_X87Y110        LUT3 (Prop_lut3_I1_O)        0.150     2.898 r  controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.825     3.722    controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X87Y106        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.596    18.575    controller/Inst_i2c_sender/CLK_50
    SLICE_X87Y106        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[28]/C
                         clock pessimism              0.576    19.151    
                         clock uncertainty           -0.084    19.067    
    SLICE_X87Y106        FDRE (Setup_fdre_C_R)       -0.637    18.430    controller/Inst_i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         18.430    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                 14.708    

Slack (MET) :             14.708ns  (required time - arrival time)
  Source:                 controller/Inst_i2c_sender/divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.299ns (28.552%)  route 3.251ns (71.448%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.713    -0.827    controller/Inst_i2c_sender/CLK_50
    SLICE_X88Y111        FDRE                                         r  controller/Inst_i2c_sender/divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  controller/Inst_i2c_sender/divider_reg[4]/Q
                         net (fo=4, routed)           1.079     0.730    controller/Inst_i2c_sender/divider_reg_n_0_[4]
    SLICE_X88Y111        LUT4 (Prop_lut4_I1_O)        0.323     1.053 f  controller/Inst_i2c_sender/busy_sr[0]_i_5/O
                         net (fo=1, routed)           0.597     1.650    controller/Inst_i2c_sender/busy_sr[0]_i_5_n_0
    SLICE_X88Y112        LUT5 (Prop_lut5_I4_O)        0.348     1.998 f  controller/Inst_i2c_sender/busy_sr[0]_i_4/O
                         net (fo=5, routed)           0.750     2.748    controller/Inst_i2c_sender/divider_reg[2]_0
    SLICE_X87Y110        LUT3 (Prop_lut3_I1_O)        0.150     2.898 r  controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.825     3.722    controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X87Y106        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.596    18.575    controller/Inst_i2c_sender/CLK_50
    SLICE_X87Y106        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[29]/C
                         clock pessimism              0.576    19.151    
                         clock uncertainty           -0.084    19.067    
    SLICE_X87Y106        FDRE (Setup_fdre_C_R)       -0.637    18.430    controller/Inst_i2c_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         18.430    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                 14.708    

Slack (MET) :             14.708ns  (required time - arrival time)
  Source:                 controller/Inst_i2c_sender/divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.299ns (28.552%)  route 3.251ns (71.448%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.713    -0.827    controller/Inst_i2c_sender/CLK_50
    SLICE_X88Y111        FDRE                                         r  controller/Inst_i2c_sender/divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  controller/Inst_i2c_sender/divider_reg[4]/Q
                         net (fo=4, routed)           1.079     0.730    controller/Inst_i2c_sender/divider_reg_n_0_[4]
    SLICE_X88Y111        LUT4 (Prop_lut4_I1_O)        0.323     1.053 f  controller/Inst_i2c_sender/busy_sr[0]_i_5/O
                         net (fo=1, routed)           0.597     1.650    controller/Inst_i2c_sender/busy_sr[0]_i_5_n_0
    SLICE_X88Y112        LUT5 (Prop_lut5_I4_O)        0.348     1.998 f  controller/Inst_i2c_sender/busy_sr[0]_i_4/O
                         net (fo=5, routed)           0.750     2.748    controller/Inst_i2c_sender/divider_reg[2]_0
    SLICE_X87Y110        LUT3 (Prop_lut3_I1_O)        0.150     2.898 r  controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.825     3.722    controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X87Y106        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.596    18.575    controller/Inst_i2c_sender/CLK_50
    SLICE_X87Y106        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[30]/C
                         clock pessimism              0.576    19.151    
                         clock uncertainty           -0.084    19.067    
    SLICE_X87Y106        FDRE (Setup_fdre_C_R)       -0.637    18.430    controller/Inst_i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                         18.430    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                 14.708    

Slack (MET) :             14.814ns  (required time - arrival time)
  Source:                 controller/Inst_i2c_sender/divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 1.299ns (29.239%)  route 3.144ns (70.761%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.713    -0.827    controller/Inst_i2c_sender/CLK_50
    SLICE_X88Y111        FDRE                                         r  controller/Inst_i2c_sender/divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  controller/Inst_i2c_sender/divider_reg[4]/Q
                         net (fo=4, routed)           1.079     0.730    controller/Inst_i2c_sender/divider_reg_n_0_[4]
    SLICE_X88Y111        LUT4 (Prop_lut4_I1_O)        0.323     1.053 f  controller/Inst_i2c_sender/busy_sr[0]_i_5/O
                         net (fo=1, routed)           0.597     1.650    controller/Inst_i2c_sender/busy_sr[0]_i_5_n_0
    SLICE_X88Y112        LUT5 (Prop_lut5_I4_O)        0.348     1.998 f  controller/Inst_i2c_sender/busy_sr[0]_i_4/O
                         net (fo=5, routed)           0.750     2.748    controller/Inst_i2c_sender/divider_reg[2]_0
    SLICE_X87Y110        LUT3 (Prop_lut3_I1_O)        0.150     2.898 r  controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.718     3.616    controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X86Y107        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.595    18.574    controller/Inst_i2c_sender/CLK_50
    SLICE_X86Y107        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism              0.576    19.150    
                         clock uncertainty           -0.084    19.066    
    SLICE_X86Y107        FDRE (Setup_fdre_C_R)       -0.637    18.429    controller/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         18.429    
                         arrival time                          -3.616    
  -------------------------------------------------------------------
                         slack                                 14.814    

Slack (MET) :             14.814ns  (required time - arrival time)
  Source:                 controller/Inst_i2c_sender/divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 1.299ns (29.239%)  route 3.144ns (70.761%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.713    -0.827    controller/Inst_i2c_sender/CLK_50
    SLICE_X88Y111        FDRE                                         r  controller/Inst_i2c_sender/divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  controller/Inst_i2c_sender/divider_reg[4]/Q
                         net (fo=4, routed)           1.079     0.730    controller/Inst_i2c_sender/divider_reg_n_0_[4]
    SLICE_X88Y111        LUT4 (Prop_lut4_I1_O)        0.323     1.053 f  controller/Inst_i2c_sender/busy_sr[0]_i_5/O
                         net (fo=1, routed)           0.597     1.650    controller/Inst_i2c_sender/busy_sr[0]_i_5_n_0
    SLICE_X88Y112        LUT5 (Prop_lut5_I4_O)        0.348     1.998 f  controller/Inst_i2c_sender/busy_sr[0]_i_4/O
                         net (fo=5, routed)           0.750     2.748    controller/Inst_i2c_sender/divider_reg[2]_0
    SLICE_X87Y110        LUT3 (Prop_lut3_I1_O)        0.150     2.898 r  controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.718     3.616    controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X86Y107        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.595    18.574    controller/Inst_i2c_sender/CLK_50
    SLICE_X86Y107        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[21]/C
                         clock pessimism              0.576    19.150    
                         clock uncertainty           -0.084    19.066    
    SLICE_X86Y107        FDRE (Setup_fdre_C_R)       -0.637    18.429    controller/Inst_i2c_sender/data_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         18.429    
                         arrival time                          -3.616    
  -------------------------------------------------------------------
                         slack                                 14.814    

Slack (MET) :             14.814ns  (required time - arrival time)
  Source:                 controller/Inst_i2c_sender/divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 1.299ns (29.239%)  route 3.144ns (70.761%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.713    -0.827    controller/Inst_i2c_sender/CLK_50
    SLICE_X88Y111        FDRE                                         r  controller/Inst_i2c_sender/divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  controller/Inst_i2c_sender/divider_reg[4]/Q
                         net (fo=4, routed)           1.079     0.730    controller/Inst_i2c_sender/divider_reg_n_0_[4]
    SLICE_X88Y111        LUT4 (Prop_lut4_I1_O)        0.323     1.053 f  controller/Inst_i2c_sender/busy_sr[0]_i_5/O
                         net (fo=1, routed)           0.597     1.650    controller/Inst_i2c_sender/busy_sr[0]_i_5_n_0
    SLICE_X88Y112        LUT5 (Prop_lut5_I4_O)        0.348     1.998 f  controller/Inst_i2c_sender/busy_sr[0]_i_4/O
                         net (fo=5, routed)           0.750     2.748    controller/Inst_i2c_sender/divider_reg[2]_0
    SLICE_X87Y110        LUT3 (Prop_lut3_I1_O)        0.150     2.898 r  controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.718     3.616    controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X86Y107        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.595    18.574    controller/Inst_i2c_sender/CLK_50
    SLICE_X86Y107        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[23]/C
                         clock pessimism              0.576    19.150    
                         clock uncertainty           -0.084    19.066    
    SLICE_X86Y107        FDRE (Setup_fdre_C_R)       -0.637    18.429    controller/Inst_i2c_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                         18.429    
                         arrival time                          -3.616    
  -------------------------------------------------------------------
                         slack                                 14.814    

Slack (MET) :             14.814ns  (required time - arrival time)
  Source:                 controller/Inst_i2c_sender/divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 1.299ns (29.239%)  route 3.144ns (70.761%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.713    -0.827    controller/Inst_i2c_sender/CLK_50
    SLICE_X88Y111        FDRE                                         r  controller/Inst_i2c_sender/divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  controller/Inst_i2c_sender/divider_reg[4]/Q
                         net (fo=4, routed)           1.079     0.730    controller/Inst_i2c_sender/divider_reg_n_0_[4]
    SLICE_X88Y111        LUT4 (Prop_lut4_I1_O)        0.323     1.053 f  controller/Inst_i2c_sender/busy_sr[0]_i_5/O
                         net (fo=1, routed)           0.597     1.650    controller/Inst_i2c_sender/busy_sr[0]_i_5_n_0
    SLICE_X88Y112        LUT5 (Prop_lut5_I4_O)        0.348     1.998 f  controller/Inst_i2c_sender/busy_sr[0]_i_4/O
                         net (fo=5, routed)           0.750     2.748    controller/Inst_i2c_sender/divider_reg[2]_0
    SLICE_X87Y110        LUT3 (Prop_lut3_I1_O)        0.150     2.898 r  controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.718     3.616    controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X86Y107        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.595    18.574    controller/Inst_i2c_sender/CLK_50
    SLICE_X86Y107        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[24]/C
                         clock pessimism              0.576    19.150    
                         clock uncertainty           -0.084    19.066    
    SLICE_X86Y107        FDRE (Setup_fdre_C_R)       -0.637    18.429    controller/Inst_i2c_sender/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                         18.429    
                         arrival time                          -3.616    
  -------------------------------------------------------------------
                         slack                                 14.814    

Slack (MET) :             14.964ns  (required time - arrival time)
  Source:                 controller/Inst_i2c_sender/divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 1.299ns (30.269%)  route 2.993ns (69.731%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.713    -0.827    controller/Inst_i2c_sender/CLK_50
    SLICE_X88Y111        FDRE                                         r  controller/Inst_i2c_sender/divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  controller/Inst_i2c_sender/divider_reg[4]/Q
                         net (fo=4, routed)           1.079     0.730    controller/Inst_i2c_sender/divider_reg_n_0_[4]
    SLICE_X88Y111        LUT4 (Prop_lut4_I1_O)        0.323     1.053 f  controller/Inst_i2c_sender/busy_sr[0]_i_5/O
                         net (fo=1, routed)           0.597     1.650    controller/Inst_i2c_sender/busy_sr[0]_i_5_n_0
    SLICE_X88Y112        LUT5 (Prop_lut5_I4_O)        0.348     1.998 f  controller/Inst_i2c_sender/busy_sr[0]_i_4/O
                         net (fo=5, routed)           0.750     2.748    controller/Inst_i2c_sender/divider_reg[2]_0
    SLICE_X87Y110        LUT3 (Prop_lut3_I1_O)        0.150     2.898 r  controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.567     3.464    controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X86Y109        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.594    18.573    controller/Inst_i2c_sender/CLK_50
    SLICE_X86Y109        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.576    19.149    
                         clock uncertainty           -0.084    19.065    
    SLICE_X86Y109        FDRE (Setup_fdre_C_R)       -0.637    18.428    controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         18.428    
                         arrival time                          -3.464    
  -------------------------------------------------------------------
                         slack                                 14.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 controller/Inst_i2c_sender/data_sr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.600    -0.564    controller/Inst_i2c_sender/CLK_50
    SLICE_X87Y107        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  controller/Inst_i2c_sender/data_sr_reg[22]/Q
                         net (fo=1, routed)           0.110    -0.313    controller/Inst_i2c_sender/data_sr_reg_n_0_[22]
    SLICE_X86Y107        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.871    -0.801    controller/Inst_i2c_sender/CLK_50
    SLICE_X86Y107        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[23]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X86Y107        FDRE (Hold_fdre_C_D)         0.070    -0.481    controller/Inst_i2c_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 controller/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.599    -0.565    controller/Inst_i2c_sender/CLK_50
    SLICE_X86Y110        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  controller/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.119    -0.305    controller/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X86Y109        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.871    -0.801    controller/Inst_i2c_sender/CLK_50
    SLICE_X86Y109        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X86Y109        FDRE (Hold_fdre_C_D)         0.070    -0.478    controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 controller/Inst_i2c_sender/data_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.599    -0.565    controller/Inst_i2c_sender/CLK_50
    SLICE_X86Y110        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  controller/Inst_i2c_sender/data_sr_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.308    controller/Inst_i2c_sender/data_sr_reg_n_0_[1]
    SLICE_X87Y110        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.871    -0.802    controller/Inst_i2c_sender/CLK_50
    SLICE_X87Y110        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X87Y110        FDRE (Hold_fdre_C_D)         0.070    -0.482    controller/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.101%)  route 0.109ns (36.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.600    -0.564    controller/Inst_ov7670_registers/CLK_50
    SLICE_X87Y108        FDSE                                         r  controller/Inst_ov7670_registers/sreg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDSE (Prop_fdse_C_Q)         0.141    -0.423 r  controller/Inst_ov7670_registers/sreg_reg[10]/Q
                         net (fo=2, routed)           0.109    -0.314    controller/Inst_i2c_sender/sreg[10]
    SLICE_X86Y108        LUT3 (Prop_lut3_I2_O)        0.045    -0.269 r  controller/Inst_i2c_sender/data_sr[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    controller/Inst_i2c_sender/data_sr[14]_i_1_n_0
    SLICE_X86Y108        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.871    -0.801    controller/Inst_i2c_sender/CLK_50
    SLICE_X86Y108        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[14]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X86Y108        FDRE (Hold_fdre_C_D)         0.092    -0.459    controller/Inst_i2c_sender/data_sr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.995%)  route 0.152ns (45.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.599    -0.565    controller/Inst_ov7670_registers/CLK_50
    SLICE_X85Y109        FDSE                                         r  controller/Inst_ov7670_registers/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDSE (Prop_fdse_C_Q)         0.141    -0.424 r  controller/Inst_ov7670_registers/sreg_reg[0]/Q
                         net (fo=2, routed)           0.152    -0.272    controller/Inst_i2c_sender/sreg[0]
    SLICE_X84Y110        LUT3 (Prop_lut3_I2_O)        0.045    -0.227 r  controller/Inst_i2c_sender/data_sr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    controller/Inst_i2c_sender/data_sr[3]_i_1_n_0
    SLICE_X84Y110        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.870    -0.803    controller/Inst_i2c_sender/CLK_50
    SLICE_X84Y110        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[3]/C
                         clock pessimism              0.253    -0.550    
    SLICE_X84Y110        FDRE (Hold_fdre_C_D)         0.120    -0.430    controller/Inst_i2c_sender/data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 controller/Inst_i2c_sender/busy_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_i2c_sender/sioc_reg/D
                            (rising edge-triggered cell FDSE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.592%)  route 0.155ns (45.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.599    -0.565    controller/Inst_i2c_sender/CLK_50
    SLICE_X89Y111        FDRE                                         r  controller/Inst_i2c_sender/busy_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  controller/Inst_i2c_sender/busy_sr_reg[0]/Q
                         net (fo=3, routed)           0.155    -0.269    controller/Inst_i2c_sender/busy_sr_reg_n_0_[0]
    SLICE_X88Y110        LUT6 (Prop_lut6_I5_O)        0.045    -0.224 r  controller/Inst_i2c_sender/sioc_i_2/O
                         net (fo=1, routed)           0.000    -0.224    controller/Inst_i2c_sender/sioc
    SLICE_X88Y110        FDSE                                         r  controller/Inst_i2c_sender/sioc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.871    -0.802    controller/Inst_i2c_sender/CLK_50
    SLICE_X88Y110        FDSE                                         r  controller/Inst_i2c_sender/sioc_reg/C
                         clock pessimism              0.253    -0.549    
    SLICE_X88Y110        FDSE (Hold_fdse_C_D)         0.120    -0.429    controller/Inst_i2c_sender/sioc_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 controller/Inst_i2c_sender/data_sr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.600    -0.564    controller/Inst_i2c_sender/CLK_50
    SLICE_X86Y107        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  controller/Inst_i2c_sender/data_sr_reg[21]/Q
                         net (fo=1, routed)           0.137    -0.286    controller/Inst_i2c_sender/data_sr_reg_n_0_[21]
    SLICE_X87Y107        LUT2 (Prop_lut2_I0_O)        0.045    -0.241 r  controller/Inst_i2c_sender/data_sr[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    controller/Inst_i2c_sender/data_sr[22]_i_1_n_0
    SLICE_X87Y107        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.871    -0.801    controller/Inst_i2c_sender/CLK_50
    SLICE_X87Y107        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[22]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X87Y107        FDRE (Hold_fdre_C_D)         0.091    -0.460    controller/Inst_i2c_sender/data_sr_reg[22]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 controller/Inst_i2c_sender/busy_sr_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_i2c_sender/busy_sr_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.600    -0.564    controller/Inst_i2c_sender/CLK_50
    SLICE_X89Y109        FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDSE (Prop_fdse_C_Q)         0.128    -0.436 r  controller/Inst_i2c_sender/busy_sr_reg[25]/Q
                         net (fo=1, routed)           0.086    -0.351    controller/Inst_i2c_sender/busy_sr_reg_n_0_[25]
    SLICE_X89Y109        LUT2 (Prop_lut2_I0_O)        0.098    -0.253 r  controller/Inst_i2c_sender/busy_sr[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    controller/Inst_i2c_sender/busy_sr[26]_i_1_n_0
    SLICE_X89Y109        FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.871    -0.801    controller/Inst_i2c_sender/CLK_50
    SLICE_X89Y109        FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[26]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X89Y109        FDSE (Hold_fdse_C_D)         0.092    -0.472    controller/Inst_i2c_sender/busy_sr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 controller/Inst_i2c_sender/divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_i2c_sender/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.599    -0.565    controller/Inst_i2c_sender/CLK_50
    SLICE_X88Y111        FDRE                                         r  controller/Inst_i2c_sender/divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  controller/Inst_i2c_sender/divider_reg[5]/Q
                         net (fo=3, routed)           0.137    -0.264    controller/Inst_i2c_sender/divider_reg_n_0_[5]
    SLICE_X88Y111        LUT6 (Prop_lut6_I5_O)        0.045    -0.219 r  controller/Inst_i2c_sender/divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    controller/Inst_i2c_sender/p_0_in__0__0[5]
    SLICE_X88Y111        FDRE                                         r  controller/Inst_i2c_sender/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.871    -0.802    controller/Inst_i2c_sender/CLK_50
    SLICE_X88Y111        FDRE                                         r  controller/Inst_i2c_sender/divider_reg[5]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X88Y111        FDRE (Hold_fdre_C_D)         0.121    -0.444    controller/Inst_i2c_sender/divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 controller/Inst_i2c_sender/data_sr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.681%)  route 0.175ns (55.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.600    -0.564    controller/Inst_i2c_sender/CLK_50
    SLICE_X86Y107        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  controller/Inst_i2c_sender/data_sr_reg[24]/Q
                         net (fo=1, routed)           0.175    -0.249    controller/Inst_i2c_sender/data_sr_reg_n_0_[24]
    SLICE_X86Y106        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.872    -0.800    controller/Inst_i2c_sender/CLK_50
    SLICE_X86Y106        FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[25]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X86Y106        FDRE (Hold_fdre_C_D)         0.070    -0.477    controller/Inst_i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_50_clocking
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y8      fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y9      fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y10     fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y11     fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y17     fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y18     fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y7      fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y8      fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y12     fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y13     fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y82     a_debounce/c_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y82     a_debounce/c_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y84     a_debounce/c_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y84     a_debounce/c_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y84     a_debounce/c_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y84     a_debounce/c_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y85     a_debounce/c_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y85     a_debounce/c_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y85     a_debounce/c_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y85     a_debounce/c_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y82     a_debounce/c_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y82     a_debounce/c_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y84     a_debounce/c_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y84     a_debounce/c_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y84     a_debounce/c_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y84     a_debounce/c_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y85     a_debounce/c_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y85     a_debounce/c_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y85     a_debounce/c_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y85     a_debounce/c_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clocking
  To Clock:  clkfbout_clocking

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clocking
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50_clocking
  To Clock:  CLK_25_clocking

Setup :            0  Failing Endpoints,  Worst Slack        9.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.293ns  (required time - arrival time)
  Source:                 fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clocking rise@40.000ns - CLK_50_clocking rise@20.000ns)
  Data Path Delay:        10.115ns  (logic 3.412ns (33.734%)  route 6.703ns (66.266%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 19.312 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.852    19.312    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    21.766 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           3.061    24.827    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[76].ram.ram_doutb[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.124    24.951 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    24.951    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_21_n_0
    SLICE_X63Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    25.163 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    25.163    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_10_n_0
    SLICE_X63Y21         MUXF8 (Prop_muxf8_I1_O)      0.094    25.257 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.641    28.898    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3_n_0
    SLICE_X65Y104        LUT6 (Prop_lut6_I0_O)        0.316    29.214 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    29.214    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X65Y104        MUXF7 (Prop_muxf7_I0_O)      0.212    29.426 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000    29.426    Inst_vga/doutb[3]
    SLICE_X65Y104        FDRE                                         r  Inst_vga/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.496    38.475    Inst_vga/CLK_25
    SLICE_X65Y104        FDRE                                         r  Inst_vga/vga_blue_reg[3]/C
                         clock pessimism              0.395    38.870    
                         clock uncertainty           -0.215    38.656    
    SLICE_X65Y104        FDRE (Setup_fdre_C_D)        0.064    38.720    Inst_vga/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.720    
                         arrival time                         -29.426    
  -------------------------------------------------------------------
                         slack                                  9.293    

Slack (MET) :             9.334ns  (required time - arrival time)
  Source:                 fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clocking rise@40.000ns - CLK_50_clocking rise@20.000ns)
  Data Path Delay:        10.120ns  (logic 3.451ns (34.099%)  route 6.669ns (65.901%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.685ns = ( 19.315 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.855    19.315    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    21.769 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.820    24.589    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[72].ram.ram_doutb[2]
    SLICE_X62Y20         LUT6 (Prop_lut6_I0_O)        0.124    24.713 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    24.713    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_20_n_0
    SLICE_X62Y20         MUXF7 (Prop_muxf7_I1_O)      0.247    24.960 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    24.960    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_9_n_0
    SLICE_X62Y20         MUXF8 (Prop_muxf8_I0_O)      0.098    25.058 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3/O
                         net (fo=1, routed)           3.849    28.907    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3_n_0
    SLICE_X66Y103        LUT6 (Prop_lut6_I0_O)        0.319    29.226 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    29.226    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X66Y103        MUXF7 (Prop_muxf7_I0_O)      0.209    29.435 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.000    29.435    Inst_vga/doutb[5]
    SLICE_X66Y103        FDRE                                         r  Inst_vga/vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.496    38.475    Inst_vga/CLK_25
    SLICE_X66Y103        FDRE                                         r  Inst_vga/vga_green_reg[1]/C
                         clock pessimism              0.395    38.870    
                         clock uncertainty           -0.215    38.656    
    SLICE_X66Y103        FDRE (Setup_fdre_C_D)        0.113    38.769    Inst_vga/vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                         38.769    
                         arrival time                         -29.435    
  -------------------------------------------------------------------
                         slack                                  9.334    

Slack (MET) :             9.357ns  (required time - arrival time)
  Source:                 fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clocking rise@40.000ns - CLK_50_clocking rise@20.000ns)
  Data Path Delay:        10.051ns  (logic 3.438ns (34.204%)  route 6.613ns (65.796%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 19.312 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.852    19.312    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    21.766 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           3.077    24.843    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[76].ram.ram_doutb[3]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124    24.967 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    24.967    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_21_n_0
    SLICE_X64Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    25.179 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    25.179    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10_n_0
    SLICE_X64Y23         MUXF8 (Prop_muxf8_I1_O)      0.094    25.273 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           3.537    28.809    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X65Y104        LUT6 (Prop_lut6_I0_O)        0.316    29.125 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    29.125    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X65Y104        MUXF7 (Prop_muxf7_I0_O)      0.238    29.363 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           0.000    29.363    Inst_vga/doutb[6]
    SLICE_X65Y104        FDRE                                         r  Inst_vga/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.496    38.475    Inst_vga/CLK_25
    SLICE_X65Y104        FDRE                                         r  Inst_vga/vga_green_reg[2]/C
                         clock pessimism              0.395    38.870    
                         clock uncertainty           -0.215    38.656    
    SLICE_X65Y104        FDRE (Setup_fdre_C_D)        0.064    38.720    Inst_vga/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.720    
                         arrival time                         -29.363    
  -------------------------------------------------------------------
                         slack                                  9.357    

Slack (MET) :             9.370ns  (required time - arrival time)
  Source:                 fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clocking rise@40.000ns - CLK_50_clocking rise@20.000ns)
  Data Path Delay:        10.087ns  (logic 3.435ns (34.054%)  route 6.652ns (65.946%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 19.312 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.852    19.312    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.454    21.766 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.874    24.640    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[76].ram.ram_doutb[8]
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124    24.764 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    24.764    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_21_n_0
    SLICE_X62Y21         MUXF7 (Prop_muxf7_I0_O)      0.209    24.973 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    24.973    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_10_n_0
    SLICE_X62Y21         MUXF8 (Prop_muxf8_I1_O)      0.088    25.061 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_3/O
                         net (fo=1, routed)           3.778    28.839    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_3_n_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I0_O)        0.319    29.158 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    29.158    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X66Y104        MUXF7 (Prop_muxf7_I0_O)      0.241    29.399 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           0.000    29.399    Inst_vga/doutb[11]
    SLICE_X66Y104        FDRE                                         r  Inst_vga/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.496    38.475    Inst_vga/CLK_25
    SLICE_X66Y104        FDRE                                         r  Inst_vga/vga_red_reg[3]/C
                         clock pessimism              0.395    38.870    
                         clock uncertainty           -0.215    38.656    
    SLICE_X66Y104        FDRE (Setup_fdre_C_D)        0.113    38.769    Inst_vga/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.769    
                         arrival time                         -29.399    
  -------------------------------------------------------------------
                         slack                                  9.370    

Slack (MET) :             9.506ns  (required time - arrival time)
  Source:                 fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clocking rise@40.000ns - CLK_50_clocking rise@20.000ns)
  Data Path Delay:        9.902ns  (logic 3.406ns (34.398%)  route 6.496ns (65.602%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 19.312 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.852    19.312    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454    21.766 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           3.085    24.851    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[76].ram.ram_doutb[4]
    SLICE_X62Y19         LUT6 (Prop_lut6_I0_O)        0.124    24.975 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    24.975    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_21_n_0
    SLICE_X62Y19         MUXF7 (Prop_muxf7_I0_O)      0.209    25.184 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    25.184    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_10_n_0
    SLICE_X62Y19         MUXF8 (Prop_muxf8_I1_O)      0.088    25.272 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           3.411    28.683    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X68Y104        LUT6 (Prop_lut6_I0_O)        0.319    29.002 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    29.002    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X68Y104        MUXF7 (Prop_muxf7_I0_O)      0.212    29.214 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.000    29.214    Inst_vga/doutb[7]
    SLICE_X68Y104        FDRE                                         r  Inst_vga/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.496    38.475    Inst_vga/CLK_25
    SLICE_X68Y104        FDRE                                         r  Inst_vga/vga_green_reg[3]/C
                         clock pessimism              0.395    38.870    
                         clock uncertainty           -0.215    38.656    
    SLICE_X68Y104        FDRE (Setup_fdre_C_D)        0.064    38.720    Inst_vga/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.720    
                         arrival time                         -29.214    
  -------------------------------------------------------------------
                         slack                                  9.506    

Slack (MET) :             9.598ns  (required time - arrival time)
  Source:                 fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clocking rise@40.000ns - CLK_50_clocking rise@20.000ns)
  Data Path Delay:        9.810ns  (logic 3.406ns (34.720%)  route 6.404ns (65.280%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 19.312 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.852    19.312    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    21.766 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           2.665    24.431    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[76].ram.ram_doutb[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124    24.555 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    24.555    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_21_n_0
    SLICE_X62Y22         MUXF7 (Prop_muxf7_I0_O)      0.209    24.764 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    24.764    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_10_n_0
    SLICE_X62Y22         MUXF8 (Prop_muxf8_I1_O)      0.088    24.852 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           3.739    28.591    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X67Y104        LUT6 (Prop_lut6_I0_O)        0.319    28.910 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    28.910    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X67Y104        MUXF7 (Prop_muxf7_I0_O)      0.212    29.122 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           0.000    29.122    Inst_vga/doutb[4]
    SLICE_X67Y104        FDRE                                         r  Inst_vga/vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.496    38.475    Inst_vga/CLK_25
    SLICE_X67Y104        FDRE                                         r  Inst_vga/vga_green_reg[0]/C
                         clock pessimism              0.395    38.870    
                         clock uncertainty           -0.215    38.656    
    SLICE_X67Y104        FDRE (Setup_fdre_C_D)        0.064    38.720    Inst_vga/vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.720    
                         arrival time                         -29.122    
  -------------------------------------------------------------------
                         slack                                  9.598    

Slack (MET) :             9.662ns  (required time - arrival time)
  Source:                 fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clocking rise@40.000ns - CLK_50_clocking rise@20.000ns)
  Data Path Delay:        9.743ns  (logic 3.455ns (35.461%)  route 6.288ns (64.539%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.685ns = ( 19.315 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.855    19.315    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    21.769 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.878    24.646    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[72].ram.ram_doutb[5]
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124    24.770 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    24.770    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_20_n_0
    SLICE_X63Y23         MUXF7 (Prop_muxf7_I1_O)      0.245    25.015 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    25.015    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_9_n_0
    SLICE_X63Y23         MUXF8 (Prop_muxf8_I0_O)      0.104    25.119 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           3.411    28.530    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X64Y104        LUT6 (Prop_lut6_I0_O)        0.316    28.846 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    28.846    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X64Y104        MUXF7 (Prop_muxf7_I0_O)      0.212    29.058 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           0.000    29.058    Inst_vga/doutb[8]
    SLICE_X64Y104        FDRE                                         r  Inst_vga/vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.496    38.475    Inst_vga/CLK_25
    SLICE_X64Y104        FDRE                                         r  Inst_vga/vga_red_reg[0]/C
                         clock pessimism              0.395    38.870    
                         clock uncertainty           -0.215    38.656    
    SLICE_X64Y104        FDRE (Setup_fdre_C_D)        0.064    38.720    Inst_vga/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                         38.720    
                         arrival time                         -29.058    
  -------------------------------------------------------------------
                         slack                                  9.662    

Slack (MET) :             9.947ns  (required time - arrival time)
  Source:                 fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clocking rise@40.000ns - CLK_50_clocking rise@20.000ns)
  Data Path Delay:        9.513ns  (logic 3.408ns (35.824%)  route 6.105ns (64.176%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.691ns = ( 19.309 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.849    19.309    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    21.763 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.615    24.378    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[80].ram.ram_doutb[7]
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124    24.502 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    24.502    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_22_n_0
    SLICE_X62Y23         MUXF7 (Prop_muxf7_I1_O)      0.214    24.716 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    24.716    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_n_0
    SLICE_X62Y23         MUXF8 (Prop_muxf8_I1_O)      0.088    24.804 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           3.490    28.294    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I0_O)        0.319    28.613 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    28.613    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X66Y104        MUXF7 (Prop_muxf7_I0_O)      0.209    28.822 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.000    28.822    Inst_vga/doutb[10]
    SLICE_X66Y104        FDRE                                         r  Inst_vga/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.496    38.475    Inst_vga/CLK_25
    SLICE_X66Y104        FDRE                                         r  Inst_vga/vga_red_reg[2]/C
                         clock pessimism              0.395    38.870    
                         clock uncertainty           -0.215    38.656    
    SLICE_X66Y104        FDRE (Setup_fdre_C_D)        0.113    38.769    Inst_vga/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.769    
                         arrival time                         -28.822    
  -------------------------------------------------------------------
                         slack                                  9.947    

Slack (MET) :             10.100ns  (required time - arrival time)
  Source:                 fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clocking rise@40.000ns - CLK_50_clocking rise@20.000ns)
  Data Path Delay:        9.308ns  (logic 3.438ns (36.937%)  route 5.870ns (63.063%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 19.312 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.852    19.312    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    21.766 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           2.646    24.412    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[76].ram.ram_doutb[6]
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124    24.536 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    24.536    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_21_n_0
    SLICE_X63Y20         MUXF7 (Prop_muxf7_I0_O)      0.212    24.748 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    24.748    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_10_n_0
    SLICE_X63Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    24.842 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_3/O
                         net (fo=1, routed)           3.224    28.066    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_3_n_0
    SLICE_X67Y104        LUT6 (Prop_lut6_I0_O)        0.316    28.382 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    28.382    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1_n_0
    SLICE_X67Y104        MUXF7 (Prop_muxf7_I0_O)      0.238    28.620 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.000    28.620    Inst_vga/doutb[9]
    SLICE_X67Y104        FDRE                                         r  Inst_vga/vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.496    38.475    Inst_vga/CLK_25
    SLICE_X67Y104        FDRE                                         r  Inst_vga/vga_red_reg[1]/C
                         clock pessimism              0.395    38.870    
                         clock uncertainty           -0.215    38.656    
    SLICE_X67Y104        FDRE (Setup_fdre_C_D)        0.064    38.720    Inst_vga/vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                         38.720    
                         arrival time                         -28.620    
  -------------------------------------------------------------------
                         slack                                 10.100    

Slack (MET) :             12.736ns  (required time - arrival time)
  Source:                 fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25_clocking rise@40.000ns - CLK_50_clocking rise@20.000ns)
  Data Path Delay:        6.676ns  (logic 3.633ns (54.416%)  route 3.043ns (45.584%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns = ( 19.322 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.862    19.322    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.194 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.259    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.684 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.978    25.662    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_2[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.124    25.786 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    25.786    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X64Y60         MUXF7 (Prop_muxf7_I0_O)      0.212    25.998 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.000    25.998    Inst_vga/doutb[0]
    SLICE_X64Y60         FDRE                                         r  Inst_vga/vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.510    38.490    Inst_vga/CLK_25
    SLICE_X64Y60         FDRE                                         r  Inst_vga/vga_blue_reg[0]/C
                         clock pessimism              0.395    38.885    
                         clock uncertainty           -0.215    38.670    
    SLICE_X64Y60         FDRE (Setup_fdre_C_D)        0.064    38.734    Inst_vga/vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         38.734    
                         arrival time                         -25.998    
  -------------------------------------------------------------------
                         slack                                 12.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.274ns (35.086%)  route 0.507ns (64.914%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.568    -0.596    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y95         FDRE                                         r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=24, routed)          0.507     0.075    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X65Y104        LUT5 (Prop_lut5_I4_O)        0.045     0.120 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.120    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X65Y104        MUXF7 (Prop_muxf7_I1_O)      0.065     0.185 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000     0.185    Inst_vga/doutb[3]
    SLICE_X65Y104        FDRE                                         r  Inst_vga/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.834    -0.839    Inst_vga/CLK_25
    SLICE_X65Y104        FDRE                                         r  Inst_vga/vga_blue_reg[3]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.215    -0.068    
    SLICE_X65Y104        FDRE (Hold_fdre_C_D)         0.105     0.037    Inst_vga/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.296ns (34.629%)  route 0.559ns (65.371%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.568    -0.596    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y94         FDRE                                         r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=171, routed)         0.298    -0.158    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X64Y102        LUT6 (Prop_lut6_I1_O)        0.045    -0.113 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.261     0.149    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X67Y104        LUT5 (Prop_lut5_I1_O)        0.045     0.194 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.194    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X67Y104        MUXF7 (Prop_muxf7_I1_O)      0.065     0.259 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           0.000     0.259    Inst_vga/doutb[4]
    SLICE_X67Y104        FDRE                                         r  Inst_vga/vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.834    -0.839    Inst_vga/CLK_25
    SLICE_X67Y104        FDRE                                         r  Inst_vga/vga_green_reg[0]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.215    -0.068    
    SLICE_X67Y104        FDRE (Hold_fdre_C_D)         0.105     0.037    Inst_vga/vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.250ns (28.244%)  route 0.635ns (71.756%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.569    -0.595    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y97         FDRE                                         r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=24, routed)          0.635     0.181    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X66Y104        LUT5 (Prop_lut5_I0_O)        0.045     0.226 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.226    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y104        MUXF7 (Prop_muxf7_I1_O)      0.064     0.290 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.000     0.290    Inst_vga/doutb[10]
    SLICE_X66Y104        FDRE                                         r  Inst_vga/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.834    -0.839    Inst_vga/CLK_25
    SLICE_X66Y104        FDRE                                         r  Inst_vga/vga_red_reg[2]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.215    -0.068    
    SLICE_X66Y104        FDRE (Hold_fdre_C_D)         0.134     0.066    Inst_vga/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.306ns (33.133%)  route 0.618ns (66.867%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.568    -0.596    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y94         FDRE                                         r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=171, routed)         0.372    -0.083    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X62Y103        LUT6 (Prop_lut6_I1_O)        0.045    -0.038 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_7/O
                         net (fo=1, routed)           0.245     0.207    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_7_n_0
    SLICE_X66Y104        LUT5 (Prop_lut5_I1_O)        0.045     0.252 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.252    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_2_n_0
    SLICE_X66Y104        MUXF7 (Prop_muxf7_I1_O)      0.075     0.327 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           0.000     0.327    Inst_vga/doutb[11]
    SLICE_X66Y104        FDRE                                         r  Inst_vga/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.834    -0.839    Inst_vga/CLK_25
    SLICE_X66Y104        FDRE                                         r  Inst_vga/vga_red_reg[3]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.215    -0.068    
    SLICE_X66Y104        FDRE (Hold_fdre_C_D)         0.134     0.066    Inst_vga/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.295ns (31.356%)  route 0.646ns (68.644%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.568    -0.596    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y94         FDRE                                         r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=171, routed)         0.300    -0.155    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X62Y101        LUT6 (Prop_lut6_I1_O)        0.045    -0.110 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.345     0.236    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_7_n_0
    SLICE_X66Y103        LUT5 (Prop_lut5_I1_O)        0.045     0.281 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.281    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X66Y103        MUXF7 (Prop_muxf7_I1_O)      0.064     0.345 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.345    Inst_vga/doutb[5]
    SLICE_X66Y103        FDRE                                         r  Inst_vga/vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.834    -0.839    Inst_vga/CLK_25
    SLICE_X66Y103        FDRE                                         r  Inst_vga/vga_green_reg[1]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.215    -0.068    
    SLICE_X66Y103        FDRE (Hold_fdre_C_D)         0.134     0.066    Inst_vga/vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.305ns (32.907%)  route 0.622ns (67.093%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.568    -0.596    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y94         FDRE                                         r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=171, routed)         0.403    -0.052    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X62Y101        LUT6 (Prop_lut6_I1_O)        0.045    -0.007 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_7/O
                         net (fo=1, routed)           0.218     0.212    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_7_n_0
    SLICE_X67Y104        LUT5 (Prop_lut5_I1_O)        0.045     0.257 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.257    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X67Y104        MUXF7 (Prop_muxf7_I1_O)      0.074     0.331 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.000     0.331    Inst_vga/doutb[9]
    SLICE_X67Y104        FDRE                                         r  Inst_vga/vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.834    -0.839    Inst_vga/CLK_25
    SLICE_X67Y104        FDRE                                         r  Inst_vga/vga_red_reg[1]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.215    -0.068    
    SLICE_X67Y104        FDRE (Hold_fdre_C_D)         0.105     0.037    Inst_vga/vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.319ns (33.350%)  route 0.638ns (66.650%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.567    -0.597    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y90         FDRE                                         r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.433 f  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=93, routed)          0.518     0.085    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.045     0.130 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.120     0.249    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X64Y104        LUT5 (Prop_lut5_I1_O)        0.045     0.294 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.294    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2_n_0
    SLICE_X64Y104        MUXF7 (Prop_muxf7_I1_O)      0.065     0.359 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           0.000     0.359    Inst_vga/doutb[8]
    SLICE_X64Y104        FDRE                                         r  Inst_vga/vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.834    -0.839    Inst_vga/CLK_25
    SLICE_X64Y104        FDRE                                         r  Inst_vga/vga_red_reg[0]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.215    -0.068    
    SLICE_X64Y104        FDRE (Hold_fdre_C_D)         0.105     0.037    Inst_vga/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.251ns (25.707%)  route 0.725ns (74.293%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.569    -0.595    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y97         FDRE                                         r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=24, routed)          0.725     0.271    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X68Y104        LUT5 (Prop_lut5_I0_O)        0.045     0.316 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.316    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2_n_0
    SLICE_X68Y104        MUXF7 (Prop_muxf7_I1_O)      0.065     0.381 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.000     0.381    Inst_vga/doutb[7]
    SLICE_X68Y104        FDRE                                         r  Inst_vga/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.834    -0.839    Inst_vga/CLK_25
    SLICE_X68Y104        FDRE                                         r  Inst_vga/vga_green_reg[3]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.215    -0.068    
    SLICE_X68Y104        FDRE (Hold_fdre_C_D)         0.105     0.037    Inst_vga/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.249ns (24.945%)  route 0.749ns (75.055%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.568    -0.596    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y95         FDRE                                         r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=12, routed)          0.749     0.317    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[6]
    SLICE_X64Y60         MUXF7 (Prop_muxf7_S_O)       0.085     0.402 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.402    Inst_vga/doutb[0]
    SLICE_X64Y60         FDRE                                         r  Inst_vga/vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.838    -0.835    Inst_vga/CLK_25
    SLICE_X64Y60         FDRE                                         r  Inst_vga/vga_blue_reg[0]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.105     0.041    Inst_vga/vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clocking rise@0.000ns - CLK_50_clocking rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.257ns (25.381%)  route 0.756ns (74.619%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.568    -0.596    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y95         FDRE                                         r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=12, routed)          0.756     0.323    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[6]
    SLICE_X65Y104        MUXF7 (Prop_muxf7_S_O)       0.093     0.416 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.416    Inst_vga/doutb[6]
    SLICE_X65Y104        FDRE                                         r  Inst_vga/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.834    -0.839    Inst_vga/CLK_25
    SLICE_X65Y104        FDRE                                         r  Inst_vga/vga_green_reg[2]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.215    -0.068    
    SLICE_X65Y104        FDRE (Hold_fdre_C_D)         0.105     0.037    Inst_vga/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.379    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clocking
  To Clock:  CLK_50_clocking

Setup :            0  Failing Endpoints,  Worst Slack        5.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        13.294ns  (logic 0.456ns (3.430%)  route 12.838ns (96.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.615    -0.925    Inst_vga/CLK_25
    SLICE_X61Y101        FDRE                                         r  Inst_vga/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  Inst_vga/address_reg[6]/Q
                         net (fo=105, routed)        12.838    12.369    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y34         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.716    18.695    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y34         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    19.090    
                         clock uncertainty           -0.215    18.876    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.310    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.310    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        12.956ns  (logic 0.456ns (3.520%)  route 12.500ns (96.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 18.700 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.615    -0.925    Inst_vga/CLK_25
    SLICE_X61Y101        FDRE                                         r  Inst_vga/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  Inst_vga/address_reg[6]/Q
                         net (fo=105, routed)        12.500    12.031    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y33         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.721    18.700    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y33         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    19.095    
                         clock uncertainty           -0.215    18.881    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.315    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.315    
                         arrival time                         -12.031    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        12.618ns  (logic 0.456ns (3.614%)  route 12.162ns (96.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.615    -0.925    Inst_vga/CLK_25
    SLICE_X61Y101        FDRE                                         r  Inst_vga/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  Inst_vga/address_reg[6]/Q
                         net (fo=105, routed)        12.162    11.693    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y32         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.725    18.704    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y32         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    19.099    
                         clock uncertainty           -0.215    18.885    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.319    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.319    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.765ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        12.306ns  (logic 0.456ns (3.705%)  route 11.850ns (96.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 18.531 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.615    -0.925    Inst_vga/CLK_25
    SLICE_X61Y102        FDRE                                         r  Inst_vga/address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  Inst_vga/address_reg[8]/Q
                         net (fo=105, routed)        11.850    11.381    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y15         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.552    18.531    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395    18.926    
                         clock uncertainty           -0.215    18.712    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    18.146    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.146    
                         arrival time                         -11.381    
  -------------------------------------------------------------------
                         slack                                  6.765    

Slack (MET) :             6.967ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        12.280ns  (logic 0.456ns (3.713%)  route 11.824ns (96.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 18.707 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.615    -0.925    Inst_vga/CLK_25
    SLICE_X61Y101        FDRE                                         r  Inst_vga/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  Inst_vga/address_reg[6]/Q
                         net (fo=105, routed)        11.824    11.355    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y31         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.728    18.707    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y31         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    19.102    
                         clock uncertainty           -0.215    18.888    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.322    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.322    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                  6.967    

Slack (MET) :             7.106ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        11.968ns  (logic 0.456ns (3.810%)  route 11.512ns (96.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 18.534 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.615    -0.925    Inst_vga/CLK_25
    SLICE_X61Y102        FDRE                                         r  Inst_vga/address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  Inst_vga/address_reg[8]/Q
                         net (fo=105, routed)        11.512    11.043    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y14         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.555    18.534    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395    18.929    
                         clock uncertainty           -0.215    18.715    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    18.149    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.149    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                  7.106    

Slack (MET) :             7.306ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        11.942ns  (logic 0.456ns (3.818%)  route 11.486ns (96.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 18.708 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.615    -0.925    Inst_vga/CLK_25
    SLICE_X61Y101        FDRE                                         r  Inst_vga/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  Inst_vga/address_reg[6]/Q
                         net (fo=105, routed)        11.486    11.017    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y30         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.729    18.708    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y30         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    19.103    
                         clock uncertainty           -0.215    18.889    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.323    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.323    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                  7.306    

Slack (MET) :             7.449ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        11.630ns  (logic 0.456ns (3.921%)  route 11.174ns (96.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 18.539 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.615    -0.925    Inst_vga/CLK_25
    SLICE_X61Y102        FDRE                                         r  Inst_vga/address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  Inst_vga/address_reg[8]/Q
                         net (fo=105, routed)        11.174    10.705    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y13         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.560    18.539    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395    18.934    
                         clock uncertainty           -0.215    18.720    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    18.154    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.154    
                         arrival time                         -10.705    
  -------------------------------------------------------------------
                         slack                                  7.449    

Slack (MET) :             7.465ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        11.604ns  (logic 0.456ns (3.930%)  route 11.148ns (96.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.615    -0.925    Inst_vga/CLK_25
    SLICE_X61Y101        FDRE                                         r  Inst_vga/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  Inst_vga/address_reg[6]/Q
                         net (fo=105, routed)        11.148    10.679    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y29         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.550    18.530    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y29         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    18.925    
                         clock uncertainty           -0.215    18.710    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.144    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.144    
                         arrival time                         -10.679    
  -------------------------------------------------------------------
                         slack                                  7.465    

Slack (MET) :             7.791ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clocking rise@20.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        11.292ns  (logic 0.456ns (4.038%)  route 10.836ns (95.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 18.543 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.615    -0.925    Inst_vga/CLK_25
    SLICE_X61Y102        FDRE                                         r  Inst_vga/address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  Inst_vga/address_reg[8]/Q
                         net (fo=105, routed)        10.836    10.367    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y12         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.564    18.543    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395    18.938    
                         clock uncertainty           -0.215    18.724    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    18.158    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.158    
                         arrival time                         -10.367    
  -------------------------------------------------------------------
                         slack                                  7.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.141ns (15.256%)  route 0.783ns (84.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.561    -0.603    Inst_vga/CLK_25
    SLICE_X61Y101        FDRE                                         r  Inst_vga/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Inst_vga/address_reg[4]/Q
                         net (fo=105, routed)         0.783     0.321    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y20         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.883    -0.790    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y20         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.233    
                         clock uncertainty            0.215    -0.019    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.164    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.164    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.675%)  route 0.820ns (85.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.561    -0.603    Inst_vga/CLK_25
    SLICE_X61Y100        FDRE                                         r  Inst_vga/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Inst_vga/address_reg[0]/Q
                         net (fo=105, routed)         0.820     0.358    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y24         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.870    -0.803    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y24         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.215    -0.032    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     0.151    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.141ns (14.347%)  route 0.842ns (85.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.561    -0.603    Inst_vga/CLK_25
    SLICE_X61Y101        FDRE                                         r  Inst_vga/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Inst_vga/address_reg[7]/Q
                         net (fo=105, routed)         0.842     0.380    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y22         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.880    -0.793    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y22         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.236    
                         clock uncertainty            0.215    -0.022    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.161    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.141ns (14.325%)  route 0.843ns (85.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.561    -0.603    Inst_vga/CLK_25
    SLICE_X61Y101        FDRE                                         r  Inst_vga/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Inst_vga/address_reg[4]/Q
                         net (fo=105, routed)         0.843     0.381    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X1Y20         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.876    -0.797    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y20         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.215    -0.026    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.157    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.141ns (14.300%)  route 0.845ns (85.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.561    -0.603    Inst_vga/CLK_25
    SLICE_X61Y101        FDRE                                         r  Inst_vga/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Inst_vga/address_reg[5]/Q
                         net (fo=105, routed)         0.845     0.383    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y20         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.876    -0.797    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y20         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.215    -0.026    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.157    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.141ns (14.134%)  route 0.857ns (85.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.561    -0.603    Inst_vga/CLK_25
    SLICE_X61Y102        FDRE                                         r  Inst_vga/address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Inst_vga/address_reg[10]/Q
                         net (fo=105, routed)         0.857     0.394    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y19         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.881    -0.792    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.215    -0.021    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.162    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.162    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.141ns (14.286%)  route 0.846ns (85.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.561    -0.603    Inst_vga/CLK_25
    SLICE_X61Y101        FDRE                                         r  Inst_vga/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Inst_vga/address_reg[7]/Q
                         net (fo=105, routed)         0.846     0.384    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y23         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.868    -0.805    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y23         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.215    -0.034    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.149    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.141ns (13.771%)  route 0.883ns (86.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.561    -0.603    Inst_vga/CLK_25
    SLICE_X61Y102        FDRE                                         r  Inst_vga/address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Inst_vga/address_reg[9]/Q
                         net (fo=105, routed)         0.883     0.421    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y21         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.903    -0.770    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y21         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.213    
                         clock uncertainty            0.215     0.001    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.184    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.184    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.708%)  route 0.712ns (79.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.560    -0.604    Inst_vga/CLK_25
    SLICE_X61Y104        FDRE                                         r  Inst_vga/address_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.463 f  Inst_vga/address_reg[16]/Q
                         net (fo=87, routed)          0.559     0.096    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X62Y122        LUT5 (Prop_lut5_I2_O)        0.045     0.141 r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__67/O
                         net (fo=1, routed)           0.154     0.294    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/enb_array[36]
    RAMB36_X1Y24         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.863    -0.810    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y24         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.253    
                         clock uncertainty            0.215    -0.039    
    RAMB36_X1Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     0.057    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clocking
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clocking rise@0.000ns - CLK_25_clocking rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.141ns (14.033%)  route 0.864ns (85.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.561    -0.603    Inst_vga/CLK_25
    SLICE_X61Y102        FDRE                                         r  Inst_vga/address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Inst_vga/address_reg[11]/Q
                         net (fo=105, routed)         0.864     0.402    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y19         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.881    -0.792    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.215    -0.021    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.162    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.162    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.239    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mux_o/decide_m_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mux_o/decide_m_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.562ns  (logic 0.635ns (40.651%)  route 0.927ns (59.349%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         FDRE                         0.000     0.000 r  mux_o/decide_m_reg/C
    SLICE_X70Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mux_o/decide_m_reg/Q
                         net (fo=21, routed)          0.450     0.968    mux_o/decide_m
    SLICE_X70Y86         LUT1 (Prop_lut1_I0_O)        0.117     1.085 r  mux_o/decide_m_i_1/O
                         net (fo=1, routed)           0.477     1.562    mux_o/decide_m_i_1_n_0
    SLICE_X70Y85         FDRE                                         r  mux_o/decide_m_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mux_o/decide_m_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mux_o/decide_m_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.212ns (38.471%)  route 0.339ns (61.529%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         FDRE                         0.000     0.000 r  mux_o/decide_m_reg/C
    SLICE_X70Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  mux_o/decide_m_reg/Q
                         net (fo=21, routed)          0.169     0.333    mux_o/decide_m
    SLICE_X70Y86         LUT1 (Prop_lut1_I0_O)        0.048     0.381 r  mux_o/decide_m_i_1/O
                         net (fo=1, routed)           0.170     0.551    mux_o/decide_m_i_1_n_0
    SLICE_X70Y85         FDRE                                         r  mux_o/decide_m_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_25_clocking
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_vga/vga_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.795ns  (logic 4.003ns (45.512%)  route 4.792ns (54.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.631    -0.909    Inst_vga/CLK_25
    SLICE_X64Y60         FDRE                                         r  Inst_vga/vga_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  Inst_vga/vga_blue_reg[0]/Q
                         net (fo=1, routed)           4.792     4.340    vga_blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547     7.887 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.887    vga_blue[0]
    B7                                                                r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga/vga_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.659ns  (logic 4.069ns (46.996%)  route 4.589ns (53.004%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.631    -0.909    Inst_vga/CLK_25
    SLICE_X70Y60         FDRE                                         r  Inst_vga/vga_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  Inst_vga/vga_blue_reg[1]/Q
                         net (fo=1, routed)           4.589     4.199    vga_blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551     7.750 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.750    vga_blue[1]
    C7                                                                r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga/vga_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.430ns  (logic 4.041ns (47.941%)  route 4.389ns (52.059%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.629    -0.911    Inst_vga/CLK_25
    SLICE_X70Y62         FDRE                                         r  Inst_vga/vga_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.393 r  Inst_vga/vga_blue_reg[2]/Q
                         net (fo=1, routed)           4.389     3.996    vga_blue_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523     7.519 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.519    vga_blue[2]
    D7                                                                r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga/vga_hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.310ns  (logic 4.021ns (48.382%)  route 4.290ns (51.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.631    -0.909    Inst_vga/CLK_25
    SLICE_X59Y99         FDRE                                         r  Inst_vga/vga_hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  Inst_vga/vga_hsync_reg/Q
                         net (fo=1, routed)           4.290     3.837    vga_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     7.401 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     7.401    vga_hsync
    B11                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.222ns  (logic 4.083ns (49.661%)  route 4.139ns (50.339%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.631    -0.909    Inst_vga/CLK_25
    SLICE_X58Y99         FDRE                                         r  Inst_vga/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  Inst_vga/vga_vsync_reg/Q
                         net (fo=1, routed)           4.139     3.748    vga_vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     7.314 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     7.314    vga_vsync
    B12                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga/vga_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.872ns  (logic 4.053ns (51.489%)  route 3.819ns (48.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.617    -0.923    Inst_vga/CLK_25
    SLICE_X66Y104        FDRE                                         r  Inst_vga/vga_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  Inst_vga/vga_red_reg[2]/Q
                         net (fo=1, routed)           3.819     3.414    vga_red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535     6.949 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.949    vga_red[2]
    C5                                                                r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga/vga_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.816ns  (logic 4.002ns (51.207%)  route 3.814ns (48.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.617    -0.923    Inst_vga/CLK_25
    SLICE_X65Y104        FDRE                                         r  Inst_vga/vga_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  Inst_vga/vga_green_reg[2]/Q
                         net (fo=1, routed)           3.814     3.347    vga_green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546     6.893 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.893    vga_green[2]
    B6                                                                r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga/vga_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.717ns  (logic 4.063ns (52.644%)  route 3.654ns (47.356%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.617    -0.923    Inst_vga/CLK_25
    SLICE_X66Y103        FDRE                                         r  Inst_vga/vga_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  Inst_vga/vga_green_reg[1]/Q
                         net (fo=1, routed)           3.654     3.249    vga_green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545     6.794 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.794    vga_green[1]
    A5                                                                r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga/vga_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.576ns  (logic 3.994ns (52.721%)  route 3.582ns (47.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.617    -0.923    Inst_vga/CLK_25
    SLICE_X67Y104        FDRE                                         r  Inst_vga/vga_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  Inst_vga/vga_green_reg[0]/Q
                         net (fo=1, routed)           3.582     3.115    vga_green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538     6.653 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.653    vga_green[0]
    C6                                                                r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga/vga_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.526ns  (logic 4.002ns (53.180%)  route 3.524ns (46.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          1.617    -0.923    Inst_vga/CLK_25
    SLICE_X68Y104        FDRE                                         r  Inst_vga/vga_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  Inst_vga/vga_green_reg[3]/Q
                         net (fo=1, routed)           3.524     3.057    vga_green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546     6.603 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.603    vga_green[3]
    A6                                                                r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_vga/vga_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.542ns  (logic 1.390ns (54.686%)  route 1.152ns (45.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.562    -0.602    Inst_vga/CLK_25
    SLICE_X67Y104        FDRE                                         r  Inst_vga/vga_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Inst_vga/vga_red_reg[1]/Q
                         net (fo=1, routed)           1.152     0.691    vga_red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     1.940 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.940    vga_red[1]
    B4                                                                r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga/vga_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.569ns  (logic 1.395ns (54.319%)  route 1.174ns (45.681%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.562    -0.602    Inst_vga/CLK_25
    SLICE_X64Y104        FDRE                                         r  Inst_vga/vga_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Inst_vga/vga_red_reg[0]/Q
                         net (fo=1, routed)           1.174     0.712    vga_red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     1.967 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.967    vga_red[0]
    A3                                                                r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga/vga_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.606ns  (logic 1.380ns (52.958%)  route 1.226ns (47.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.562    -0.602    Inst_vga/CLK_25
    SLICE_X67Y104        FDRE                                         r  Inst_vga/vga_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Inst_vga/vga_green_reg[0]/Q
                         net (fo=1, routed)           1.226     0.765    vga_green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.239     2.004 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.004    vga_green[0]
    C6                                                                r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga/vga_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.620ns  (logic 1.416ns (54.054%)  route 1.204ns (45.946%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.562    -0.602    Inst_vga/CLK_25
    SLICE_X66Y104        FDRE                                         r  Inst_vga/vga_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  Inst_vga/vga_red_reg[3]/Q
                         net (fo=1, routed)           1.204     0.766    vga_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     2.018 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.018    vga_red[3]
    A4                                                                r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga/vga_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.640ns  (logic 1.393ns (52.767%)  route 1.247ns (47.233%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.562    -0.602    Inst_vga/CLK_25
    SLICE_X65Y104        FDRE                                         r  Inst_vga/vga_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Inst_vga/vga_blue_reg[3]/Q
                         net (fo=1, routed)           1.247     0.786    vga_blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     2.038 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.038    vga_blue[3]
    D8                                                                r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga/vga_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.643ns  (logic 1.388ns (52.522%)  route 1.255ns (47.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.562    -0.602    Inst_vga/CLK_25
    SLICE_X68Y104        FDRE                                         r  Inst_vga/vga_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Inst_vga/vga_green_reg[3]/Q
                         net (fo=1, routed)           1.255     0.794    vga_green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     2.041 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.041    vga_green[3]
    A6                                                                r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga/vga_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.707ns  (logic 1.409ns (52.067%)  route 1.297ns (47.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.562    -0.602    Inst_vga/CLK_25
    SLICE_X66Y103        FDRE                                         r  Inst_vga/vga_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  Inst_vga/vga_green_reg[1]/Q
                         net (fo=1, routed)           1.297     0.859    vga_green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     2.105 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.105    vga_green[1]
    A5                                                                r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga/vga_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.745ns  (logic 1.388ns (50.572%)  route 1.357ns (49.428%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.562    -0.602    Inst_vga/CLK_25
    SLICE_X65Y104        FDRE                                         r  Inst_vga/vga_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Inst_vga/vga_green_reg[2]/Q
                         net (fo=1, routed)           1.357     0.895    vga_green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     2.143 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.143    vga_green[2]
    B6                                                                r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga/vga_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.764ns  (logic 1.400ns (50.655%)  route 1.364ns (49.345%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.562    -0.602    Inst_vga/CLK_25
    SLICE_X66Y104        FDRE                                         r  Inst_vga/vga_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  Inst_vga/vga_red_reg[2]/Q
                         net (fo=1, routed)           1.364     0.926    vga_red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     2.162 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.162    vga_red[2]
    C5                                                                r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clocking  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.863ns  (logic 1.430ns (49.943%)  route 1.433ns (50.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_25_clocking
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout2_buf/O
                         net (fo=54, routed)          0.567    -0.597    Inst_vga/CLK_25
    SLICE_X58Y99         FDRE                                         r  Inst_vga/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Inst_vga/vga_vsync_reg/Q
                         net (fo=1, routed)           1.433     1.000    vga_vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     2.266 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.266    vga_vsync
    B12                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_50_clocking
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/Inst_ov7670_registers/sreg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.434ns  (logic 4.590ns (43.993%)  route 5.844ns (56.007%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.715    -0.825    controller/Inst_ov7670_registers/CLK_50
    SLICE_X87Y108        FDSE                                         r  controller/Inst_ov7670_registers/sreg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDSE (Prop_fdse_C_Q)         0.419    -0.406 r  controller/Inst_ov7670_registers/sreg_reg[9]/Q
                         net (fo=2, routed)           0.688     0.282    controller/Inst_ov7670_registers/sreg[9]
    SLICE_X87Y108        LUT4 (Prop_lut4_I0_O)        0.297     0.579 f  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.817     1.397    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5_n_0
    SLICE_X87Y110        LUT4 (Prop_lut4_I3_O)        0.152     1.549 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.338     5.887    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.722     9.609 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.609    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/Inst_i2c_sender/busy_sr_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_SIOD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.077ns  (logic 4.686ns (66.211%)  route 2.391ns (33.789%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.715    -0.825    controller/Inst_i2c_sender/CLK_50
    SLICE_X89Y108        FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y108        FDSE (Prop_fdse_C_Q)         0.419    -0.406 f  controller/Inst_i2c_sender/busy_sr_reg[11]/Q
                         net (fo=2, routed)           0.730     0.324    controller/Inst_i2c_sender/busy_sr_reg_n_0_[11]
    SLICE_X89Y108        LUT6 (Prop_lut6_I4_O)        0.299     0.623 f  controller/Inst_i2c_sender/OV7670_SIOD_OBUFT_inst_i_1/O
                         net (fo=1, routed)           1.661     2.284    OV7670_SIOD_TRI
    K1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.968     6.252 r  OV7670_SIOD_OBUFT_inst/O
                         net (fo=0)                   0.000     6.252    OV7670_SIOD
    K1                                                                r  OV7670_SIOD (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/Inst_i2c_sender/sioc_reg/C
                            (rising edge-triggered cell FDSE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_SIOC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.157ns  (logic 4.484ns (72.828%)  route 1.673ns (27.172%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.714    -0.826    controller/Inst_i2c_sender/CLK_50
    SLICE_X88Y110        FDSE                                         r  controller/Inst_i2c_sender/sioc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDSE (Prop_fdse_C_Q)         0.518    -0.308 r  controller/Inst_i2c_sender/sioc_reg/Q
                         net (fo=1, routed)           1.673     1.365    OV7670_SIOC_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.966     5.331 r  OV7670_SIOC_OBUF_inst/O
                         net (fo=0)                   0.000     5.331    OV7670_SIOC
    F6                                                                r  OV7670_SIOC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/sys_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_XCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.121ns  (logic 4.436ns (72.484%)  route 1.684ns (27.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.712    -0.828    controller/CLK_50
    SLICE_X89Y137        FDRE                                         r  controller/sys_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  controller/sys_clk_reg/Q
                         net (fo=2, routed)           1.684     1.312    OV7670_XCLK_OBUF
    E7                   OBUF (Prop_obuf_I_O)         3.980     5.293 r  OV7670_XCLK_OBUF_inst/O
                         net (fo=0)                   0.000     5.293    OV7670_XCLK
    E7                                                                r  OV7670_XCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/Inst_i2c_sender/busy_sr_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_SIOD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.763ns  (logic 1.010ns (57.301%)  route 0.753ns (42.699%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.600    -0.564    controller/Inst_i2c_sender/CLK_50
    SLICE_X89Y108        FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y108        FDSE (Prop_fdse_C_Q)         0.141    -0.423 f  controller/Inst_i2c_sender/busy_sr_reg[10]/Q
                         net (fo=2, routed)           0.145    -0.278    controller/Inst_i2c_sender/busy_sr_reg_n_0_[10]
    SLICE_X89Y108        LUT6 (Prop_lut6_I5_O)        0.045    -0.233 r  controller/Inst_i2c_sender/OV7670_SIOD_OBUFT_inst_i_1/O
                         net (fo=1, routed)           0.607     0.374    OV7670_SIOD_TRI
    K1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.198 r  OV7670_SIOD_OBUFT_inst/O
                         net (fo=0)                   0.000     1.198    OV7670_SIOD
    K1                                                                r  OV7670_SIOD (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/Inst_i2c_sender/sioc_reg/C
                            (rising edge-triggered cell FDSE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_SIOC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.465ns  (logic 2.137ns (86.693%)  route 0.328ns (13.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.599    -0.565    controller/Inst_i2c_sender/CLK_50
    SLICE_X88Y110        FDSE                                         r  controller/Inst_i2c_sender/sioc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDSE (Prop_fdse_C_Q)         0.164    -0.401 r  controller/Inst_i2c_sender/sioc_reg/Q
                         net (fo=1, routed)           0.328    -0.073    OV7670_SIOC_OBUF
    F6                   OBUF (Prop_obuf_I_O)         1.973     1.900 r  OV7670_SIOC_OBUF_inst/O
                         net (fo=0)                   0.000     1.900    OV7670_SIOC
    F6                                                                r  OV7670_SIOC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/sys_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_XCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 2.128ns (86.255%)  route 0.339ns (13.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.598    -0.566    controller/CLK_50
    SLICE_X89Y137        FDRE                                         r  controller/sys_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  controller/sys_clk_reg/Q
                         net (fo=2, routed)           0.339    -0.086    OV7670_XCLK_OBUF
    E7                   OBUF (Prop_obuf_I_O)         1.987     1.901 r  OV7670_XCLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.901    OV7670_XCLK
    E7                                                                r  OV7670_XCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/Inst_ov7670_registers/sreg_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.401ns  (logic 1.517ns (44.610%)  route 1.884ns (55.390%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.600    -0.564    controller/Inst_ov7670_registers/CLK_50
    SLICE_X87Y109        FDSE                                         r  controller/Inst_ov7670_registers/sreg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y109        FDSE (Prop_fdse_C_Q)         0.141    -0.423 r  controller/Inst_ov7670_registers/sreg_reg[14]/Q
                         net (fo=2, routed)           0.108    -0.315    controller/Inst_ov7670_registers/sreg[14]
    SLICE_X86Y109        LUT4 (Prop_lut4_I3_O)        0.045    -0.270 f  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.147    -0.123    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_4_n_0
    SLICE_X87Y110        LUT4 (Prop_lut4_I2_O)        0.048    -0.075 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.629     1.554    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.283     2.837 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.837    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clocking
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clocking'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clocking fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    your_instance_name/inst/CLK_100_clocking
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    your_instance_name/inst/clkfbout_clocking
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.327 f  your_instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    your_instance_name/inst/clkfbout_buf_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clocking'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    your_instance_name/inst/CLK_100_clocking
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    your_instance_name/inst/clkfbout_clocking
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  your_instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    your_instance_name/inst/clkfbout_buf_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_50_clocking

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.106ns  (logic 1.755ns (24.696%)  route 5.351ns (75.304%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  btn_IBUF_inst/O
                         net (fo=2, routed)           4.269     5.776    btn_debounce/btn_IBUF
    SLICE_X83Y115        LUT6 (Prop_lut6_I4_O)        0.124     5.900 r  btn_debounce/o_i_3/O
                         net (fo=1, routed)           1.082     6.982    btn_debounce/o_i_3_n_0
    SLICE_X83Y111        LUT5 (Prop_lut5_I1_O)        0.124     7.106 r  btn_debounce/o_i_1/O
                         net (fo=1, routed)           0.000     7.106    btn_debounce/o_i_1_n_0
    SLICE_X83Y111        FDRE                                         r  btn_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.591    -1.430    btn_debounce/CLK_50
    SLICE_X83Y111        FDRE                                         r  btn_debounce/o_reg/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.863ns  (logic 1.631ns (23.766%)  route 5.232ns (76.234%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  btn_IBUF_inst/O
                         net (fo=2, routed)           4.274     5.781    btn_debounce/btn_IBUF
    SLICE_X83Y115        LUT1 (Prop_lut1_I0_O)        0.124     5.905 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.958     6.863    btn_debounce/clear
    SLICE_X82Y110        FDRE                                         r  btn_debounce/c_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.592    -1.429    btn_debounce/CLK_50
    SLICE_X82Y110        FDRE                                         r  btn_debounce/c_reg[0]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.863ns  (logic 1.631ns (23.766%)  route 5.232ns (76.234%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  btn_IBUF_inst/O
                         net (fo=2, routed)           4.274     5.781    btn_debounce/btn_IBUF
    SLICE_X83Y115        LUT1 (Prop_lut1_I0_O)        0.124     5.905 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.958     6.863    btn_debounce/clear
    SLICE_X82Y110        FDRE                                         r  btn_debounce/c_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.592    -1.429    btn_debounce/CLK_50
    SLICE_X82Y110        FDRE                                         r  btn_debounce/c_reg[1]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.863ns  (logic 1.631ns (23.766%)  route 5.232ns (76.234%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  btn_IBUF_inst/O
                         net (fo=2, routed)           4.274     5.781    btn_debounce/btn_IBUF
    SLICE_X83Y115        LUT1 (Prop_lut1_I0_O)        0.124     5.905 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.958     6.863    btn_debounce/clear
    SLICE_X82Y110        FDRE                                         r  btn_debounce/c_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.592    -1.429    btn_debounce/CLK_50
    SLICE_X82Y110        FDRE                                         r  btn_debounce/c_reg[2]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.863ns  (logic 1.631ns (23.766%)  route 5.232ns (76.234%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  btn_IBUF_inst/O
                         net (fo=2, routed)           4.274     5.781    btn_debounce/btn_IBUF
    SLICE_X83Y115        LUT1 (Prop_lut1_I0_O)        0.124     5.905 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.958     6.863    btn_debounce/clear
    SLICE_X82Y110        FDRE                                         r  btn_debounce/c_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.592    -1.429    btn_debounce/CLK_50
    SLICE_X82Y110        FDRE                                         r  btn_debounce/c_reg[3]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.722ns  (logic 1.631ns (24.264%)  route 5.091ns (75.736%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  btn_IBUF_inst/O
                         net (fo=2, routed)           4.274     5.781    btn_debounce/btn_IBUF
    SLICE_X83Y115        LUT1 (Prop_lut1_I0_O)        0.124     5.905 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.817     6.722    btn_debounce/clear
    SLICE_X82Y111        FDRE                                         r  btn_debounce/c_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.591    -1.430    btn_debounce/CLK_50
    SLICE_X82Y111        FDRE                                         r  btn_debounce/c_reg[4]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.722ns  (logic 1.631ns (24.264%)  route 5.091ns (75.736%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  btn_IBUF_inst/O
                         net (fo=2, routed)           4.274     5.781    btn_debounce/btn_IBUF
    SLICE_X83Y115        LUT1 (Prop_lut1_I0_O)        0.124     5.905 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.817     6.722    btn_debounce/clear
    SLICE_X82Y111        FDRE                                         r  btn_debounce/c_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.591    -1.430    btn_debounce/CLK_50
    SLICE_X82Y111        FDRE                                         r  btn_debounce/c_reg[5]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.722ns  (logic 1.631ns (24.264%)  route 5.091ns (75.736%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  btn_IBUF_inst/O
                         net (fo=2, routed)           4.274     5.781    btn_debounce/btn_IBUF
    SLICE_X83Y115        LUT1 (Prop_lut1_I0_O)        0.124     5.905 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.817     6.722    btn_debounce/clear
    SLICE_X82Y111        FDRE                                         r  btn_debounce/c_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.591    -1.430    btn_debounce/CLK_50
    SLICE_X82Y111        FDRE                                         r  btn_debounce/c_reg[6]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.722ns  (logic 1.631ns (24.264%)  route 5.091ns (75.736%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  btn_IBUF_inst/O
                         net (fo=2, routed)           4.274     5.781    btn_debounce/btn_IBUF
    SLICE_X83Y115        LUT1 (Prop_lut1_I0_O)        0.124     5.905 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.817     6.722    btn_debounce/clear
    SLICE_X82Y111        FDRE                                         r  btn_debounce/c_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.591    -1.430    btn_debounce/CLK_50
    SLICE_X82Y111        FDRE                                         r  btn_debounce/c_reg[7]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.571ns  (logic 1.631ns (24.821%)  route 4.940ns (75.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  btn_IBUF_inst/O
                         net (fo=2, routed)           4.274     5.781    btn_debounce/btn_IBUF
    SLICE_X83Y115        LUT1 (Prop_lut1_I0_O)        0.124     5.905 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.666     6.571    btn_debounce/clear
    SLICE_X82Y112        FDRE                                         r  btn_debounce/c_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         1.590    -1.431    btn_debounce/CLK_50
    SLICE_X82Y112        FDRE                                         r  btn_debounce/c_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 decide_btn
                            (input port)
  Destination:            a_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.128ns  (logic 0.496ns (23.290%)  route 1.633ns (76.710%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  decide_btn (IN)
                         net (fo=0)                   0.000     0.000    decide_btn
    P17                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  decide_btn_IBUF_inst/O
                         net (fo=2, routed)           1.514     1.920    a_debounce/decide_btn_IBUF
    SLICE_X64Y87         LUT6 (Prop_lut6_I4_O)        0.045     1.965 r  a_debounce/o_i_3__0/O
                         net (fo=1, routed)           0.119     2.083    a_debounce/o_i_3__0_n_0
    SLICE_X64Y85         LUT5 (Prop_lut5_I1_O)        0.045     2.128 r  a_debounce/o_i_1__0/O
                         net (fo=1, routed)           0.000     2.128    a_debounce/o_i_1__0_n_0
    SLICE_X64Y85         FDRE                                         r  a_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.835    -0.838    a_debounce/CLK_50
    SLICE_X64Y85         FDRE                                         r  a_debounce/o_reg/C

Slack:                    inf
  Source:                 decide_btn
                            (input port)
  Destination:            a_debounce/c_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.231ns  (logic 0.451ns (20.197%)  route 1.781ns (79.803%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  decide_btn (IN)
                         net (fo=0)                   0.000     0.000    decide_btn
    P17                  IBUF (Prop_ibuf_I_O)         0.406     0.406 f  decide_btn_IBUF_inst/O
                         net (fo=2, routed)           1.582     1.987    a_debounce/decide_btn_IBUF
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.045     2.032 r  a_debounce/c[0]_i_1__0/O
                         net (fo=24, routed)          0.199     2.231    a_debounce/c[0]_i_1__0_n_0
    SLICE_X65Y85         FDRE                                         r  a_debounce/c_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.835    -0.838    a_debounce/CLK_50
    SLICE_X65Y85         FDRE                                         r  a_debounce/c_reg[12]/C

Slack:                    inf
  Source:                 decide_btn
                            (input port)
  Destination:            a_debounce/c_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.231ns  (logic 0.451ns (20.197%)  route 1.781ns (79.803%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  decide_btn (IN)
                         net (fo=0)                   0.000     0.000    decide_btn
    P17                  IBUF (Prop_ibuf_I_O)         0.406     0.406 f  decide_btn_IBUF_inst/O
                         net (fo=2, routed)           1.582     1.987    a_debounce/decide_btn_IBUF
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.045     2.032 r  a_debounce/c[0]_i_1__0/O
                         net (fo=24, routed)          0.199     2.231    a_debounce/c[0]_i_1__0_n_0
    SLICE_X65Y85         FDRE                                         r  a_debounce/c_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.835    -0.838    a_debounce/CLK_50
    SLICE_X65Y85         FDRE                                         r  a_debounce/c_reg[13]/C

Slack:                    inf
  Source:                 decide_btn
                            (input port)
  Destination:            a_debounce/c_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.231ns  (logic 0.451ns (20.197%)  route 1.781ns (79.803%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  decide_btn (IN)
                         net (fo=0)                   0.000     0.000    decide_btn
    P17                  IBUF (Prop_ibuf_I_O)         0.406     0.406 f  decide_btn_IBUF_inst/O
                         net (fo=2, routed)           1.582     1.987    a_debounce/decide_btn_IBUF
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.045     2.032 r  a_debounce/c[0]_i_1__0/O
                         net (fo=24, routed)          0.199     2.231    a_debounce/c[0]_i_1__0_n_0
    SLICE_X65Y85         FDRE                                         r  a_debounce/c_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.835    -0.838    a_debounce/CLK_50
    SLICE_X65Y85         FDRE                                         r  a_debounce/c_reg[14]/C

Slack:                    inf
  Source:                 decide_btn
                            (input port)
  Destination:            a_debounce/c_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.231ns  (logic 0.451ns (20.197%)  route 1.781ns (79.803%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  decide_btn (IN)
                         net (fo=0)                   0.000     0.000    decide_btn
    P17                  IBUF (Prop_ibuf_I_O)         0.406     0.406 f  decide_btn_IBUF_inst/O
                         net (fo=2, routed)           1.582     1.987    a_debounce/decide_btn_IBUF
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.045     2.032 r  a_debounce/c[0]_i_1__0/O
                         net (fo=24, routed)          0.199     2.231    a_debounce/c[0]_i_1__0_n_0
    SLICE_X65Y85         FDRE                                         r  a_debounce/c_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.835    -0.838    a_debounce/CLK_50
    SLICE_X65Y85         FDRE                                         r  a_debounce/c_reg[15]/C

Slack:                    inf
  Source:                 decide_btn
                            (input port)
  Destination:            a_debounce/c_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.236ns  (logic 0.451ns (20.153%)  route 1.786ns (79.847%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  decide_btn (IN)
                         net (fo=0)                   0.000     0.000    decide_btn
    P17                  IBUF (Prop_ibuf_I_O)         0.406     0.406 f  decide_btn_IBUF_inst/O
                         net (fo=2, routed)           1.582     1.987    a_debounce/decide_btn_IBUF
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.045     2.032 r  a_debounce/c[0]_i_1__0/O
                         net (fo=24, routed)          0.204     2.236    a_debounce/c[0]_i_1__0_n_0
    SLICE_X65Y86         FDRE                                         r  a_debounce/c_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.835    -0.838    a_debounce/CLK_50
    SLICE_X65Y86         FDRE                                         r  a_debounce/c_reg[16]/C

Slack:                    inf
  Source:                 decide_btn
                            (input port)
  Destination:            a_debounce/c_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.236ns  (logic 0.451ns (20.153%)  route 1.786ns (79.847%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  decide_btn (IN)
                         net (fo=0)                   0.000     0.000    decide_btn
    P17                  IBUF (Prop_ibuf_I_O)         0.406     0.406 f  decide_btn_IBUF_inst/O
                         net (fo=2, routed)           1.582     1.987    a_debounce/decide_btn_IBUF
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.045     2.032 r  a_debounce/c[0]_i_1__0/O
                         net (fo=24, routed)          0.204     2.236    a_debounce/c[0]_i_1__0_n_0
    SLICE_X65Y86         FDRE                                         r  a_debounce/c_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.835    -0.838    a_debounce/CLK_50
    SLICE_X65Y86         FDRE                                         r  a_debounce/c_reg[17]/C

Slack:                    inf
  Source:                 decide_btn
                            (input port)
  Destination:            a_debounce/c_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.236ns  (logic 0.451ns (20.153%)  route 1.786ns (79.847%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  decide_btn (IN)
                         net (fo=0)                   0.000     0.000    decide_btn
    P17                  IBUF (Prop_ibuf_I_O)         0.406     0.406 f  decide_btn_IBUF_inst/O
                         net (fo=2, routed)           1.582     1.987    a_debounce/decide_btn_IBUF
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.045     2.032 r  a_debounce/c[0]_i_1__0/O
                         net (fo=24, routed)          0.204     2.236    a_debounce/c[0]_i_1__0_n_0
    SLICE_X65Y86         FDRE                                         r  a_debounce/c_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.835    -0.838    a_debounce/CLK_50
    SLICE_X65Y86         FDRE                                         r  a_debounce/c_reg[18]/C

Slack:                    inf
  Source:                 decide_btn
                            (input port)
  Destination:            a_debounce/c_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.236ns  (logic 0.451ns (20.153%)  route 1.786ns (79.847%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  decide_btn (IN)
                         net (fo=0)                   0.000     0.000    decide_btn
    P17                  IBUF (Prop_ibuf_I_O)         0.406     0.406 f  decide_btn_IBUF_inst/O
                         net (fo=2, routed)           1.582     1.987    a_debounce/decide_btn_IBUF
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.045     2.032 r  a_debounce/c[0]_i_1__0/O
                         net (fo=24, routed)          0.204     2.236    a_debounce/c[0]_i_1__0_n_0
    SLICE_X65Y86         FDRE                                         r  a_debounce/c_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.835    -0.838    a_debounce/CLK_50
    SLICE_X65Y86         FDRE                                         r  a_debounce/c_reg[19]/C

Slack:                    inf
  Source:                 decide_btn
                            (input port)
  Destination:            a_debounce/c_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clocking  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.290ns  (logic 0.451ns (19.683%)  route 1.839ns (80.317%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  decide_btn (IN)
                         net (fo=0)                   0.000     0.000    decide_btn
    P17                  IBUF (Prop_ibuf_I_O)         0.406     0.406 f  decide_btn_IBUF_inst/O
                         net (fo=2, routed)           1.582     1.987    a_debounce/decide_btn_IBUF
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.045     2.032 r  a_debounce/c[0]_i_1__0/O
                         net (fo=24, routed)          0.257     2.290    a_debounce/c[0]_i_1__0_n_0
    SLICE_X65Y87         FDRE                                         r  a_debounce/c_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clocking rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/CLK_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/CLK_100_clocking
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    your_instance_name/inst/CLK_50_clocking
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=263, routed)         0.836    -0.837    a_debounce/CLK_50
    SLICE_X65Y87         FDRE                                         r  a_debounce/c_reg[20]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  OV7670_PCLK

Max Delay          1580 Endpoints
Min Delay          1580 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mux_o/decide_m_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.097ns  (logic 0.642ns (4.902%)  route 12.455ns (95.098%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         FDRE                         0.000     0.000 r  mux_o/decide_m_reg/C
    SLICE_X70Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mux_o/decide_m_reg/Q
                         net (fo=21, routed)          1.121     1.639    mux_o/decide_m
    SLICE_X69Y88         LUT3 (Prop_lut3_I2_O)        0.124     1.763 r  mux_o/fb_i_11/O
                         net (fo=104, routed)        11.335    13.097    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y34         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.383     1.383 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.939     3.323    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.414 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.716     5.129    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mux_o/decide_m_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.759ns  (logic 0.642ns (5.032%)  route 12.117ns (94.968%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         FDRE                         0.000     0.000 r  mux_o/decide_m_reg/C
    SLICE_X70Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mux_o/decide_m_reg/Q
                         net (fo=21, routed)          1.121     1.639    mux_o/decide_m
    SLICE_X69Y88         LUT3 (Prop_lut3_I2_O)        0.124     1.763 r  mux_o/fb_i_11/O
                         net (fo=104, routed)        10.997    12.759    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y33         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.383     1.383 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.939     3.323    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.414 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.721     5.134    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mux_o/decide_m_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.722ns  (logic 0.642ns (5.046%)  route 12.080ns (94.954%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         FDRE                         0.000     0.000 r  mux_o/decide_m_reg/C
    SLICE_X70Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mux_o/decide_m_reg/Q
                         net (fo=21, routed)          1.121     1.639    mux_o/decide_m
    SLICE_X69Y88         LUT3 (Prop_lut3_I2_O)        0.124     1.763 r  mux_o/fb_i_11/O
                         net (fo=104, routed)        10.959    12.722    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y30         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.383     1.383 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.939     3.323    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.414 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.731     5.144    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mux_o/decide_m_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.421ns  (logic 0.642ns (5.168%)  route 11.779ns (94.832%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         FDRE                         0.000     0.000 r  mux_o/decide_m_reg/C
    SLICE_X70Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mux_o/decide_m_reg/Q
                         net (fo=21, routed)          1.121     1.639    mux_o/decide_m
    SLICE_X69Y88         LUT3 (Prop_lut3_I2_O)        0.124     1.763 r  mux_o/fb_i_11/O
                         net (fo=104, routed)        10.659    12.421    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y32         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.383     1.383 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.939     3.323    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.414 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.726     5.139    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y32         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mux_o/decide_m_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.384ns  (logic 0.642ns (5.184%)  route 11.742ns (94.816%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         FDRE                         0.000     0.000 r  mux_o/decide_m_reg/C
    SLICE_X70Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mux_o/decide_m_reg/Q
                         net (fo=21, routed)          1.121     1.639    mux_o/decide_m
    SLICE_X69Y88         LUT3 (Prop_lut3_I2_O)        0.124     1.763 r  mux_o/fb_i_11/O
                         net (fo=104, routed)        10.621    12.384    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y29         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.383     1.383 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.939     3.323    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.414 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.554     4.968    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mux_o/decide_m_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.308ns  (logic 0.642ns (5.216%)  route 11.666ns (94.784%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         FDRE                         0.000     0.000 r  mux_o/decide_m_reg/C
    SLICE_X70Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mux_o/decide_m_reg/Q
                         net (fo=21, routed)          1.194     1.712    mux_o/decide_m
    SLICE_X70Y86         LUT3 (Prop_lut3_I2_O)        0.124     1.836 r  mux_o/fb_i_18/O
                         net (fo=104, routed)        10.471    12.308    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y34         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.383     1.383 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.939     3.323    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.414 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.716     5.129    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mux_o/decide_m_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.286ns  (logic 0.670ns (5.453%)  route 11.616ns (94.547%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         FDRE                         0.000     0.000 r  mux_o/decide_m_reg/C
    SLICE_X70Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mux_o/decide_m_reg/Q
                         net (fo=21, routed)          1.255     1.773    mux_o/decide_m
    SLICE_X69Y88         LUT3 (Prop_lut3_I2_O)        0.152     1.925 r  mux_o/fb_i_9/O
                         net (fo=104, routed)        10.361    12.286    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y33         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.383     1.383 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.939     3.323    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.414 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.721     5.134    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mux_o/decide_m_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.276ns  (logic 0.670ns (5.458%)  route 11.606ns (94.542%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         FDRE                         0.000     0.000 r  mux_o/decide_m_reg/C
    SLICE_X70Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mux_o/decide_m_reg/Q
                         net (fo=21, routed)          1.255     1.773    mux_o/decide_m
    SLICE_X69Y88         LUT3 (Prop_lut3_I2_O)        0.152     1.925 r  mux_o/fb_i_9/O
                         net (fo=104, routed)        10.352    12.276    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y31         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.383     1.383 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.939     3.323    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.414 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.730     5.143    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mux_o/decide_m_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.164ns  (logic 0.670ns (5.508%)  route 11.494ns (94.492%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         FDRE                         0.000     0.000 r  mux_o/decide_m_reg/C
    SLICE_X70Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mux_o/decide_m_reg/Q
                         net (fo=21, routed)          1.255     1.773    mux_o/decide_m
    SLICE_X69Y88         LUT3 (Prop_lut3_I2_O)        0.152     1.925 r  mux_o/fb_i_9/O
                         net (fo=104, routed)        10.239    12.164    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y34         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.383     1.383 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.939     3.323    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.414 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.716     5.129    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mux_o/decide_m_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.083ns  (logic 0.642ns (5.313%)  route 11.441ns (94.687%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         FDRE                         0.000     0.000 r  mux_o/decide_m_reg/C
    SLICE_X70Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mux_o/decide_m_reg/Q
                         net (fo=21, routed)          1.121     1.639    mux_o/decide_m
    SLICE_X69Y88         LUT3 (Prop_lut3_I2_O)        0.124     1.763 r  mux_o/fb_i_11/O
                         net (fo=104, routed)        10.321    12.083    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y31         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         1.383     1.383 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.939     3.323    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.414 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.730     5.143    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mux_o/decide_m_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.416%)  route 0.501ns (70.584%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         FDRE                         0.000     0.000 r  mux_o/decide_m_reg/C
    SLICE_X70Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mux_o/decide_m_reg/Q
                         net (fo=21, routed)          0.169     0.333    mux_o/decide_m
    SLICE_X70Y86         LUT3 (Prop_lut3_I2_O)        0.045     0.378 r  mux_o/fb_i_20/O
                         net (fo=104, routed)         0.332     0.710    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y17         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.058     1.468    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.905     2.402    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mux_o/decide_m_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.209ns (28.485%)  route 0.525ns (71.515%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         FDRE                         0.000     0.000 r  mux_o/decide_m_reg/C
    SLICE_X70Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mux_o/decide_m_reg/Q
                         net (fo=21, routed)          0.169     0.333    mux_o/decide_m
    SLICE_X70Y86         LUT3 (Prop_lut3_I2_O)        0.045     0.378 r  mux_o/fb_i_20/O
                         net (fo=104, routed)         0.356     0.734    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y18         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.058     1.468    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.879     2.376    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mux_o/decide_m_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.209ns (27.165%)  route 0.560ns (72.835%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         FDRE                         0.000     0.000 r  mux_o/decide_m_reg/C
    SLICE_X70Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mux_o/decide_m_reg/Q
                         net (fo=21, routed)          0.169     0.333    mux_o/decide_m
    SLICE_X70Y86         LUT3 (Prop_lut3_I2_O)        0.045     0.378 r  mux_o/fb_i_20/O
                         net (fo=104, routed)         0.391     0.769    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y18         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.058     1.468    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.907     2.404    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 OV7670_D[0]
                            (input port)
  Destination:            capture/d_latch_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.379ns (47.185%)  route 0.424ns (52.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  OV7670_D[0] (IN)
                         net (fo=0)                   0.000     0.000    OV7670_D[0]
    H4                   IBUF (Prop_ibuf_I_O)         0.379     0.379 r  OV7670_D_IBUF[0]_inst/O
                         net (fo=1, routed)           0.424     0.803    capture/OV7670_D_IBUF[0]
    SLICE_X83Y100        FDRE                                         r  capture/d_latch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.058     1.468    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.874     2.371    capture/OV7670_PCLK_IBUF_BUFG
    SLICE_X83Y100        FDRE                                         r  capture/d_latch_reg[0]/C

Slack:                    inf
  Source:                 mux_o/decide_m_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.209ns (25.597%)  route 0.607ns (74.403%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         FDRE                         0.000     0.000 r  mux_o/decide_m_reg/C
    SLICE_X70Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mux_o/decide_m_reg/Q
                         net (fo=21, routed)          0.169     0.333    mux_o/decide_m
    SLICE_X70Y86         LUT3 (Prop_lut3_I2_O)        0.045     0.378 r  mux_o/fb_i_20/O
                         net (fo=104, routed)         0.438     0.816    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y16         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.058     1.468    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.900     2.397    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mux_o/decide_m_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.209ns (24.889%)  route 0.631ns (75.111%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         FDRE                         0.000     0.000 r  mux_o/decide_m_reg/C
    SLICE_X70Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mux_o/decide_m_reg/Q
                         net (fo=21, routed)          0.169     0.333    mux_o/decide_m
    SLICE_X70Y86         LUT3 (Prop_lut3_I2_O)        0.045     0.378 r  mux_o/fb_i_20/O
                         net (fo=104, routed)         0.462     0.840    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y19         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.058     1.468    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.880     2.377    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mux_o/decide_m_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.209ns (24.889%)  route 0.631ns (75.111%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         FDRE                         0.000     0.000 r  mux_o/decide_m_reg/C
    SLICE_X70Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mux_o/decide_m_reg/Q
                         net (fo=21, routed)          0.169     0.333    mux_o/decide_m
    SLICE_X70Y86         LUT3 (Prop_lut3_I2_O)        0.045     0.378 r  mux_o/fb_i_20/O
                         net (fo=104, routed)         0.462     0.840    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y17         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.058     1.468    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.877     2.374    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mux_o/decide_m_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.209ns (24.594%)  route 0.641ns (75.406%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         FDRE                         0.000     0.000 r  mux_o/decide_m_reg/C
    SLICE_X70Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mux_o/decide_m_reg/Q
                         net (fo=21, routed)          0.366     0.530    mux_o/decide_m
    SLICE_X70Y87         LUT3 (Prop_lut3_I2_O)        0.045     0.575 r  mux_o/fb_i_16/O
                         net (fo=104, routed)         0.275     0.850    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X2Y17         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.058     1.468    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.905     2.402    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mux_o/decide_m_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.209ns (24.029%)  route 0.661ns (75.971%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         FDRE                         0.000     0.000 r  mux_o/decide_m_reg/C
    SLICE_X70Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mux_o/decide_m_reg/Q
                         net (fo=21, routed)          0.366     0.530    mux_o/decide_m
    SLICE_X70Y87         LUT3 (Prop_lut3_I2_O)        0.045     0.575 r  mux_o/fb_i_16/O
                         net (fo=104, routed)         0.295     0.870    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y17         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.058     1.468    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.877     2.374    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mux_o/decide_m_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by OV7670_PCLK  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.209ns (23.909%)  route 0.665ns (76.091%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         FDRE                         0.000     0.000 r  mux_o/decide_m_reg/C
    SLICE_X70Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mux_o/decide_m_reg/Q
                         net (fo=21, routed)          0.402     0.566    mux_o/decide_m
    SLICE_X69Y88         LUT3 (Prop_lut3_I2_O)        0.045     0.611 r  mux_o/fb_i_11/O
                         net (fo=104, routed)         0.263     0.874    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y17         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    J3                                                0.000     0.000 r  OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    OV7670_PCLK
    J3                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.058     1.468    OV7670_PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.877     2.374    fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK





