{"vcs1":{"timestamp_begin":1682283029.740689621, "rt":0.47, "ut":0.22, "st":0.11}}
{"vcselab":{"timestamp_begin":1682283030.287715053, "rt":0.47, "ut":0.23, "st":0.10}}
{"link":{"timestamp_begin":1682283030.821338106, "rt":0.24, "ut":0.08, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682283029.400811058}
{"VCS_COMP_START_TIME": 1682283029.400811058}
{"VCS_COMP_END_TIME": 1682283031.139835969}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 338332}}
{"stitch_vcselab": {"peak_mem": 238980}}
