xpm_memory.sv,systemverilog,xpm,../../../../../../../tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_VCOMP.vhd,
dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
register_file.v,verilog,xil_defaultlib,../../../../cpu.gen/sources_1/ip/register_file/sim/register_file.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
