// Seed: 969873275
module module_0 (
    output tri id_0,
    output wire id_1,
    input uwire id_2,
    output wor id_3,
    output uwire id_4[~  1 : -1],
    output tri0 id_5,
    input tri id_6,
    input wand id_7,
    input tri0 id_8,
    input wand id_9,
    input tri1 id_10,
    output wand id_11,
    output tri0 id_12,
    output tri0 id_13
    , id_19,
    output supply0 id_14,
    output tri1 id_15,
    input wor id_16,
    output supply1 id_17
);
  uwire id_20;
  assign id_19 = "";
  assign id_20 = -1 - -1;
  wire id_21, id_22;
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    input tri1 id_2
    , id_4
);
  logic id_5, id_6 = id_0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.id_9 = 0;
endmodule
