
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ff_n40C_1v95 Corner ===================================

Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002363    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000054    0.000027    1.000027 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007882    0.056108    0.373814    1.373841 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.056108    0.000253    1.374093 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.205464    0.213449    1.587543 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.211081    0.025147    1.612689 v i_sram.sram0/DI[15] (CF_SRAM_1024x32)
                                              1.612689   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.594343    1.448986   library hold time
                                              1.448986   data required time
---------------------------------------------------------------------------------------------
                                              1.448986   data required time
                                             -1.612689   data arrival time
---------------------------------------------------------------------------------------------
                                              0.163703   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002952    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000071    0.000036    1.000036 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007612    0.055113    0.372654    1.372690 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.055113    0.000235    1.372926 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.206952    0.216061    1.588987 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.212885    0.025081    1.614068 v i_sram.sram0/DI[14] (CF_SRAM_1024x32)
                                              1.614068   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.593866    1.448510   library hold time
                                              1.448510   data required time
---------------------------------------------------------------------------------------------
                                              1.448510   data required time
                                             -1.614068   data arrival time
---------------------------------------------------------------------------------------------
                                              0.165558   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002363    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000054    0.000027    1.000027 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007882    0.056108    0.373814    1.373841 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.056108    0.000253    1.374093 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.205464    0.213449    1.587543 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.209975    0.022962    1.610505 v i_sram.sram1/DI[15] (CF_SRAM_1024x32)
                                              1.610505   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.594695    1.439429   library hold time
                                              1.439429   data required time
---------------------------------------------------------------------------------------------
                                              1.439429   data required time
                                             -1.610505   data arrival time
---------------------------------------------------------------------------------------------
                                              0.171076   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002952    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000071    0.000036    1.000036 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007612    0.055113    0.372654    1.372690 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.055113    0.000235    1.372926 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.206952    0.216061    1.588987 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.211666    0.022753    1.611739 v i_sram.sram1/DI[14] (CF_SRAM_1024x32)
                                              1.611739   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.594248    1.438982   library hold time
                                              1.438982   data required time
---------------------------------------------------------------------------------------------
                                              1.438982   data required time
                                             -1.611739   data arrival time
---------------------------------------------------------------------------------------------
                                              0.172757   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002992    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000080    0.000040    1.000040 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007310    0.054012    0.371349    1.371389 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.054012    0.000214    1.371603 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.220088    0.229234    1.600837 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.231035    0.037263    1.638100 v i_sram.sram4/DI[10] (CF_SRAM_1024x32)
                                              1.638100   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.588956    1.461588   library hold time
                                              1.461588   data required time
---------------------------------------------------------------------------------------------
                                              1.461588   data required time
                                             -1.638100   data arrival time
---------------------------------------------------------------------------------------------
                                              0.176512   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002916    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000078    0.000039    1.000039 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007357    0.054181    0.371553    1.371592 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.054181    0.000217    1.371808 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.223760    0.231187    1.602996 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.233693    0.036339    1.639334 v i_sram.sram4/DI[11] (CF_SRAM_1024x32)
                                              1.639334   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.588253    1.460886   library hold time
                                              1.460886   data required time
---------------------------------------------------------------------------------------------
                                              1.460886   data required time
                                             -1.639334   data arrival time
---------------------------------------------------------------------------------------------
                                              0.178449   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002292    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000052    0.000026    1.000026 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007106    0.053252    0.370494    1.370520 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.053252    0.000136    1.370655 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.228101    0.220203    1.590858 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.235780    0.030477    1.621335 v i_sram.sram0/DI[4] (CF_SRAM_1024x32)
                                              1.621335   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.587819    1.442462   library hold time
                                              1.442462   data required time
---------------------------------------------------------------------------------------------
                                              1.442462   data required time
                                             -1.621335   data arrival time
---------------------------------------------------------------------------------------------
                                              0.178873   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002920    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000082    0.000041    1.000041 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.053741    0.371025    1.371066 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.053741    0.000210    1.371276 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.219902    0.221850    1.593126 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.228125    0.030957    1.624083 v i_sram.sram0/DI[8] (CF_SRAM_1024x32)
                                              1.624083   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.589841    1.444485   library hold time
                                              1.444485   data required time
---------------------------------------------------------------------------------------------
                                              1.444485   data required time
                                             -1.624083   data arrival time
---------------------------------------------------------------------------------------------
                                              0.179599   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002542    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000061    0.000031    1.000031 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007224    0.053704    0.370973    1.371004 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.053704    0.000210    1.371214 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.207608    0.204653    1.575867 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.233792    0.049885    1.625753 v i_sram.sram0/DI[21] (CF_SRAM_1024x32)
                                              1.625753   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.588344    1.442988   library hold time
                                              1.442988   data required time
---------------------------------------------------------------------------------------------
                                              1.442988   data required time
                                             -1.625753   data arrival time
---------------------------------------------------------------------------------------------
                                              0.182765   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002992    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000080    0.000040    1.000040 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007310    0.054012    0.371349    1.371389 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.054012    0.000214    1.371603 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.220088    0.229234    1.600837 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.230669    0.036682    1.637519 v i_sram.sram5/DI[10] (CF_SRAM_1024x32)
                                              1.637519   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.589106    1.453719   library hold time
                                              1.453719   data required time
---------------------------------------------------------------------------------------------
                                              1.453719   data required time
                                             -1.637519   data arrival time
---------------------------------------------------------------------------------------------
                                              0.183799   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002552    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000061    0.000031    1.000031 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007222    0.053695    0.370963    1.370994 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.053695    0.000210    1.371204 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.208183    0.204530    1.575734 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.235902    0.051948    1.627682 v i_sram.sram0/DI[25] (CF_SRAM_1024x32)
                                              1.627682   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.587787    1.442430   library hold time
                                              1.442430   data required time
---------------------------------------------------------------------------------------------
                                              1.442430   data required time
                                             -1.627682   data arrival time
---------------------------------------------------------------------------------------------
                                              0.185252   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002916    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000078    0.000039    1.000039 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007357    0.054181    0.371553    1.371592 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.054181    0.000217    1.371808 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.223760    0.231187    1.602996 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.233246    0.035583    1.638579 v i_sram.sram5/DI[11] (CF_SRAM_1024x32)
                                              1.638579   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.588425    1.453038   library hold time
                                              1.453038   data required time
---------------------------------------------------------------------------------------------
                                              1.453038   data required time
                                             -1.638579   data arrival time
---------------------------------------------------------------------------------------------
                                              0.185540   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002992    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000080    0.000040    1.000040 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007310    0.054012    0.371349    1.371389 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.054012    0.000214    1.371603 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.220088    0.229234    1.600837 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.226952    0.030167    1.631003 v i_sram.sram0/DI[10] (CF_SRAM_1024x32)
                                              1.631003   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.590151    1.444794   library hold time
                                              1.444794   data required time
---------------------------------------------------------------------------------------------
                                              1.444794   data required time
                                             -1.631003   data arrival time
---------------------------------------------------------------------------------------------
                                              0.186209   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002427    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000058    0.000029    1.000029 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007241    0.053763    0.371044    1.371073 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.053763    0.000210    1.371284 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.229820    0.237905    1.609189 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.240223    0.037817    1.647006 v i_sram.sram4/DI[9] (CF_SRAM_1024x32)
                                              1.647006   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.586529    1.459161   library hold time
                                              1.459161   data required time
---------------------------------------------------------------------------------------------
                                              1.459161   data required time
                                             -1.647006   data arrival time
---------------------------------------------------------------------------------------------
                                              0.187845   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002916    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000078    0.000039    1.000039 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007357    0.054181    0.371553    1.371592 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.054181    0.000217    1.371808 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.223760    0.231187    1.602996 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.229735    0.028942    1.631938 v i_sram.sram0/DI[11] (CF_SRAM_1024x32)
                                              1.631938   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.589416    1.444059   library hold time
                                              1.444059   data required time
---------------------------------------------------------------------------------------------
                                              1.444059   data required time
                                             -1.631938   data arrival time
---------------------------------------------------------------------------------------------
                                              0.187879   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002920    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000082    0.000041    1.000041 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.053741    0.371025    1.371066 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.053741    0.000210    1.371276 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.219902    0.221850    1.593126 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.227389    0.029731    1.622857 v i_sram.sram1/DI[8] (CF_SRAM_1024x32)
                                              1.622857   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.590095    1.434829   library hold time
                                              1.434829   data required time
---------------------------------------------------------------------------------------------
                                              1.434829   data required time
                                             -1.622857   data arrival time
---------------------------------------------------------------------------------------------
                                              0.188028   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002738    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000069    0.000035    1.000035 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007629    0.055173    0.372731    1.372766 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.055173    0.000231    1.372997 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.230863    0.234990    1.607987 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.241717    0.039049    1.647036 v i_sram.sram4/DI[2] (CF_SRAM_1024x32)
                                              1.647036   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.586134    1.458766   library hold time
                                              1.458766   data required time
---------------------------------------------------------------------------------------------
                                              1.458766   data required time
                                             -1.647036   data arrival time
---------------------------------------------------------------------------------------------
                                              0.188269   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002292    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000052    0.000026    1.000026 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007106    0.053252    0.370494    1.370520 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.053252    0.000136    1.370655 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.228101    0.220203    1.590858 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.235547    0.030090    1.620949 v i_sram.sram1/DI[4] (CF_SRAM_1024x32)
                                              1.620949   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.587940    1.432674   library hold time
                                              1.432674   data required time
---------------------------------------------------------------------------------------------
                                              1.432674   data required time
                                             -1.620949   data arrival time
---------------------------------------------------------------------------------------------
                                              0.188274   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002241    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000051    0.000026    1.000026 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007065    0.053108    0.370317    1.370343 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.053108    0.000135    1.370477 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.209257    0.202501    1.572979 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.243824    0.056939    1.629918 v i_sram.sram0/DI[28] (CF_SRAM_1024x32)
                                              1.629918   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.585694    1.440338   library hold time
                                              1.440338   data required time
---------------------------------------------------------------------------------------------
                                              1.440338   data required time
                                             -1.629918   data arrival time
---------------------------------------------------------------------------------------------
                                              0.189580   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002542    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000061    0.000031    1.000031 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007224    0.053704    0.370973    1.371004 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.053704    0.000210    1.371214 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.207608    0.204653    1.575867 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.231693    0.047913    1.623781 v i_sram.sram1/DI[21] (CF_SRAM_1024x32)
                                              1.623781   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.588958    1.433692   library hold time
                                              1.433692   data required time
---------------------------------------------------------------------------------------------
                                              1.433692   data required time
                                             -1.623781   data arrival time
---------------------------------------------------------------------------------------------
                                              0.190089   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002003    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000042    0.000021    1.000021 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007405    0.054356    0.371752    1.371773 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.054356    0.000220    1.371993 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.225223    0.218001    1.589993 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.240662    0.041717    1.631710 v i_sram.sram0/DI[16] (CF_SRAM_1024x32)
                                              1.631710   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.586529    1.441173   library hold time
                                              1.441173   data required time
---------------------------------------------------------------------------------------------
                                              1.441173   data required time
                                             -1.631710   data arrival time
---------------------------------------------------------------------------------------------
                                              0.190537   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002363    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000054    0.000027    1.000027 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007882    0.056108    0.373814    1.373841 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.056108    0.000253    1.374093 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.205464    0.213449    1.587543 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.211143    0.025263    1.612805 v i_sram.sram3/DI[15] (CF_SRAM_1024x32)
                                              1.612805   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.594678    1.422092   library hold time
                                              1.422092   data required time
---------------------------------------------------------------------------------------------
                                              1.422092   data required time
                                             -1.612805   data arrival time
---------------------------------------------------------------------------------------------
                                              0.190714   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002992    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000080    0.000040    1.000040 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007310    0.054012    0.371349    1.371389 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.054012    0.000214    1.371603 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.220088    0.229234    1.600837 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.224821    0.025640    1.626477 v i_sram.sram1/DI[10] (CF_SRAM_1024x32)
                                              1.626477   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.590774    1.435507   library hold time
                                              1.435507   data required time
---------------------------------------------------------------------------------------------
                                              1.435507   data required time
                                             -1.626477   data arrival time
---------------------------------------------------------------------------------------------
                                              0.190969   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002363    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000054    0.000027    1.000027 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007882    0.056108    0.373814    1.373841 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.056108    0.000253    1.374093 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.205464    0.213449    1.587543 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.209423    0.021767    1.609310 v i_sram.sram2/DI[15] (CF_SRAM_1024x32)
                                              1.609310   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.595147    1.418119   library hold time
                                              1.418119   data required time
---------------------------------------------------------------------------------------------
                                              1.418119   data required time
                                             -1.609310   data arrival time
---------------------------------------------------------------------------------------------
                                              0.191192   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002553    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000061    0.000031    1.000031 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007222    0.053695    0.370963    1.370994 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053695    0.000210    1.371204 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.220633    0.213530    1.584734 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.241959    0.047534    1.632268 v i_sram.sram0/DI[19] (CF_SRAM_1024x32)
                                              1.632268   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.586187    1.440830   library hold time
                                              1.440830   data required time
---------------------------------------------------------------------------------------------
                                              1.440830   data required time
                                             -1.632268   data arrival time
---------------------------------------------------------------------------------------------
                                              0.191438   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002552    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000061    0.000031    1.000031 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007222    0.053695    0.370963    1.370994 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.053695    0.000210    1.371204 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.208183    0.204530    1.575734 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.233212    0.049438    1.625172 v i_sram.sram1/DI[25] (CF_SRAM_1024x32)
                                              1.625172   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.588557    1.433291   library hold time
                                              1.433291   data required time
---------------------------------------------------------------------------------------------
                                              1.433291   data required time
                                             -1.625172   data arrival time
---------------------------------------------------------------------------------------------
                                              0.191881   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002916    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000078    0.000039    1.000039 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007357    0.054181    0.371553    1.371592 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.054181    0.000217    1.371808 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.223760    0.231187    1.602996 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.227888    0.024634    1.627629 v i_sram.sram1/DI[11] (CF_SRAM_1024x32)
                                              1.627629   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.589963    1.434697   library hold time
                                              1.434697   data required time
---------------------------------------------------------------------------------------------
                                              1.434697   data required time
                                             -1.627629   data arrival time
---------------------------------------------------------------------------------------------
                                              0.192932   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002427    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000058    0.000029    1.000029 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007241    0.053763    0.371044    1.371073 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.053763    0.000210    1.371284 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.229820    0.237905    1.609189 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.239006    0.035709    1.644898 v i_sram.sram5/DI[9] (CF_SRAM_1024x32)
                                              1.644898   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.586903    1.451517   library hold time
                                              1.451517   data required time
---------------------------------------------------------------------------------------------
                                              1.451517   data required time
                                             -1.644898   data arrival time
---------------------------------------------------------------------------------------------
                                              0.193381   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002574    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000061    0.000031    1.000031 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007242    0.053765    0.371049    1.371079 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.053765    0.000210    1.371290 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.214588    0.206133    1.577423 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.245145    0.056044    1.633467 v i_sram.sram0/DI[29] (CF_SRAM_1024x32)
                                              1.633467   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.585345    1.439989   library hold time
                                              1.439989   data required time
---------------------------------------------------------------------------------------------
                                              1.439989   data required time
                                             -1.633467   data arrival time
---------------------------------------------------------------------------------------------
                                              0.193478   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002542    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000061    0.000031    1.000031 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007224    0.053704    0.370973    1.371004 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.053704    0.000210    1.371214 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.207608    0.204653    1.575867 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.221520    0.037330    1.613197 v i_sram.sram3/DI[21] (CF_SRAM_1024x32)
                                              1.613197   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.591937    1.419351   library hold time
                                              1.419351   data required time
---------------------------------------------------------------------------------------------
                                              1.419351   data required time
                                             -1.613197   data arrival time
---------------------------------------------------------------------------------------------
                                              0.193846   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002427    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000058    0.000029    1.000029 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007241    0.053763    0.371044    1.371073 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.053763    0.000210    1.371284 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.229820    0.237905    1.609189 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.235091    0.027826    1.637015 v i_sram.sram0/DI[9] (CF_SRAM_1024x32)
                                              1.637015   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.588001    1.442644   library hold time
                                              1.442644   data required time
---------------------------------------------------------------------------------------------
                                              1.442644   data required time
                                             -1.637015   data arrival time
---------------------------------------------------------------------------------------------
                                              0.194370   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002005    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000042    0.000021    1.000021 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007400    0.054336    0.371727    1.371748 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.054336    0.000220    1.371968 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.216271    0.208767    1.580735 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.244643    0.053842    1.634577 v i_sram.sram0/DI[24] (CF_SRAM_1024x32)
                                              1.634577   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.585478    1.440121   library hold time
                                              1.440121   data required time
---------------------------------------------------------------------------------------------
                                              1.440121   data required time
                                             -1.634577   data arrival time
---------------------------------------------------------------------------------------------
                                              0.194455   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002952    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000071    0.000036    1.000036 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007612    0.055113    0.372654    1.372690 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.055113    0.000235    1.372926 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.206952    0.216061    1.588987 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.214033    0.027073    1.616060 v i_sram.sram3/DI[14] (CF_SRAM_1024x32)
                                              1.616060   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.593915    1.421328   library hold time
                                              1.421328   data required time
---------------------------------------------------------------------------------------------
                                              1.421328   data required time
                                             -1.616060   data arrival time
---------------------------------------------------------------------------------------------
                                              0.194732   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002952    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000071    0.000036    1.000036 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007612    0.055113    0.372654    1.372690 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.055113    0.000235    1.372926 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.206952    0.216061    1.588987 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.212081    0.023576    1.612562 v i_sram.sram2/DI[14] (CF_SRAM_1024x32)
                                              1.612562   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.594444    1.417416   library hold time
                                              1.417416   data required time
---------------------------------------------------------------------------------------------
                                              1.417416   data required time
                                             -1.612562   data arrival time
---------------------------------------------------------------------------------------------
                                              0.195146   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001977    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000042    0.000021    1.000021 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007136    0.053362    0.370624    1.370645 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.053362    0.000138    1.370783 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.233818    0.231930    1.602713 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.242055    0.034713    1.637426 v i_sram.sram0/DI[1] (CF_SRAM_1024x32)
                                              1.637426   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.586161    1.440805   library hold time
                                              1.440805   data required time
---------------------------------------------------------------------------------------------
                                              1.440805   data required time
                                             -1.637426   data arrival time
---------------------------------------------------------------------------------------------
                                              0.196621   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002538    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000062    0.000031    1.000031 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007256    0.053819    0.371112    1.371143 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.053819    0.000212    1.371354 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.233399    0.241174    1.612528 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.237890    0.026214    1.638742 v i_sram.sram0/DI[5] (CF_SRAM_1024x32)
                                              1.638742   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.587262    1.441905   library hold time
                                              1.441905   data required time
---------------------------------------------------------------------------------------------
                                              1.441905   data required time
                                             -1.638742   data arrival time
---------------------------------------------------------------------------------------------
                                              0.196837   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002241    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000051    0.000026    1.000026 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007065    0.053108    0.370317    1.370343 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.053108    0.000135    1.370477 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.209257    0.202501    1.572979 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.241613    0.055036    1.628015 v i_sram.sram1/DI[28] (CF_SRAM_1024x32)
                                              1.628015   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.586338    1.431072   library hold time
                                              1.431072   data required time
---------------------------------------------------------------------------------------------
                                              1.431072   data required time
                                             -1.628015   data arrival time
---------------------------------------------------------------------------------------------
                                              0.196943   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002003    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000042    0.000021    1.000021 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007405    0.054356    0.371752    1.371773 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.054356    0.000220    1.371993 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.225223    0.218001    1.589993 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.239001    0.039665    1.629658 v i_sram.sram1/DI[16] (CF_SRAM_1024x32)
                                              1.629658   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.587028    1.431762   library hold time
                                              1.431762   data required time
---------------------------------------------------------------------------------------------
                                              1.431762   data required time
                                             -1.629658   data arrival time
---------------------------------------------------------------------------------------------
                                              0.197896   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002553    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000061    0.000031    1.000031 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007222    0.053695    0.370963    1.370994 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053695    0.000210    1.371204 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.220633    0.213530    1.584734 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.240129    0.045605    1.630340 v i_sram.sram1/DI[19] (CF_SRAM_1024x32)
                                              1.630340   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.586730    1.431464   library hold time
                                              1.431464   data required time
---------------------------------------------------------------------------------------------
                                              1.431464   data required time
                                             -1.630340   data arrival time
---------------------------------------------------------------------------------------------
                                              0.198876   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000068    0.000034    1.000034 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007250    0.053797    0.371087    1.371121 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.053797    0.000212    1.371333 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.239651    0.246305    1.617638 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.249975    0.038654    1.656292 v i_sram.sram4/DI[13] (CF_SRAM_1024x32)
                                              1.656292   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.583953    1.456585   library hold time
                                              1.456585   data required time
---------------------------------------------------------------------------------------------
                                              1.456585   data required time
                                             -1.656292   data arrival time
---------------------------------------------------------------------------------------------
                                              0.199707   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002545    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000061    0.000031    1.000031 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007539    0.054846    0.372336    1.372367 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.054846    0.000230    1.372597 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.224314    0.213948    1.586545 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.249800    0.052356    1.638901 v i_sram.sram0/DI[20] (CF_SRAM_1024x32)
                                              1.638901   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.584116    1.438759   library hold time
                                              1.438759   data required time
---------------------------------------------------------------------------------------------
                                              1.438759   data required time
                                             -1.638901   data arrival time
---------------------------------------------------------------------------------------------
                                              0.200142   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002634    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000065    0.000032    1.000032 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007665    0.055303    0.372881    1.372913 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.055303    0.000234    1.373147 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.240529    0.242298    1.615444 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.252529    0.041012    1.656456 v i_sram.sram4/DI[12] (CF_SRAM_1024x32)
                                              1.656456   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.583278    1.455911   library hold time
                                              1.455911   data required time
---------------------------------------------------------------------------------------------
                                              1.455911   data required time
                                             -1.656456   data arrival time
---------------------------------------------------------------------------------------------
                                              0.200546   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002574    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000061    0.000031    1.000031 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007242    0.053765    0.371049    1.371079 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.053765    0.000210    1.371290 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.214588    0.206133    1.577423 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.243083    0.054119    1.631542 v i_sram.sram1/DI[29] (CF_SRAM_1024x32)
                                              1.631542   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.585950    1.430683   library hold time
                                              1.430683   data required time
---------------------------------------------------------------------------------------------
                                              1.430683   data required time
                                             -1.631542   data arrival time
---------------------------------------------------------------------------------------------
                                              0.200859   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002738    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000069    0.000035    1.000035 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007629    0.055173    0.372731    1.372766 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.055173    0.000231    1.372997 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.230863    0.234990    1.607987 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.239220    0.034642    1.642629 v i_sram.sram0/DI[2] (CF_SRAM_1024x32)
                                              1.642629   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.586910    1.441554   library hold time
                                              1.441554   data required time
---------------------------------------------------------------------------------------------
                                              1.441554   data required time
                                             -1.642629   data arrival time
---------------------------------------------------------------------------------------------
                                              0.201075   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002344    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000053    0.000027    1.000027 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007636    0.055198    0.372750    1.372776 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.055198    0.000237    1.373014 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.231851    0.241317    1.614331 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.237615    0.029219    1.643550 v i_sram.sram0/DI[7] (CF_SRAM_1024x32)
                                              1.643550   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.587334    1.441978   library hold time
                                              1.441978   data required time
---------------------------------------------------------------------------------------------
                                              1.441978   data required time
                                             -1.643550   data arrival time
---------------------------------------------------------------------------------------------
                                              0.201572   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002427    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000058    0.000029    1.000029 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007241    0.053763    0.371044    1.371073 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.053763    0.000210    1.371284 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.229820    0.237905    1.609189 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.234179    0.025601    1.634790 v i_sram.sram1/DI[9] (CF_SRAM_1024x32)
                                              1.634790   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.588302    1.433035   library hold time
                                              1.433035   data required time
---------------------------------------------------------------------------------------------
                                              1.433035   data required time
                                             -1.634790   data arrival time
---------------------------------------------------------------------------------------------
                                              0.201755   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002005    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000042    0.000021    1.000021 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007400    0.054336    0.371727    1.371748 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.054336    0.000220    1.371968 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.216271    0.208767    1.580735 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.242629    0.051939    1.632674 v i_sram.sram1/DI[24] (CF_SRAM_1024x32)
                                              1.632674   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.586070    1.430804   library hold time
                                              1.430804   data required time
---------------------------------------------------------------------------------------------
                                              1.430804   data required time
                                             -1.632674   data arrival time
---------------------------------------------------------------------------------------------
                                              0.201871   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002241    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000051    0.000026    1.000026 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007065    0.053108    0.370317    1.370343 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.053108    0.000135    1.370477 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.209257    0.202501    1.572979 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.231774    0.046164    1.619143 v i_sram.sram3/DI[28] (CF_SRAM_1024x32)
                                              1.619143   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.589229    1.416642   library hold time
                                              1.416642   data required time
---------------------------------------------------------------------------------------------
                                              1.416642   data required time
                                             -1.619143   data arrival time
---------------------------------------------------------------------------------------------
                                              0.202501   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002552    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000061    0.000031    1.000031 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007222    0.053695    0.370963    1.370994 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.053695    0.000210    1.371204 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.208183    0.204530    1.575734 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.228109    0.044422    1.620156 v i_sram.sram3/DI[25] (CF_SRAM_1024x32)
                                              1.620156   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.590197    1.417610   library hold time
                                              1.417610   data required time
---------------------------------------------------------------------------------------------
                                              1.417610   data required time
                                             -1.620156   data arrival time
---------------------------------------------------------------------------------------------
                                              0.202546   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002710    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000069    0.000035    1.000035 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007466    0.054579    0.372021    1.372056 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.054579    0.000228    1.372283 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.237875    0.235916    1.608199 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.246123    0.035059    1.643258 v i_sram.sram0/DI[0] (CF_SRAM_1024x32)
                                              1.643258   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.585087    1.439730   library hold time
                                              1.439730   data required time
---------------------------------------------------------------------------------------------
                                              1.439730   data required time
                                             -1.643258   data arrival time
---------------------------------------------------------------------------------------------
                                              0.203528   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002574    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000061    0.000031    1.000031 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007242    0.053765    0.371049    1.371079 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.053765    0.000210    1.371290 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.214588    0.206133    1.577423 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.232054    0.043109    1.620531 v i_sram.sram3/DI[29] (CF_SRAM_1024x32)
                                              1.620531   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.589155    1.416569   library hold time
                                              1.416569   data required time
---------------------------------------------------------------------------------------------
                                              1.416569   data required time
                                             -1.620531   data arrival time
---------------------------------------------------------------------------------------------
                                              0.203963   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002344    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000053    0.000027    1.000027 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007636    0.055198    0.372750    1.372776 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.055198    0.000237    1.373014 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.231851    0.241317    1.614331 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.247846    0.047138    1.661469 v i_sram.sram4/DI[7] (CF_SRAM_1024x32)
                                              1.661469   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.584515    1.457147   library hold time
                                              1.457147   data required time
---------------------------------------------------------------------------------------------
                                              1.457147   data required time
                                             -1.661469   data arrival time
---------------------------------------------------------------------------------------------
                                              0.204321   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002538    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000062    0.000031    1.000031 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007256    0.053819    0.371112    1.371143 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.053819    0.000212    1.371354 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.233399    0.241174    1.612528 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.237362    0.024786    1.637315 v i_sram.sram1/DI[5] (CF_SRAM_1024x32)
                                              1.637315   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.587461    1.432195   library hold time
                                              1.432195   data required time
---------------------------------------------------------------------------------------------
                                              1.432195   data required time
                                             -1.637315   data arrival time
---------------------------------------------------------------------------------------------
                                              0.205120   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003083    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000081    0.000041    1.000041 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007757    0.055641    0.373286    1.373327 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.055641    0.000236    1.373564 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.223644    0.212830    1.586394 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.253832    0.056522    1.642916 v i_sram.sram0/DI[26] (CF_SRAM_1024x32)
                                              1.642916   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.583051    1.437694   library hold time
                                              1.437694   data required time
---------------------------------------------------------------------------------------------
                                              1.437694   data required time
                                             -1.642916   data arrival time
---------------------------------------------------------------------------------------------
                                              0.205222   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002542    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000061    0.000031    1.000031 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007224    0.053704    0.370973    1.371004 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.053704    0.000210    1.371214 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.207608    0.204653    1.575867 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.227366    0.043672    1.619539 v i_sram.sram2/DI[21] (CF_SRAM_1024x32)
                                              1.619539   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.590407    1.413379   library hold time
                                              1.413379   data required time
---------------------------------------------------------------------------------------------
                                              1.413379   data required time
                                             -1.619539   data arrival time
---------------------------------------------------------------------------------------------
                                              0.206160   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000068    0.000034    1.000034 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007250    0.053797    0.371087    1.371121 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.053797    0.000212    1.371333 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.239651    0.246305    1.617638 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.249344    0.037534    1.655172 v i_sram.sram5/DI[13] (CF_SRAM_1024x32)
                                              1.655172   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.584173    1.448786   library hold time
                                              1.448786   data required time
---------------------------------------------------------------------------------------------
                                              1.448786   data required time
                                             -1.655172   data arrival time
---------------------------------------------------------------------------------------------
                                              0.206385   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002552    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000061    0.000031    1.000031 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007222    0.053695    0.370963    1.370994 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.053695    0.000210    1.371204 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.208183    0.204530    1.575734 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.227831    0.044137    1.619871 v i_sram.sram2/DI[25] (CF_SRAM_1024x32)
                                              1.619871   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.590284    1.413256   library hold time
                                              1.413256   data required time
---------------------------------------------------------------------------------------------
                                              1.413256   data required time
                                             -1.619871   data arrival time
---------------------------------------------------------------------------------------------
                                              0.206615   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002634    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000065    0.000032    1.000032 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007665    0.055303    0.372881    1.372913 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.055303    0.000234    1.373147 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.240529    0.242298    1.615444 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.251619    0.039544    1.654988 v i_sram.sram5/DI[12] (CF_SRAM_1024x32)
                                              1.654988   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.583572    1.448185   library hold time
                                              1.448185   data required time
---------------------------------------------------------------------------------------------
                                              1.448185   data required time
                                             -1.654988   data arrival time
---------------------------------------------------------------------------------------------
                                              0.206803   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002553    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000061    0.000031    1.000031 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007222    0.053695    0.370963    1.370994 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053695    0.000210    1.371204 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.220633    0.213530    1.584734 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.233799    0.038284    1.623019 v i_sram.sram3/DI[19] (CF_SRAM_1024x32)
                                              1.623019   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.588694    1.416108   library hold time
                                              1.416108   data required time
---------------------------------------------------------------------------------------------
                                              1.416108   data required time
                                             -1.623019   data arrival time
---------------------------------------------------------------------------------------------
                                              0.206911   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002545    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000061    0.000031    1.000031 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007539    0.054846    0.372336    1.372367 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.054846    0.000230    1.372597 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.224314    0.213948    1.586545 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.247723    0.050297    1.636842 v i_sram.sram1/DI[20] (CF_SRAM_1024x32)
                                              1.636842   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.584724    1.429458   library hold time
                                              1.429458   data required time
---------------------------------------------------------------------------------------------
                                              1.429458   data required time
                                             -1.636842   data arrival time
---------------------------------------------------------------------------------------------
                                              0.207384   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002851    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000075    0.000038    1.000038 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.053741    0.371023    1.371061 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.053741    0.000210    1.371271 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.246881    0.244324    1.615595 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.252587    0.030289    1.645884 v i_sram.sram0/DI[3] (CF_SRAM_1024x32)
                                              1.645884   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.583380    1.438023   library hold time
                                              1.438023   data required time
---------------------------------------------------------------------------------------------
                                              1.438023   data required time
                                             -1.645884   data arrival time
---------------------------------------------------------------------------------------------
                                              0.207861   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002538    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000062    0.000031    1.000031 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007256    0.053819    0.371112    1.371143 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.053819    0.000212    1.371354 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.233399    0.241174    1.612528 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.252344    0.051318    1.663846 v i_sram.sram4/DI[5] (CF_SRAM_1024x32)
                                              1.663846   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.583327    1.455960   library hold time
                                              1.455960   data required time
---------------------------------------------------------------------------------------------
                                              1.455960   data required time
                                             -1.663846   data arrival time
---------------------------------------------------------------------------------------------
                                              0.207886   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001977    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000042    0.000021    1.000021 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007136    0.053362    0.370624    1.370645 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.053362    0.000138    1.370783 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.233818    0.231930    1.602713 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.254868    0.053498    1.656211 v i_sram.sram5/DI[1] (CF_SRAM_1024x32)
                                              1.656211   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.582714    1.447327   library hold time
                                              1.447327   data required time
---------------------------------------------------------------------------------------------
                                              1.447327   data required time
                                             -1.656211   data arrival time
---------------------------------------------------------------------------------------------
                                              0.208883   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002634    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000065    0.000032    1.000032 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007665    0.055303    0.372881    1.372913 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.055303    0.000234    1.373147 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.240529    0.242298    1.615444 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.247862    0.032789    1.648233 v i_sram.sram0/DI[12] (CF_SRAM_1024x32)
                                              1.648233   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.584628    1.439271   library hold time
                                              1.439271   data required time
---------------------------------------------------------------------------------------------
                                              1.439271   data required time
                                             -1.648233   data arrival time
---------------------------------------------------------------------------------------------
                                              0.208962   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001977    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000042    0.000021    1.000021 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007136    0.053362    0.370624    1.370645 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.053362    0.000138    1.370783 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.233818    0.231930    1.602713 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.243273    0.036915    1.639628 v i_sram.sram1/DI[1] (CF_SRAM_1024x32)
                                              1.639628   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.585900    1.430633   library hold time
                                              1.430633   data required time
---------------------------------------------------------------------------------------------
                                              1.430633   data required time
                                             -1.639628   data arrival time
---------------------------------------------------------------------------------------------
                                              0.208995   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002344    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000053    0.000027    1.000027 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007636    0.055198    0.372750    1.372776 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.055198    0.000237    1.373014 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.231851    0.241317    1.614331 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.236712    0.027048    1.641379 v i_sram.sram1/DI[7] (CF_SRAM_1024x32)
                                              1.641379   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.587633    1.432366   library hold time
                                              1.432366   data required time
---------------------------------------------------------------------------------------------
                                              1.432366   data required time
                                             -1.641379   data arrival time
---------------------------------------------------------------------------------------------
                                              0.209012   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000068    0.000034    1.000034 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007250    0.053797    0.371087    1.371121 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.053797    0.000212    1.371333 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.239651    0.246305    1.617638 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.246216    0.031391    1.649029 v i_sram.sram0/DI[13] (CF_SRAM_1024x32)
                                              1.649029   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.585062    1.439706   library hold time
                                              1.439706   data required time
---------------------------------------------------------------------------------------------
                                              1.439706   data required time
                                             -1.649029   data arrival time
---------------------------------------------------------------------------------------------
                                              0.209323   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002920    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000082    0.000041    1.000041 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.053741    0.371025    1.371066 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.053741    0.000210    1.371276 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.219902    0.221850    1.593126 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.227429    0.029799    1.622925 v i_sram.sram2/DI[8] (CF_SRAM_1024x32)
                                              1.622925   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.590390    1.413362   library hold time
                                              1.413362   data required time
---------------------------------------------------------------------------------------------
                                              1.413362   data required time
                                             -1.622925   data arrival time
---------------------------------------------------------------------------------------------
                                              0.209562   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002920    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000082    0.000041    1.000041 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.053741    0.371025    1.371066 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.053741    0.000210    1.371276 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.219902    0.221850    1.593126 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.230023    0.033914    1.627040 v i_sram.sram3/DI[8] (CF_SRAM_1024x32)
                                              1.627040   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.589691    1.417105   library hold time
                                              1.417105   data required time
---------------------------------------------------------------------------------------------
                                              1.417105   data required time
                                             -1.627040   data arrival time
---------------------------------------------------------------------------------------------
                                              0.209935   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002344    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000053    0.000027    1.000027 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007636    0.055198    0.372750    1.372776 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.055198    0.000237    1.373014 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.231851    0.241317    1.614331 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.246528    0.045217    1.659547 v i_sram.sram5/DI[7] (CF_SRAM_1024x32)
                                              1.659547   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.584916    1.449530   library hold time
                                              1.449530   data required time
---------------------------------------------------------------------------------------------
                                              1.449530   data required time
                                             -1.659547   data arrival time
---------------------------------------------------------------------------------------------
                                              0.210017   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002738    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000069    0.000035    1.000035 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007629    0.055173    0.372731    1.372766 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.055173    0.000231    1.372997 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.230863    0.234990    1.607987 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.250473    0.051664    1.659651 v i_sram.sram5/DI[2] (CF_SRAM_1024x32)
                                              1.659651   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.583874    1.448488   library hold time
                                              1.448488   data required time
---------------------------------------------------------------------------------------------
                                              1.448488   data required time
                                             -1.659651   data arrival time
---------------------------------------------------------------------------------------------
                                              0.211163   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002710    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000069    0.000035    1.000035 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007466    0.054579    0.372021    1.372056 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.054579    0.000228    1.372283 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.237875    0.235916    1.608199 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.261522    0.057271    1.665470 v i_sram.sram4/DI[0] (CF_SRAM_1024x32)
                                              1.665470   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.580903    1.453535   library hold time
                                              1.453535   data required time
---------------------------------------------------------------------------------------------
                                              1.453535   data required time
                                             -1.665470   data arrival time
---------------------------------------------------------------------------------------------
                                              0.211935   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002241    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000051    0.000026    1.000026 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007065    0.053108    0.370317    1.370343 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.053108    0.000135    1.370477 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.209257    0.202501    1.572979 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.236047    0.050116    1.623095 v i_sram.sram2/DI[28] (CF_SRAM_1024x32)
                                              1.623095   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.588114    1.411086   library hold time
                                              1.411086   data required time
---------------------------------------------------------------------------------------------
                                              1.411086   data required time
                                             -1.623095   data arrival time
---------------------------------------------------------------------------------------------
                                              0.212009   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002738    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000069    0.000035    1.000035 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007629    0.055173    0.372731    1.372766 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.055173    0.000231    1.372997 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.230863    0.234990    1.607987 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.239754    0.035632    1.643619 v i_sram.sram1/DI[2] (CF_SRAM_1024x32)
                                              1.643619   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.586829    1.431563   library hold time
                                              1.431563   data required time
---------------------------------------------------------------------------------------------
                                              1.431563   data required time
                                             -1.643619   data arrival time
---------------------------------------------------------------------------------------------
                                              0.212056   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003083    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000081    0.000041    1.000041 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007757    0.055641    0.373286    1.373327 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.055641    0.000236    1.373564 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.223644    0.212830    1.586394 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.251456    0.054288    1.640682 v i_sram.sram1/DI[26] (CF_SRAM_1024x32)
                                              1.640682   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.583738    1.428472   library hold time
                                              1.428472   data required time
---------------------------------------------------------------------------------------------
                                              1.428472   data required time
                                             -1.640682   data arrival time
---------------------------------------------------------------------------------------------
                                              0.212211   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002963    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000080    0.000040    1.000040 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371300    1.371340 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.053971    0.000213    1.371553 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.227811    0.202202    1.573755 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.268109    0.072699    1.646453 v i_sram.sram0/DI[6] (CF_SRAM_1024x32)
                                              1.646453   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.579279    1.433923   library hold time
                                              1.433923   data required time
---------------------------------------------------------------------------------------------
                                              1.433923   data required time
                                             -1.646453   data arrival time
---------------------------------------------------------------------------------------------
                                              0.212530   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002545    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000061    0.000031    1.000031 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007539    0.054846    0.372336    1.372367 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.054846    0.000230    1.372597 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.224314    0.213948    1.586545 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.239033    0.040829    1.627373 v i_sram.sram3/DI[20] (CF_SRAM_1024x32)
                                              1.627373   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.587311    1.414725   library hold time
                                              1.414725   data required time
---------------------------------------------------------------------------------------------
                                              1.414725   data required time
                                             -1.627373   data arrival time
---------------------------------------------------------------------------------------------
                                              0.212648   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002528    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000061    0.000030    1.000030 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007227    0.053712    0.370983    1.371014 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.053712    0.000210    1.371224 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.232604    0.214359    1.585583 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.266596    0.061463    1.647046 v i_sram.sram0/DI[27] (CF_SRAM_1024x32)
                                              1.647046   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.579679    1.434323   library hold time
                                              1.434323   data required time
---------------------------------------------------------------------------------------------
                                              1.434323   data required time
                                             -1.647046   data arrival time
---------------------------------------------------------------------------------------------
                                              0.212724   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002003    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000042    0.000021    1.000021 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007405    0.054356    0.371752    1.371773 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.054356    0.000220    1.371993 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.225223    0.218001    1.589993 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.237868    0.038207    1.628200 v i_sram.sram3/DI[16] (CF_SRAM_1024x32)
                                              1.628200   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.587619    1.415033   library hold time
                                              1.415033   data required time
---------------------------------------------------------------------------------------------
                                              1.415033   data required time
                                             -1.628200   data arrival time
---------------------------------------------------------------------------------------------
                                              0.213167   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002538    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000062    0.000031    1.000031 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007256    0.053819    0.371112    1.371143 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.053819    0.000212    1.371354 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.233399    0.241174    1.612528 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.250860    0.049310    1.661838 v i_sram.sram5/DI[5] (CF_SRAM_1024x32)
                                              1.661838   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.583772    1.448386   library hold time
                                              1.448386   data required time
---------------------------------------------------------------------------------------------
                                              1.448386   data required time
                                             -1.661838   data arrival time
---------------------------------------------------------------------------------------------
                                              0.213452   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002005    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000042    0.000021    1.000021 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007400    0.054336    0.371727    1.371748 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.054336    0.000220    1.371968 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.216271    0.208767    1.580735 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.238250    0.047668    1.628403 v i_sram.sram3/DI[24] (CF_SRAM_1024x32)
                                              1.628403   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.587518    1.414932   library hold time
                                              1.414932   data required time
---------------------------------------------------------------------------------------------
                                              1.414932   data required time
                                             -1.628403   data arrival time
---------------------------------------------------------------------------------------------
                                              0.213471   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002916    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000078    0.000039    1.000039 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007357    0.054181    0.371553    1.371592 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.054181    0.000217    1.371808 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.223760    0.231187    1.602996 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.229506    0.028449    1.631445 v i_sram.sram3/DI[11] (CF_SRAM_1024x32)
                                              1.631445   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.589828    1.417241   library hold time
                                              1.417241   data required time
---------------------------------------------------------------------------------------------
                                              1.417241   data required time
                                             -1.631445   data arrival time
---------------------------------------------------------------------------------------------
                                              0.214203   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002003    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000042    0.000021    1.000021 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007405    0.054356    0.371752    1.371773 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.054356    0.000220    1.371993 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.225223    0.218001    1.589993 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.235851    0.035454    1.625447 v i_sram.sram2/DI[16] (CF_SRAM_1024x32)
                                              1.625447   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.588166    1.411138   library hold time
                                              1.411138   data required time
---------------------------------------------------------------------------------------------
                                              1.411138   data required time
                                             -1.625447   data arrival time
---------------------------------------------------------------------------------------------
                                              0.214309   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002634    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000065    0.000032    1.000032 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007665    0.055303    0.372881    1.372913 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.055303    0.000234    1.373147 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.240529    0.242298    1.615444 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.246037    0.028900    1.644344 v i_sram.sram1/DI[12] (CF_SRAM_1024x32)
                                              1.644344   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.585169    1.429903   library hold time
                                              1.429903   data required time
---------------------------------------------------------------------------------------------
                                              1.429903   data required time
                                             -1.644344   data arrival time
---------------------------------------------------------------------------------------------
                                              0.214441   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002992    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000080    0.000040    1.000040 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007310    0.054012    0.371349    1.371389 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.054012    0.000214    1.371603 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.220088    0.229234    1.600837 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.227637    0.031472    1.632308 v i_sram.sram3/DI[10] (CF_SRAM_1024x32)
                                              1.632308   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.590321    1.417735   library hold time
                                              1.417735   data required time
---------------------------------------------------------------------------------------------
                                              1.417735   data required time
                                             -1.632308   data arrival time
---------------------------------------------------------------------------------------------
                                              0.214573   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000068    0.000034    1.000034 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007250    0.053797    0.371087    1.371121 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.053797    0.000212    1.371333 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.239651    0.246305    1.617638 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.244475    0.027335    1.644973 v i_sram.sram1/DI[13] (CF_SRAM_1024x32)
                                              1.644973   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.585582    1.430316   library hold time
                                              1.430316   data required time
---------------------------------------------------------------------------------------------
                                              1.430316   data required time
                                             -1.644973   data arrival time
---------------------------------------------------------------------------------------------
                                              0.214657   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002005    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000042    0.000021    1.000021 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007400    0.054336    0.371727    1.371748 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.054336    0.000220    1.371968 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.216271    0.208767    1.580735 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.236008    0.045377    1.626112 v i_sram.sram2/DI[24] (CF_SRAM_1024x32)
                                              1.626112   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.588125    1.411096   library hold time
                                              1.411096   data required time
---------------------------------------------------------------------------------------------
                                              1.411096   data required time
                                             -1.626112   data arrival time
---------------------------------------------------------------------------------------------
                                              0.215016   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001977    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000042    0.000021    1.000021 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007136    0.053362    0.370624    1.370645 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.053362    0.000138    1.370783 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.233818    0.231930    1.602713 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.264994    0.065344    1.668057 v i_sram.sram4/DI[1] (CF_SRAM_1024x32)
                                              1.668057   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.579986    1.452618   library hold time
                                              1.452618   data required time
---------------------------------------------------------------------------------------------
                                              1.452618   data required time
                                             -1.668057   data arrival time
---------------------------------------------------------------------------------------------
                                              0.215439   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002916    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000078    0.000039    1.000039 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007357    0.054181    0.371553    1.371592 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.054181    0.000217    1.371808 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.223760    0.231187    1.602996 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.228342    0.025772    1.628768 v i_sram.sram2/DI[11] (CF_SRAM_1024x32)
                                              1.628768   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.590149    1.413121   library hold time
                                              1.413121   data required time
---------------------------------------------------------------------------------------------
                                              1.413121   data required time
                                             -1.628768   data arrival time
---------------------------------------------------------------------------------------------
                                              0.215647   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002553    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000061    0.000031    1.000031 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007222    0.053695    0.370963    1.370994 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053695    0.000210    1.371204 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.220633    0.213530    1.584734 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.236840    0.041952    1.626686 v i_sram.sram2/DI[19] (CF_SRAM_1024x32)
                                              1.626686   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.587905    1.410877   library hold time
                                              1.410877   data required time
---------------------------------------------------------------------------------------------
                                              1.410877   data required time
                                             -1.626686   data arrival time
---------------------------------------------------------------------------------------------
                                              0.215810   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002992    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000080    0.000040    1.000040 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007310    0.054012    0.371349    1.371389 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.054012    0.000214    1.371603 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.220088    0.229234    1.600837 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.226244    0.028751    1.629587 v i_sram.sram2/DI[10] (CF_SRAM_1024x32)
                                              1.629587   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.590704    1.413675   library hold time
                                              1.413675   data required time
---------------------------------------------------------------------------------------------
                                              1.413675   data required time
                                             -1.629587   data arrival time
---------------------------------------------------------------------------------------------
                                              0.215912   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002574    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000061    0.000031    1.000031 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007242    0.053765    0.371049    1.371079 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.053765    0.000210    1.371290 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.214588    0.206133    1.577423 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.237976    0.049249    1.626672 v i_sram.sram2/DI[29] (CF_SRAM_1024x32)
                                              1.626672   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.587605    1.410577   library hold time
                                              1.410577   data required time
---------------------------------------------------------------------------------------------
                                              1.410577   data required time
                                             -1.626672   data arrival time
---------------------------------------------------------------------------------------------
                                              0.216096   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002710    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000069    0.000035    1.000035 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007466    0.054579    0.372021    1.372056 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.054579    0.000228    1.372283 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.237875    0.235916    1.608199 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.259164    0.054379    1.662578 v i_sram.sram5/DI[0] (CF_SRAM_1024x32)
                                              1.662578   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.581579    1.446192   library hold time
                                              1.446192   data required time
---------------------------------------------------------------------------------------------
                                              1.446192   data required time
                                             -1.662578   data arrival time
---------------------------------------------------------------------------------------------
                                              0.216386   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002292    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000052    0.000026    1.000026 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007106    0.053252    0.370494    1.370520 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.053252    0.000136    1.370655 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.228101    0.220203    1.590858 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.242469    0.039874    1.630733 v i_sram.sram3/DI[4] (CF_SRAM_1024x32)
                                              1.630733   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.586404    1.413817   library hold time
                                              1.413817   data required time
---------------------------------------------------------------------------------------------
                                              1.413817   data required time
                                             -1.630733   data arrival time
---------------------------------------------------------------------------------------------
                                              0.216915   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002963    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000080    0.000040    1.000040 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371300    1.371340 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.053971    0.000213    1.371553 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.227811    0.202202    1.573755 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.286606    0.090412    1.664167 v i_sram.sram4/DI[6] (CF_SRAM_1024x32)
                                              1.664167   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.574277    1.446910   library hold time
                                              1.446910   data required time
---------------------------------------------------------------------------------------------
                                              1.446910   data required time
                                             -1.664167   data arrival time
---------------------------------------------------------------------------------------------
                                              0.217257   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002292    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000052    0.000026    1.000026 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007106    0.053252    0.370494    1.370520 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.053252    0.000136    1.370655 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.228101    0.220203    1.590858 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.240740    0.037674    1.628532 v i_sram.sram2/DI[4] (CF_SRAM_1024x32)
                                              1.628532   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.586875    1.409847   library hold time
                                              1.409847   data required time
---------------------------------------------------------------------------------------------
                                              1.409847   data required time
                                             -1.628532   data arrival time
---------------------------------------------------------------------------------------------
                                              0.218686   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002963    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000080    0.000040    1.000040 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371300    1.371340 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.053971    0.000213    1.371553 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.227811    0.202202    1.573755 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.265369    0.069915    1.643670 v i_sram.sram1/DI[6] (CF_SRAM_1024x32)
                                              1.643670   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.580063    1.424797   library hold time
                                              1.424797   data required time
---------------------------------------------------------------------------------------------
                                              1.424797   data required time
                                             -1.643670   data arrival time
---------------------------------------------------------------------------------------------
                                              0.218873   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002528    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000061    0.000030    1.000030 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007227    0.053712    0.370983    1.371014 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.053712    0.000210    1.371224 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.232604    0.214359    1.585583 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.264003    0.059076    1.644660 v i_sram.sram1/DI[27] (CF_SRAM_1024x32)
                                              1.644660   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.580424    1.425158   library hold time
                                              1.425158   data required time
---------------------------------------------------------------------------------------------
                                              1.425158   data required time
                                             -1.644660   data arrival time
---------------------------------------------------------------------------------------------
                                              0.219502   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002710    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000069    0.000035    1.000035 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007466    0.054579    0.372021    1.372056 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.054579    0.000228    1.372283 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.237875    0.235916    1.608199 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.249393    0.040764    1.648963 v i_sram.sram1/DI[0] (CF_SRAM_1024x32)
                                              1.648963   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.584283    1.429017   library hold time
                                              1.429017   data required time
---------------------------------------------------------------------------------------------
                                              1.429017   data required time
                                             -1.648963   data arrival time
---------------------------------------------------------------------------------------------
                                              0.219946   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001977    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000042    0.000021    1.000021 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007136    0.053362    0.370624    1.370645 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.053362    0.000138    1.370783 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.233818    0.231930    1.602713 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.258722    0.058150    1.660863 v i_sram.sram7/DI[1] (CF_SRAM_1024x32)
                                              1.660863   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.581978    1.440819   library hold time
                                              1.440819   data required time
---------------------------------------------------------------------------------------------
                                              1.440819   data required time
                                             -1.660863   data arrival time
---------------------------------------------------------------------------------------------
                                              0.220044   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002851    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000075    0.000038    1.000038 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.053741    0.371023    1.371061 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.053741    0.000210    1.371271 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.246881    0.244324    1.615595 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.253572    0.032513    1.648108 v i_sram.sram1/DI[3] (CF_SRAM_1024x32)
                                              1.648108   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.583179    1.427913   library hold time
                                              1.427913   data required time
---------------------------------------------------------------------------------------------
                                              1.427913   data required time
                                             -1.648108   data arrival time
---------------------------------------------------------------------------------------------
                                              0.220195   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003083    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000081    0.000041    1.000041 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007757    0.055641    0.373286    1.373327 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.055641    0.000236    1.373564 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.223644    0.212830    1.586394 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.244492    0.047420    1.633814 v i_sram.sram3/DI[26] (CF_SRAM_1024x32)
                                              1.633814   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.585869    1.413283   library hold time
                                              1.413283   data required time
---------------------------------------------------------------------------------------------
                                              1.413283   data required time
                                             -1.633814   data arrival time
---------------------------------------------------------------------------------------------
                                              0.220531   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002851    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000075    0.000038    1.000038 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.053741    0.371023    1.371061 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.053741    0.000210    1.371271 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.246881    0.244324    1.615595 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.269110    0.056801    1.672397 v i_sram.sram4/DI[3] (CF_SRAM_1024x32)
                                              1.672397   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.578899    1.451531   library hold time
                                              1.451531   data required time
---------------------------------------------------------------------------------------------
                                              1.451531   data required time
                                             -1.672397   data arrival time
---------------------------------------------------------------------------------------------
                                              0.220866   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.292045    0.113530    1.642665 v i_sram.sram0/BEN[15] (CF_SRAM_1024x32)
                                              1.642665   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.566805    1.421448   library hold time
                                              1.421448   data required time
---------------------------------------------------------------------------------------------
                                              1.421448   data required time
                                             -1.642665   data arrival time
---------------------------------------------------------------------------------------------
                                              0.221216   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002545    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000061    0.000031    1.000031 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007539    0.054846    0.372336    1.372367 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.054846    0.000230    1.372597 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.224314    0.213948    1.586545 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.242590    0.044916    1.631460 v i_sram.sram2/DI[20] (CF_SRAM_1024x32)
                                              1.631460   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.586386    1.409358   library hold time
                                              1.409358   data required time
---------------------------------------------------------------------------------------------
                                              1.409358   data required time
                                             -1.631460   data arrival time
---------------------------------------------------------------------------------------------
                                              0.222103   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001977    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000042    0.000021    1.000021 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007136    0.053362    0.370624    1.370645 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.053362    0.000138    1.370783 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.233818    0.231930    1.602713 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.257058    0.056165    1.658878 v i_sram.sram6/DI[1] (CF_SRAM_1024x32)
                                              1.658878   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.582442    1.436511   library hold time
                                              1.436511   data required time
---------------------------------------------------------------------------------------------
                                              1.436511   data required time
                                             -1.658878   data arrival time
---------------------------------------------------------------------------------------------
                                              0.222367   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002963    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000080    0.000040    1.000040 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371300    1.371340 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.053971    0.000213    1.371553 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.227811    0.202202    1.573755 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.284319    0.088287    1.662042 v i_sram.sram5/DI[6] (CF_SRAM_1024x32)
                                              1.662042   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.574934    1.439548   library hold time
                                              1.439548   data required time
---------------------------------------------------------------------------------------------
                                              1.439548   data required time
                                             -1.662042   data arrival time
---------------------------------------------------------------------------------------------
                                              0.222494   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002738    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000069    0.000035    1.000035 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007629    0.055173    0.372731    1.372766 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.055173    0.000231    1.372997 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.230863    0.234990    1.607987 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.254432    0.056574    1.664562 v i_sram.sram7/DI[2] (CF_SRAM_1024x32)
                                              1.664562   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.583112    1.441952   library hold time
                                              1.441952   data required time
---------------------------------------------------------------------------------------------
                                              1.441952   data required time
                                             -1.664562   data arrival time
---------------------------------------------------------------------------------------------
                                              0.222610   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002538    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000062    0.000031    1.000031 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007256    0.053819    0.371112    1.371143 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.053819    0.000212    1.371354 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.233399    0.241174    1.612528 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.253424    0.052737    1.665266 v i_sram.sram7/DI[5] (CF_SRAM_1024x32)
                                              1.665266   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.583378    1.442218   library hold time
                                              1.442218   data required time
---------------------------------------------------------------------------------------------
                                              1.442218   data required time
                                             -1.665266   data arrival time
---------------------------------------------------------------------------------------------
                                              0.223048   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002344    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000053    0.000027    1.000027 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007636    0.055198    0.372750    1.372776 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.055198    0.000237    1.373014 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.231851    0.241317    1.614331 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.251619    0.052289    1.666620 v i_sram.sram7/DI[7] (CF_SRAM_1024x32)
                                              1.666620   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.583855    1.442695   library hold time
                                              1.442695   data required time
---------------------------------------------------------------------------------------------
                                              1.442695   data required time
                                             -1.666620   data arrival time
---------------------------------------------------------------------------------------------
                                              0.223925   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002528    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000061    0.000030    1.000030 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007227    0.053712    0.370983    1.371014 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.053712    0.000210    1.371224 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.232604    0.214359    1.585583 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.254101    0.049380    1.634963 v i_sram.sram3/DI[27] (CF_SRAM_1024x32)
                                              1.634963   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.583331    1.410745   library hold time
                                              1.410745   data required time
---------------------------------------------------------------------------------------------
                                              1.410745   data required time
                                             -1.634963   data arrival time
---------------------------------------------------------------------------------------------
                                              0.224218   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002733    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000069    0.000035    1.000035 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371296    1.371331 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.053971    0.000213    1.371544 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.244534    0.231723    1.603267 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.266472    0.055450    1.658717 v i_sram.sram0/DI[22] (CF_SRAM_1024x32)
                                              1.658717   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.579712    1.434355   library hold time
                                              1.434355   data required time
---------------------------------------------------------------------------------------------
                                              1.434355   data required time
                                             -1.658717   data arrival time
---------------------------------------------------------------------------------------------
                                              0.224361   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002738    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000069    0.000035    1.000035 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007629    0.055173    0.372731    1.372766 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.055173    0.000231    1.372997 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.230863    0.234990    1.607987 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.252853    0.054646    1.662633 v i_sram.sram6/DI[2] (CF_SRAM_1024x32)
                                              1.662633   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.583552    1.437621   library hold time
                                              1.437621   data required time
---------------------------------------------------------------------------------------------
                                              1.437621   data required time
                                             -1.662633   data arrival time
---------------------------------------------------------------------------------------------
                                              0.225012   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002538    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000062    0.000031    1.000031 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007256    0.053819    0.371112    1.371143 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.053819    0.000212    1.371354 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.233399    0.241174    1.612528 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.251898    0.050722    1.663250 v i_sram.sram6/DI[5] (CF_SRAM_1024x32)
                                              1.663250   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.583804    1.437874   library hold time
                                              1.437874   data required time
---------------------------------------------------------------------------------------------
                                              1.437874   data required time
                                             -1.663250   data arrival time
---------------------------------------------------------------------------------------------
                                              0.225377   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002427    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000058    0.000029    1.000029 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007241    0.053763    0.371044    1.371073 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.053763    0.000210    1.371284 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.229820    0.237905    1.609189 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.236859    0.031648    1.640837 v i_sram.sram3/DI[9] (CF_SRAM_1024x32)
                                              1.640837   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.587885    1.415299   library hold time
                                              1.415299   data required time
---------------------------------------------------------------------------------------------
                                              1.415299   data required time
                                             -1.640837   data arrival time
---------------------------------------------------------------------------------------------
                                              0.225538   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002851    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000075    0.000038    1.000038 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.053741    0.371023    1.371061 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.053741    0.000210    1.371271 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.246881    0.244324    1.615595 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.267369    0.054592    1.670187 v i_sram.sram5/DI[3] (CF_SRAM_1024x32)
                                              1.670187   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.579412    1.444025   library hold time
                                              1.444025   data required time
---------------------------------------------------------------------------------------------
                                              1.444025   data required time
                                             -1.670187   data arrival time
---------------------------------------------------------------------------------------------
                                              0.226162   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003083    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000081    0.000041    1.000041 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007757    0.055641    0.373286    1.373327 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.055641    0.000236    1.373564 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.223644    0.212830    1.586394 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.245494    0.048448    1.634842 v i_sram.sram2/DI[26] (CF_SRAM_1024x32)
                                              1.634842   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.585619    1.408591   library hold time
                                              1.408591   data required time
---------------------------------------------------------------------------------------------
                                              1.408591   data required time
                                             -1.634842   data arrival time
---------------------------------------------------------------------------------------------
                                              0.226252   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002344    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000053    0.000027    1.000027 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007636    0.055198    0.372750    1.372776 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.055198    0.000237    1.373014 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.231851    0.241317    1.614331 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.250117    0.050294    1.664624 v i_sram.sram6/DI[7] (CF_SRAM_1024x32)
                                              1.664624   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.584275    1.438344   library hold time
                                              1.438344   data required time
---------------------------------------------------------------------------------------------
                                              1.438344   data required time
                                             -1.664624   data arrival time
---------------------------------------------------------------------------------------------
                                              0.226280   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002351    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000055    0.000027    1.000027 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007821    0.055883    0.373552    1.373579 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.055883    0.000250    1.373829 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.242694    0.231384    1.605214 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.266070    0.056971    1.662184 v i_sram.sram0/DI[23] (CF_SRAM_1024x32)
                                              1.662184   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.579818    1.434462   library hold time
                                              1.434462   data required time
---------------------------------------------------------------------------------------------
                                              1.434462   data required time
                                             -1.662184   data arrival time
---------------------------------------------------------------------------------------------
                                              0.227723   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002427    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000058    0.000029    1.000029 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007241    0.053763    0.371044    1.371073 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.053763    0.000210    1.371284 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.229820    0.237905    1.609189 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.236128    0.030133    1.639322 v i_sram.sram2/DI[9] (CF_SRAM_1024x32)
                                              1.639322   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.588093    1.411065   library hold time
                                              1.411065   data required time
---------------------------------------------------------------------------------------------
                                              1.411065   data required time
                                             -1.639322   data arrival time
---------------------------------------------------------------------------------------------
                                              0.228257   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.299714    0.119061    1.648196 v i_sram.sram0/BEN[14] (CF_SRAM_1024x32)
                                              1.648196   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.565022    1.419666   library hold time
                                              1.419666   data required time
---------------------------------------------------------------------------------------------
                                              1.419666   data required time
                                             -1.648196   data arrival time
---------------------------------------------------------------------------------------------
                                              0.228530   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002710    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000069    0.000035    1.000035 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007466    0.054579    0.372021    1.372056 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.054579    0.000228    1.372283 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.237875    0.235916    1.608199 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.264910    0.061299    1.669498 v i_sram.sram7/DI[0] (CF_SRAM_1024x32)
                                              1.669498   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.580344    1.439184   library hold time
                                              1.439184   data required time
---------------------------------------------------------------------------------------------
                                              1.439184   data required time
                                             -1.669498   data arrival time
---------------------------------------------------------------------------------------------
                                              0.230314   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000068    0.000034    1.000034 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007250    0.053797    0.371087    1.371121 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.053797    0.000212    1.371333 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.239651    0.246305    1.617638 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.244097    0.026361    1.643999 v i_sram.sram3/DI[13] (CF_SRAM_1024x32)
                                              1.643999   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.585974    1.413387   library hold time
                                              1.413387   data required time
---------------------------------------------------------------------------------------------
                                              1.413387   data required time
                                             -1.643999   data arrival time
---------------------------------------------------------------------------------------------
                                              0.230612   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002344    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000053    0.000027    1.000027 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007636    0.055198    0.372750    1.372776 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.055198    0.000237    1.373014 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.231851    0.241317    1.614331 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.238662    0.031531    1.645861 v i_sram.sram3/DI[7] (CF_SRAM_1024x32)
                                              1.645861   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.587409    1.414823   library hold time
                                              1.414823   data required time
---------------------------------------------------------------------------------------------
                                              1.414823   data required time
                                             -1.645861   data arrival time
---------------------------------------------------------------------------------------------
                                              0.231038   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.303497    0.121768    1.650904 v i_sram.sram0/BEN[13] (CF_SRAM_1024x32)
                                              1.650904   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.564512    1.419155   library hold time
                                              1.419155   data required time
---------------------------------------------------------------------------------------------
                                              1.419155   data required time
                                             -1.650904   data arrival time
---------------------------------------------------------------------------------------------
                                              0.231748   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000068    0.000034    1.000034 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007250    0.053797    0.371087    1.371121 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.053797    0.000212    1.371333 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.239651    0.246305    1.617638 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.243038    0.023375    1.641013 v i_sram.sram2/DI[13] (CF_SRAM_1024x32)
                                              1.641013   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.586267    1.409239   library hold time
                                              1.409239   data required time
---------------------------------------------------------------------------------------------
                                              1.409239   data required time
                                             -1.641013   data arrival time
---------------------------------------------------------------------------------------------
                                              0.231773   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002733    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000069    0.000035    1.000035 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371296    1.371331 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.053971    0.000213    1.371544 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.244534    0.231723    1.603267 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.264895    0.053509    1.656776 v i_sram.sram1/DI[22] (CF_SRAM_1024x32)
                                              1.656776   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.580188    1.424922   library hold time
                                              1.424922   data required time
---------------------------------------------------------------------------------------------
                                              1.424922   data required time
                                             -1.656776   data arrival time
---------------------------------------------------------------------------------------------
                                              0.231854   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002351    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000055    0.000027    1.000027 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007821    0.055883    0.373552    1.373579 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.055883    0.000250    1.373829 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.242694    0.231384    1.605214 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.282200    0.074956    1.680170 v i_sram.sram4/DI[23] (CF_SRAM_1024x32)
                                              1.680170   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.575441    1.448074   library hold time
                                              1.448074   data required time
---------------------------------------------------------------------------------------------
                                              1.448074   data required time
                                             -1.680170   data arrival time
---------------------------------------------------------------------------------------------
                                              0.232097   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002733    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000069    0.000035    1.000035 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371296    1.371331 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.053971    0.000213    1.371544 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.244534    0.231723    1.603267 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.285077    0.076286    1.679553 v i_sram.sram4/DI[22] (CF_SRAM_1024x32)
                                              1.679553   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.574681    1.447313   library hold time
                                              1.447313   data required time
---------------------------------------------------------------------------------------------
                                              1.447313   data required time
                                             -1.679553   data arrival time
---------------------------------------------------------------------------------------------
                                              0.232240   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002710    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000069    0.000035    1.000035 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007466    0.054579    0.372021    1.372056 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.054579    0.000228    1.372283 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.237875    0.235916    1.608199 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.263152    0.059226    1.667425 v i_sram.sram6/DI[0] (CF_SRAM_1024x32)
                                              1.667425   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.580832    1.434901   library hold time
                                              1.434901   data required time
---------------------------------------------------------------------------------------------
                                              1.434901   data required time
                                             -1.667425   data arrival time
---------------------------------------------------------------------------------------------
                                              0.232524   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002528    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000061    0.000030    1.000030 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007227    0.053712    0.370983    1.371014 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.053712    0.000210    1.371224 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.232604    0.214359    1.585583 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.257515    0.052827    1.638410 v i_sram.sram2/DI[27] (CF_SRAM_1024x32)
                                              1.638410   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.582444    1.405416   library hold time
                                              1.405416   data required time
---------------------------------------------------------------------------------------------
                                              1.405416   data required time
                                             -1.638410   data arrival time
---------------------------------------------------------------------------------------------
                                              0.232995   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002344    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000053    0.000027    1.000027 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007636    0.055198    0.372750    1.372776 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.055198    0.000237    1.373014 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.231851    0.241317    1.614331 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.237708    0.029431    1.643761 v i_sram.sram2/DI[7] (CF_SRAM_1024x32)
                                              1.643761   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.587676    1.410647   library hold time
                                              1.410647   data required time
---------------------------------------------------------------------------------------------
                                              1.410647   data required time
                                             -1.643761   data arrival time
---------------------------------------------------------------------------------------------
                                              0.233114   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002733    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000069    0.000035    1.000035 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371296    1.371331 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.053971    0.000213    1.371544 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.244534    0.231723    1.603267 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.255507    0.040463    1.643730 v i_sram.sram3/DI[22] (CF_SRAM_1024x32)
                                              1.643730   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.582960    1.410374   library hold time
                                              1.410374   data required time
---------------------------------------------------------------------------------------------
                                              1.410374   data required time
                                             -1.643730   data arrival time
---------------------------------------------------------------------------------------------
                                              0.233357   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002634    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000065    0.000032    1.000032 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007665    0.055303    0.372881    1.372913 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.055303    0.000234    1.373147 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.240529    0.242298    1.615444 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.246896    0.030799    1.646243 v i_sram.sram3/DI[12] (CF_SRAM_1024x32)
                                              1.646243   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.585234    1.412648   library hold time
                                              1.412648   data required time
---------------------------------------------------------------------------------------------
                                              1.412648   data required time
                                             -1.646243   data arrival time
---------------------------------------------------------------------------------------------
                                              0.233595   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.312600    0.127039    1.651850 v i_sram.sram0/BEN[7] (CF_SRAM_1024x32)
                                              1.651850   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.563356    1.417999   library hold time
                                              1.417999   data required time
---------------------------------------------------------------------------------------------
                                              1.417999   data required time
                                             -1.651850   data arrival time
---------------------------------------------------------------------------------------------
                                              0.233851   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002634    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000065    0.000032    1.000032 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007665    0.055303    0.372881    1.372913 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.055303    0.000234    1.373147 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.240529    0.242298    1.615444 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.245336    0.027233    1.642677 v i_sram.sram2/DI[12] (CF_SRAM_1024x32)
                                              1.642677   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.585661    1.408633   library hold time
                                              1.408633   data required time
---------------------------------------------------------------------------------------------
                                              1.408633   data required time
                                             -1.642677   data arrival time
---------------------------------------------------------------------------------------------
                                              0.234045   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002351    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000055    0.000027    1.000027 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007821    0.055883    0.373552    1.373579 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.055883    0.000250    1.373829 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.242694    0.231384    1.605214 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.264482    0.055052    1.660266 v i_sram.sram1/DI[23] (CF_SRAM_1024x32)
                                              1.660266   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.580298    1.425031   library hold time
                                              1.425031   data required time
---------------------------------------------------------------------------------------------
                                              1.425031   data required time
                                             -1.660266   data arrival time
---------------------------------------------------------------------------------------------
                                              0.235234   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.307779    0.124799    1.653935 v i_sram.sram0/BEN[12] (CF_SRAM_1024x32)
                                              1.653935   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.563968    1.418612   library hold time
                                              1.418612   data required time
---------------------------------------------------------------------------------------------
                                              1.418612   data required time
                                             -1.653935   data arrival time
---------------------------------------------------------------------------------------------
                                              0.235323   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002351    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000055    0.000027    1.000027 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007821    0.055883    0.373552    1.373579 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.055883    0.000250    1.373829 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.242694    0.231384    1.605214 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.254099    0.040987    1.646201 v i_sram.sram3/DI[23] (CF_SRAM_1024x32)
                                              1.646201   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.583332    1.410745   library hold time
                                              1.410745   data required time
---------------------------------------------------------------------------------------------
                                              1.410745   data required time
                                             -1.646201   data arrival time
---------------------------------------------------------------------------------------------
                                              0.235455   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.007179    0.000000    0.000000    1.000000 v wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000164    0.000082    1.000082 v input5/A (sky130_fd_sc_hd__buf_8)
     7    0.162298    0.088614    0.118638    1.118720 v input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.090492    0.010324    1.129044 v _388_/B (sky130_fd_sc_hd__nand3_4)
     7    0.102654    0.220922    0.214117    1.343161 ^ _388_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _008_ (net)
                      0.222391    0.014620    1.357780 ^ _389_/A (sky130_fd_sc_hd__inv_16)
    33    0.342050    0.144126    0.088518    1.446298 v _389_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[3] (net)
                      0.172545    0.048128    1.494426 v i_sram.sram3/EN (CF_SRAM_1024x32)
                                              1.494426   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.431426    1.258840   library hold time
                                              1.258840   data required time
---------------------------------------------------------------------------------------------
                                              1.258840   data required time
                                             -1.494426   data arrival time
---------------------------------------------------------------------------------------------
                                              0.235586   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002963    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000080    0.000040    1.000040 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371300    1.371340 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.053971    0.000213    1.371553 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.227811    0.202202    1.573755 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.291076    0.094471    1.668226 v i_sram.sram7/DI[6] (CF_SRAM_1024x32)
                                              1.668226   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.573433    1.432273   library hold time
                                              1.432273   data required time
---------------------------------------------------------------------------------------------
                                              1.432273   data required time
                                             -1.668226   data arrival time
---------------------------------------------------------------------------------------------
                                              0.235953   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002538    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000062    0.000031    1.000031 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007256    0.053819    0.371112    1.371143 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.053819    0.000212    1.371354 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.233399    0.241174    1.612528 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.243483    0.037937    1.650465 v i_sram.sram3/DI[5] (CF_SRAM_1024x32)
                                              1.650465   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.586136    1.413550   library hold time
                                              1.413550   data required time
---------------------------------------------------------------------------------------------
                                              1.413550   data required time
                                             -1.650465   data arrival time
---------------------------------------------------------------------------------------------
                                              0.236916   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002733    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000069    0.000035    1.000035 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371296    1.371331 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.053971    0.000213    1.371544 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.244534    0.231723    1.603267 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.278726    0.069519    1.672786 v i_sram.sram7/DI[22] (CF_SRAM_1024x32)
                                              1.672786   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.576695    1.435535   library hold time
                                              1.435535   data required time
---------------------------------------------------------------------------------------------
                                              1.435535   data required time
                                             -1.672786   data arrival time
---------------------------------------------------------------------------------------------
                                              0.237251   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002733    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000069    0.000035    1.000035 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371296    1.371331 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.053971    0.000213    1.371544 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.244534    0.231723    1.603267 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.282964    0.074067    1.677334 v i_sram.sram5/DI[22] (CF_SRAM_1024x32)
                                              1.677334   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.575292    1.439906   library hold time
                                              1.439906   data required time
---------------------------------------------------------------------------------------------
                                              1.439906   data required time
                                             -1.677334   data arrival time
---------------------------------------------------------------------------------------------
                                              0.237428   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002351    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000055    0.000027    1.000027 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007821    0.055883    0.373552    1.373579 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.055883    0.000250    1.373829 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.242694    0.231384    1.605214 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.280299    0.072952    1.678165 v i_sram.sram5/DI[23] (CF_SRAM_1024x32)
                                              1.678165   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.575996    1.440610   library hold time
                                              1.440610   data required time
---------------------------------------------------------------------------------------------
                                              1.440610   data required time
                                             -1.678165   data arrival time
---------------------------------------------------------------------------------------------
                                              0.237555   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.332563    0.142149    1.671284 v i_sram.sram4/BEN[15] (CF_SRAM_1024x32)
                                              1.671284   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.560704    1.433336   library hold time
                                              1.433336   data required time
---------------------------------------------------------------------------------------------
                                              1.433336   data required time
                                             -1.671284   data arrival time
---------------------------------------------------------------------------------------------
                                              0.237948   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002963    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000080    0.000040    1.000040 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371300    1.371340 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.053971    0.000213    1.371553 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.227811    0.202202    1.573755 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.288781    0.092396    1.666151 v i_sram.sram6/DI[6] (CF_SRAM_1024x32)
                                              1.666151   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.574062    1.428132   library hold time
                                              1.428132   data required time
---------------------------------------------------------------------------------------------
                                              1.428132   data required time
                                             -1.666151   data arrival time
---------------------------------------------------------------------------------------------
                                              0.238019   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.332902    0.142383    1.671518 v i_sram.sram4/BEN[14] (CF_SRAM_1024x32)
                                              1.671518   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.560661    1.433293   library hold time
                                              1.433293   data required time
---------------------------------------------------------------------------------------------
                                              1.433293   data required time
                                             -1.671518   data arrival time
---------------------------------------------------------------------------------------------
                                              0.238225   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.333191    0.142581    1.671716 v i_sram.sram4/BEN[13] (CF_SRAM_1024x32)
                                              1.671716   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.560624    1.433256   library hold time
                                              1.433256   data required time
---------------------------------------------------------------------------------------------
                                              1.433256   data required time
                                             -1.671716   data arrival time
---------------------------------------------------------------------------------------------
                                              0.238460   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002538    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000062    0.000031    1.000031 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007256    0.053819    0.371112    1.371143 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.053819    0.000212    1.371354 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.233399    0.241174    1.612528 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.242206    0.035618    1.648146 v i_sram.sram2/DI[5] (CF_SRAM_1024x32)
                                              1.648146   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.586487    1.409459   library hold time
                                              1.409459   data required time
---------------------------------------------------------------------------------------------
                                              1.409459   data required time
                                             -1.648146   data arrival time
---------------------------------------------------------------------------------------------
                                              0.238687   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002351    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000055    0.000027    1.000027 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007821    0.055883    0.373552    1.373579 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.055883    0.000250    1.373829 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.242694    0.231384    1.605214 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.277456    0.069904    1.675117 v i_sram.sram7/DI[23] (CF_SRAM_1024x32)
                                              1.675117   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.577030    1.435870   library hold time
                                              1.435870   data required time
---------------------------------------------------------------------------------------------
                                              1.435870   data required time
                                             -1.675117   data arrival time
---------------------------------------------------------------------------------------------
                                              0.239247   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002851    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000075    0.000038    1.000038 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.053741    0.371023    1.371061 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.053741    0.000210    1.371271 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.246881    0.244324    1.615595 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.272463    0.060911    1.676506 v i_sram.sram7/DI[3] (CF_SRAM_1024x32)
                                              1.676506   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.578349    1.437189   library hold time
                                              1.437189   data required time
---------------------------------------------------------------------------------------------
                                              1.437189   data required time
                                             -1.676506   data arrival time
---------------------------------------------------------------------------------------------
                                              0.239317   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.334360    0.143386    1.672521 v i_sram.sram4/BEN[12] (CF_SRAM_1024x32)
                                              1.672521   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.560476    1.433108   library hold time
                                              1.433108   data required time
---------------------------------------------------------------------------------------------
                                              1.433108   data required time
                                             -1.672521   data arrival time
---------------------------------------------------------------------------------------------
                                              0.239413   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.319497    0.131756    1.656567 v i_sram.sram0/BEN[6] (CF_SRAM_1024x32)
                                              1.656567   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.562480    1.417123   library hold time
                                              1.417123   data required time
---------------------------------------------------------------------------------------------
                                              1.417123   data required time
                                             -1.656567   data arrival time
---------------------------------------------------------------------------------------------
                                              0.239444   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001977    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000042    0.000021    1.000021 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007136    0.053362    0.370624    1.370645 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.053362    0.000138    1.370783 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.233818    0.231930    1.602713 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.250852    0.048365    1.651078 v i_sram.sram3/DI[1] (CF_SRAM_1024x32)
                                              1.651078   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.584189    1.411603   library hold time
                                              1.411603   data required time
---------------------------------------------------------------------------------------------
                                              1.411603   data required time
                                             -1.651078   data arrival time
---------------------------------------------------------------------------------------------
                                              0.239475   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.313011    0.128515    1.657650 v i_sram.sram0/BEN[11] (CF_SRAM_1024x32)
                                              1.657650   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.563304    1.417947   library hold time
                                              1.417947   data required time
---------------------------------------------------------------------------------------------
                                              1.417947   data required time
                                             -1.657650   data arrival time
---------------------------------------------------------------------------------------------
                                              0.239703   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002733    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000069    0.000035    1.000035 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371296    1.371331 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.053971    0.000213    1.371544 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.244534    0.231723    1.603267 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.277129    0.067769    1.671036 v i_sram.sram6/DI[22] (CF_SRAM_1024x32)
                                              1.671036   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.577140    1.431209   library hold time
                                              1.431209   data required time
---------------------------------------------------------------------------------------------
                                              1.431209   data required time
                                             -1.671036   data arrival time
---------------------------------------------------------------------------------------------
                                              0.239827   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.335341    0.144061    1.673196 v i_sram.sram4/BEN[11] (CF_SRAM_1024x32)
                                              1.673196   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.560351    1.432983   library hold time
                                              1.432983   data required time
---------------------------------------------------------------------------------------------
                                              1.432983   data required time
                                             -1.673196   data arrival time
---------------------------------------------------------------------------------------------
                                              0.240213   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336201    0.144653    1.673788 v i_sram.sram4/BEN[10] (CF_SRAM_1024x32)
                                              1.673788   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.560242    1.432874   library hold time
                                              1.432874   data required time
---------------------------------------------------------------------------------------------
                                              1.432874   data required time
                                             -1.673788   data arrival time
---------------------------------------------------------------------------------------------
                                              0.240914   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001977    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000042    0.000021    1.000021 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007136    0.053362    0.370624    1.370645 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.053362    0.000138    1.370783 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.233818    0.231930    1.602713 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.249026    0.045865    1.648578 v i_sram.sram2/DI[1] (CF_SRAM_1024x32)
                                              1.648578   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.584686    1.407658   library hold time
                                              1.407658   data required time
---------------------------------------------------------------------------------------------
                                              1.407658   data required time
                                             -1.648578   data arrival time
---------------------------------------------------------------------------------------------
                                              0.240920   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336727    0.145014    1.674150 v i_sram.sram4/BEN[9] (CF_SRAM_1024x32)
                                              1.674150   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.560175    1.432807   library hold time
                                              1.432807   data required time
---------------------------------------------------------------------------------------------
                                              1.432807   data required time
                                             -1.674150   data arrival time
---------------------------------------------------------------------------------------------
                                              0.241342   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002851    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000075    0.000038    1.000038 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.053741    0.371023    1.371061 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.053741    0.000210    1.371271 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.246881    0.244324    1.615595 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.270644    0.058702    1.674297 v i_sram.sram6/DI[3] (CF_SRAM_1024x32)
                                              1.674297   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.578853    1.432922   library hold time
                                              1.432922   data required time
---------------------------------------------------------------------------------------------
                                              1.432922   data required time
                                             -1.674297   data arrival time
---------------------------------------------------------------------------------------------
                                              0.241375   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336915    0.145144    1.674279 v i_sram.sram4/BEN[8] (CF_SRAM_1024x32)
                                              1.674279   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.560151    1.432783   library hold time
                                              1.432783   data required time
---------------------------------------------------------------------------------------------
                                              1.432783   data required time
                                             -1.674279   data arrival time
---------------------------------------------------------------------------------------------
                                              0.241495   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002351    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000055    0.000027    1.000027 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007821    0.055883    0.373552    1.373579 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.055883    0.000250    1.373829 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.242694    0.231384    1.605214 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.275656    0.067941    1.673154 v i_sram.sram6/DI[23] (CF_SRAM_1024x32)
                                              1.673154   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.577529    1.431598   library hold time
                                              1.431598   data required time
---------------------------------------------------------------------------------------------
                                              1.431598   data required time
                                             -1.673154   data arrival time
---------------------------------------------------------------------------------------------
                                              0.241556   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002738    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000069    0.000035    1.000035 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007629    0.055173    0.372731    1.372766 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.055173    0.000231    1.372997 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.230863    0.234990    1.607987 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.246778    0.046731    1.654718 v i_sram.sram3/DI[2] (CF_SRAM_1024x32)
                                              1.654718   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.585265    1.412679   library hold time
                                              1.412679   data required time
---------------------------------------------------------------------------------------------
                                              1.412679   data required time
                                             -1.654718   data arrival time
---------------------------------------------------------------------------------------------
                                              0.242039   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.316511    0.130980    1.660115 v i_sram.sram0/BEN[10] (CF_SRAM_1024x32)
                                              1.660115   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.562859    1.417503   library hold time
                                              1.417503   data required time
---------------------------------------------------------------------------------------------
                                              1.417503   data required time
                                             -1.660115   data arrival time
---------------------------------------------------------------------------------------------
                                              0.242612   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.317065    0.131368    1.660504 v i_sram.sram0/BEN[9] (CF_SRAM_1024x32)
                                              1.660504   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.562789    1.417432   library hold time
                                              1.417432   data required time
---------------------------------------------------------------------------------------------
                                              1.417432   data required time
                                             -1.660504   data arrival time
---------------------------------------------------------------------------------------------
                                              0.243072   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.324125    0.134876    1.659687 v i_sram.sram0/BEN[5] (CF_SRAM_1024x32)
                                              1.659687   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.561892    1.416536   library hold time
                                              1.416536   data required time
---------------------------------------------------------------------------------------------
                                              1.416536   data required time
                                             -1.659687   data arrival time
---------------------------------------------------------------------------------------------
                                              0.243152   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002738    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000069    0.000035    1.000035 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007629    0.055173    0.372731    1.372766 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.055173    0.000231    1.372997 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.230863    0.234990    1.607987 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.245022    0.044211    1.652198 v i_sram.sram2/DI[2] (CF_SRAM_1024x32)
                                              1.652198   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.585743    1.408715   library hold time
                                              1.408715   data required time
---------------------------------------------------------------------------------------------
                                              1.408715   data required time
                                             -1.652198   data arrival time
---------------------------------------------------------------------------------------------
                                              0.243483   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.317601    0.131744    1.660880 v i_sram.sram0/BEN[8] (CF_SRAM_1024x32)
                                              1.660880   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.562721    1.417364   library hold time
                                              1.417364   data required time
---------------------------------------------------------------------------------------------
                                              1.417364   data required time
                                             -1.660880   data arrival time
---------------------------------------------------------------------------------------------
                                              0.243515   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002916    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000078    0.000039    1.000039 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007357    0.054181    0.371553    1.371592 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.054181    0.000217    1.371808 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.223760    0.231187    1.602996 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.270824    0.079540    1.682536 v i_sram.sram7/DI[11] (CF_SRAM_1024x32)
                                              1.682536   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.578782    1.437622   library hold time
                                              1.437622   data required time
---------------------------------------------------------------------------------------------
                                              1.437622   data required time
                                             -1.682536   data arrival time
---------------------------------------------------------------------------------------------
                                              0.244914   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.290319    0.048488    1.667232 v i_sram.sram0/BEN[16] (CF_SRAM_1024x32)
                                              1.667232   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.567206    1.421849   library hold time
                                              1.421849   data required time
---------------------------------------------------------------------------------------------
                                              1.421849   data required time
                                             -1.667232   data arrival time
---------------------------------------------------------------------------------------------
                                              0.245383   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002710    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000069    0.000035    1.000035 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007466    0.054579    0.372021    1.372056 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.054579    0.000228    1.372283 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.237875    0.235916    1.608199 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.254242    0.047972    1.656171 v i_sram.sram3/DI[0] (CF_SRAM_1024x32)
                                              1.656171   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.583294    1.410708   library hold time
                                              1.410708   data required time
---------------------------------------------------------------------------------------------
                                              1.410708   data required time
                                             -1.656171   data arrival time
---------------------------------------------------------------------------------------------
                                              0.245464   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002963    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000080    0.000040    1.000040 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371300    1.371340 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.053971    0.000213    1.371553 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.227811    0.202202    1.573755 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.273042    0.077585    1.651340 v i_sram.sram3/DI[6] (CF_SRAM_1024x32)
                                              1.651340   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.578328    1.405742   library hold time
                                              1.405742   data required time
---------------------------------------------------------------------------------------------
                                              1.405742   data required time
                                             -1.651340   data arrival time
---------------------------------------------------------------------------------------------
                                              0.245598   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.328213    0.137651    1.662463 v i_sram.sram0/BEN[4] (CF_SRAM_1024x32)
                                              1.662463   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.561373    1.416016   library hold time
                                              1.416016   data required time
---------------------------------------------------------------------------------------------
                                              1.416016   data required time
                                             -1.662463   data arrival time
---------------------------------------------------------------------------------------------
                                              0.246446   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.291197    0.049737    1.668482 v i_sram.sram0/BEN[17] (CF_SRAM_1024x32)
                                              1.668482   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.567002    1.421646   library hold time
                                              1.421646   data required time
---------------------------------------------------------------------------------------------
                                              1.421646   data required time
                                             -1.668482   data arrival time
---------------------------------------------------------------------------------------------
                                              0.246836   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002963    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000080    0.000040    1.000040 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371300    1.371340 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.053971    0.000213    1.371553 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.227811    0.202202    1.573755 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.270786    0.075355    1.649110 v i_sram.sram2/DI[6] (CF_SRAM_1024x32)
                                              1.649110   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.578938    1.401910   library hold time
                                              1.401910   data required time
---------------------------------------------------------------------------------------------
                                              1.401910   data required time
                                             -1.649110   data arrival time
---------------------------------------------------------------------------------------------
                                              0.247200   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002733    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000069    0.000035    1.000035 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371296    1.371331 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.053971    0.000213    1.371544 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.244534    0.231723    1.603267 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.260990    0.048502    1.651769 v i_sram.sram2/DI[22] (CF_SRAM_1024x32)
                                              1.651769   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.581526    1.404498   library hold time
                                              1.404498   data required time
---------------------------------------------------------------------------------------------
                                              1.404498   data required time
                                             -1.651769   data arrival time
---------------------------------------------------------------------------------------------
                                              0.247272   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002916    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000078    0.000039    1.000039 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007357    0.054181    0.371553    1.371592 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.054181    0.000217    1.371808 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.223760    0.231187    1.602996 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.268938    0.077700    1.680695 v i_sram.sram6/DI[11] (CF_SRAM_1024x32)
                                              1.680695   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.579304    1.433373   library hold time
                                              1.433373   data required time
---------------------------------------------------------------------------------------------
                                              1.433373   data required time
                                             -1.680695   data arrival time
---------------------------------------------------------------------------------------------
                                              0.247322   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002710    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000069    0.000035    1.000035 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007466    0.054579    0.372021    1.372056 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.054579    0.000228    1.372283 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.237875    0.235916    1.608199 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.252913    0.046105    1.654304 v i_sram.sram2/DI[0] (CF_SRAM_1024x32)
                                              1.654304   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.583659    1.406631   library hold time
                                              1.406631   data required time
---------------------------------------------------------------------------------------------
                                              1.406631   data required time
                                             -1.654304   data arrival time
---------------------------------------------------------------------------------------------
                                              0.247673   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.291965    0.050806    1.669550 v i_sram.sram0/BEN[18] (CF_SRAM_1024x32)
                                              1.669550   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.566823    1.421467   library hold time
                                              1.421467   data required time
---------------------------------------------------------------------------------------------
                                              1.421467   data required time
                                             -1.669550   data arrival time
---------------------------------------------------------------------------------------------
                                              0.248083   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002992    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000080    0.000040    1.000040 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007310    0.054012    0.371349    1.371389 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.054012    0.000214    1.371603 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.220088    0.229234    1.600837 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.274123    0.084625    1.685461 v i_sram.sram7/DI[10] (CF_SRAM_1024x32)
                                              1.685461   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.577910    1.436751   library hold time
                                              1.436751   data required time
---------------------------------------------------------------------------------------------
                                              1.436751   data required time
                                             -1.685461   data arrival time
---------------------------------------------------------------------------------------------
                                              0.248710   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.292704    0.051811    1.670556 v i_sram.sram0/BEN[19] (CF_SRAM_1024x32)
                                              1.670556   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.566652    1.421295   library hold time
                                              1.421295   data required time
---------------------------------------------------------------------------------------------
                                              1.421295   data required time
                                             -1.670556   data arrival time
---------------------------------------------------------------------------------------------
                                              0.249260   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.297272    0.057071    1.669584 v i_sram.sram0/BEN[24] (CF_SRAM_1024x32)
                                              1.669584   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.565590    1.420233   library hold time
                                              1.420233   data required time
---------------------------------------------------------------------------------------------
                                              1.420233   data required time
                                             -1.669584   data arrival time
---------------------------------------------------------------------------------------------
                                              0.249350   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.332033    0.140223    1.665035 v i_sram.sram0/BEN[3] (CF_SRAM_1024x32)
                                              1.665035   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.560888    1.415531   library hold time
                                              1.415531   data required time
---------------------------------------------------------------------------------------------
                                              1.415531   data required time
                                             -1.665035   data arrival time
---------------------------------------------------------------------------------------------
                                              0.249504   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.293221    0.052504    1.671249 v i_sram.sram0/BEN[20] (CF_SRAM_1024x32)
                                              1.671249   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.566532    1.421175   library hold time
                                              1.421175   data required time
---------------------------------------------------------------------------------------------
                                              1.421175   data required time
                                             -1.671249   data arrival time
---------------------------------------------------------------------------------------------
                                              0.250074   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002427    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000058    0.000029    1.000029 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007241    0.053763    0.371044    1.371073 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.053763    0.000210    1.371284 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.229820    0.237905    1.609189 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.273873    0.078065    1.687254 v i_sram.sram7/DI[9] (CF_SRAM_1024x32)
                                              1.687254   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.577976    1.436817   library hold time
                                              1.436817   data required time
---------------------------------------------------------------------------------------------
                                              1.436817   data required time
                                             -1.687254   data arrival time
---------------------------------------------------------------------------------------------
                                              0.250437   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002851    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000075    0.000038    1.000038 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.053741    0.371023    1.371061 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.053741    0.000210    1.371271 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.246881    0.244324    1.615595 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.260020    0.044211    1.659806 v i_sram.sram3/DI[3] (CF_SRAM_1024x32)
                                              1.659806   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.581768    1.409182   library hold time
                                              1.409182   data required time
---------------------------------------------------------------------------------------------
                                              1.409182   data required time
                                             -1.659806   data arrival time
---------------------------------------------------------------------------------------------
                                              0.250624   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002351    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000055    0.000027    1.000027 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007821    0.055883    0.373552    1.373579 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.055883    0.000250    1.373829 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.242694    0.231384    1.605214 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.260530    0.050108    1.655321 v i_sram.sram2/DI[23] (CF_SRAM_1024x32)
                                              1.655321   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.581647    1.404619   library hold time
                                              1.404619   data required time
---------------------------------------------------------------------------------------------
                                              1.404619   data required time
                                             -1.655321   data arrival time
---------------------------------------------------------------------------------------------
                                              0.250702   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.293642    0.053062    1.671806 v i_sram.sram0/BEN[21] (CF_SRAM_1024x32)
                                              1.671806   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.566434    1.421077   library hold time
                                              1.421077   data required time
---------------------------------------------------------------------------------------------
                                              1.421077   data required time
                                             -1.671806   data arrival time
---------------------------------------------------------------------------------------------
                                              0.250729   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.298297    0.058294    1.670807 v i_sram.sram0/BEN[25] (CF_SRAM_1024x32)
                                              1.670807   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.565352    1.419995   library hold time
                                              1.419995   data required time
---------------------------------------------------------------------------------------------
                                              1.419995   data required time
                                             -1.670807   data arrival time
---------------------------------------------------------------------------------------------
                                              0.250811   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.293922    0.053430    1.672174 v i_sram.sram0/BEN[22] (CF_SRAM_1024x32)
                                              1.672174   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.566369    1.421012   library hold time
                                              1.421012   data required time
---------------------------------------------------------------------------------------------
                                              1.421012   data required time
                                             -1.672174   data arrival time
---------------------------------------------------------------------------------------------
                                              0.251162   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002992    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000080    0.000040    1.000040 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007310    0.054012    0.371349    1.371389 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.054012    0.000214    1.371603 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.220088    0.229234    1.600837 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.272213    0.082853    1.683690 v i_sram.sram6/DI[10] (CF_SRAM_1024x32)
                                              1.683690   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.578438    1.432508   library hold time
                                              1.432508   data required time
---------------------------------------------------------------------------------------------
                                              1.432508   data required time
                                             -1.683690   data arrival time
---------------------------------------------------------------------------------------------
                                              0.251182   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.294063    0.053614    1.672358 v i_sram.sram0/BEN[23] (CF_SRAM_1024x32)
                                              1.672358   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.566336    1.420979   library hold time
                                              1.420979   data required time
---------------------------------------------------------------------------------------------
                                              1.420979   data required time
                                             -1.672358   data arrival time
---------------------------------------------------------------------------------------------
                                              0.251379   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002851    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000075    0.000038    1.000038 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.053741    0.371023    1.371061 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.053741    0.000210    1.371271 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.246881    0.244324    1.615595 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.258393    0.041581    1.657176 v i_sram.sram2/DI[3] (CF_SRAM_1024x32)
                                              1.657176   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.582212    1.405184   library hold time
                                              1.405184   data required time
---------------------------------------------------------------------------------------------
                                              1.405184   data required time
                                             -1.657176   data arrival time
---------------------------------------------------------------------------------------------
                                              0.251993   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.299300    0.059474    1.671986 v i_sram.sram0/BEN[26] (CF_SRAM_1024x32)
                                              1.671986   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.565119    1.419762   library hold time
                                              1.419762   data required time
---------------------------------------------------------------------------------------------
                                              1.419762   data required time
                                             -1.671986   data arrival time
---------------------------------------------------------------------------------------------
                                              0.252224   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002427    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000058    0.000029    1.000029 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007241    0.053763    0.371044    1.371073 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.053763    0.000210    1.371284 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.229820    0.237905    1.609189 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.271603    0.075781    1.684970 v i_sram.sram6/DI[9] (CF_SRAM_1024x32)
                                              1.684970   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.578600    1.432669   library hold time
                                              1.432669   data required time
---------------------------------------------------------------------------------------------
                                              1.432669   data required time
                                             -1.684970   data arrival time
---------------------------------------------------------------------------------------------
                                              0.252301   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.289215    0.046866    1.665611 v i_sram.sram1/BEN[16] (CF_SRAM_1024x32)
                                              1.665611   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.567522    1.412256   library hold time
                                              1.412256   data required time
---------------------------------------------------------------------------------------------
                                              1.412256   data required time
                                             -1.665611   data arrival time
---------------------------------------------------------------------------------------------
                                              0.253355   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.300240    0.060564    1.673076 v i_sram.sram0/BEN[27] (CF_SRAM_1024x32)
                                              1.673076   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.564926    1.419569   library hold time
                                              1.419569   data required time
---------------------------------------------------------------------------------------------
                                              1.419569   data required time
                                             -1.673076   data arrival time
---------------------------------------------------------------------------------------------
                                              0.253507   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000068    0.000034    1.000034 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007250    0.053797    0.371087    1.371121 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.053797    0.000212    1.371333 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.239651    0.246305    1.617638 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.276594    0.072778    1.690416 v i_sram.sram7/DI[13] (CF_SRAM_1024x32)
                                              1.690416   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.577258    1.436098   library hold time
                                              1.436098   data required time
---------------------------------------------------------------------------------------------
                                              1.436098   data required time
                                             -1.690416   data arrival time
---------------------------------------------------------------------------------------------
                                              0.254317   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.300896    0.061305    1.673818 v i_sram.sram0/BEN[28] (CF_SRAM_1024x32)
                                              1.673818   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.564842    1.419486   library hold time
                                              1.419486   data required time
---------------------------------------------------------------------------------------------
                                              1.419486   data required time
                                             -1.673818   data arrival time
---------------------------------------------------------------------------------------------
                                              0.254332   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002733    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000069    0.000035    1.000035 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371296    1.371331 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.053971    0.000213    1.371544 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.176292    0.157824    1.529368 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.351241    0.142554    1.671922 v i_sram.sram0/DI[18] (CF_SRAM_1024x32)
                                              1.671922   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.562837    1.417480   library hold time
                                              1.417480   data required time
---------------------------------------------------------------------------------------------
                                              1.417480   data required time
                                             -1.671922   data arrival time
---------------------------------------------------------------------------------------------
                                              0.254442   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.338408    0.144503    1.669315 v i_sram.sram0/BEN[2] (CF_SRAM_1024x32)
                                              1.669315   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.560078    1.414722   library hold time
                                              1.414722   data required time
---------------------------------------------------------------------------------------------
                                              1.414722   data required time
                                             -1.669315   data arrival time
---------------------------------------------------------------------------------------------
                                              0.254593   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.301312    0.061780    1.674292 v i_sram.sram0/BEN[29] (CF_SRAM_1024x32)
                                              1.674292   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.564789    1.419433   library hold time
                                              1.419433   data required time
---------------------------------------------------------------------------------------------
                                              1.419433   data required time
                                             -1.674292   data arrival time
---------------------------------------------------------------------------------------------
                                              0.254860   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.301672    0.062189    1.674701 v i_sram.sram0/BEN[30] (CF_SRAM_1024x32)
                                              1.674701   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.564744    1.419387   library hold time
                                              1.419387   data required time
---------------------------------------------------------------------------------------------
                                              1.419387   data required time
                                             -1.674701   data arrival time
---------------------------------------------------------------------------------------------
                                              0.255314   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.301781    0.062313    1.674825 v i_sram.sram0/BEN[31] (CF_SRAM_1024x32)
                                              1.674825   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.564730    1.419373   library hold time
                                              1.419373   data required time
---------------------------------------------------------------------------------------------
                                              1.419373   data required time
                                             -1.674825   data arrival time
---------------------------------------------------------------------------------------------
                                              0.255452   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.294943    0.054208    1.666720 v i_sram.sram1/BEN[24] (CF_SRAM_1024x32)
                                              1.666720   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.566191    1.410925   library hold time
                                              1.410925   data required time
---------------------------------------------------------------------------------------------
                                              1.410925   data required time
                                             -1.666720   data arrival time
---------------------------------------------------------------------------------------------
                                              0.255796   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.291438    0.050075    1.668820 v i_sram.sram1/BEN[17] (CF_SRAM_1024x32)
                                              1.668820   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.567006    1.411740   library hold time
                                              1.411740   data required time
---------------------------------------------------------------------------------------------
                                              1.411740   data required time
                                             -1.668820   data arrival time
---------------------------------------------------------------------------------------------
                                              0.257080   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000068    0.000034    1.000034 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007250    0.053797    0.371087    1.371121 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.053797    0.000212    1.371333 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.239651    0.246305    1.617638 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.275206    0.071286    1.688924 v i_sram.sram6/DI[13] (CF_SRAM_1024x32)
                                              1.688924   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.577648    1.431717   library hold time
                                              1.431717   data required time
---------------------------------------------------------------------------------------------
                                              1.431717   data required time
                                             -1.688924   data arrival time
---------------------------------------------------------------------------------------------
                                              0.257207   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002733    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000069    0.000035    1.000035 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371296    1.371331 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.053971    0.000213    1.371544 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.176292    0.157824    1.529368 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.322231    0.123729    1.653097 v i_sram.sram3/DI[18] (CF_SRAM_1024x32)
                                              1.653097   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.567728    1.395142   library hold time
                                              1.395142   data required time
---------------------------------------------------------------------------------------------
                                              1.395142   data required time
                                             -1.653097   data arrival time
---------------------------------------------------------------------------------------------
                                              0.257955   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002760    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000068    0.000034    1.000034 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007667    0.055309    0.372897    1.372931 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.055309    0.000231    1.373162 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.189359    0.162037    1.535199 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.354286    0.140423    1.675622 v i_sram.sram0/DI[17] (CF_SRAM_1024x32)
                                              1.675622   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.562360    1.417004   library hold time
                                              1.417004   data required time
---------------------------------------------------------------------------------------------
                                              1.417004   data required time
                                             -1.675622   data arrival time
---------------------------------------------------------------------------------------------
                                              0.258618   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.344241    0.148415    1.673226 v i_sram.sram0/BEN[1] (CF_SRAM_1024x32)
                                              1.673226   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.559337    1.413981   library hold time
                                              1.413981   data required time
---------------------------------------------------------------------------------------------
                                              1.413981   data required time
                                             -1.673226   data arrival time
---------------------------------------------------------------------------------------------
                                              0.259245   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.367625    0.164022    1.688834 v i_sram.sram4/BEN[7] (CF_SRAM_1024x32)
                                              1.688834   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.556251    1.428883   library hold time
                                              1.428883   data required time
---------------------------------------------------------------------------------------------
                                              1.428883   data required time
                                             -1.688834   data arrival time
---------------------------------------------------------------------------------------------
                                              0.259951   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.293638    0.053056    1.671801 v i_sram.sram1/BEN[18] (CF_SRAM_1024x32)
                                              1.671801   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.566495    1.411228   library hold time
                                              1.411228   data required time
---------------------------------------------------------------------------------------------
                                              1.411228   data required time
                                             -1.671801   data arrival time
---------------------------------------------------------------------------------------------
                                              0.260572   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.369462    0.165243    1.690055 v i_sram.sram4/BEN[6] (CF_SRAM_1024x32)
                                              1.690055   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.556018    1.428650   library hold time
                                              1.428650   data required time
---------------------------------------------------------------------------------------------
                                              1.428650   data required time
                                             -1.690055   data arrival time
---------------------------------------------------------------------------------------------
                                              0.261405   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.298967    0.059085    1.671597 v i_sram.sram1/BEN[25] (CF_SRAM_1024x32)
                                              1.671597   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.565256    1.409990   library hold time
                                              1.409990   data required time
---------------------------------------------------------------------------------------------
                                              1.409990   data required time
                                             -1.671597   data arrival time
---------------------------------------------------------------------------------------------
                                              0.261607   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002733    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000069    0.000035    1.000035 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371296    1.371331 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.053971    0.000213    1.371544 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.176292    0.157824    1.529368 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.348081    0.140514    1.669883 v i_sram.sram1/DI[18] (CF_SRAM_1024x32)
                                              1.669883   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.563391    1.408125   library hold time
                                              1.408125   data required time
---------------------------------------------------------------------------------------------
                                              1.408125   data required time
                                             -1.669883   data arrival time
---------------------------------------------------------------------------------------------
                                              0.261758   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.347639    0.150688    1.675500 v i_sram.sram0/BEN[0] (CF_SRAM_1024x32)
                                              1.675500   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.558906    1.413549   library hold time
                                              1.413549   data required time
---------------------------------------------------------------------------------------------
                                              1.413549   data required time
                                             -1.675500   data arrival time
---------------------------------------------------------------------------------------------
                                              0.261950   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.371089    0.166325    1.691136 v i_sram.sram4/BEN[5] (CF_SRAM_1024x32)
                                              1.691136   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.555811    1.428443   library hold time
                                              1.428443   data required time
---------------------------------------------------------------------------------------------
                                              1.428443   data required time
                                             -1.691136   data arrival time
---------------------------------------------------------------------------------------------
                                              0.262693   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.372444    0.167224    1.692036 v i_sram.sram4/BEN[4] (CF_SRAM_1024x32)
                                              1.692036   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.555639    1.428271   library hold time
                                              1.428271   data required time
---------------------------------------------------------------------------------------------
                                              1.428271   data required time
                                             -1.692036   data arrival time
---------------------------------------------------------------------------------------------
                                              0.263764   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.295792    0.055824    1.674568 v i_sram.sram1/BEN[19] (CF_SRAM_1024x32)
                                              1.674568   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.565994    1.410728   library hold time
                                              1.410728   data required time
---------------------------------------------------------------------------------------------
                                              1.410728   data required time
                                             -1.674568   data arrival time
---------------------------------------------------------------------------------------------
                                              0.263841   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002363    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000054    0.000027    1.000027 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007882    0.056108    0.373814    1.373841 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.056108    0.000253    1.374093 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.205464    0.213449    1.587543 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.312635    0.117994    1.705536 v i_sram.sram4/DI[15] (CF_SRAM_1024x32)
                                              1.705536   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.568762    1.441394   library hold time
                                              1.441394   data required time
---------------------------------------------------------------------------------------------
                                              1.441394   data required time
                                             -1.705536   data arrival time
---------------------------------------------------------------------------------------------
                                              0.264142   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.373819    0.168137    1.692949 v i_sram.sram4/BEN[3] (CF_SRAM_1024x32)
                                              1.692949   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.555464    1.428097   library hold time
                                              1.428097   data required time
---------------------------------------------------------------------------------------------
                                              1.428097   data required time
                                             -1.692949   data arrival time
---------------------------------------------------------------------------------------------
                                              0.264852   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.301518    0.062015    1.674527 v i_sram.sram1/BEN[26] (CF_SRAM_1024x32)
                                              1.674527   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.564823    1.409557   library hold time
                                              1.409557   data required time
---------------------------------------------------------------------------------------------
                                              1.409557   data required time
                                             -1.674527   data arrival time
---------------------------------------------------------------------------------------------
                                              0.264970   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.374623    0.168670    1.693482 v i_sram.sram4/BEN[2] (CF_SRAM_1024x32)
                                              1.693482   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.555362    1.427995   library hold time
                                              1.427995   data required time
---------------------------------------------------------------------------------------------
                                              1.427995   data required time
                                             -1.693482   data arrival time
---------------------------------------------------------------------------------------------
                                              0.265487   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002760    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000068    0.000034    1.000034 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007667    0.055309    0.372897    1.372931 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.055309    0.000231    1.373162 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.189359    0.162037    1.535199 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.350886    0.138189    1.673388 v i_sram.sram1/DI[17] (CF_SRAM_1024x32)
                                              1.673388   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.562952    1.407686   library hold time
                                              1.407686   data required time
---------------------------------------------------------------------------------------------
                                              1.407686   data required time
                                             -1.673388   data arrival time
---------------------------------------------------------------------------------------------
                                              0.265702   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.375218    0.169065    1.693877 v i_sram.sram4/BEN[1] (CF_SRAM_1024x32)
                                              1.693877   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.555287    1.427919   library hold time
                                              1.427919   data required time
---------------------------------------------------------------------------------------------
                                              1.427919   data required time
                                             -1.693877   data arrival time
---------------------------------------------------------------------------------------------
                                              0.265957   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.375773    0.169433    1.694245 v i_sram.sram4/BEN[0] (CF_SRAM_1024x32)
                                              1.694245   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.555216    1.427849   library hold time
                                              1.427849   data required time
---------------------------------------------------------------------------------------------
                                              1.427849   data required time
                                             -1.694245   data arrival time
---------------------------------------------------------------------------------------------
                                              0.266396   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.297877    0.058388    1.677132 v i_sram.sram1/BEN[20] (CF_SRAM_1024x32)
                                              1.677132   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.565509    1.410243   library hold time
                                              1.410243   data required time
---------------------------------------------------------------------------------------------
                                              1.410243   data required time
                                             -1.677132   data arrival time
---------------------------------------------------------------------------------------------
                                              0.266889   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.304454    0.065300    1.677812 v i_sram.sram1/BEN[27] (CF_SRAM_1024x32)
                                              1.677812   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.564450    1.409184   library hold time
                                              1.409184   data required time
---------------------------------------------------------------------------------------------
                                              1.409184   data required time
                                             -1.677812   data arrival time
---------------------------------------------------------------------------------------------
                                              0.268628   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.299872    0.060762    1.679507 v i_sram.sram1/BEN[21] (CF_SRAM_1024x32)
                                              1.679507   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.565046    1.409779   library hold time
                                              1.409779   data required time
---------------------------------------------------------------------------------------------
                                              1.409779   data required time
                                             -1.679507   data arrival time
---------------------------------------------------------------------------------------------
                                              0.269727   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002363    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000054    0.000027    1.000027 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007882    0.056108    0.373814    1.373841 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.056108    0.000253    1.374093 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.205464    0.213449    1.587543 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.310116    0.116083    1.703626 v i_sram.sram5/DI[15] (CF_SRAM_1024x32)
                                              1.703626   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.569209    1.433823   library hold time
                                              1.433823   data required time
---------------------------------------------------------------------------------------------
                                              1.433823   data required time
                                             -1.703626   data arrival time
---------------------------------------------------------------------------------------------
                                              0.269803   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002920    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000082    0.000041    1.000041 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.053741    0.371025    1.371066 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.053741    0.000210    1.371276 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.219902    0.221850    1.593126 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.320963    0.117045    1.710171 v i_sram.sram4/DI[8] (CF_SRAM_1024x32)
                                              1.710171   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.567459    1.440091   library hold time
                                              1.440091   data required time
---------------------------------------------------------------------------------------------
                                              1.440091   data required time
                                             -1.710171   data arrival time
---------------------------------------------------------------------------------------------
                                              0.270080   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002634    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000065    0.000032    1.000032 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007665    0.055303    0.372881    1.372913 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.055303    0.000234    1.373147 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.240529    0.242298    1.615444 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.293474    0.087389    1.702834 v i_sram.sram7/DI[12] (CF_SRAM_1024x32)
                                              1.702834   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.572799    1.431640   library hold time
                                              1.431640   data required time
---------------------------------------------------------------------------------------------
                                              1.431640   data required time
                                             -1.702834   data arrival time
---------------------------------------------------------------------------------------------
                                              0.271194   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002363    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000054    0.000027    1.000027 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007882    0.056108    0.373814    1.373841 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.056108    0.000253    1.374093 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.205464    0.213449    1.587543 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.305807    0.112797    1.700340 v i_sram.sram7/DI[15] (CF_SRAM_1024x32)
                                              1.700340   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.570167    1.429007   library hold time
                                              1.429007   data required time
---------------------------------------------------------------------------------------------
                                              1.429007   data required time
                                             -1.700340   data arrival time
---------------------------------------------------------------------------------------------
                                              0.271333   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.306816    0.067879    1.680391 v i_sram.sram1/BEN[28] (CF_SRAM_1024x32)
                                              1.680391   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.564150    1.408884   library hold time
                                              1.408884   data required time
---------------------------------------------------------------------------------------------
                                              1.408884   data required time
                                             -1.680391   data arrival time
---------------------------------------------------------------------------------------------
                                              0.271507   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.301882    0.063091    1.681836 v i_sram.sram1/BEN[22] (CF_SRAM_1024x32)
                                              1.681836   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.564777    1.409511   library hold time
                                              1.409511   data required time
---------------------------------------------------------------------------------------------
                                              1.409511   data required time
                                             -1.681836   data arrival time
---------------------------------------------------------------------------------------------
                                              0.272325   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002634    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000065    0.000032    1.000032 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007665    0.055303    0.372881    1.372913 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.055303    0.000234    1.373147 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.240529    0.242298    1.615444 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.291326    0.085329    1.700773 v i_sram.sram6/DI[12] (CF_SRAM_1024x32)
                                              1.700773   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.573390    1.427459   library hold time
                                              1.427459   data required time
---------------------------------------------------------------------------------------------
                                              1.427459   data required time
                                             -1.700773   data arrival time
---------------------------------------------------------------------------------------------
                                              0.273314   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.308753    0.069957    1.682469 v i_sram.sram1/BEN[29] (CF_SRAM_1024x32)
                                              1.682469   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.563904    1.408638   library hold time
                                              1.408638   data required time
---------------------------------------------------------------------------------------------
                                              1.408638   data required time
                                             -1.682469   data arrival time
---------------------------------------------------------------------------------------------
                                              0.273831   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002733    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000069    0.000035    1.000035 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371296    1.371331 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.053971    0.000213    1.371544 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.176292    0.157824    1.529368 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.336616    0.133094    1.662463 v i_sram.sram2/DI[18] (CF_SRAM_1024x32)
                                              1.662463   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.565491    1.388463   library hold time
                                              1.388463   data required time
---------------------------------------------------------------------------------------------
                                              1.388463   data required time
                                             -1.662463   data arrival time
---------------------------------------------------------------------------------------------
                                              0.273999   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002363    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000054    0.000027    1.000027 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007882    0.056108    0.373814    1.373841 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.056108    0.000253    1.374093 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.205464    0.213449    1.587543 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.303971    0.111391    1.698933 v i_sram.sram6/DI[15] (CF_SRAM_1024x32)
                                              1.698933   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.570477    1.424547   library hold time
                                              1.424547   data required time
---------------------------------------------------------------------------------------------
                                              1.424547   data required time
                                             -1.698933   data arrival time
---------------------------------------------------------------------------------------------
                                              0.274387   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.303778    0.065240    1.683984 v i_sram.sram1/BEN[23] (CF_SRAM_1024x32)
                                              1.683984   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.564536    1.409270   library hold time
                                              1.409270   data required time
---------------------------------------------------------------------------------------------
                                              1.409270   data required time
                                             -1.683984   data arrival time
---------------------------------------------------------------------------------------------
                                              0.274714   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002952    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000071    0.000036    1.000036 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007612    0.055113    0.372654    1.372690 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.055113    0.000235    1.372926 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.206952    0.216061    1.588987 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.325709    0.125140    1.714127 v i_sram.sram4/DI[14] (CF_SRAM_1024x32)
                                              1.714127   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.566716    1.439348   library hold time
                                              1.439348   data required time
---------------------------------------------------------------------------------------------
                                              1.439348   data required time
                                             -1.714127   data arrival time
---------------------------------------------------------------------------------------------
                                              0.274779   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002920    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000082    0.000041    1.000041 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.053741    0.371025    1.371066 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.053741    0.000210    1.371276 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.219902    0.221850    1.593126 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.317789    0.114566    1.707692 v i_sram.sram5/DI[8] (CF_SRAM_1024x32)
                                              1.707692   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.568009    1.432622   library hold time
                                              1.432622   data required time
---------------------------------------------------------------------------------------------
                                              1.432622   data required time
                                             -1.707692   data arrival time
---------------------------------------------------------------------------------------------
                                              0.275070   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002760    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000068    0.000034    1.000034 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007667    0.055309    0.372897    1.372931 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.055309    0.000231    1.373162 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.189359    0.162037    1.535199 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.336915    0.128970    1.664168 v i_sram.sram2/DI[17] (CF_SRAM_1024x32)
                                              1.664168   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.565445    1.388417   library hold time
                                              1.388417   data required time
---------------------------------------------------------------------------------------------
                                              1.388417   data required time
                                             -1.664168   data arrival time
---------------------------------------------------------------------------------------------
                                              0.275752   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.311129    0.072467    1.684979 v i_sram.sram1/BEN[30] (CF_SRAM_1024x32)
                                              1.684979   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.563603    1.408336   library hold time
                                              1.408336   data required time
---------------------------------------------------------------------------------------------
                                              1.408336   data required time
                                             -1.684979   data arrival time
---------------------------------------------------------------------------------------------
                                              0.276643   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002760    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000068    0.000034    1.000034 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007667    0.055309    0.372897    1.372931 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.055309    0.000231    1.373162 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.189359    0.162037    1.535199 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.346644    0.135397    1.670596 v i_sram.sram3/DI[17] (CF_SRAM_1024x32)
                                              1.670596   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.563908    1.391322   library hold time
                                              1.391322   data required time
---------------------------------------------------------------------------------------------
                                              1.391322   data required time
                                             -1.670596   data arrival time
---------------------------------------------------------------------------------------------
                                              0.279274   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.313842    0.075287    1.687799 v i_sram.sram1/BEN[31] (CF_SRAM_1024x32)
                                              1.687799   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.563258    1.407992   library hold time
                                              1.407992   data required time
---------------------------------------------------------------------------------------------
                                              1.407992   data required time
                                             -1.687799   data arrival time
---------------------------------------------------------------------------------------------
                                              0.279807   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002952    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000071    0.000036    1.000036 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007612    0.055113    0.372654    1.372690 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.055113    0.000235    1.372926 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.206952    0.216061    1.588987 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.323162    0.123253    1.712239 v i_sram.sram5/DI[14] (CF_SRAM_1024x32)
                                              1.712239   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.567168    1.431781   library hold time
                                              1.431781   data required time
---------------------------------------------------------------------------------------------
                                              1.431781   data required time
                                             -1.712239   data arrival time
---------------------------------------------------------------------------------------------
                                              0.280458   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002952    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000071    0.000036    1.000036 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007612    0.055113    0.372654    1.372690 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.055113    0.000235    1.372926 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.206952    0.216061    1.588987 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.318247    0.119591    1.708578 v i_sram.sram7/DI[14] (CF_SRAM_1024x32)
                                              1.708578   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.568220    1.427060   library hold time
                                              1.427060   data required time
---------------------------------------------------------------------------------------------
                                              1.427060   data required time
                                             -1.708578   data arrival time
---------------------------------------------------------------------------------------------
                                              0.281517   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002552    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000061    0.000031    1.000031 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007222    0.053695    0.370963    1.370994 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.053695    0.000210    1.371204 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.208183    0.204530    1.575734 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.335713    0.131464    1.707198 v i_sram.sram7/DI[25] (CF_SRAM_1024x32)
                                              1.707198   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.565486    1.424326   library hold time
                                              1.424326   data required time
---------------------------------------------------------------------------------------------
                                              1.424326   data required time
                                             -1.707198   data arrival time
---------------------------------------------------------------------------------------------
                                              0.282871   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002952    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000071    0.000036    1.000036 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007612    0.055113    0.372654    1.372690 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.055113    0.000235    1.372926 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.206952    0.216061    1.588987 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.316938    0.118612    1.707599 v i_sram.sram6/DI[14] (CF_SRAM_1024x32)
                                              1.707599   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.568448    1.422517   library hold time
                                              1.422517   data required time
---------------------------------------------------------------------------------------------
                                              1.422517   data required time
                                             -1.707599   data arrival time
---------------------------------------------------------------------------------------------
                                              0.285081   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002574    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000061    0.000031    1.000031 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007242    0.053765    0.371049    1.371079 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.053765    0.000210    1.371290 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.214588    0.206133    1.577423 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.339692    0.132233    1.709656 v i_sram.sram7/DI[29] (CF_SRAM_1024x32)
                                              1.709656   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.564864    1.423704   library hold time
                                              1.423704   data required time
---------------------------------------------------------------------------------------------
                                              1.423704   data required time
                                             -1.709656   data arrival time
---------------------------------------------------------------------------------------------
                                              0.285952   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002552    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000061    0.000031    1.000031 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007222    0.053695    0.370963    1.370994 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.053695    0.000210    1.371204 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.208183    0.204530    1.575734 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.356963    0.146857    1.722591 v i_sram.sram4/DI[25] (CF_SRAM_1024x32)
                                              1.722591   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.561825    1.434457   library hold time
                                              1.434457   data required time
---------------------------------------------------------------------------------------------
                                              1.434457   data required time
                                             -1.722591   data arrival time
---------------------------------------------------------------------------------------------
                                              0.288135   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002542    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000061    0.000031    1.000031 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007224    0.053704    0.370973    1.371004 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.053704    0.000210    1.371214 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.207608    0.204653    1.575867 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.358858    0.147028    1.722895 v i_sram.sram4/DI[21] (CF_SRAM_1024x32)
                                              1.722895   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.561528    1.434160   library hold time
                                              1.434160   data required time
---------------------------------------------------------------------------------------------
                                              1.434160   data required time
                                             -1.722895   data arrival time
---------------------------------------------------------------------------------------------
                                              0.288734   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002920    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000082    0.000041    1.000041 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.053741    0.371025    1.371066 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.053741    0.000210    1.371276 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.219902    0.221850    1.593126 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.327173    0.121855    1.714981 v i_sram.sram7/DI[8] (CF_SRAM_1024x32)
                                              1.714981   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.566823    1.425663   library hold time
                                              1.425663   data required time
---------------------------------------------------------------------------------------------
                                              1.425663   data required time
                                             -1.714981   data arrival time
---------------------------------------------------------------------------------------------
                                              0.289317   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002574    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000061    0.000031    1.000031 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007242    0.053765    0.371049    1.371079 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.053765    0.000210    1.371290 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.214588    0.206133    1.577423 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.360450    0.147472    1.724895 v i_sram.sram4/DI[29] (CF_SRAM_1024x32)
                                              1.724895   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.561279    1.433911   library hold time
                                              1.433911   data required time
---------------------------------------------------------------------------------------------
                                              1.433911   data required time
                                             -1.724895   data arrival time
---------------------------------------------------------------------------------------------
                                              0.290984   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002920    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000082    0.000041    1.000041 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.053741    0.371025    1.371066 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.053741    0.000210    1.371276 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.219902    0.221850    1.593126 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.324760    0.119992    1.713118 v i_sram.sram6/DI[8] (CF_SRAM_1024x32)
                                              1.713118   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.567224    1.421293   library hold time
                                              1.421293   data required time
---------------------------------------------------------------------------------------------
                                              1.421293   data required time
                                             -1.713118   data arrival time
---------------------------------------------------------------------------------------------
                                              0.291824   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002003    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000042    0.000021    1.000021 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007405    0.054356    0.371752    1.371773 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.054356    0.000220    1.371993 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.225223    0.218001    1.589993 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.353770    0.137511    1.727504 v i_sram.sram4/DI[16] (CF_SRAM_1024x32)
                                              1.727504   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.562324    1.434957   library hold time
                                              1.434957   data required time
---------------------------------------------------------------------------------------------
                                              1.434957   data required time
                                             -1.727504   data arrival time
---------------------------------------------------------------------------------------------
                                              0.292548   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002553    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000061    0.000031    1.000031 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007222    0.053695    0.370963    1.370994 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053695    0.000210    1.371204 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.220633    0.213530    1.584734 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.358251    0.142308    1.727042 v i_sram.sram4/DI[19] (CF_SRAM_1024x32)
                                              1.727042   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.561623    1.434255   library hold time
                                              1.434255   data required time
---------------------------------------------------------------------------------------------
                                              1.434255   data required time
                                             -1.727042   data arrival time
---------------------------------------------------------------------------------------------
                                              0.292787   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002552    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000061    0.000031    1.000031 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007222    0.053695    0.370963    1.370994 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.053695    0.000210    1.371204 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.208183    0.204530    1.575734 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.354432    0.145045    1.720779 v i_sram.sram5/DI[25] (CF_SRAM_1024x32)
                                              1.720779   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.562274    1.426888   library hold time
                                              1.426888   data required time
---------------------------------------------------------------------------------------------
                                              1.426888   data required time
                                             -1.720779   data arrival time
---------------------------------------------------------------------------------------------
                                              0.293891   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002542    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000061    0.000031    1.000031 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007224    0.053704    0.370973    1.371004 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.053704    0.000210    1.371214 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.207608    0.204653    1.575867 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.356288    0.145196    1.721063 v i_sram.sram5/DI[21] (CF_SRAM_1024x32)
                                              1.721063   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.561983    1.426597   library hold time
                                              1.426597   data required time
---------------------------------------------------------------------------------------------
                                              1.426597   data required time
                                             -1.721063   data arrival time
---------------------------------------------------------------------------------------------
                                              0.294466   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002005    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000042    0.000021    1.000021 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007400    0.054336    0.371727    1.371748 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.054336    0.000220    1.371968 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.216271    0.208767    1.580735 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.347772    0.136461    1.717196 v i_sram.sram7/DI[24] (CF_SRAM_1024x32)
                                              1.717196   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.563599    1.422439   library hold time
                                              1.422439   data required time
---------------------------------------------------------------------------------------------
                                              1.422439   data required time
                                             -1.717196   data arrival time
---------------------------------------------------------------------------------------------
                                              0.294757   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002542    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000061    0.000031    1.000031 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007224    0.053704    0.370973    1.371004 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.053704    0.000210    1.371214 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.207608    0.204653    1.575867 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.352461    0.142457    1.718324 v i_sram.sram7/DI[21] (CF_SRAM_1024x32)
                                              1.718324   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.562865    1.421705   library hold time
                                              1.421705   data required time
---------------------------------------------------------------------------------------------
                                              1.421705   data required time
                                             -1.718324   data arrival time
---------------------------------------------------------------------------------------------
                                              0.296619   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002574    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000061    0.000031    1.000031 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007242    0.053765    0.371049    1.371079 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.053765    0.000210    1.371290 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.214588    0.206133    1.577423 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.357924    0.145656    1.723078 v i_sram.sram5/DI[29] (CF_SRAM_1024x32)
                                              1.723078   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.561728    1.426341   library hold time
                                              1.426341   data required time
---------------------------------------------------------------------------------------------
                                              1.426341   data required time
                                             -1.723078   data arrival time
---------------------------------------------------------------------------------------------
                                              0.296737   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002542    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000061    0.000031    1.000031 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007224    0.053704    0.370973    1.371004 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.053704    0.000210    1.371214 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.207608    0.204653    1.575867 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.347697    0.139053    1.714920 v i_sram.sram6/DI[21] (CF_SRAM_1024x32)
                                              1.714920   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.563634    1.417704   library hold time
                                              1.417704   data required time
---------------------------------------------------------------------------------------------
                                              1.417704   data required time
                                             -1.714920   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297217   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002241    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000051    0.000026    1.000026 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007065    0.053108    0.370317    1.370343 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.053108    0.000135    1.370477 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.209257    0.202501    1.572979 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.359503    0.144865    1.717843 v i_sram.sram7/DI[28] (CF_SRAM_1024x32)
                                              1.717843   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.561763    1.420603   library hold time
                                              1.420603   data required time
---------------------------------------------------------------------------------------------
                                              1.420603   data required time
                                             -1.717843   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297240   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002292    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000052    0.000026    1.000026 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007106    0.053252    0.370494    1.370520 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.053252    0.000136    1.370655 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.228101    0.220203    1.590858 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.362624    0.140297    1.731155 v i_sram.sram4/DI[4] (CF_SRAM_1024x32)
                                              1.731155   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.560939    1.433571   library hold time
                                              1.433571   data required time
---------------------------------------------------------------------------------------------
                                              1.433571   data required time
                                             -1.731155   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297584   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002003    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000042    0.000021    1.000021 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007405    0.054356    0.371752    1.371773 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.054356    0.000220    1.371993 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.225223    0.218001    1.589993 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.351336    0.135690    1.725684 v i_sram.sram5/DI[16] (CF_SRAM_1024x32)
                                              1.725684   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.562758    1.427372   library hold time
                                              1.427372   data required time
---------------------------------------------------------------------------------------------
                                              1.427372   data required time
                                             -1.725684   data arrival time
---------------------------------------------------------------------------------------------
                                              0.298312   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002553    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000061    0.000031    1.000031 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007222    0.053695    0.370963    1.370994 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053695    0.000210    1.371204 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.220633    0.213530    1.584734 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.355731    0.140457    1.725191 v i_sram.sram5/DI[19] (CF_SRAM_1024x32)
                                              1.725191   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.562071    1.426684   library hold time
                                              1.426684   data required time
---------------------------------------------------------------------------------------------
                                              1.426684   data required time
                                             -1.725191   data arrival time
---------------------------------------------------------------------------------------------
                                              0.298507   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002552    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000061    0.000031    1.000031 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007222    0.053695    0.370963    1.370994 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.053695    0.000210    1.371204 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.208183    0.204530    1.575734 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.348129    0.140508    1.716242 v i_sram.sram6/DI[25] (CF_SRAM_1024x32)
                                              1.716242   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.563567    1.417636   library hold time
                                              1.417636   data required time
---------------------------------------------------------------------------------------------
                                              1.417636   data required time
                                             -1.716242   data arrival time
---------------------------------------------------------------------------------------------
                                              0.298606   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002005    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000042    0.000021    1.000021 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007400    0.054336    0.371727    1.371748 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.054336    0.000220    1.371968 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.216271    0.208767    1.580735 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.367536    0.150827    1.731562 v i_sram.sram4/DI[24] (CF_SRAM_1024x32)
                                              1.731562   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.560170    1.432802   library hold time
                                              1.432802   data required time
---------------------------------------------------------------------------------------------
                                              1.432802   data required time
                                             -1.731562   data arrival time
---------------------------------------------------------------------------------------------
                                              0.298760   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002003    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000042    0.000021    1.000021 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007405    0.054356    0.371752    1.371773 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.054356    0.000220    1.371993 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.225223    0.218001    1.589993 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.347637    0.132911    1.722905 v i_sram.sram7/DI[16] (CF_SRAM_1024x32)
                                              1.722905   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.563620    1.422460   library hold time
                                              1.422460   data required time
---------------------------------------------------------------------------------------------
                                              1.422460   data required time
                                             -1.722905   data arrival time
---------------------------------------------------------------------------------------------
                                              0.300444   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002553    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000061    0.000031    1.000031 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007222    0.053695    0.370963    1.370994 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053695    0.000210    1.371204 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.220633    0.213530    1.584734 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.351927    0.137650    1.722384 v i_sram.sram7/DI[19] (CF_SRAM_1024x32)
                                              1.722384   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.562949    1.421789   library hold time
                                              1.421789   data required time
---------------------------------------------------------------------------------------------
                                              1.421789   data required time
                                             -1.722384   data arrival time
---------------------------------------------------------------------------------------------
                                              0.300595   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002553    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000061    0.000031    1.000031 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007222    0.053695    0.370963    1.370994 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053695    0.000210    1.371204 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.220633    0.213530    1.584734 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.347186    0.134133    1.718867 v i_sram.sram6/DI[19] (CF_SRAM_1024x32)
                                              1.718867   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.563714    1.417783   library hold time
                                              1.417783   data required time
---------------------------------------------------------------------------------------------
                                              1.417783   data required time
                                             -1.718867   data arrival time
---------------------------------------------------------------------------------------------
                                              0.301084   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002545    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000061    0.000031    1.000031 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007539    0.054846    0.372336    1.372367 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.054846    0.000230    1.372597 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.224314    0.213948    1.586545 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.367431    0.147366    1.733911 v i_sram.sram4/DI[20] (CF_SRAM_1024x32)
                                              1.733911   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.560187    1.432819   library hold time
                                              1.432819   data required time
---------------------------------------------------------------------------------------------
                                              1.432819   data required time
                                             -1.733911   data arrival time
---------------------------------------------------------------------------------------------
                                              0.301093   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002574    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000061    0.000031    1.000031 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007242    0.053765    0.371049    1.371079 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.053765    0.000210    1.371290 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.214588    0.206133    1.577423 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.351726    0.141096    1.718519 v i_sram.sram6/DI[29] (CF_SRAM_1024x32)
                                              1.718519   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.563004    1.417073   library hold time
                                              1.417073   data required time
---------------------------------------------------------------------------------------------
                                              1.417073   data required time
                                             -1.718519   data arrival time
---------------------------------------------------------------------------------------------
                                              0.301446   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002003    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000042    0.000021    1.000021 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007405    0.054356    0.371752    1.371773 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.054356    0.000220    1.371993 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.225223    0.218001    1.589993 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.344346    0.130427    1.720420 v i_sram.sram6/DI[16] (CF_SRAM_1024x32)
                                              1.720420   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.564159    1.418228   library hold time
                                              1.418228   data required time
---------------------------------------------------------------------------------------------
                                              1.418228   data required time
                                             -1.720420   data arrival time
---------------------------------------------------------------------------------------------
                                              0.302192   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002292    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000052    0.000026    1.000026 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007106    0.053252    0.370494    1.370520 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.053252    0.000136    1.370655 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.228101    0.220203    1.590858 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.359263    0.137814    1.728673 v i_sram.sram5/DI[4] (CF_SRAM_1024x32)
                                              1.728673   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.561518    1.426132   library hold time
                                              1.426132   data required time
---------------------------------------------------------------------------------------------
                                              1.426132   data required time
                                             -1.728673   data arrival time
---------------------------------------------------------------------------------------------
                                              0.302541   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002005    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000042    0.000021    1.000021 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007400    0.054336    0.371727    1.371748 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.054336    0.000220    1.371968 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.216271    0.208767    1.580735 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.365013    0.149012    1.729747 v i_sram.sram5/DI[24] (CF_SRAM_1024x32)
                                              1.729747   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.560618    1.425232   library hold time
                                              1.425232   data required time
---------------------------------------------------------------------------------------------
                                              1.425232   data required time
                                             -1.729747   data arrival time
---------------------------------------------------------------------------------------------
                                              0.304516   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002241    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000051    0.000026    1.000026 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007065    0.053108    0.370317    1.370343 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.053108    0.000135    1.370477 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.209257    0.202501    1.572979 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.385677    0.163192    1.736171 v i_sram.sram4/DI[28] (CF_SRAM_1024x32)
                                              1.736171   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.557331    1.429963   library hold time
                                              1.429963   data required time
---------------------------------------------------------------------------------------------
                                              1.429963   data required time
                                             -1.736171   data arrival time
---------------------------------------------------------------------------------------------
                                              0.306208   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002545    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000061    0.000031    1.000031 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007539    0.054846    0.372336    1.372367 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.054846    0.000230    1.372597 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.224314    0.213948    1.586545 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.364930    0.145535    1.732080 v i_sram.sram5/DI[20] (CF_SRAM_1024x32)
                                              1.732080   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.560631    1.425245   library hold time
                                              1.425245   data required time
---------------------------------------------------------------------------------------------
                                              1.425245   data required time
                                             -1.732080   data arrival time
---------------------------------------------------------------------------------------------
                                              0.306835   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003083    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000081    0.000041    1.000041 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007757    0.055641    0.373286    1.373327 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.055641    0.000236    1.373564 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.223644    0.212830    1.586394 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.361003    0.142263    1.728657 v i_sram.sram7/DI[26] (CF_SRAM_1024x32)
                                              1.728657   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.561528    1.420369   library hold time
                                              1.420369   data required time
---------------------------------------------------------------------------------------------
                                              1.420369   data required time
                                             -1.728657   data arrival time
---------------------------------------------------------------------------------------------
                                              0.308289   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002545    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000061    0.000031    1.000031 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007539    0.054846    0.372336    1.372367 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.054846    0.000230    1.372597 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.224314    0.213948    1.586545 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.361157    0.142762    1.729307 v i_sram.sram7/DI[20] (CF_SRAM_1024x32)
                                              1.729307   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.561504    1.420345   library hold time
                                              1.420345   data required time
---------------------------------------------------------------------------------------------
                                              1.420345   data required time
                                             -1.729307   data arrival time
---------------------------------------------------------------------------------------------
                                              0.308963   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002005    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000042    0.000021    1.000021 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007400    0.054336    0.371727    1.371748 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.054336    0.000220    1.371968 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.216271    0.208767    1.580735 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.358730    0.144469    1.725204 v i_sram.sram6/DI[24] (CF_SRAM_1024x32)
                                              1.725204   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.561908    1.415977   library hold time
                                              1.415977   data required time
---------------------------------------------------------------------------------------------
                                              1.415977   data required time
                                             -1.725204   data arrival time
---------------------------------------------------------------------------------------------
                                              0.309227   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002545    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000061    0.000031    1.000031 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007539    0.054846    0.372336    1.372367 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.054846    0.000230    1.372597 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.224314    0.213948    1.586545 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.356522    0.139337    1.725881 v i_sram.sram6/DI[20] (CF_SRAM_1024x32)
                                              1.725881   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.562253    1.416323   library hold time
                                              1.416323   data required time
---------------------------------------------------------------------------------------------
                                              1.416323   data required time
                                             -1.725881   data arrival time
---------------------------------------------------------------------------------------------
                                              0.309559   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002695    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000068    0.000034    1.000034 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371296    1.371330 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.053971    0.000213    1.371544 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.173914    0.144476    1.516020 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.441462    0.202688    1.718708 v i_sram.sram7/DI[30] (CF_SRAM_1024x32)
                                              1.718708   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.548937    1.407777   library hold time
                                              1.407777   data required time
---------------------------------------------------------------------------------------------
                                              1.407777   data required time
                                             -1.718708   data arrival time
---------------------------------------------------------------------------------------------
                                              0.310931   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002528    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000061    0.000030    1.000030 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007227    0.053712    0.370983    1.371014 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.053712    0.000210    1.371224 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.232604    0.214359    1.585583 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.369911    0.144367    1.729950 v i_sram.sram7/DI[27] (CF_SRAM_1024x32)
                                              1.729950   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.560134    1.418975   library hold time
                                              1.418975   data required time
---------------------------------------------------------------------------------------------
                                              1.418975   data required time
                                             -1.729950   data arrival time
---------------------------------------------------------------------------------------------
                                              0.310976   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002241    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000051    0.000026    1.000026 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007065    0.053108    0.370317    1.370343 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.053108    0.000135    1.370477 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.209257    0.202501    1.572979 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.382589    0.161050    1.734029 v i_sram.sram5/DI[28] (CF_SRAM_1024x32)
                                              1.734029   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.557867    1.422481   library hold time
                                              1.422481   data required time
---------------------------------------------------------------------------------------------
                                              1.422481   data required time
                                             -1.734029   data arrival time
---------------------------------------------------------------------------------------------
                                              0.311548   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003083    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000081    0.000041    1.000041 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007757    0.055641    0.373286    1.373327 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.055641    0.000236    1.373564 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.223644    0.212830    1.586394 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.382009    0.157504    1.743899 v i_sram.sram4/DI[26] (CF_SRAM_1024x32)
                                              1.743899   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.557905    1.430537   library hold time
                                              1.430537   data required time
---------------------------------------------------------------------------------------------
                                              1.430537   data required time
                                             -1.743899   data arrival time
---------------------------------------------------------------------------------------------
                                              0.313361   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002695    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000068    0.000034    1.000034 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371296    1.371330 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.053971    0.000213    1.371544 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.173914    0.144476    1.516020 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.439942    0.201731    1.717751 v i_sram.sram0/DI[30] (CF_SRAM_1024x32)
                                              1.717751   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.548955    1.403599   library hold time
                                              1.403599   data required time
---------------------------------------------------------------------------------------------
                                              1.403599   data required time
                                             -1.717751   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314152   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002695    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000068    0.000034    1.000034 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371296    1.371330 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.053971    0.000213    1.371544 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.173914    0.144476    1.516020 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.462707    0.216312    1.732332 v i_sram.sram4/DI[30] (CF_SRAM_1024x32)
                                              1.732332   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.545276    1.417908   library hold time
                                              1.417908   data required time
---------------------------------------------------------------------------------------------
                                              1.417908   data required time
                                             -1.732332   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314424   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002241    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000051    0.000026    1.000026 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007065    0.053108    0.370317    1.370343 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.053108    0.000135    1.370477 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.209257    0.202501    1.572979 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.374620    0.155484    1.728463 v i_sram.sram6/DI[28] (CF_SRAM_1024x32)
                                              1.728463   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.559421    1.413490   library hold time
                                              1.413490   data required time
---------------------------------------------------------------------------------------------
                                              1.413490   data required time
                                             -1.728463   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314973   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002292    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000052    0.000026    1.000026 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007106    0.053252    0.370494    1.370520 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.053252    0.000136    1.370655 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.228101    0.220203    1.590858 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.369028    0.145001    1.735860 v i_sram.sram7/DI[4] (CF_SRAM_1024x32)
                                              1.735860   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.560272    1.419113   library hold time
                                              1.419113   data required time
---------------------------------------------------------------------------------------------
                                              1.419113   data required time
                                             -1.735860   data arrival time
---------------------------------------------------------------------------------------------
                                              0.316747   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002528    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000061    0.000030    1.000030 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007227    0.053712    0.370983    1.371014 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.053712    0.000210    1.371224 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.232604    0.214359    1.585583 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.391871    0.160411    1.745994 v i_sram.sram4/DI[27] (CF_SRAM_1024x32)
                                              1.745994   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.556362    1.428994   library hold time
                                              1.428994   data required time
---------------------------------------------------------------------------------------------
                                              1.428994   data required time
                                             -1.745994   data arrival time
---------------------------------------------------------------------------------------------
                                              0.317000   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002695    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000068    0.000034    1.000034 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371296    1.371330 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.053971    0.000213    1.371544 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.173914    0.144476    1.516020 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.411335    0.183345    1.699366 v i_sram.sram3/DI[30] (CF_SRAM_1024x32)
                                              1.699366   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.553784    1.381197   library hold time
                                              1.381197   data required time
---------------------------------------------------------------------------------------------
                                              1.381197   data required time
                                             -1.699366   data arrival time
---------------------------------------------------------------------------------------------
                                              0.318168   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002292    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000052    0.000026    1.000026 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007106    0.053252    0.370494    1.370520 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.053252    0.000136    1.370655 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.228101    0.220203    1.590858 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.365707    0.142566    1.733424 v i_sram.sram6/DI[4] (CF_SRAM_1024x32)
                                              1.733424   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.560816    1.414885   library hold time
                                              1.414885   data required time
---------------------------------------------------------------------------------------------
                                              1.414885   data required time
                                             -1.733424   data arrival time
---------------------------------------------------------------------------------------------
                                              0.318540   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003083    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000081    0.000041    1.000041 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007757    0.055641    0.373286    1.373327 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.055641    0.000236    1.373564 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.223644    0.212830    1.586394 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.379485    0.155692    1.742087 v i_sram.sram5/DI[26] (CF_SRAM_1024x32)
                                              1.742087   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.558353    1.422967   library hold time
                                              1.422967   data required time
---------------------------------------------------------------------------------------------
                                              1.422967   data required time
                                             -1.742087   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319120   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.362908    0.122169    1.740913 v i_sram.sram5/BEN[17] (CF_SRAM_1024x32)
                                              1.740913   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.556903    1.421517   library hold time
                                              1.421517   data required time
---------------------------------------------------------------------------------------------
                                              1.421517   data required time
                                             -1.740913   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319396   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002695    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000068    0.000034    1.000034 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371296    1.371330 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.053971    0.000213    1.371544 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.173914    0.144476    1.516020 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.459870    0.214496    1.730516 v i_sram.sram5/DI[30] (CF_SRAM_1024x32)
                                              1.730516   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.545773    1.410387   library hold time
                                              1.410387   data required time
---------------------------------------------------------------------------------------------
                                              1.410387   data required time
                                             -1.730516   data arrival time
---------------------------------------------------------------------------------------------
                                              0.320130   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.364400    0.123456    1.742201 v i_sram.sram5/BEN[18] (CF_SRAM_1024x32)
                                              1.742201   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.556714    1.421327   library hold time
                                              1.421327   data required time
---------------------------------------------------------------------------------------------
                                              1.421327   data required time
                                             -1.742201   data arrival time
---------------------------------------------------------------------------------------------
                                              0.320874   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002695    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000068    0.000034    1.000034 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371296    1.371330 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.053971    0.000213    1.371544 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.173914    0.144476    1.516020 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.437016    0.199853    1.715873 v i_sram.sram1/DI[30] (CF_SRAM_1024x32)
                                              1.715873   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.549473    1.394207   library hold time
                                              1.394207   data required time
---------------------------------------------------------------------------------------------
                                              1.394207   data required time
                                             -1.715873   data arrival time
---------------------------------------------------------------------------------------------
                                              0.321666   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.365442    0.124353    1.743098 v i_sram.sram5/BEN[19] (CF_SRAM_1024x32)
                                              1.743098   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.556581    1.421195   library hold time
                                              1.421195   data required time
---------------------------------------------------------------------------------------------
                                              1.421195   data required time
                                             -1.743098   data arrival time
---------------------------------------------------------------------------------------------
                                              0.321903   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002528    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000061    0.000030    1.000030 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007227    0.053712    0.370983    1.371014 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.053712    0.000210    1.371224 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.232604    0.214359    1.585583 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.389221    0.158497    1.744080 v i_sram.sram5/DI[27] (CF_SRAM_1024x32)
                                              1.744080   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.556829    1.421443   library hold time
                                              1.421443   data required time
---------------------------------------------------------------------------------------------
                                              1.421443   data required time
                                             -1.744080   data arrival time
---------------------------------------------------------------------------------------------
                                              0.322637   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.366222    0.125023    1.743768 v i_sram.sram5/BEN[20] (CF_SRAM_1024x32)
                                              1.743768   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.556482    1.421096   library hold time
                                              1.421096   data required time
---------------------------------------------------------------------------------------------
                                              1.421096   data required time
                                             -1.743768   data arrival time
---------------------------------------------------------------------------------------------
                                              0.322672   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.367167    0.125857    1.744601 v i_sram.sram5/BEN[21] (CF_SRAM_1024x32)
                                              1.744601   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.556362    1.420976   library hold time
                                              1.420976   data required time
---------------------------------------------------------------------------------------------
                                              1.420976   data required time
                                             -1.744601   data arrival time
---------------------------------------------------------------------------------------------
                                              0.323625   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003083    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000081    0.000041    1.000041 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007757    0.055641    0.373286    1.373327 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.055641    0.000236    1.373564 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.223644    0.212830    1.586394 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.373181    0.151144    1.737538 v i_sram.sram6/DI[26] (CF_SRAM_1024x32)
                                              1.737538   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.559646    1.413715   library hold time
                                              1.413715   data required time
---------------------------------------------------------------------------------------------
                                              1.413715   data required time
                                             -1.737538   data arrival time
---------------------------------------------------------------------------------------------
                                              0.323823   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.367865    0.126455    1.745199 v i_sram.sram5/BEN[22] (CF_SRAM_1024x32)
                                              1.745199   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.556274    1.420887   library hold time
                                              1.420887   data required time
---------------------------------------------------------------------------------------------
                                              1.420887   data required time
                                             -1.745199   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324312   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.368076    0.126636    1.745380 v i_sram.sram5/BEN[23] (CF_SRAM_1024x32)
                                              1.745380   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.556247    1.420861   library hold time
                                              1.420861   data required time
---------------------------------------------------------------------------------------------
                                              1.420861   data required time
                                             -1.745380   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324520   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002695    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000068    0.000034    1.000034 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371296    1.371330 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.053971    0.000213    1.371544 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.173914    0.144476    1.516020 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.452774    0.209956    1.725976 v i_sram.sram6/DI[30] (CF_SRAM_1024x32)
                                              1.725976   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.547190    1.401259   library hold time
                                              1.401259   data required time
---------------------------------------------------------------------------------------------
                                              1.401259   data required time
                                             -1.725976   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324717   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.376913    0.133066    1.745578 v i_sram.sram5/BEN[25] (CF_SRAM_1024x32)
                                              1.745578   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.555125    1.419738   library hold time
                                              1.419738   data required time
---------------------------------------------------------------------------------------------
                                              1.419738   data required time
                                             -1.745578   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325839   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002528    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000061    0.000030    1.000030 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007227    0.053712    0.370983    1.371014 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.053712    0.000210    1.371224 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.232604    0.214359    1.585583 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.382543    0.153646    1.739229 v i_sram.sram6/DI[27] (CF_SRAM_1024x32)
                                              1.739229   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.558181    1.412250   library hold time
                                              1.412250   data required time
---------------------------------------------------------------------------------------------
                                              1.412250   data required time
                                             -1.739229   data arrival time
---------------------------------------------------------------------------------------------
                                              0.326979   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.378845    0.134680    1.747192 v i_sram.sram5/BEN[26] (CF_SRAM_1024x32)
                                              1.747192   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.554879    1.419493   library hold time
                                              1.419493   data required time
---------------------------------------------------------------------------------------------
                                              1.419493   data required time
                                             -1.747192   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327699   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.380615    0.136153    1.748665 v i_sram.sram5/BEN[27] (CF_SRAM_1024x32)
                                              1.748665   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.554654    1.419268   library hold time
                                              1.419268   data required time
---------------------------------------------------------------------------------------------
                                              1.419268   data required time
                                             -1.748665   data arrival time
---------------------------------------------------------------------------------------------
                                              0.329397   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.381478    0.136869    1.749381 v i_sram.sram5/BEN[28] (CF_SRAM_1024x32)
                                              1.749381   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.554545    1.419159   library hold time
                                              1.419159   data required time
---------------------------------------------------------------------------------------------
                                              1.419159   data required time
                                             -1.749381   data arrival time
---------------------------------------------------------------------------------------------
                                              0.330223   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.382124    0.137405    1.749917 v i_sram.sram5/BEN[29] (CF_SRAM_1024x32)
                                              1.749917   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.554463    1.419076   library hold time
                                              1.419076   data required time
---------------------------------------------------------------------------------------------
                                              1.419076   data required time
                                             -1.749917   data arrival time
---------------------------------------------------------------------------------------------
                                              0.330841   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.382554    0.137761    1.750273 v i_sram.sram5/BEN[30] (CF_SRAM_1024x32)
                                              1.750273   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.554408    1.419022   library hold time
                                              1.419022   data required time
---------------------------------------------------------------------------------------------
                                              1.419022   data required time
                                             -1.750273   data arrival time
---------------------------------------------------------------------------------------------
                                              0.331251   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.382796    0.137961    1.750473 v i_sram.sram5/BEN[31] (CF_SRAM_1024x32)
                                              1.750473   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.554377    1.418991   library hold time
                                              1.418991   data required time
---------------------------------------------------------------------------------------------
                                              1.418991   data required time
                                             -1.750473   data arrival time
---------------------------------------------------------------------------------------------
                                              0.331482   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002695    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000068    0.000034    1.000034 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371296    1.371330 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.053971    0.000213    1.371544 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.173914    0.144476    1.516020 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.429475    0.195012    1.711032 v i_sram.sram2/DI[30] (CF_SRAM_1024x32)
                                              1.711032   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.550959    1.373931   library hold time
                                              1.373931   data required time
---------------------------------------------------------------------------------------------
                                              1.373931   data required time
                                             -1.711032   data arrival time
---------------------------------------------------------------------------------------------
                                              0.337101   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002317    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000055    0.000027    1.000027 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007663    0.055299    0.372870    1.372897 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.055299    0.000242    1.373139 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.165533    0.142436    1.515575 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.481065    0.223491    1.739066 v i_sram.sram7/DI[31] (CF_SRAM_1024x32)
                                              1.739066   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.542739    1.401579   library hold time
                                              1.401579   data required time
---------------------------------------------------------------------------------------------
                                              1.401579   data required time
                                             -1.739066   data arrival time
---------------------------------------------------------------------------------------------
                                              0.337487   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002317    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000055    0.000027    1.000027 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007663    0.055299    0.372870    1.372897 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.055299    0.000242    1.373139 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.165533    0.142436    1.515575 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.477906    0.221509    1.737085 v i_sram.sram0/DI[31] (CF_SRAM_1024x32)
                                              1.737085   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.543014    1.397657   library hold time
                                              1.397657   data required time
---------------------------------------------------------------------------------------------
                                              1.397657   data required time
                                             -1.737085   data arrival time
---------------------------------------------------------------------------------------------
                                              0.339428   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002317    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000055    0.000027    1.000027 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007663    0.055299    0.372870    1.372897 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.055299    0.000242    1.373139 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.165533    0.142436    1.515575 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.446600    0.201788    1.717363 v i_sram.sram3/DI[31] (CF_SRAM_1024x32)
                                              1.717363   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.548265    1.375678   library hold time
                                              1.375678   data required time
---------------------------------------------------------------------------------------------
                                              1.375678   data required time
                                             -1.717363   data arrival time
---------------------------------------------------------------------------------------------
                                              0.341685   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002317    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000055    0.000027    1.000027 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007663    0.055299    0.372870    1.372897 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.055299    0.000242    1.373139 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.165533    0.142436    1.515575 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.474966    0.219664    1.735239 v i_sram.sram1/DI[31] (CF_SRAM_1024x32)
                                              1.735239   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.543534    1.388268   library hold time
                                              1.388268   data required time
---------------------------------------------------------------------------------------------
                                              1.388268   data required time
                                             -1.735239   data arrival time
---------------------------------------------------------------------------------------------
                                              0.346972   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002733    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000069    0.000035    1.000035 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371296    1.371331 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.053971    0.000213    1.371544 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.176292    0.157824    1.529368 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.494887    0.234267    1.763635 v i_sram.sram4/DI[18] (CF_SRAM_1024x32)
                                              1.763635   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.540240    1.412872   library hold time
                                              1.412872   data required time
---------------------------------------------------------------------------------------------
                                              1.412872   data required time
                                             -1.763635   data arrival time
---------------------------------------------------------------------------------------------
                                              0.350763   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002317    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000055    0.000027    1.000027 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007663    0.055299    0.372870    1.372897 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.055299    0.000242    1.373139 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.165533    0.142436    1.515575 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.492811    0.230882    1.746457 v i_sram.sram6/DI[31] (CF_SRAM_1024x32)
                                              1.746457   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.540924    1.394993   library hold time
                                              1.394993   data required time
---------------------------------------------------------------------------------------------
                                              1.394993   data required time
                                             -1.746457   data arrival time
---------------------------------------------------------------------------------------------
                                              0.351464   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002733    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000069    0.000035    1.000035 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371296    1.371331 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.053971    0.000213    1.371544 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.176292    0.157824    1.529368 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.492024    0.232456    1.761825 v i_sram.sram5/DI[18] (CF_SRAM_1024x32)
                                              1.761825   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.540741    1.405354   library hold time
                                              1.405354   data required time
---------------------------------------------------------------------------------------------
                                              1.405354   data required time
                                             -1.761825   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356470   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002733    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000069    0.000035    1.000035 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371296    1.371331 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.053971    0.000213    1.371544 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.176292    0.157824    1.529368 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.487743    0.229748    1.759117 v i_sram.sram7/DI[18] (CF_SRAM_1024x32)
                                              1.759117   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.541694    1.400534   library hold time
                                              1.400534   data required time
---------------------------------------------------------------------------------------------
                                              1.400534   data required time
                                             -1.759117   data arrival time
---------------------------------------------------------------------------------------------
                                              0.358583   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002733    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000069    0.000035    1.000035 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007298    0.053971    0.371296    1.371331 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.053971    0.000213    1.371544 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.176292    0.157824    1.529368 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.483862    0.227291    1.756660 v i_sram.sram6/DI[18] (CF_SRAM_1024x32)
                                              1.756660   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.542325    1.396394   library hold time
                                              1.396394   data required time
---------------------------------------------------------------------------------------------
                                              1.396394   data required time
                                             -1.756660   data arrival time
---------------------------------------------------------------------------------------------
                                              0.360266   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002317    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000055    0.000027    1.000027 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007663    0.055299    0.372870    1.372897 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.055299    0.000242    1.373139 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.165533    0.142436    1.515575 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.467498    0.214971    1.730546 v i_sram.sram2/DI[31] (CF_SRAM_1024x32)
                                              1.730546   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.545008    1.367980   library hold time
                                              1.367980   data required time
---------------------------------------------------------------------------------------------
                                              1.367980   data required time
                                             -1.730546   data arrival time
---------------------------------------------------------------------------------------------
                                              0.362566   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002760    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000068    0.000034    1.000034 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007667    0.055309    0.372897    1.372931 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.055309    0.000231    1.373162 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.189359    0.162037    1.535199 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.507347    0.239096    1.774294 v i_sram.sram4/DI[17] (CF_SRAM_1024x32)
                                              1.774294   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.538628    1.411260   library hold time
                                              1.411260   data required time
---------------------------------------------------------------------------------------------
                                              1.411260   data required time
                                             -1.774294   data arrival time
---------------------------------------------------------------------------------------------
                                              0.363034   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002760    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000068    0.000034    1.000034 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007667    0.055309    0.372897    1.372931 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.055309    0.000231    1.373162 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.189359    0.162037    1.535199 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.504246    0.237122    1.772321 v i_sram.sram5/DI[17] (CF_SRAM_1024x32)
                                              1.772321   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.539024    1.403637   library hold time
                                              1.403637   data required time
---------------------------------------------------------------------------------------------
                                              1.403637   data required time
                                             -1.772321   data arrival time
---------------------------------------------------------------------------------------------
                                              0.368683   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002317    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000055    0.000027    1.000027 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007663    0.055299    0.372870    1.372897 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.055299    0.000242    1.373139 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.165533    0.142436    1.515575 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.534049    0.256718    1.772294 v i_sram.sram5/DI[31] (CF_SRAM_1024x32)
                                              1.772294   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.535733    1.400346   library hold time
                                              1.400346   data required time
---------------------------------------------------------------------------------------------
                                              1.400346   data required time
                                             -1.772294   data arrival time
---------------------------------------------------------------------------------------------
                                              0.371947   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002760    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000068    0.000034    1.000034 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007667    0.055309    0.372897    1.372931 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.055309    0.000231    1.373162 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.189359    0.162037    1.535199 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.501888    0.235620    1.770819 v i_sram.sram7/DI[17] (CF_SRAM_1024x32)
                                              1.770819   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.539567    1.398407   library hold time
                                              1.398407   data required time
---------------------------------------------------------------------------------------------
                                              1.398407   data required time
                                             -1.770819   data arrival time
---------------------------------------------------------------------------------------------
                                              0.372412   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002760    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000068    0.000034    1.000034 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007667    0.055309    0.372897    1.372931 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.055309    0.000231    1.373162 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.189359    0.162037    1.535199 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.496058    0.231885    1.767084 v i_sram.sram6/DI[17] (CF_SRAM_1024x32)
                                              1.767084   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.540416    1.394485   library hold time
                                              1.394485   data required time
---------------------------------------------------------------------------------------------
                                              1.394485   data required time
                                             -1.767084   data arrival time
---------------------------------------------------------------------------------------------
                                              0.372599   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002317    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000055    0.000027    1.000027 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007663    0.055299    0.372870    1.372897 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.055299    0.000242    1.373139 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.165533    0.142436    1.515575 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.549696    0.266480    1.782055 v i_sram.sram4/DI[31] (CF_SRAM_1024x32)
                                              1.782055   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.533952    1.406584   library hold time
                                              1.406584   data required time
---------------------------------------------------------------------------------------------
                                              1.406584   data required time
                                             -1.782055   data arrival time
---------------------------------------------------------------------------------------------
                                              0.375471   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _674_ (removal check against rising-edge clock wb_clk_i)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002128    0.000000    0.000000    1.000000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000045    0.000022    1.000022 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002134    0.035746    0.346245    1.346268 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.035746    0.000040    1.346308 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.010126    0.044458    0.081456    1.427764 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.044463    0.000502    1.428266 v _377_/A (sky130_fd_sc_hd__inv_2)
     1    0.017308    0.062816    0.067275    1.495540 ^ _377_/Y (sky130_fd_sc_hd__inv_2)
                                                         _000_ (net)
                      0.062842    0.001065    1.496605 ^ _674_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              1.496605   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.552133    0.108075    0.600245 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.250000    0.850245   clock uncertainty
                                  0.000000    0.850245   clock reconvergence pessimism
                                  0.270113    1.120358   library removal time
                                              1.120358   data required time
---------------------------------------------------------------------------------------------
                                              1.120358   data required time
                                             -1.496605   data arrival time
---------------------------------------------------------------------------------------------
                                              0.376247   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.256434    0.039496    1.850161 v i_sram.sram1/BEN[7] (CF_SRAM_1024x32)
                                              1.850161   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.575141    1.419875   library hold time
                                              1.419875   data required time
---------------------------------------------------------------------------------------------
                                              1.419875   data required time
                                             -1.850161   data arrival time
---------------------------------------------------------------------------------------------
                                              0.430286   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.259213    0.043626    1.854290 v i_sram.sram1/BEN[6] (CF_SRAM_1024x32)
                                              1.854290   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.574495    1.419229   library hold time
                                              1.419229   data required time
---------------------------------------------------------------------------------------------
                                              1.419229   data required time
                                             -1.854290   data arrival time
---------------------------------------------------------------------------------------------
                                              0.435061   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.262517    0.048014    1.858679 v i_sram.sram1/BEN[5] (CF_SRAM_1024x32)
                                              1.858679   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.573727    1.418461   library hold time
                                              1.418461   data required time
---------------------------------------------------------------------------------------------
                                              1.418461   data required time
                                             -1.858679   data arrival time
---------------------------------------------------------------------------------------------
                                              0.440218   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.007179    0.000000    0.000000    1.000000 v wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000164    0.000082    1.000082 v input5/A (sky130_fd_sc_hd__buf_8)
     7    0.162298    0.088614    0.118638    1.118720 v input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.092788    0.015087    1.133807 v _390_/B (sky130_fd_sc_hd__nand2b_4)
    36    0.242795    0.522285    0.370701    1.504508 ^ _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.543076    0.081890    1.586398 ^ _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.211449    0.199312    0.150917    1.737316 v _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      0.199840    0.007897    1.745213 v i_sram.sram6/EN (CF_SRAM_1024x32)
                                              1.745213   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.433102    1.287171   library hold time
                                              1.287171   data required time
---------------------------------------------------------------------------------------------
                                              1.287171   data required time
                                             -1.745213   data arrival time
---------------------------------------------------------------------------------------------
                                              0.458041   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.278158    0.071003    1.873261 v i_sram.sram1/BEN[15] (CF_SRAM_1024x32)
                                              1.873261   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.570092    1.414826   library hold time
                                              1.414826   data required time
---------------------------------------------------------------------------------------------
                                              1.414826   data required time
                                             -1.873261   data arrival time
---------------------------------------------------------------------------------------------
                                              0.458435   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.278966    0.071824    1.874082 v i_sram.sram1/BEN[14] (CF_SRAM_1024x32)
                                              1.874082   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.569904    1.414638   library hold time
                                              1.414638   data required time
---------------------------------------------------------------------------------------------
                                              1.414638   data required time
                                             -1.874082   data arrival time
---------------------------------------------------------------------------------------------
                                              0.459444   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279699    0.072565    1.874823 v i_sram.sram1/BEN[13] (CF_SRAM_1024x32)
                                              1.874823   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.569734    1.414468   library hold time
                                              1.414468   data required time
---------------------------------------------------------------------------------------------
                                              1.414468   data required time
                                             -1.874823   data arrival time
---------------------------------------------------------------------------------------------
                                              0.460355   slack (MET)


Startpoint: wbs_adr_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002764    0.000000    0.000000    1.000000 ^ wbs_adr_i[14] (in)
                                                         wbs_adr_i[14] (net)
                      0.000061    0.000030    1.000030 ^ input6/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.064923    0.150911    0.156360    1.156390 ^ input6/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net6 (net)
                      0.153228    0.014907    1.171297 ^ _386_/A_N (sky130_fd_sc_hd__and3b_2)
     2    0.032051    0.070511    0.184931    1.356228 v _386_/X (sky130_fd_sc_hd__and3b_2)
                                                         _006_ (net)
                      0.070566    0.001774    1.358002 v _393_/B (sky130_fd_sc_hd__nand2_8)
    33    0.245481    0.303394    0.222546    1.580547 ^ _393_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _011_ (net)
                      0.313933    0.044602    1.625149 ^ _394_/A (sky130_fd_sc_hd__inv_12)
    31    0.223451    0.131323    0.092285    1.717434 v _394_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[1] (net)
                      0.142464    0.029722    1.747156 v i_sram.sram1/EN (CF_SRAM_1024x32)
                                              1.747156   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.435926    1.280659   library hold time
                                              1.280659   data required time
---------------------------------------------------------------------------------------------
                                              1.280659   data required time
                                             -1.747156   data arrival time
---------------------------------------------------------------------------------------------
                                              0.466496   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002978    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000080    0.000040    1.000040 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.054007    0.000214    1.371597 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.259272    0.248387    1.619984 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.267640    0.037010    1.656994 v i_sram.sram0/AD[3] (CF_SRAM_1024x32)
                                              1.656994   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.327878    1.182521   library hold time
                                              1.182521   data required time
---------------------------------------------------------------------------------------------
                                              1.182521   data required time
                                             -1.656994   data arrival time
---------------------------------------------------------------------------------------------
                                              0.474472   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003014    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000083    0.000042    1.000041 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007388    0.054295    0.371689    1.371730 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.054295    0.000217    1.371947 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.269108    0.250253    1.622200 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.277017    0.036953    1.659153 v i_sram.sram0/AD[0] (CF_SRAM_1024x32)
                                              1.659153   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.327901    1.182544   library hold time
                                              1.182544   data required time
---------------------------------------------------------------------------------------------
                                              1.182544   data required time
                                             -1.659153   data arrival time
---------------------------------------------------------------------------------------------
                                              0.476609   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002960    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000080    0.000040    1.000040 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.054007    0.000214    1.371597 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.271138    0.237077    1.608675 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.290851    0.051348    1.660023 v i_sram.sram0/AD[6] (CF_SRAM_1024x32)
                                              1.660023   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.327934    1.182577   library hold time
                                              1.182577   data required time
---------------------------------------------------------------------------------------------
                                              1.182577   data required time
                                             -1.660023   data arrival time
---------------------------------------------------------------------------------------------
                                              0.477446   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002978    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000080    0.000040    1.000040 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.054007    0.000214    1.371597 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.259272    0.248387    1.619984 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.284639    0.061975    1.681959 v i_sram.sram4/AD[3] (CF_SRAM_1024x32)
                                              1.681959   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.327776    1.200408   library hold time
                                              1.200408   data required time
---------------------------------------------------------------------------------------------
                                              1.200408   data required time
                                             -1.681959   data arrival time
---------------------------------------------------------------------------------------------
                                              0.481550   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002978    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000080    0.000040    1.000040 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.054007    0.000214    1.371597 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.259272    0.248387    1.619984 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.266765    0.035239    1.655223 v i_sram.sram1/AD[3] (CF_SRAM_1024x32)
                                              1.655223   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.327949    1.172683   library hold time
                                              1.172683   data required time
---------------------------------------------------------------------------------------------
                                              1.172683   data required time
                                             -1.655223   data arrival time
---------------------------------------------------------------------------------------------
                                              0.482540   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002960    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000080    0.000040    1.000040 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.054007    0.000214    1.371597 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.271138    0.237077    1.608675 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.286984    0.046707    1.655381 v i_sram.sram1/AD[6] (CF_SRAM_1024x32)
                                              1.655381   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.327998    1.172732   library hold time
                                              1.172732   data required time
---------------------------------------------------------------------------------------------
                                              1.172732   data required time
                                             -1.655381   data arrival time
---------------------------------------------------------------------------------------------
                                              0.482650   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002978    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000080    0.000040    1.000040 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.054007    0.000214    1.371597 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.259272    0.248387    1.619984 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.282720    0.059612    1.679596 v i_sram.sram5/AD[3] (CF_SRAM_1024x32)
                                              1.679596   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.327837    1.192450   library hold time
                                              1.192450   data required time
---------------------------------------------------------------------------------------------
                                              1.192450   data required time
                                             -1.679596   data arrival time
---------------------------------------------------------------------------------------------
                                              0.487146   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003014    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000083    0.000042    1.000041 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007388    0.054295    0.371689    1.371730 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.054295    0.000217    1.371947 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.269108    0.250253    1.622200 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.297209    0.066262    1.688462 v i_sram.sram4/AD[0] (CF_SRAM_1024x32)
                                              1.688462   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.327807    1.200439   library hold time
                                              1.200439   data required time
---------------------------------------------------------------------------------------------
                                              1.200439   data required time
                                             -1.688462   data arrival time
---------------------------------------------------------------------------------------------
                                              0.488023   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002400    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000056    0.000028    1.000028 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007714    0.055487    0.373088    1.373116 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.055487    0.000246    1.373362 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.288784    0.261819    1.635180 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.306960    0.055366    1.690546 v i_sram.sram4/AD[8] (CF_SRAM_1024x32)
                                              1.690546   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.327866    1.200498   library hold time
                                              1.200498   data required time
---------------------------------------------------------------------------------------------
                                              1.200498   data required time
                                             -1.690546   data arrival time
---------------------------------------------------------------------------------------------
                                              0.490048   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003014    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000083    0.000042    1.000041 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007388    0.054295    0.371689    1.371730 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.054295    0.000217    1.371947 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.269108    0.250253    1.622200 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.280760    0.043859    1.666058 v i_sram.sram1/AD[0] (CF_SRAM_1024x32)
                                              1.666058   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.327983    1.172717   library hold time
                                              1.172717   data required time
---------------------------------------------------------------------------------------------
                                              1.172717   data required time
                                             -1.666058   data arrival time
---------------------------------------------------------------------------------------------
                                              0.493342   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003014    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000083    0.000042    1.000041 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007388    0.054295    0.371689    1.371730 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.054295    0.000217    1.371947 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.269108    0.250253    1.622200 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.295422    0.064109    1.686309 v i_sram.sram5/AD[0] (CF_SRAM_1024x32)
                                              1.686309   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.327867    1.192481   library hold time
                                              1.192481   data required time
---------------------------------------------------------------------------------------------
                                              1.192481   data required time
                                             -1.686309   data arrival time
---------------------------------------------------------------------------------------------
                                              0.493828   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002400    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000056    0.000028    1.000028 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007714    0.055487    0.373088    1.373116 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.055487    0.000246    1.373362 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.288784    0.261819    1.635180 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.305270    0.052962    1.688143 v i_sram.sram5/AD[8] (CF_SRAM_1024x32)
                                              1.688143   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.327918    1.192532   library hold time
                                              1.192532   data required time
---------------------------------------------------------------------------------------------
                                              1.192532   data required time
                                             -1.688143   data arrival time
---------------------------------------------------------------------------------------------
                                              0.495611   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002968    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000080    0.000040    1.000040 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.054007    0.000214    1.371597 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.295218    0.263761    1.635358 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.305430    0.043576    1.678934 v i_sram.sram0/AD[1] (CF_SRAM_1024x32)
                                              1.678934   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.327997    1.182640   library hold time
                                              1.182640   data required time
---------------------------------------------------------------------------------------------
                                              1.182640   data required time
                                             -1.678934   data arrival time
---------------------------------------------------------------------------------------------
                                              0.496294   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003029    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000081    0.000040    1.000040 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054027    0.371367    1.371408 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.054027    0.000214    1.371621 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.297289    0.266631    1.638252 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.307743    0.044177    1.682429 v i_sram.sram0/AD[2] (CF_SRAM_1024x32)
                                              1.682429   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.328014    1.182658   library hold time
                                              1.182658   data required time
---------------------------------------------------------------------------------------------
                                              1.182658   data required time
                                             -1.682429   data arrival time
---------------------------------------------------------------------------------------------
                                              0.499771   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002978    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000080    0.000040    1.000040 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.054007    0.000214    1.371597 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.259272    0.248387    1.619984 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.288902    0.067061    1.687045 v i_sram.sram7/AD[3] (CF_SRAM_1024x32)
                                              1.687045   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.328198    1.187038   library hold time
                                              1.187038   data required time
---------------------------------------------------------------------------------------------
                                              1.187038   data required time
                                             -1.687045   data arrival time
---------------------------------------------------------------------------------------------
                                              0.500007   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002400    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000056    0.000028    1.000028 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007714    0.055487    0.373088    1.373116 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.055487    0.000246    1.373362 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.288784    0.261819    1.635180 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.301934    0.047864    1.683044 v i_sram.sram0/AD[8] (CF_SRAM_1024x32)
                                              1.683044   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.327971    1.182614   library hold time
                                              1.182614   data required time
---------------------------------------------------------------------------------------------
                                              1.182614   data required time
                                             -1.683044   data arrival time
---------------------------------------------------------------------------------------------
                                              0.500430   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002731    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000065    0.000033    1.000033 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007685    0.055381    0.372968    1.373001 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.055381    0.000238    1.373239 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.285849    0.264822    1.638061 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.297970    0.046153    1.684214 v i_sram.sram0/AD[5] (CF_SRAM_1024x32)
                                              1.684214   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.327951    1.182595   library hold time
                                              1.182595   data required time
---------------------------------------------------------------------------------------------
                                              1.182595   data required time
                                             -1.684214   data arrival time
---------------------------------------------------------------------------------------------
                                              0.501620   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002960    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000080    0.000040    1.000040 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.054007    0.000214    1.371597 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.271138    0.237077    1.608675 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.288723    0.048848    1.657522 v i_sram.sram3/AD[6] (CF_SRAM_1024x32)
                                              1.657522   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.328360    1.155773   library hold time
                                              1.155773   data required time
---------------------------------------------------------------------------------------------
                                              1.155773   data required time
                                             -1.657522   data arrival time
---------------------------------------------------------------------------------------------
                                              0.501749   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002978    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000080    0.000040    1.000040 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.054007    0.000214    1.371597 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.259272    0.248387    1.619984 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.286750    0.064519    1.684503 v i_sram.sram6/AD[3] (CF_SRAM_1024x32)
                                              1.684503   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.328222    1.182291   library hold time
                                              1.182291   data required time
---------------------------------------------------------------------------------------------
                                              1.182291   data required time
                                             -1.684503   data arrival time
---------------------------------------------------------------------------------------------
                                              0.502212   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002731    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000065    0.000033    1.000033 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007685    0.055381    0.372968    1.373001 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.055381    0.000238    1.373239 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.285849    0.264822    1.638061 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.310902    0.064845    1.702906 v i_sram.sram4/AD[5] (CF_SRAM_1024x32)
                                              1.702906   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.327895    1.200527   library hold time
                                              1.200527   data required time
---------------------------------------------------------------------------------------------
                                              1.200527   data required time
                                             -1.702906   data arrival time
---------------------------------------------------------------------------------------------
                                              0.502379   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002960    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000080    0.000040    1.000040 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.054007    0.000214    1.371597 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.271138    0.237077    1.608675 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.285743    0.045115    1.653790 v i_sram.sram2/AD[6] (CF_SRAM_1024x32)
                                              1.653790   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.328370    1.151342   library hold time
                                              1.151342   data required time
---------------------------------------------------------------------------------------------
                                              1.151342   data required time
                                             -1.653790   data arrival time
---------------------------------------------------------------------------------------------
                                              0.502448   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.295200    0.083341    1.894005 v i_sram.sram2/BEN[4] (CF_SRAM_1024x32)
                                              1.894005   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.566437    1.389409   library hold time
                                              1.389409   data required time
---------------------------------------------------------------------------------------------
                                              1.389409   data required time
                                             -1.894005   data arrival time
---------------------------------------------------------------------------------------------
                                              0.504596   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.295627    0.083757    1.894421 v i_sram.sram2/BEN[5] (CF_SRAM_1024x32)
                                              1.894421   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.566338    1.389310   library hold time
                                              1.389310   data required time
---------------------------------------------------------------------------------------------
                                              1.389310   data required time
                                             -1.894421   data arrival time
---------------------------------------------------------------------------------------------
                                              0.505111   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.295956    0.084077    1.894742 v i_sram.sram2/BEN[3] (CF_SRAM_1024x32)
                                              1.894742   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.566262    1.389233   library hold time
                                              1.389233   data required time
---------------------------------------------------------------------------------------------
                                              1.389233   data required time
                                             -1.894742   data arrival time
---------------------------------------------------------------------------------------------
                                              0.505508   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002400    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000056    0.000028    1.000028 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007714    0.055487    0.373088    1.373116 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.055487    0.000246    1.373362 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.288784    0.261819    1.635180 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.299304    0.043397    1.678578 v i_sram.sram1/AD[8] (CF_SRAM_1024x32)
                                              1.678578   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.328028    1.172761   library hold time
                                              1.172761   data required time
---------------------------------------------------------------------------------------------
                                              1.172761   data required time
                                             -1.678578   data arrival time
---------------------------------------------------------------------------------------------
                                              0.505816   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.296292    0.084403    1.895067 v i_sram.sram2/BEN[6] (CF_SRAM_1024x32)
                                              1.895067   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.566184    1.389156   library hold time
                                              1.389156   data required time
---------------------------------------------------------------------------------------------
                                              1.389156   data required time
                                             -1.895067   data arrival time
---------------------------------------------------------------------------------------------
                                              0.505912   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.296494    0.084599    1.895263 v i_sram.sram2/BEN[7] (CF_SRAM_1024x32)
                                              1.895263   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.566137    1.389108   library hold time
                                              1.389108   data required time
---------------------------------------------------------------------------------------------
                                              1.389108   data required time
                                             -1.895263   data arrival time
---------------------------------------------------------------------------------------------
                                              0.506155   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.296634    0.084735    1.895399 v i_sram.sram2/BEN[2] (CF_SRAM_1024x32)
                                              1.895399   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.566104    1.389076   library hold time
                                              1.389076   data required time
---------------------------------------------------------------------------------------------
                                              1.389076   data required time
                                             -1.895399   data arrival time
---------------------------------------------------------------------------------------------
                                              0.506323   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002731    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000065    0.000033    1.000033 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007685    0.055381    0.372968    1.373001 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.055381    0.000238    1.373239 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.285849    0.264822    1.638061 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.295399    0.041445    1.679506 v i_sram.sram1/AD[5] (CF_SRAM_1024x32)
                                              1.679506   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.328018    1.172752   library hold time
                                              1.172752   data required time
---------------------------------------------------------------------------------------------
                                              1.172752   data required time
                                             -1.679506   data arrival time
---------------------------------------------------------------------------------------------
                                              0.506754   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.297006    0.085095    1.895759 v i_sram.sram2/BEN[1] (CF_SRAM_1024x32)
                                              1.895759   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.566017    1.388989   library hold time
                                              1.388989   data required time
---------------------------------------------------------------------------------------------
                                              1.388989   data required time
                                             -1.895759   data arrival time
---------------------------------------------------------------------------------------------
                                              0.506770   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.297210    0.085292    1.895956 v i_sram.sram2/BEN[0] (CF_SRAM_1024x32)
                                              1.895956   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.565970    1.388942   library hold time
                                              1.388942   data required time
---------------------------------------------------------------------------------------------
                                              1.388942   data required time
                                             -1.895956   data arrival time
---------------------------------------------------------------------------------------------
                                              0.507014   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002731    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000065    0.000033    1.000033 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007685    0.055381    0.372968    1.373001 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.055381    0.000238    1.373239 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.285849    0.264822    1.638061 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.308464    0.061707    1.699769 v i_sram.sram5/AD[5] (CF_SRAM_1024x32)
                                              1.699769   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.327942    1.192556   library hold time
                                              1.192556   data required time
---------------------------------------------------------------------------------------------
                                              1.192556   data required time
                                             -1.699769   data arrival time
---------------------------------------------------------------------------------------------
                                              0.507213   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002968    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000080    0.000040    1.000040 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.054007    0.000214    1.371597 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.295218    0.263761    1.635358 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.326594    0.073370    1.708728 v i_sram.sram4/AD[1] (CF_SRAM_1024x32)
                                              1.708728   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.328013    1.200645   library hold time
                                              1.200645   data required time
---------------------------------------------------------------------------------------------
                                              1.200645   data required time
                                             -1.708728   data arrival time
---------------------------------------------------------------------------------------------
                                              0.508083   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003029    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000081    0.000040    1.000040 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054027    0.371367    1.371408 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.054027    0.000214    1.371621 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.297289    0.266631    1.638252 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.326186    0.070772    1.709024 v i_sram.sram4/AD[2] (CF_SRAM_1024x32)
                                              1.709024   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.328010    1.200642   library hold time
                                              1.200642   data required time
---------------------------------------------------------------------------------------------
                                              1.200642   data required time
                                             -1.709024   data arrival time
---------------------------------------------------------------------------------------------
                                              0.508382   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003014    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000083    0.000042    1.000041 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007388    0.054295    0.371689    1.371730 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.054295    0.000217    1.371947 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.269108    0.250253    1.622200 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.303663    0.073757    1.695957 v i_sram.sram7/AD[0] (CF_SRAM_1024x32)
                                              1.695957   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.328252    1.187093   library hold time
                                              1.187093   data required time
---------------------------------------------------------------------------------------------
                                              1.187093   data required time
                                             -1.695957   data arrival time
---------------------------------------------------------------------------------------------
                                              0.508864   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002968    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000080    0.000040    1.000040 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.054007    0.000214    1.371597 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.295218    0.263761    1.635358 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.307213    0.046790    1.682148 v i_sram.sram1/AD[1] (CF_SRAM_1024x32)
                                              1.682148   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.328084    1.172817   library hold time
                                              1.172817   data required time
---------------------------------------------------------------------------------------------
                                              1.172817   data required time
                                             -1.682148   data arrival time
---------------------------------------------------------------------------------------------
                                              0.509331   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002978    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000080    0.000040    1.000040 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.054007    0.000214    1.371597 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.259272    0.248387    1.619984 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.272229    0.045088    1.665072 v i_sram.sram3/AD[3] (CF_SRAM_1024x32)
                                              1.665072   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.328320    1.155733   library hold time
                                              1.155733   data required time
---------------------------------------------------------------------------------------------
                                              1.155733   data required time
                                             -1.665072   data arrival time
---------------------------------------------------------------------------------------------
                                              0.509338   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002479    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000059    0.000029    1.000029 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007256    0.053819    0.371111    1.371140 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.053819    0.000212    1.371352 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.221355    0.171360    1.542712 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.387712    0.150457    1.693168 v i_sram.sram0/AD[4] (CF_SRAM_1024x32)
                                              1.693168   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.328614    1.183257   library hold time
                                              1.183257   data required time
---------------------------------------------------------------------------------------------
                                              1.183257   data required time
                                             -1.693168   data arrival time
---------------------------------------------------------------------------------------------
                                              0.509911   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003029    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000081    0.000040    1.000040 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054027    0.371367    1.371408 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.054027    0.000214    1.371621 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.297289    0.266631    1.638252 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.307981    0.044620    1.682872 v i_sram.sram1/AD[2] (CF_SRAM_1024x32)
                                              1.682872   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.328089    1.172823   library hold time
                                              1.172823   data required time
---------------------------------------------------------------------------------------------
                                              1.172823   data required time
                                             -1.682872   data arrival time
---------------------------------------------------------------------------------------------
                                              0.510049   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.304467    0.096028    1.898286 v i_sram.sram2/BEN[15] (CF_SRAM_1024x32)
                                              1.898286   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.564754    1.387726   library hold time
                                              1.387726   data required time
---------------------------------------------------------------------------------------------
                                              1.387726   data required time
                                             -1.898286   data arrival time
---------------------------------------------------------------------------------------------
                                              0.510559   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003014    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000083    0.000042    1.000041 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007388    0.054295    0.371689    1.371730 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.054295    0.000217    1.371947 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.269108    0.250253    1.622200 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.301066    0.070790    1.692990 v i_sram.sram6/AD[0] (CF_SRAM_1024x32)
                                              1.692990   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.328262    1.182331   library hold time
                                              1.182331   data required time
---------------------------------------------------------------------------------------------
                                              1.182331   data required time
                                             -1.692990   data arrival time
---------------------------------------------------------------------------------------------
                                              0.510659   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002978    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000080    0.000040    1.000040 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.054007    0.000214    1.371597 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.259272    0.248387    1.619984 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.270914    0.042937    1.662921 v i_sram.sram2/AD[3] (CF_SRAM_1024x32)
                                              1.662921   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.328334    1.151306   library hold time
                                              1.151306   data required time
---------------------------------------------------------------------------------------------
                                              1.151306   data required time
                                             -1.662921   data arrival time
---------------------------------------------------------------------------------------------
                                              0.511615   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002348    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000052    0.000026    1.000026 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002147    0.035796    0.346327    1.346352 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.035796    0.000041    1.346394 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039391    0.062852    0.129636    1.476030 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.062916    0.001799    1.477829 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.651000    0.314608    0.174074    1.651903 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.324125    0.044316    1.696218 ^ i_sram.sram0/R_WB (CF_SRAM_1024x32)
                                              1.696218   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.329632    1.184275   library hold time
                                              1.184275   data required time
---------------------------------------------------------------------------------------------
                                              1.184275   data required time
                                             -1.696218   data arrival time
---------------------------------------------------------------------------------------------
                                              0.511943   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.306513    0.097860    1.900118 v i_sram.sram2/BEN[14] (CF_SRAM_1024x32)
                                              1.900118   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.564495    1.387467   library hold time
                                              1.387467   data required time
---------------------------------------------------------------------------------------------
                                              1.387467   data required time
                                             -1.900118   data arrival time
---------------------------------------------------------------------------------------------
                                              0.512651   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002968    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000080    0.000040    1.000040 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.054007    0.000214    1.371597 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.295218    0.263761    1.635358 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.323777    0.069968    1.705326 v i_sram.sram5/AD[1] (CF_SRAM_1024x32)
                                              1.705326   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.328057    1.192670   library hold time
                                              1.192670   data required time
---------------------------------------------------------------------------------------------
                                              1.192670   data required time
                                             -1.705326   data arrival time
---------------------------------------------------------------------------------------------
                                              0.512656   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003029    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000081    0.000040    1.000040 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054027    0.371367    1.371408 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.054027    0.000214    1.371621 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.297289    0.266631    1.638252 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.323464    0.067387    1.705639 v i_sram.sram5/AD[2] (CF_SRAM_1024x32)
                                              1.705639   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.328054    1.192668   library hold time
                                              1.192668   data required time
---------------------------------------------------------------------------------------------
                                              1.192668   data required time
                                             -1.705639   data arrival time
---------------------------------------------------------------------------------------------
                                              0.512971   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002479    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000059    0.000029    1.000029 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007256    0.053819    0.371111    1.371140 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.053819    0.000212    1.371352 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.221355    0.171360    1.542712 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.379250    0.144742    1.687453 v i_sram.sram1/AD[4] (CF_SRAM_1024x32)
                                              1.687453   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.328624    1.173358   library hold time
                                              1.173358   data required time
---------------------------------------------------------------------------------------------
                                              1.173358   data required time
                                             -1.687453   data arrival time
---------------------------------------------------------------------------------------------
                                              0.514096   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001992    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000042    0.000021    1.000021 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007141    0.053381    0.370646    1.370667 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.053381    0.000139    1.370806 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.311641    0.281226    1.652032 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.332784    0.062760    1.714792 v i_sram.sram4/AD[9] (CF_SRAM_1024x32)
                                              1.714792   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.328059    1.200691   library hold time
                                              1.200691   data required time
---------------------------------------------------------------------------------------------
                                              1.200691   data required time
                                             -1.714792   data arrival time
---------------------------------------------------------------------------------------------
                                              0.514101   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.007846    0.000000    0.000000    1.000000 ^ wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000180    0.000090    1.000090 ^ input5/A (sky130_fd_sc_hd__buf_8)
     7    0.164805    0.201256    0.169505    1.169595 ^ input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.203171    0.015797    1.185392 ^ _381_/A_N (sky130_fd_sc_hd__and2b_4)
    11    0.133957    0.127522    0.224801    1.410193 v _381_/X (sky130_fd_sc_hd__and2b_4)
                                                         _003_ (net)
                      0.130307    0.015042    1.425235 v _382_/B (sky130_fd_sc_hd__nand2_8)
    33    0.234782    0.293526    0.235600    1.660836 ^ _382_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _004_ (net)
                      0.299287    0.033327    1.694162 ^ _383_/A (sky130_fd_sc_hd__inv_12)
    24    0.221331    0.128515    0.090788    1.784950 v _383_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[5] (net)
                      0.141431    0.031626    1.816576 v i_sram.sram5/EN (CF_SRAM_1024x32)
                                              1.816576   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.437827    1.302441   library hold time
                                              1.302441   data required time
---------------------------------------------------------------------------------------------
                                              1.302441   data required time
                                             -1.816576   data arrival time
---------------------------------------------------------------------------------------------
                                              0.514135   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.308374    0.095780    1.906444 v i_sram.sram3/BEN[5] (CF_SRAM_1024x32)
                                              1.906444   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.564244    1.391658   library hold time
                                              1.391658   data required time
---------------------------------------------------------------------------------------------
                                              1.391658   data required time
                                             -1.906444   data arrival time
---------------------------------------------------------------------------------------------
                                              0.514787   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.308924    0.099997    1.902255 v i_sram.sram2/BEN[13] (CF_SRAM_1024x32)
                                              1.902255   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.564188    1.387160   library hold time
                                              1.387160   data required time
---------------------------------------------------------------------------------------------
                                              1.387160   data required time
                                             -1.902255   data arrival time
---------------------------------------------------------------------------------------------
                                              0.515095   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.308783    0.096154    1.906819 v i_sram.sram3/BEN[6] (CF_SRAM_1024x32)
                                              1.906819   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.564192    1.391606   library hold time
                                              1.391606   data required time
---------------------------------------------------------------------------------------------
                                              1.391606   data required time
                                             -1.906819   data arrival time
---------------------------------------------------------------------------------------------
                                              0.515213   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.308933    0.096292    1.906956 v i_sram.sram3/BEN[7] (CF_SRAM_1024x32)
                                              1.906956   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.564173    1.391587   library hold time
                                              1.391587   data required time
---------------------------------------------------------------------------------------------
                                              1.391587   data required time
                                             -1.906956   data arrival time
---------------------------------------------------------------------------------------------
                                              0.515369   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.309275    0.096605    1.907269 v i_sram.sram3/BEN[4] (CF_SRAM_1024x32)
                                              1.907269   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.564130    1.391543   library hold time
                                              1.391543   data required time
---------------------------------------------------------------------------------------------
                                              1.391543   data required time
                                             -1.907269   data arrival time
---------------------------------------------------------------------------------------------
                                              0.515725   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.309929    0.100882    1.903139 v i_sram.sram2/BEN[12] (CF_SRAM_1024x32)
                                              1.903139   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.564061    1.387033   library hold time
                                              1.387033   data required time
---------------------------------------------------------------------------------------------
                                              1.387033   data required time
                                             -1.903139   data arrival time
---------------------------------------------------------------------------------------------
                                              0.516107   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003004    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000080    0.000040    1.000040 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054029    0.371368    1.371408 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.054029    0.000214    1.371622 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.306628    0.275588    1.647210 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.333809    0.069967    1.717177 v i_sram.sram4/AD[7] (CF_SRAM_1024x32)
                                              1.717177   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.328067    1.200699   library hold time
                                              1.200699   data required time
---------------------------------------------------------------------------------------------
                                              1.200699   data required time
                                             -1.717177   data arrival time
---------------------------------------------------------------------------------------------
                                              0.516478   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.310065    0.097324    1.907988 v i_sram.sram3/BEN[3] (CF_SRAM_1024x32)
                                              1.907988   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.564029    1.391443   library hold time
                                              1.391443   data required time
---------------------------------------------------------------------------------------------
                                              1.391443   data required time
                                             -1.907988   data arrival time
---------------------------------------------------------------------------------------------
                                              0.516545   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.087085    0.005999    1.361506 v _674_/D (sky130_fd_sc_hd__dfrtp_1)
                                              1.361506   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.552133    0.108075    0.600245 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.250000    0.850245   clock uncertainty
                                  0.000000    0.850245   clock reconvergence pessimism
                                 -0.005583    0.844663   library hold time
                                              0.844663   data required time
---------------------------------------------------------------------------------------------
                                              0.844663   data required time
                                             -1.361506   data arrival time
---------------------------------------------------------------------------------------------
                                              0.516843   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.310901    0.101732    1.903990 v i_sram.sram2/BEN[11] (CF_SRAM_1024x32)
                                              1.903990   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.563937    1.386909   library hold time
                                              1.386909   data required time
---------------------------------------------------------------------------------------------
                                              1.386909   data required time
                                             -1.903990   data arrival time
---------------------------------------------------------------------------------------------
                                              0.517081   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.315357    0.105633    1.907891 v i_sram.sram3/BEN[15] (CF_SRAM_1024x32)
                                              1.907891   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.563357    1.390771   library hold time
                                              1.390771   data required time
---------------------------------------------------------------------------------------------
                                              1.390771   data required time
                                             -1.907891   data arrival time
---------------------------------------------------------------------------------------------
                                              0.517120   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.310751    0.097947    1.908612 v i_sram.sram3/BEN[2] (CF_SRAM_1024x32)
                                              1.908612   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.563942    1.391356   library hold time
                                              1.391356   data required time
---------------------------------------------------------------------------------------------
                                              1.391356   data required time
                                             -1.908612   data arrival time
---------------------------------------------------------------------------------------------
                                              0.517256   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.311218    0.098371    1.909035 v i_sram.sram3/BEN[1] (CF_SRAM_1024x32)
                                              1.909035   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.563883    1.391297   library hold time
                                              1.391297   data required time
---------------------------------------------------------------------------------------------
                                              1.391297   data required time
                                             -1.909035   data arrival time
---------------------------------------------------------------------------------------------
                                              0.517739   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.311568    0.102315    1.904573 v i_sram.sram2/BEN[10] (CF_SRAM_1024x32)
                                              1.904573   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.563853    1.386824   library hold time
                                              1.386824   data required time
---------------------------------------------------------------------------------------------
                                              1.386824   data required time
                                             -1.904573   data arrival time
---------------------------------------------------------------------------------------------
                                              0.517749   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.311447    0.098578    1.909242 v i_sram.sram3/BEN[0] (CF_SRAM_1024x32)
                                              1.909242   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.563854    1.391268   library hold time
                                              1.391268   data required time
---------------------------------------------------------------------------------------------
                                              1.391268   data required time
                                             -1.909242   data arrival time
---------------------------------------------------------------------------------------------
                                              0.517975   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003004    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000080    0.000040    1.000040 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054029    0.371368    1.371408 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.054029    0.000214    1.371622 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.306628    0.275588    1.647210 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.322167    0.053724    1.700934 v i_sram.sram0/AD[7] (CF_SRAM_1024x32)
                                              1.700934   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.328122    1.182766   library hold time
                                              1.182766   data required time
---------------------------------------------------------------------------------------------
                                              1.182766   data required time
                                             -1.700934   data arrival time
---------------------------------------------------------------------------------------------
                                              0.518169   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.312263    0.102920    1.905178 v i_sram.sram2/BEN[9] (CF_SRAM_1024x32)
                                              1.905178   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.563764    1.386736   library hold time
                                              1.386736   data required time
---------------------------------------------------------------------------------------------
                                              1.386736   data required time
                                             -1.905178   data arrival time
---------------------------------------------------------------------------------------------
                                              0.518442   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.316772    0.106856    1.909114 v i_sram.sram3/BEN[14] (CF_SRAM_1024x32)
                                              1.909114   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.563178    1.390591   library hold time
                                              1.390591   data required time
---------------------------------------------------------------------------------------------
                                              1.390591   data required time
                                             -1.909114   data arrival time
---------------------------------------------------------------------------------------------
                                              0.518523   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.312621    0.103231    1.905489 v i_sram.sram2/BEN[8] (CF_SRAM_1024x32)
                                              1.905489   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.563719    1.386691   library hold time
                                              1.386691   data required time
---------------------------------------------------------------------------------------------
                                              1.386691   data required time
                                             -1.905489   data arrival time
---------------------------------------------------------------------------------------------
                                              0.518798   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.318179    0.108068    1.910326 v i_sram.sram3/BEN[13] (CF_SRAM_1024x32)
                                              1.910326   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.562999    1.390413   library hold time
                                              1.390413   data required time
---------------------------------------------------------------------------------------------
                                              1.390413   data required time
                                             -1.910326   data arrival time
---------------------------------------------------------------------------------------------
                                              0.519913   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003004    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000080    0.000040    1.000040 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054029    0.371368    1.371408 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.054029    0.000214    1.371622 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.306628    0.275588    1.647210 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.330935    0.066269    1.713480 v i_sram.sram5/AD[7] (CF_SRAM_1024x32)
                                              1.713480   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.328110    1.192724   library hold time
                                              1.192724   data required time
---------------------------------------------------------------------------------------------
                                              1.192724   data required time
                                             -1.713480   data arrival time
---------------------------------------------------------------------------------------------
                                              0.520756   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.319329    0.109054    1.911312 v i_sram.sram3/BEN[12] (CF_SRAM_1024x32)
                                              1.911312   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.562853    1.390267   library hold time
                                              1.390267   data required time
---------------------------------------------------------------------------------------------
                                              1.390267   data required time
                                             -1.911312   data arrival time
---------------------------------------------------------------------------------------------
                                              0.521046   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001992    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000042    0.000021    1.000021 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007141    0.053381    0.370646    1.370667 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.053381    0.000139    1.370806 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.311641    0.281226    1.652032 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.332312    0.062087    1.714120 v i_sram.sram5/AD[9] (CF_SRAM_1024x32)
                                              1.714120   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.328121    1.192734   library hold time
                                              1.192734   data required time
---------------------------------------------------------------------------------------------
                                              1.192734   data required time
                                             -1.714120   data arrival time
---------------------------------------------------------------------------------------------
                                              0.521385   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.320239    0.109833    1.912091 v i_sram.sram3/BEN[11] (CF_SRAM_1024x32)
                                              1.912091   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.562737    1.390151   library hold time
                                              1.390151   data required time
---------------------------------------------------------------------------------------------
                                              1.390151   data required time
                                             -1.912091   data arrival time
---------------------------------------------------------------------------------------------
                                              0.521941   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002731    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000065    0.000033    1.000033 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007685    0.055381    0.372968    1.373001 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.055381    0.000238    1.373239 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.285849    0.264822    1.638061 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.316048    0.071200    1.709261 v i_sram.sram7/AD[5] (CF_SRAM_1024x32)
                                              1.709261   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.328345    1.187186   library hold time
                                              1.187186   data required time
---------------------------------------------------------------------------------------------
                                              1.187186   data required time
                                             -1.709261   data arrival time
---------------------------------------------------------------------------------------------
                                              0.522075   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003014    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000083    0.000042    1.000041 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007388    0.054295    0.371689    1.371730 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.054295    0.000217    1.371947 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.269108    0.250253    1.622200 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.288743    0.055675    1.677875 v i_sram.sram3/AD[0] (CF_SRAM_1024x32)
                                              1.677875   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.328360    1.155773   library hold time
                                              1.155773   data required time
---------------------------------------------------------------------------------------------
                                              1.155773   data required time
                                             -1.677875   data arrival time
---------------------------------------------------------------------------------------------
                                              0.522101   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.320910    0.110405    1.912663 v i_sram.sram3/BEN[10] (CF_SRAM_1024x32)
                                              1.912663   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.562652    1.390066   library hold time
                                              1.390066   data required time
---------------------------------------------------------------------------------------------
                                              1.390066   data required time
                                             -1.912663   data arrival time
---------------------------------------------------------------------------------------------
                                              0.522597   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003004    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000080    0.000040    1.000040 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054029    0.371368    1.371408 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.054029    0.000214    1.371622 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.306628    0.275588    1.647210 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.319026    0.048457    1.695667 v i_sram.sram1/AD[7] (CF_SRAM_1024x32)
                                              1.695667   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.328172    1.172906   library hold time
                                              1.172906   data required time
---------------------------------------------------------------------------------------------
                                              1.172906   data required time
                                             -1.695667   data arrival time
---------------------------------------------------------------------------------------------
                                              0.522761   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003014    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000083    0.000042    1.000041 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007388    0.054295    0.371689    1.371730 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.054295    0.000217    1.371947 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.269108    0.250253    1.622200 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.286101    0.052062    1.674262 v i_sram.sram2/AD[0] (CF_SRAM_1024x32)
                                              1.674262   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.328371    1.151343   library hold time
                                              1.151343   data required time
---------------------------------------------------------------------------------------------
                                              1.151343   data required time
                                             -1.674262   data arrival time
---------------------------------------------------------------------------------------------
                                              0.522919   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.321359    0.110788    1.913046 v i_sram.sram3/BEN[9] (CF_SRAM_1024x32)
                                              1.913046   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.562595    1.390009   library hold time
                                              1.390009   data required time
---------------------------------------------------------------------------------------------
                                              1.390009   data required time
                                             -1.913046   data arrival time
---------------------------------------------------------------------------------------------
                                              0.523037   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.321587    0.110982    1.913240 v i_sram.sram3/BEN[8] (CF_SRAM_1024x32)
                                              1.913240   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.562566    1.389980   library hold time
                                              1.389980   data required time
---------------------------------------------------------------------------------------------
                                              1.389980   data required time
                                             -1.913240   data arrival time
---------------------------------------------------------------------------------------------
                                              0.523261   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001992    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000042    0.000021    1.000021 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007141    0.053381    0.370646    1.370667 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.053381    0.000139    1.370806 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.311641    0.281226    1.652032 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.327160    0.054241    1.706274 v i_sram.sram0/AD[9] (CF_SRAM_1024x32)
                                              1.706274   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.328160    1.182803   library hold time
                                              1.182803   data required time
---------------------------------------------------------------------------------------------
                                              1.182803   data required time
                                             -1.706274   data arrival time
---------------------------------------------------------------------------------------------
                                              0.523470   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002731    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000065    0.000033    1.000033 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007685    0.055381    0.372968    1.373001 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.055381    0.000238    1.373239 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.285849    0.264822    1.638061 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.313529    0.068130    1.706191 v i_sram.sram6/AD[5] (CF_SRAM_1024x32)
                                              1.706191   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.328355    1.182424   library hold time
                                              1.182424   data required time
---------------------------------------------------------------------------------------------
                                              1.182424   data required time
                                             -1.706191   data arrival time
---------------------------------------------------------------------------------------------
                                              0.523767   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002348    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000052    0.000026    1.000026 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002147    0.035796    0.346327    1.346352 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.035796    0.000041    1.346394 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039391    0.062852    0.129636    1.476030 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.062916    0.001799    1.477829 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.651000    0.314608    0.174074    1.651903 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.347527    0.075716    1.727619 ^ i_sram.sram4/R_WB (CF_SRAM_1024x32)
                                              1.727619   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.329466    1.202098   library hold time
                                              1.202098   data required time
---------------------------------------------------------------------------------------------
                                              1.202098   data required time
                                             -1.727619   data arrival time
---------------------------------------------------------------------------------------------
                                              0.525521   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001992    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000042    0.000021    1.000021 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007141    0.053381    0.370646    1.370667 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.053381    0.000139    1.370806 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.311641    0.281226    1.652032 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.323011    0.046985    1.699018 v i_sram.sram1/AD[9] (CF_SRAM_1024x32)
                                              1.699018   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.328202    1.172936   library hold time
                                              1.172936   data required time
---------------------------------------------------------------------------------------------
                                              1.172936   data required time
                                             -1.699018   data arrival time
---------------------------------------------------------------------------------------------
                                              0.526082   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001992    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000042    0.000021    1.000021 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007141    0.053381    0.370646    1.370667 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.053381    0.000139    1.370806 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.311641    0.281226    1.652032 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.333893    0.064312    1.716345 v i_sram.sram7/AD[9] (CF_SRAM_1024x32)
                                              1.716345   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.328479    1.187319   library hold time
                                              1.187319   data required time
---------------------------------------------------------------------------------------------
                                              1.187319   data required time
                                             -1.716345   data arrival time
---------------------------------------------------------------------------------------------
                                              0.529025   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003029    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000081    0.000040    1.000040 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054027    0.371367    1.371408 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.054027    0.000214    1.371621 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.297289    0.266631    1.638252 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.332758    0.078612    1.716864 v i_sram.sram7/AD[2] (CF_SRAM_1024x32)
                                              1.716864   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.328471    1.187311   library hold time
                                              1.187311   data required time
---------------------------------------------------------------------------------------------
                                              1.187311   data required time
                                             -1.716864   data arrival time
---------------------------------------------------------------------------------------------
                                              0.529553   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002968    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000080    0.000040    1.000040 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.054007    0.000214    1.371597 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.295218    0.263761    1.635358 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.333824    0.081747    1.717105 v i_sram.sram7/AD[1] (CF_SRAM_1024x32)
                                              1.717105   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.328479    1.187319   library hold time
                                              1.187319   data required time
---------------------------------------------------------------------------------------------
                                              1.187319   data required time
                                             -1.717105   data arrival time
---------------------------------------------------------------------------------------------
                                              0.529786   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001992    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000042    0.000021    1.000021 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007141    0.053381    0.370646    1.370667 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.053381    0.000139    1.370806 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.311641    0.281226    1.652032 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.331653    0.061137    1.713169 v i_sram.sram6/AD[9] (CF_SRAM_1024x32)
                                              1.713169   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.328491    1.182560   library hold time
                                              1.182560   data required time
---------------------------------------------------------------------------------------------
                                              1.182560   data required time
                                             -1.713169   data arrival time
---------------------------------------------------------------------------------------------
                                              0.530609   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002968    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000080    0.000040    1.000040 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.054007    0.000214    1.371597 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.295218    0.263761    1.635358 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.330603    0.078072    1.713430 v i_sram.sram6/AD[1] (CF_SRAM_1024x32)
                                              1.713430   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.328483    1.182552   library hold time
                                              1.182552   data required time
---------------------------------------------------------------------------------------------
                                              1.182552   data required time
                                             -1.713430   data arrival time
---------------------------------------------------------------------------------------------
                                              0.530877   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003029    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000081    0.000040    1.000040 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054027    0.371367    1.371408 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.054027    0.000214    1.371621 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.297289    0.266631    1.638252 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.329849    0.075195    1.713447 v i_sram.sram6/AD[2] (CF_SRAM_1024x32)
                                              1.713447   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.328478    1.182547   library hold time
                                              1.182547   data required time
---------------------------------------------------------------------------------------------
                                              1.182547   data required time
                                             -1.713447   data arrival time
---------------------------------------------------------------------------------------------
                                              0.530900   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002731    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000065    0.000033    1.000033 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007685    0.055381    0.372968    1.373001 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.055381    0.000238    1.373239 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.285849    0.264822    1.638061 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.299501    0.048730    1.686791 v i_sram.sram3/AD[5] (CF_SRAM_1024x32)
                                              1.686791   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.328386    1.155799   library hold time
                                              1.155799   data required time
---------------------------------------------------------------------------------------------
                                              1.155799   data required time
                                             -1.686791   data arrival time
---------------------------------------------------------------------------------------------
                                              0.530992   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002731    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000065    0.000033    1.000033 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007685    0.055381    0.372968    1.373001 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.055381    0.000238    1.373239 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.285849    0.264822    1.638061 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.297245    0.044880    1.682941 v i_sram.sram2/AD[5] (CF_SRAM_1024x32)
                                              1.682941   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.328397    1.151369   library hold time
                                              1.151369   data required time
---------------------------------------------------------------------------------------------
                                              1.151369   data required time
                                             -1.682941   data arrival time
---------------------------------------------------------------------------------------------
                                              0.531571   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002400    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000056    0.000028    1.000028 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007714    0.055487    0.373088    1.373116 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.055487    0.000246    1.373362 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.288784    0.261819    1.635180 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.303991    0.051070    1.686251 v i_sram.sram2/AD[8] (CF_SRAM_1024x32)
                                              1.686251   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.328434    1.151406   library hold time
                                              1.151406   data required time
---------------------------------------------------------------------------------------------
                                              1.151406   data required time
                                             -1.686251   data arrival time
---------------------------------------------------------------------------------------------
                                              0.534845   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003004    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000080    0.000040    1.000040 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054029    0.371368    1.371408 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.054029    0.000214    1.371622 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.306628    0.275588    1.647210 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.338526    0.075807    1.723018 v i_sram.sram7/AD[7] (CF_SRAM_1024x32)
                                              1.723018   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.328514    1.187354   library hold time
                                              1.187354   data required time
---------------------------------------------------------------------------------------------
                                              1.187354   data required time
                                             -1.723018   data arrival time
---------------------------------------------------------------------------------------------
                                              0.535664   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002479    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000059    0.000029    1.000029 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007256    0.053819    0.371111    1.371140 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.053819    0.000212    1.371352 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.221355    0.171360    1.542712 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.386679    0.149761    1.692473 v i_sram.sram3/AD[4] (CF_SRAM_1024x32)
                                              1.692473   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.329037    1.156451   library hold time
                                              1.156451   data required time
---------------------------------------------------------------------------------------------
                                              1.156451   data required time
                                             -1.692473   data arrival time
---------------------------------------------------------------------------------------------
                                              0.536022   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002400    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000056    0.000028    1.000028 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007714    0.055487    0.373088    1.373116 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.055487    0.000246    1.373362 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.288784    0.261819    1.635180 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.308152    0.057001    1.692181 v i_sram.sram3/AD[8] (CF_SRAM_1024x32)
                                              1.692181   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.328448    1.155862   library hold time
                                              1.155862   data required time
---------------------------------------------------------------------------------------------
                                              1.155862   data required time
                                             -1.692181   data arrival time
---------------------------------------------------------------------------------------------
                                              0.536319   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003004    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000080    0.000040    1.000040 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054029    0.371368    1.371408 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.054029    0.000214    1.371622 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.306628    0.275588    1.647210 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.335581    0.072191    1.719402 v i_sram.sram6/AD[7] (CF_SRAM_1024x32)
                                              1.719402   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.328521    1.182590   library hold time
                                              1.182590   data required time
---------------------------------------------------------------------------------------------
                                              1.182590   data required time
                                             -1.719402   data arrival time
---------------------------------------------------------------------------------------------
                                              0.536812   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002479    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000059    0.000029    1.000029 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007256    0.053819    0.371111    1.371140 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.053819    0.000212    1.371352 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.221355    0.171360    1.542712 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.381474    0.146246    1.688958 v i_sram.sram2/AD[4] (CF_SRAM_1024x32)
                                              1.688958   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.329015    1.151987   library hold time
                                              1.151987   data required time
---------------------------------------------------------------------------------------------
                                              1.151987   data required time
                                             -1.688958   data arrival time
---------------------------------------------------------------------------------------------
                                              0.536971   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002968    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000080    0.000040    1.000040 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.054007    0.000214    1.371597 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.295218    0.263761    1.635358 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.314580    0.058118    1.693476 v i_sram.sram3/AD[1] (CF_SRAM_1024x32)
                                              1.693476   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.328496    1.155910   library hold time
                                              1.155910   data required time
---------------------------------------------------------------------------------------------
                                              1.155910   data required time
                                             -1.693476   data arrival time
---------------------------------------------------------------------------------------------
                                              0.537566   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002968    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000080    0.000040    1.000040 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.054007    0.000214    1.371597 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.295218    0.263761    1.635358 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.312128    0.054615    1.689974 v i_sram.sram2/AD[1] (CF_SRAM_1024x32)
                                              1.689974   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.328495    1.151467   library hold time
                                              1.151467   data required time
---------------------------------------------------------------------------------------------
                                              1.151467   data required time
                                             -1.689974   data arrival time
---------------------------------------------------------------------------------------------
                                              0.538507   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003029    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000081    0.000040    1.000040 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054027    0.371367    1.371408 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.054027    0.000214    1.371621 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.297289    0.266631    1.638252 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.316022    0.057523    1.695775 v i_sram.sram3/AD[2] (CF_SRAM_1024x32)
                                              1.695775   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.328507    1.155921   library hold time
                                              1.155921   data required time
---------------------------------------------------------------------------------------------
                                              1.155921   data required time
                                             -1.695775   data arrival time
---------------------------------------------------------------------------------------------
                                              0.539854   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003029    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000081    0.000040    1.000040 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054027    0.371367    1.371408 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.054027    0.000214    1.371621 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.297289    0.266631    1.638252 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.313526    0.053860    1.692112 v i_sram.sram2/AD[2] (CF_SRAM_1024x32)
                                              1.692112   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.328506    1.151477   library hold time
                                              1.151477   data required time
---------------------------------------------------------------------------------------------
                                              1.151477   data required time
                                             -1.692112   data arrival time
---------------------------------------------------------------------------------------------
                                              0.540634   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003004    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000080    0.000040    1.000040 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054029    0.371368    1.371408 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.054029    0.000214    1.371622 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.306628    0.275588    1.647210 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.317361    0.045401    1.692612 v i_sram.sram2/AD[7] (CF_SRAM_1024x32)
                                              1.692612   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.328534    1.151506   library hold time
                                              1.151506   data required time
---------------------------------------------------------------------------------------------
                                              1.151506   data required time
                                             -1.692612   data arrival time
---------------------------------------------------------------------------------------------
                                              0.541106   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003004    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000080    0.000040    1.000040 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054029    0.371368    1.371408 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.054029    0.000214    1.371622 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.306628    0.275588    1.647210 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.320074    0.050277    1.697487 v i_sram.sram3/AD[7] (CF_SRAM_1024x32)
                                              1.697487   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.328537    1.155951   library hold time
                                              1.155951   data required time
---------------------------------------------------------------------------------------------
                                              1.155951   data required time
                                             -1.697487   data arrival time
---------------------------------------------------------------------------------------------
                                              0.541536   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.007846    0.000000    0.000000    1.000000 ^ wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000180    0.000090    1.000090 ^ input5/A (sky130_fd_sc_hd__buf_8)
     7    0.164805    0.201256    0.169505    1.169595 ^ input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.203132    0.015638    1.185233 ^ _384_/B (sky130_fd_sc_hd__or3_4)
    33    0.281510    0.604925    0.451665    1.636898 ^ _384_/X (sky130_fd_sc_hd__or3_4)
                                                         _005_ (net)
                      0.610901    0.049740    1.686638 ^ _385_/A (sky130_fd_sc_hd__inv_16)
    33    0.338442    0.218086    0.107988    1.794626 v _385_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[4] (net)
                      0.250067    0.064219    1.858845 v i_sram.sram4/EN (CF_SRAM_1024x32)
                                              1.858845   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.438646    1.311279   library hold time
                                              1.311279   data required time
---------------------------------------------------------------------------------------------
                                              1.311279   data required time
                                             -1.858845   data arrival time
---------------------------------------------------------------------------------------------
                                              0.547566   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001992    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000042    0.000021    1.000021 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007141    0.053381    0.370646    1.370667 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.053381    0.000139    1.370806 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.311641    0.281226    1.652032 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.326024    0.052356    1.704389 v i_sram.sram3/AD[9] (CF_SRAM_1024x32)
                                              1.704389   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.328582    1.155996   library hold time
                                              1.155996   data required time
---------------------------------------------------------------------------------------------
                                              1.155996   data required time
                                             -1.704389   data arrival time
---------------------------------------------------------------------------------------------
                                              0.548393   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001992    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000042    0.000021    1.000021 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007141    0.053381    0.370646    1.370667 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.053381    0.000139    1.370806 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.311641    0.281226    1.652032 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.323858    0.048558    1.700590 v i_sram.sram2/AD[9] (CF_SRAM_1024x32)
                                              1.700590   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.328583    1.151555   library hold time
                                              1.151555   data required time
---------------------------------------------------------------------------------------------
                                              1.151555   data required time
                                             -1.700590   data arrival time
---------------------------------------------------------------------------------------------
                                              0.549035   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002400    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000056    0.000028    1.000028 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007714    0.055487    0.373088    1.373116 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.055487    0.000246    1.373362 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.288784    0.261819    1.635180 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.359306    0.111724    1.746904 v i_sram.sram7/AD[8] (CF_SRAM_1024x32)
                                              1.746904   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.328670    1.187510   library hold time
                                              1.187510   data required time
---------------------------------------------------------------------------------------------
                                              1.187510   data required time
                                             -1.746904   data arrival time
---------------------------------------------------------------------------------------------
                                              0.559395   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002400    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000056    0.000028    1.000028 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007714    0.055487    0.373088    1.373116 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.055487    0.000246    1.373362 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.288784    0.261819    1.635180 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.355981    0.108591    1.743772 v i_sram.sram6/AD[8] (CF_SRAM_1024x32)
                                              1.743772   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.328674    1.182743   library hold time
                                              1.182743   data required time
---------------------------------------------------------------------------------------------
                                              1.182743   data required time
                                             -1.743772   data arrival time
---------------------------------------------------------------------------------------------
                                              0.561029   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.007179    0.000000    0.000000    1.000000 v wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000164    0.000082    1.000082 v input5/A (sky130_fd_sc_hd__buf_8)
     7    0.162298    0.088614    0.118638    1.118720 v input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.092030    0.013696    1.132416 v _423_/B (sky130_fd_sc_hd__and3_4)
     2    0.037611    0.050170    0.162959    1.295375 v _423_/X (sky130_fd_sc_hd__and3_4)
                                                         i_sram.sram_cs[7] (net)
                      0.051355    0.006067    1.301442 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.066194    0.229345    0.548135    1.849577 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.229520    0.005723    1.855300 v i_sram.sram7/EN (CF_SRAM_1024x32)
                                              1.855300   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.433465    1.292305   library hold time
                                              1.292305   data required time
---------------------------------------------------------------------------------------------
                                              1.292305   data required time
                                             -1.855300   data arrival time
---------------------------------------------------------------------------------------------
                                              0.562995   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.007846    0.000000    0.000000    1.000000 ^ wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000180    0.000090    1.000090 ^ input5/A (sky130_fd_sc_hd__buf_8)
     7    0.164805    0.201256    0.169505    1.169595 ^ input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.201948    0.009698    1.179294 ^ _395_/B (sky130_fd_sc_hd__or3_4)
    33    0.302101    0.648835    0.499214    1.678507 ^ _395_/X (sky130_fd_sc_hd__or3_4)
                                                         _012_ (net)
                      0.654564    0.049788    1.728296 ^ _396_/A (sky130_fd_sc_hd__inv_16)
    33    0.273474    0.195595    0.090868    1.819164 v _396_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[0] (net)
                      0.213682    0.046535    1.865699 v i_sram.sram0/EN (CF_SRAM_1024x32)
                                              1.865699   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112473    0.604643 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854643   clock uncertainty
                                  0.000000    0.854643   clock reconvergence pessimism
                                  0.436849    1.291493   library hold time
                                              1.291493   data required time
---------------------------------------------------------------------------------------------
                                              1.291493   data required time
                                             -1.865699   data arrival time
---------------------------------------------------------------------------------------------
                                              0.574206   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002960    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000080    0.000040    1.000040 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.054007    0.000214    1.371597 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.271138    0.237077    1.608675 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.432016    0.168625    1.777300 v i_sram.sram4/AD[6] (CF_SRAM_1024x32)
                                              1.777300   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.328803    1.201436   library hold time
                                              1.201436   data required time
---------------------------------------------------------------------------------------------
                                              1.201436   data required time
                                             -1.777300   data arrival time
---------------------------------------------------------------------------------------------
                                              0.575864   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002960    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000080    0.000040    1.000040 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.054007    0.000214    1.371597 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.271138    0.237077    1.608675 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.426951    0.164890    1.773564 v i_sram.sram5/AD[6] (CF_SRAM_1024x32)
                                              1.773564   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.328831    1.193444   library hold time
                                              1.193444   data required time
---------------------------------------------------------------------------------------------
                                              1.193444   data required time
                                             -1.773564   data arrival time
---------------------------------------------------------------------------------------------
                                              0.580120   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002348    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000052    0.000026    1.000026 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002147    0.035796    0.346327    1.346352 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.035796    0.000041    1.346394 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039391    0.062852    0.129636    1.476030 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.062916    0.001799    1.477829 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.651000    0.314608    0.174074    1.651903 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.396862    0.125011    1.776913 ^ i_sram.sram5/R_WB (CF_SRAM_1024x32)
                                              1.776913   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.329482    1.194095   library hold time
                                              1.194095   data required time
---------------------------------------------------------------------------------------------
                                              1.194095   data required time
                                             -1.776913   data arrival time
---------------------------------------------------------------------------------------------
                                              0.582818   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002348    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000052    0.000026    1.000026 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002147    0.035796    0.346327    1.346352 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.035796    0.000041    1.346394 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039391    0.062852    0.129636    1.476030 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.062916    0.001799    1.477829 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.651000    0.314608    0.174074    1.651903 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.379085    0.108387    1.760290 ^ i_sram.sram1/R_WB (CF_SRAM_1024x32)
                                              1.760290   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.329650    1.174384   library hold time
                                              1.174384   data required time
---------------------------------------------------------------------------------------------
                                              1.174384   data required time
                                             -1.760290   data arrival time
---------------------------------------------------------------------------------------------
                                              0.585906   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002960    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000080    0.000040    1.000040 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.054007    0.000214    1.371597 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.271138    0.237077    1.608675 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.440727    0.175040    1.783714 v i_sram.sram7/AD[6] (CF_SRAM_1024x32)
                                              1.783714   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.329280    1.188120   library hold time
                                              1.188120   data required time
---------------------------------------------------------------------------------------------
                                              1.188120   data required time
                                             -1.783714   data arrival time
---------------------------------------------------------------------------------------------
                                              0.595594   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002479    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000059    0.000029    1.000029 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007256    0.053819    0.371111    1.371140 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.053819    0.000212    1.371352 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.221355    0.171360    1.542712 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.547067    0.254956    1.797668 v i_sram.sram4/AD[4] (CF_SRAM_1024x32)
                                              1.797668   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.329285    1.201917   library hold time
                                              1.201917   data required time
---------------------------------------------------------------------------------------------
                                              1.201917   data required time
                                             -1.797668   data arrival time
---------------------------------------------------------------------------------------------
                                              0.595750   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002960    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000080    0.000040    1.000040 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.054007    0.000214    1.371597 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.271138    0.237077    1.608675 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.435777    0.171403    1.780078 v i_sram.sram6/AD[6] (CF_SRAM_1024x32)
                                              1.780078   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.329272    1.183341   library hold time
                                              1.183341   data required time
---------------------------------------------------------------------------------------------
                                              1.183341   data required time
                                             -1.780078   data arrival time
---------------------------------------------------------------------------------------------
                                              0.596736   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002348    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000052    0.000026    1.000026 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002147    0.035796    0.346327    1.346352 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.035796    0.000041    1.346394 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039391    0.062852    0.129636    1.476030 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.062916    0.001799    1.477829 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.651000    0.314608    0.174074    1.651903 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.406378    0.133563    1.785465 ^ i_sram.sram7/R_WB (CF_SRAM_1024x32)
                                              1.785465   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.329818    1.188659   library hold time
                                              1.188659   data required time
---------------------------------------------------------------------------------------------
                                              1.188659   data required time
                                             -1.785465   data arrival time
---------------------------------------------------------------------------------------------
                                              0.596807   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002348    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000052    0.000026    1.000026 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002147    0.035796    0.346327    1.346352 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.035796    0.000041    1.346394 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039391    0.062852    0.129636    1.476030 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.062916    0.001799    1.477829 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.651000    0.314608    0.174074    1.651903 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.403342    0.130859    1.782762 ^ i_sram.sram6/R_WB (CF_SRAM_1024x32)
                                              1.782762   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.329850    1.183920   library hold time
                                              1.183920   data required time
---------------------------------------------------------------------------------------------
                                              1.183920   data required time
                                             -1.782762   data arrival time
---------------------------------------------------------------------------------------------
                                              0.598843   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002479    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000059    0.000029    1.000029 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007256    0.053819    0.371111    1.371140 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.053819    0.000212    1.371352 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.221355    0.171360    1.542712 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.542957    0.252306    1.795017 v i_sram.sram5/AD[4] (CF_SRAM_1024x32)
                                              1.795017   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.329353    1.193966   library hold time
                                              1.193966   data required time
---------------------------------------------------------------------------------------------
                                              1.193966   data required time
                                             -1.795017   data arrival time
---------------------------------------------------------------------------------------------
                                              0.601051   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.289314    0.047014    1.665758 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.207172    0.315140    1.980898 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.214294    0.030399    2.011297 v i_sram.sram2/BEN[16] (CF_SRAM_1024x32)
                                              2.011297   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.585241    1.408213   library hold time
                                              1.408213   data required time
---------------------------------------------------------------------------------------------
                                              1.408213   data required time
                                             -2.011297   data arrival time
---------------------------------------------------------------------------------------------
                                              0.603084   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.289314    0.047014    1.665758 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.207172    0.315140    1.980898 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.215525    0.032683    2.013581 v i_sram.sram2/BEN[17] (CF_SRAM_1024x32)
                                              2.013581   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.584955    1.407927   library hold time
                                              1.407927   data required time
---------------------------------------------------------------------------------------------
                                              1.407927   data required time
                                             -2.013581   data arrival time
---------------------------------------------------------------------------------------------
                                              0.605654   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.289314    0.047014    1.665758 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.207172    0.315140    1.980898 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.216525    0.034424    2.015321 v i_sram.sram2/BEN[18] (CF_SRAM_1024x32)
                                              2.015321   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.584723    1.407694   library hold time
                                              1.407694   data required time
---------------------------------------------------------------------------------------------
                                              1.407694   data required time
                                             -2.015321   data arrival time
---------------------------------------------------------------------------------------------
                                              0.607627   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.297058    0.056814    1.669326 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.208857    0.315626    1.984952 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.216124    0.030846    2.015798 v i_sram.sram2/BEN[24] (CF_SRAM_1024x32)
                                              2.015798   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.584816    1.407788   library hold time
                                              1.407788   data required time
---------------------------------------------------------------------------------------------
                                              1.407788   data required time
                                             -2.015798   data arrival time
---------------------------------------------------------------------------------------------
                                              0.608010   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.289314    0.047014    1.665758 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.207172    0.315140    1.980898 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.217736    0.036418    2.017316 v i_sram.sram2/BEN[19] (CF_SRAM_1024x32)
                                              2.017316   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.584441    1.407413   library hold time
                                              1.407413   data required time
---------------------------------------------------------------------------------------------
                                              1.407413   data required time
                                             -2.017316   data arrival time
---------------------------------------------------------------------------------------------
                                              0.609903   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.289314    0.047014    1.665758 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.207172    0.315140    1.980898 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.218153    0.037080    2.017978 v i_sram.sram2/BEN[20] (CF_SRAM_1024x32)
                                              2.017978   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.584344    1.407316   library hold time
                                              1.407316   data required time
---------------------------------------------------------------------------------------------
                                              1.407316   data required time
                                             -2.017978   data arrival time
---------------------------------------------------------------------------------------------
                                              0.610662   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.289314    0.047014    1.665758 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.207172    0.315140    1.980898 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.218527    0.037665    2.018563 v i_sram.sram2/BEN[21] (CF_SRAM_1024x32)
                                              2.018563   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.584257    1.407229   library hold time
                                              1.407229   data required time
---------------------------------------------------------------------------------------------
                                              1.407229   data required time
                                             -2.018563   data arrival time
---------------------------------------------------------------------------------------------
                                              0.611333   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.297058    0.056814    1.669326 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.208857    0.315626    1.984952 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.217779    0.033832    2.018784 v i_sram.sram2/BEN[25] (CF_SRAM_1024x32)
                                              2.018784   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.584431    1.407403   library hold time
                                              1.407403   data required time
---------------------------------------------------------------------------------------------
                                              1.407403   data required time
                                             -2.018784   data arrival time
---------------------------------------------------------------------------------------------
                                              0.611381   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.289314    0.047014    1.665758 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.207172    0.315140    1.980898 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.218777    0.038049    2.018947 v i_sram.sram2/BEN[22] (CF_SRAM_1024x32)
                                              2.018947   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.584199    1.407171   library hold time
                                              1.407171   data required time
---------------------------------------------------------------------------------------------
                                              1.407171   data required time
                                             -2.018947   data arrival time
---------------------------------------------------------------------------------------------
                                              0.611776   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.289314    0.047014    1.665758 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.207172    0.315140    1.980898 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.218907    0.038249    2.019147 v i_sram.sram2/BEN[23] (CF_SRAM_1024x32)
                                              2.019147   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.584169    1.407141   library hold time
                                              1.407141   data required time
---------------------------------------------------------------------------------------------
                                              1.407141   data required time
                                             -2.019147   data arrival time
---------------------------------------------------------------------------------------------
                                              0.612006   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.289314    0.047014    1.665758 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.207172    0.315140    1.980898 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.222210    0.043007    2.023905 v i_sram.sram3/BEN[16] (CF_SRAM_1024x32)
                                              2.023905   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.583387    1.410801   library hold time
                                              1.410801   data required time
---------------------------------------------------------------------------------------------
                                              1.410801   data required time
                                             -2.023905   data arrival time
---------------------------------------------------------------------------------------------
                                              0.613104   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.289314    0.047014    1.665758 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.207172    0.315140    1.980898 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.222258    0.043072    2.023970 v i_sram.sram3/BEN[17] (CF_SRAM_1024x32)
                                              2.023970   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.583376    1.410790   library hold time
                                              1.410790   data required time
---------------------------------------------------------------------------------------------
                                              1.410790   data required time
                                             -2.023970   data arrival time
---------------------------------------------------------------------------------------------
                                              0.613180   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.289314    0.047014    1.665758 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.207172    0.315140    1.980898 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.222663    0.043622    2.024520 v i_sram.sram3/BEN[18] (CF_SRAM_1024x32)
                                              2.024520   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.583282    1.410695   library hold time
                                              1.410695   data required time
---------------------------------------------------------------------------------------------
                                              1.410695   data required time
                                             -2.024520   data arrival time
---------------------------------------------------------------------------------------------
                                              0.613825   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.289314    0.047014    1.665758 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.207172    0.315140    1.980898 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.222787    0.043789    2.024687 v i_sram.sram3/BEN[19] (CF_SRAM_1024x32)
                                              2.024687   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.583253    1.410666   library hold time
                                              1.410666   data required time
---------------------------------------------------------------------------------------------
                                              1.410666   data required time
                                             -2.024687   data arrival time
---------------------------------------------------------------------------------------------
                                              0.614021   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.289314    0.047014    1.665758 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.207172    0.315140    1.980898 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.223224    0.044373    2.025271 v i_sram.sram3/BEN[20] (CF_SRAM_1024x32)
                                              2.025271   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.583151    1.410565   library hold time
                                              1.410565   data required time
---------------------------------------------------------------------------------------------
                                              1.410565   data required time
                                             -2.025271   data arrival time
---------------------------------------------------------------------------------------------
                                              0.614706   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.297058    0.056814    1.669326 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.208857    0.315626    1.984952 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.219687    0.036962    2.021913 v i_sram.sram2/BEN[26] (CF_SRAM_1024x32)
                                              2.021913   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.583988    1.406960   library hold time
                                              1.406960   data required time
---------------------------------------------------------------------------------------------
                                              1.406960   data required time
                                             -2.021913   data arrival time
---------------------------------------------------------------------------------------------
                                              0.614954   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002479    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000059    0.000029    1.000029 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007256    0.053819    0.371111    1.371140 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.053819    0.000212    1.371352 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.221355    0.171360    1.542712 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.556143    0.260801    1.803513 v i_sram.sram7/AD[4] (CF_SRAM_1024x32)
                                              1.803513   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.329691    1.188531   library hold time
                                              1.188531   data required time
---------------------------------------------------------------------------------------------
                                              1.188531   data required time
                                             -1.803513   data arrival time
---------------------------------------------------------------------------------------------
                                              0.614981   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002348    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000052    0.000026    1.000026 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002147    0.035796    0.346327    1.346352 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.035796    0.000041    1.346394 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039391    0.062852    0.129636    1.476030 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.062916    0.001799    1.477829 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.651000    0.314608    0.174074    1.651903 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.392263    0.120802    1.772705 ^ i_sram.sram3/R_WB (CF_SRAM_1024x32)
                                              1.772705   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.329994    1.157408   library hold time
                                              1.157408   data required time
---------------------------------------------------------------------------------------------
                                              1.157408   data required time
                                             -1.772705   data arrival time
---------------------------------------------------------------------------------------------
                                              0.615296   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.289314    0.047014    1.665758 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.207172    0.315140    1.980898 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.223675    0.044968    2.025866 v i_sram.sram3/BEN[21] (CF_SRAM_1024x32)
                                              2.025866   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.583046    1.410460   library hold time
                                              1.410460   data required time
---------------------------------------------------------------------------------------------
                                              1.410460   data required time
                                             -2.025866   data arrival time
---------------------------------------------------------------------------------------------
                                              0.615405   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.289314    0.047014    1.665758 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.207172    0.315140    1.980898 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.223989    0.045377    2.026275 v i_sram.sram3/BEN[22] (CF_SRAM_1024x32)
                                              2.026275   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.582974    1.410387   library hold time
                                              1.410387   data required time
---------------------------------------------------------------------------------------------
                                              1.410387   data required time
                                             -2.026275   data arrival time
---------------------------------------------------------------------------------------------
                                              0.615888   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002348    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000052    0.000026    1.000026 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002147    0.035796    0.346327    1.346352 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.035796    0.000041    1.346394 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039391    0.062852    0.129636    1.476030 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.062916    0.001799    1.477829 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.651000    0.314608    0.174074    1.651903 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.388277    0.117097    1.769000 ^ i_sram.sram2/R_WB (CF_SRAM_1024x32)
                                              1.769000   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.330016    1.152988   library hold time
                                              1.152988   data required time
---------------------------------------------------------------------------------------------
                                              1.152988   data required time
                                             -1.769000   data arrival time
---------------------------------------------------------------------------------------------
                                              0.616012   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.289314    0.047014    1.665758 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.207172    0.315140    1.980898 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.224128    0.045558    2.026456 v i_sram.sram3/BEN[23] (CF_SRAM_1024x32)
                                              2.026456   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.582941    1.410355   library hold time
                                              1.410355   data required time
---------------------------------------------------------------------------------------------
                                              1.410355   data required time
                                             -2.026456   data arrival time
---------------------------------------------------------------------------------------------
                                              0.616101   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.297058    0.056814    1.669326 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.208857    0.315626    1.984952 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.220515    0.038239    2.023190 v i_sram.sram2/BEN[27] (CF_SRAM_1024x32)
                                              2.023190   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.583795    1.406767   library hold time
                                              1.406767   data required time
---------------------------------------------------------------------------------------------
                                              1.406767   data required time
                                             -2.023190   data arrival time
---------------------------------------------------------------------------------------------
                                              0.616423   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002479    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000059    0.000029    1.000029 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007256    0.053819    0.371111    1.371140 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.053819    0.000212    1.371352 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.221355    0.171360    1.542712 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.552157    0.258235    1.800947 v i_sram.sram6/AD[4] (CF_SRAM_1024x32)
                                              1.800947   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.329722    1.183792   library hold time
                                              1.183792   data required time
---------------------------------------------------------------------------------------------
                                              1.183792   data required time
                                             -1.800947   data arrival time
---------------------------------------------------------------------------------------------
                                              0.617155   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.297058    0.056814    1.669326 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.208857    0.315626    1.984952 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.221089    0.039100    2.024051 v i_sram.sram2/BEN[28] (CF_SRAM_1024x32)
                                              2.024051   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.583662    1.406634   library hold time
                                              1.406634   data required time
---------------------------------------------------------------------------------------------
                                              1.406634   data required time
                                             -2.024051   data arrival time
---------------------------------------------------------------------------------------------
                                              0.617418   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.297058    0.056814    1.669326 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.208857    0.315626    1.984952 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.221478    0.039673    2.024625 v i_sram.sram2/BEN[29] (CF_SRAM_1024x32)
                                              2.024625   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.583571    1.406543   library hold time
                                              1.406543   data required time
---------------------------------------------------------------------------------------------
                                              1.406543   data required time
                                             -2.024625   data arrival time
---------------------------------------------------------------------------------------------
                                              0.618082   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.297058    0.056814    1.669326 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.208857    0.315626    1.984952 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.221771    0.040100    2.025051 v i_sram.sram2/BEN[30] (CF_SRAM_1024x32)
                                              2.025051   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.583503    1.406475   library hold time
                                              1.406475   data required time
---------------------------------------------------------------------------------------------
                                              1.406475   data required time
                                             -2.025051   data arrival time
---------------------------------------------------------------------------------------------
                                              0.618576   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.297058    0.056814    1.669326 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.208857    0.315626    1.984952 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.221899    0.040284    2.025236 v i_sram.sram2/BEN[31] (CF_SRAM_1024x32)
                                              2.025236   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.583474    1.406446   library hold time
                                              1.406446   data required time
---------------------------------------------------------------------------------------------
                                              1.406446   data required time
                                             -2.025236   data arrival time
---------------------------------------------------------------------------------------------
                                              0.618791   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.297058    0.056814    1.669326 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.208857    0.315626    1.984952 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.226306    0.046233    2.031184 v i_sram.sram3/BEN[25] (CF_SRAM_1024x32)
                                              2.031184   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.582435    1.409849   library hold time
                                              1.409849   data required time
---------------------------------------------------------------------------------------------
                                              1.409849   data required time
                                             -2.031184   data arrival time
---------------------------------------------------------------------------------------------
                                              0.621336   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.297058    0.056814    1.669326 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.208857    0.315626    1.984952 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.226455    0.046423    2.031374 v i_sram.sram3/BEN[24] (CF_SRAM_1024x32)
                                              2.031374   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.582401    1.409814   library hold time
                                              1.409814   data required time
---------------------------------------------------------------------------------------------
                                              1.409814   data required time
                                             -2.031374   data arrival time
---------------------------------------------------------------------------------------------
                                              0.621560   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.297058    0.056814    1.669326 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.208857    0.315626    1.984952 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.226470    0.046443    2.031395 v i_sram.sram3/BEN[26] (CF_SRAM_1024x32)
                                              2.031395   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.582397    1.409811   library hold time
                                              1.409811   data required time
---------------------------------------------------------------------------------------------
                                              1.409811   data required time
                                             -2.031395   data arrival time
---------------------------------------------------------------------------------------------
                                              0.621584   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.297058    0.056814    1.669326 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.208857    0.315626    1.984952 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.227549    0.047808    2.032759 v i_sram.sram3/BEN[27] (CF_SRAM_1024x32)
                                              2.032759   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.582146    1.409560   library hold time
                                              1.409560   data required time
---------------------------------------------------------------------------------------------
                                              1.409560   data required time
                                             -2.032759   data arrival time
---------------------------------------------------------------------------------------------
                                              0.623199   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.297058    0.056814    1.669326 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.208857    0.315626    1.984952 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.228691    0.049230    2.034182 v i_sram.sram3/BEN[28] (CF_SRAM_1024x32)
                                              2.034182   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.581881    1.409294   library hold time
                                              1.409294   data required time
---------------------------------------------------------------------------------------------
                                              1.409294   data required time
                                             -2.034182   data arrival time
---------------------------------------------------------------------------------------------
                                              0.624887   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.297058    0.056814    1.669326 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.208857    0.315626    1.984952 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.229120    0.049759    2.034710 v i_sram.sram3/BEN[29] (CF_SRAM_1024x32)
                                              2.034710   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.581781    1.409195   library hold time
                                              1.409195   data required time
---------------------------------------------------------------------------------------------
                                              1.409195   data required time
                                             -2.034710   data arrival time
---------------------------------------------------------------------------------------------
                                              0.625516   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.297058    0.056814    1.669326 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.208857    0.315626    1.984952 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.229440    0.050151    2.035103 v i_sram.sram3/BEN[30] (CF_SRAM_1024x32)
                                              2.035103   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.581707    1.409120   library hold time
                                              1.409120   data required time
---------------------------------------------------------------------------------------------
                                              1.409120   data required time
                                             -2.035103   data arrival time
---------------------------------------------------------------------------------------------
                                              0.625983   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.297058    0.056814    1.669326 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.208857    0.315626    1.984952 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.229560    0.050298    2.035249 v i_sram.sram3/BEN[31] (CF_SRAM_1024x32)
                                              2.035249   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199    0.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.827414   clock uncertainty
                                  0.000000    0.827414   clock reconvergence pessimism
                                  0.581679    1.409092   library hold time
                                              1.409092   data required time
---------------------------------------------------------------------------------------------
                                              1.409092   data required time
                                             -2.035249   data arrival time
---------------------------------------------------------------------------------------------
                                              0.626157   slack (MET)


Startpoint: wbs_adr_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002764    0.000000    0.000000    1.000000 ^ wbs_adr_i[14] (in)
                                                         wbs_adr_i[14] (net)
                      0.000061    0.000030    1.000030 ^ input6/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.064923    0.150911    0.156360    1.156390 ^ input6/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net6 (net)
                      0.153071    0.014409    1.170799 ^ _387_/A_N (sky130_fd_sc_hd__nand2b_1)
     2    0.015294    0.123873    0.143848    1.314647 ^ _387_/Y (sky130_fd_sc_hd__nand2b_1)
                                                         _007_ (net)
                      0.123884    0.000913    1.315561 ^ _391_/A (sky130_fd_sc_hd__or2_4)
    33    0.224514    0.505559    0.394999    1.710560 ^ _391_/X (sky130_fd_sc_hd__or2_4)
                                                         _010_ (net)
                      0.506998    0.022788    1.733348 ^ _392_/A (sky130_fd_sc_hd__inv_16)
    31    0.256581    0.161140    0.074661    1.808009 v _392_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[2] (net)
                      0.217222    0.073135    1.881144 v i_sram.sram2/EN (CF_SRAM_1024x32)
                                              1.881144   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056757    0.572972 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.822972   clock uncertainty
                                  0.000000    0.822972   clock reconvergence pessimism
                                  0.431207    1.254179   library hold time
                                              1.254179   data required time
---------------------------------------------------------------------------------------------
                                              1.254179   data required time
                                             -1.881144   data arrival time
---------------------------------------------------------------------------------------------
                                              0.626965   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.361419    0.120877    1.739621 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.302664    0.407131    2.146752 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.303393    0.012858    2.159610 v i_sram.sram5/BEN[16] (CF_SRAM_1024x32)
                                              2.159610   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.564462    1.429075   library hold time
                                              1.429075   data required time
---------------------------------------------------------------------------------------------
                                              1.429075   data required time
                                             -2.159610   data arrival time
---------------------------------------------------------------------------------------------
                                              0.730535   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.361419    0.120877    1.739621 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.302664    0.407131    2.146752 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.305330    0.023538    2.170290 v i_sram.sram4/BEN[16] (CF_SRAM_1024x32)
                                              2.170290   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.564162    1.436795   library hold time
                                              1.436795   data required time
---------------------------------------------------------------------------------------------
                                              1.436795   data required time
                                             -2.170290   data arrival time
---------------------------------------------------------------------------------------------
                                              0.733495   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.361419    0.120877    1.739621 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.302664    0.407131    2.146752 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.305670    0.024867    2.171619 v i_sram.sram4/BEN[17] (CF_SRAM_1024x32)
                                              2.171619   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.564119    1.436751   library hold time
                                              1.436751   data required time
---------------------------------------------------------------------------------------------
                                              1.436751   data required time
                                             -2.171619   data arrival time
---------------------------------------------------------------------------------------------
                                              0.734867   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.376086    0.132372    1.744884 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.294813    0.407901    2.152785 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.295619    0.013255    2.166040 v i_sram.sram5/BEN[24] (CF_SRAM_1024x32)
                                              2.166040   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.565911    1.430524   library hold time
                                              1.430524   data required time
---------------------------------------------------------------------------------------------
                                              1.430524   data required time
                                             -2.166040   data arrival time
---------------------------------------------------------------------------------------------
                                              0.735516   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.361419    0.120877    1.739621 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.302664    0.407131    2.146752 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.305979    0.026004    2.172756 v i_sram.sram4/BEN[18] (CF_SRAM_1024x32)
                                              2.172756   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.564080    1.436712   library hold time
                                              1.436712   data required time
---------------------------------------------------------------------------------------------
                                              1.436712   data required time
                                             -2.172756   data arrival time
---------------------------------------------------------------------------------------------
                                              0.736044   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.361419    0.120877    1.739621 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.302664    0.407131    2.146752 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.306263    0.027001    2.173753 v i_sram.sram4/BEN[19] (CF_SRAM_1024x32)
                                              2.173753   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.564044    1.436676   library hold time
                                              1.436676   data required time
---------------------------------------------------------------------------------------------
                                              1.436676   data required time
                                             -2.173753   data arrival time
---------------------------------------------------------------------------------------------
                                              0.737076   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.361419    0.120877    1.739621 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.302664    0.407131    2.146752 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.306498    0.027795    2.174547 v i_sram.sram4/BEN[20] (CF_SRAM_1024x32)
                                              2.174547   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.564014    1.436646   library hold time
                                              1.436646   data required time
---------------------------------------------------------------------------------------------
                                              1.436646   data required time
                                             -2.174547   data arrival time
---------------------------------------------------------------------------------------------
                                              0.737901   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.361419    0.120877    1.739621 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.302664    0.407131    2.146752 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.306698    0.028451    2.175203 v i_sram.sram4/BEN[21] (CF_SRAM_1024x32)
                                              2.175203   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.563989    1.436621   library hold time
                                              1.436621   data required time
---------------------------------------------------------------------------------------------
                                              1.436621   data required time
                                             -2.175203   data arrival time
---------------------------------------------------------------------------------------------
                                              0.738582   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.361419    0.120877    1.739621 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.302664    0.407131    2.146752 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.306844    0.028918    2.175671 v i_sram.sram4/BEN[22] (CF_SRAM_1024x32)
                                              2.175671   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.563970    1.436603   library hold time
                                              1.436603   data required time
---------------------------------------------------------------------------------------------
                                              1.436603   data required time
                                             -2.175671   data arrival time
---------------------------------------------------------------------------------------------
                                              0.739068   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.361419    0.120877    1.739621 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.302664    0.407131    2.146752 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.306890    0.029064    2.175816 v i_sram.sram4/BEN[23] (CF_SRAM_1024x32)
                                              2.175816   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.563964    1.436597   library hold time
                                              1.436597   data required time
---------------------------------------------------------------------------------------------
                                              1.436597   data required time
                                             -2.175816   data arrival time
---------------------------------------------------------------------------------------------
                                              0.739219   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.376086    0.132372    1.744884 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.294813    0.407901    2.152785 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.297827    0.024493    2.177278 v i_sram.sram4/BEN[24] (CF_SRAM_1024x32)
                                              2.177278   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.565344    1.437977   library hold time
                                              1.437977   data required time
---------------------------------------------------------------------------------------------
                                              1.437977   data required time
                                             -2.177278   data arrival time
---------------------------------------------------------------------------------------------
                                              0.739302   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.376086    0.132372    1.744884 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.294813    0.407901    2.152785 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.298178    0.025763    2.178549 v i_sram.sram4/BEN[25] (CF_SRAM_1024x32)
                                              2.178549   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.565263    1.437895   library hold time
                                              1.437895   data required time
---------------------------------------------------------------------------------------------
                                              1.437895   data required time
                                             -2.178549   data arrival time
---------------------------------------------------------------------------------------------
                                              0.740654   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.376086    0.132372    1.744884 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.294813    0.407901    2.152785 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.298536    0.026991    2.179776 v i_sram.sram4/BEN[26] (CF_SRAM_1024x32)
                                              2.179776   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.565180    1.437812   library hold time
                                              1.437812   data required time
---------------------------------------------------------------------------------------------
                                              1.437812   data required time
                                             -2.179776   data arrival time
---------------------------------------------------------------------------------------------
                                              0.741965   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.376086    0.132372    1.744884 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.294813    0.407901    2.152785 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.298840    0.027986    2.180771 v i_sram.sram4/BEN[27] (CF_SRAM_1024x32)
                                              2.180771   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.565109    1.437741   library hold time
                                              1.437741   data required time
---------------------------------------------------------------------------------------------
                                              1.437741   data required time
                                             -2.180771   data arrival time
---------------------------------------------------------------------------------------------
                                              0.743030   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.376086    0.132372    1.744884 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.294813    0.407901    2.152785 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.299110    0.028834    2.181619 v i_sram.sram4/BEN[28] (CF_SRAM_1024x32)
                                              2.181619   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.565046    1.437679   library hold time
                                              1.437679   data required time
---------------------------------------------------------------------------------------------
                                              1.437679   data required time
                                             -2.181619   data arrival time
---------------------------------------------------------------------------------------------
                                              0.743941   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.376086    0.132372    1.744884 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.294813    0.407901    2.152785 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.299292    0.029390    2.182176 v i_sram.sram4/BEN[29] (CF_SRAM_1024x32)
                                              2.182176   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.565004    1.437636   library hold time
                                              1.437636   data required time
---------------------------------------------------------------------------------------------
                                              1.437636   data required time
                                             -2.182176   data arrival time
---------------------------------------------------------------------------------------------
                                              0.744540   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.376086    0.132372    1.744884 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.294813    0.407901    2.152785 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.299423    0.029785    2.182571 v i_sram.sram4/BEN[30] (CF_SRAM_1024x32)
                                              2.182571   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.564974    1.437606   library hold time
                                              1.437606   data required time
---------------------------------------------------------------------------------------------
                                              1.437606   data required time
                                             -2.182571   data arrival time
---------------------------------------------------------------------------------------------
                                              0.744965   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.376086    0.132372    1.744884 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.294813    0.407901    2.152785 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.299490    0.029985    2.182770 v i_sram.sram4/BEN[31] (CF_SRAM_1024x32)
                                              2.182770   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130462    0.622632 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.872632   clock uncertainty
                                  0.000000    0.872632   clock reconvergence pessimism
                                  0.564958    1.437590   library hold time
                                              1.437590   data required time
---------------------------------------------------------------------------------------------
                                              1.437590   data required time
                                             -2.182770   data arrival time
---------------------------------------------------------------------------------------------
                                              0.745180   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.361419    0.120877    1.739621 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.302664    0.407131    2.146752 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.309161    0.035448    2.182200 v i_sram.sram6/BEN[16] (CF_SRAM_1024x32)
                                              2.182200   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.564035    1.418105   library hold time
                                              1.418105   data required time
---------------------------------------------------------------------------------------------
                                              1.418105   data required time
                                             -2.182200   data arrival time
---------------------------------------------------------------------------------------------
                                              0.764095   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.376086    0.132372    1.744884 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.294813    0.407901    2.152785 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.300606    0.033115    2.185900 v i_sram.sram6/BEN[24] (CF_SRAM_1024x32)
                                              2.185900   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.565122    1.419191   library hold time
                                              1.419191   data required time
---------------------------------------------------------------------------------------------
                                              1.419191   data required time
                                             -2.185900   data arrival time
---------------------------------------------------------------------------------------------
                                              0.766709   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.361419    0.120877    1.739621 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.302664    0.407131    2.146752 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.310737    0.039231    2.185983 v i_sram.sram6/BEN[17] (CF_SRAM_1024x32)
                                              2.185983   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.563835    1.417905   library hold time
                                              1.417905   data required time
---------------------------------------------------------------------------------------------
                                              1.417905   data required time
                                             -2.185983   data arrival time
---------------------------------------------------------------------------------------------
                                              0.768078   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.376086    0.132372    1.744884 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.294813    0.407901    2.152785 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.301666    0.035817    2.188602 v i_sram.sram6/BEN[25] (CF_SRAM_1024x32)
                                              2.188602   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.564987    1.419057   library hold time
                                              1.419057   data required time
---------------------------------------------------------------------------------------------
                                              1.419057   data required time
                                             -2.188602   data arrival time
---------------------------------------------------------------------------------------------
                                              0.769546   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.361419    0.120877    1.739621 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.302664    0.407131    2.146752 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.311502    0.040938    2.187690 v i_sram.sram6/BEN[18] (CF_SRAM_1024x32)
                                              2.187690   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.563738    1.417807   library hold time
                                              1.417807   data required time
---------------------------------------------------------------------------------------------
                                              1.417807   data required time
                                             -2.187690   data arrival time
---------------------------------------------------------------------------------------------
                                              0.769883   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.376086    0.132372    1.744884 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.294813    0.407901    2.152785 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.302183    0.037062    2.189847 v i_sram.sram6/BEN[26] (CF_SRAM_1024x32)
                                              2.189847   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.564922    1.418991   library hold time
                                              1.418991   data required time
---------------------------------------------------------------------------------------------
                                              1.418991   data required time
                                             -2.189847   data arrival time
---------------------------------------------------------------------------------------------
                                              0.770856   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.361419    0.120877    1.739621 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.302664    0.407131    2.146752 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.312365    0.042781    2.189533 v i_sram.sram6/BEN[19] (CF_SRAM_1024x32)
                                              2.189533   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.563629    1.417698   library hold time
                                              1.417698   data required time
---------------------------------------------------------------------------------------------
                                              1.417698   data required time
                                             -2.189533   data arrival time
---------------------------------------------------------------------------------------------
                                              0.771835   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.376086    0.132372    1.744884 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.294813    0.407901    2.152785 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.302600    0.038034    2.190820 v i_sram.sram6/BEN[27] (CF_SRAM_1024x32)
                                              2.190820   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.564869    1.418938   library hold time
                                              1.418938   data required time
---------------------------------------------------------------------------------------------
                                              1.418938   data required time
                                             -2.190820   data arrival time
---------------------------------------------------------------------------------------------
                                              0.771882   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.361419    0.120877    1.739621 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.302664    0.407131    2.146752 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.312716    0.043509    2.190261 v i_sram.sram6/BEN[20] (CF_SRAM_1024x32)
                                              2.190261   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.563584    1.417653   library hold time
                                              1.417653   data required time
---------------------------------------------------------------------------------------------
                                              1.417653   data required time
                                             -2.190261   data arrival time
---------------------------------------------------------------------------------------------
                                              0.772608   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.376086    0.132372    1.744884 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.294813    0.407901    2.152785 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.302940    0.038810    2.191595 v i_sram.sram6/BEN[28] (CF_SRAM_1024x32)
                                              2.191595   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.564825    1.418895   library hold time
                                              1.418895   data required time
---------------------------------------------------------------------------------------------
                                              1.418895   data required time
                                             -2.191595   data arrival time
---------------------------------------------------------------------------------------------
                                              0.772700   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.361419    0.120877    1.739621 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.302664    0.407131    2.146752 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.313007    0.044102    2.190854 v i_sram.sram6/BEN[21] (CF_SRAM_1024x32)
                                              2.190854   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.563547    1.417616   library hold time
                                              1.417616   data required time
---------------------------------------------------------------------------------------------
                                              1.417616   data required time
                                             -2.190854   data arrival time
---------------------------------------------------------------------------------------------
                                              0.773238   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.376086    0.132372    1.744884 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.294813    0.407901    2.152785 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.303213    0.039421    2.192206 v i_sram.sram6/BEN[29] (CF_SRAM_1024x32)
                                              2.192206   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.564791    1.418860   library hold time
                                              1.418860   data required time
---------------------------------------------------------------------------------------------
                                              1.418860   data required time
                                             -2.192206   data arrival time
---------------------------------------------------------------------------------------------
                                              0.773346   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.361419    0.120877    1.739621 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.302664    0.407131    2.146752 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.313197    0.044487    2.191239 v i_sram.sram6/BEN[22] (CF_SRAM_1024x32)
                                              2.191239   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.563523    1.417592   library hold time
                                              1.417592   data required time
---------------------------------------------------------------------------------------------
                                              1.417592   data required time
                                             -2.191239   data arrival time
---------------------------------------------------------------------------------------------
                                              0.773647   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.376086    0.132372    1.744884 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.294813    0.407901    2.152785 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.303388    0.039806    2.192591 v i_sram.sram6/BEN[30] (CF_SRAM_1024x32)
                                              2.192591   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.564769    1.418838   library hold time
                                              1.418838   data required time
---------------------------------------------------------------------------------------------
                                              1.418838   data required time
                                             -2.192591   data arrival time
---------------------------------------------------------------------------------------------
                                              0.773753   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.361419    0.120877    1.739621 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.302664    0.407131    2.146752 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.313297    0.044688    2.191440 v i_sram.sram6/BEN[23] (CF_SRAM_1024x32)
                                              2.191440   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.563510    1.417579   library hold time
                                              1.417579   data required time
---------------------------------------------------------------------------------------------
                                              1.417579   data required time
                                             -2.191440   data arrival time
---------------------------------------------------------------------------------------------
                                              0.773861   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.376086    0.132372    1.744884 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.294813    0.407901    2.152785 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.303477    0.040001    2.192786 v i_sram.sram6/BEN[31] (CF_SRAM_1024x32)
                                              2.192786   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.564757    1.418827   library hold time
                                              1.418827   data required time
---------------------------------------------------------------------------------------------
                                              1.418827   data required time
                                             -2.192786   data arrival time
---------------------------------------------------------------------------------------------
                                              0.773960   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.361419    0.120877    1.739621 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.302664    0.407131    2.146752 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.315969    0.049759    2.196511 v i_sram.sram7/BEN[16] (CF_SRAM_1024x32)
                                              2.196511   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.563147    1.421988   library hold time
                                              1.421988   data required time
---------------------------------------------------------------------------------------------
                                              1.421988   data required time
                                             -2.196511   data arrival time
---------------------------------------------------------------------------------------------
                                              0.774523   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.361419    0.120877    1.739621 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.302664    0.407131    2.146752 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.316840    0.051309    2.198061 v i_sram.sram7/BEN[17] (CF_SRAM_1024x32)
                                              2.198061   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.563037    1.421877   library hold time
                                              1.421877   data required time
---------------------------------------------------------------------------------------------
                                              1.421877   data required time
                                             -2.198061   data arrival time
---------------------------------------------------------------------------------------------
                                              0.776184   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.376086    0.132372    1.744884 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.294813    0.407901    2.152785 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.307365    0.047770    2.200555 v i_sram.sram7/BEN[25] (CF_SRAM_1024x32)
                                              2.200555   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.564240    1.423080   library hold time
                                              1.423080   data required time
---------------------------------------------------------------------------------------------
                                              1.423080   data required time
                                             -2.200555   data arrival time
---------------------------------------------------------------------------------------------
                                              0.777475   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.376086    0.132372    1.744884 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.294813    0.407901    2.152785 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.307486    0.047992    2.200778 v i_sram.sram7/BEN[24] (CF_SRAM_1024x32)
                                              2.200778   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.564225    1.423065   library hold time
                                              1.423065   data required time
---------------------------------------------------------------------------------------------
                                              1.423065   data required time
                                             -2.200778   data arrival time
---------------------------------------------------------------------------------------------
                                              0.777713   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.361419    0.120877    1.739621 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.302664    0.407131    2.146752 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.317993    0.053296    2.200048 v i_sram.sram7/BEN[18] (CF_SRAM_1024x32)
                                              2.200048   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.562890    1.421731   library hold time
                                              1.421731   data required time
---------------------------------------------------------------------------------------------
                                              1.421731   data required time
                                             -2.200048   data arrival time
---------------------------------------------------------------------------------------------
                                              0.778318   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.376086    0.132372    1.744884 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.294813    0.407901    2.152785 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.308068    0.049047    2.201833 v i_sram.sram7/BEN[26] (CF_SRAM_1024x32)
                                              2.201833   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.564151    1.422991   library hold time
                                              1.422991   data required time
---------------------------------------------------------------------------------------------
                                              1.422991   data required time
                                             -2.201833   data arrival time
---------------------------------------------------------------------------------------------
                                              0.778842   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.361419    0.120877    1.739621 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.302664    0.407131    2.146752 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.318576    0.054276    2.201028 v i_sram.sram7/BEN[19] (CF_SRAM_1024x32)
                                              2.201028   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.562816    1.421656   library hold time
                                              1.421656   data required time
---------------------------------------------------------------------------------------------
                                              1.421656   data required time
                                             -2.201028   data arrival time
---------------------------------------------------------------------------------------------
                                              0.779372   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.376086    0.132372    1.744884 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.294813    0.407901    2.152785 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.308668    0.050116    2.202901 v i_sram.sram7/BEN[27] (CF_SRAM_1024x32)
                                              2.202901   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.564075    1.422915   library hold time
                                              1.422915   data required time
---------------------------------------------------------------------------------------------
                                              1.422915   data required time
                                             -2.202901   data arrival time
---------------------------------------------------------------------------------------------
                                              0.779986   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.361419    0.120877    1.739621 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.302664    0.407131    2.146752 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.319049    0.055058    2.201810 v i_sram.sram7/BEN[20] (CF_SRAM_1024x32)
                                              2.201810   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.562756    1.421596   library hold time
                                              1.421596   data required time
---------------------------------------------------------------------------------------------
                                              1.421596   data required time
                                             -2.201810   data arrival time
---------------------------------------------------------------------------------------------
                                              0.780214   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.376086    0.132372    1.744884 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.294813    0.407901    2.152785 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.309086    0.050846    2.203632 v i_sram.sram7/BEN[28] (CF_SRAM_1024x32)
                                              2.203632   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.564021    1.422862   library hold time
                                              1.422862   data required time
---------------------------------------------------------------------------------------------
                                              1.422862   data required time
                                             -2.203632   data arrival time
---------------------------------------------------------------------------------------------
                                              0.780770   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.361419    0.120877    1.739621 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.302664    0.407131    2.146752 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.319407    0.055644    2.202396 v i_sram.sram7/BEN[21] (CF_SRAM_1024x32)
                                              2.202396   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.562711    1.421551   library hold time
                                              1.421551   data required time
---------------------------------------------------------------------------------------------
                                              1.421551   data required time
                                             -2.202396   data arrival time
---------------------------------------------------------------------------------------------
                                              0.780845   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.361419    0.120877    1.739621 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.302664    0.407131    2.146752 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.319658    0.056052    2.202804 v i_sram.sram7/BEN[22] (CF_SRAM_1024x32)
                                              2.202804   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.562679    1.421519   library hold time
                                              1.421519   data required time
---------------------------------------------------------------------------------------------
                                              1.421519   data required time
                                             -2.202804   data arrival time
---------------------------------------------------------------------------------------------
                                              0.781285   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.376086    0.132372    1.744884 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.294813    0.407901    2.152785 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.309414    0.051413    2.204198 v i_sram.sram7/BEN[29] (CF_SRAM_1024x32)
                                              2.204198   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.563980    1.422820   library hold time
                                              1.422820   data required time
---------------------------------------------------------------------------------------------
                                              1.422820   data required time
                                             -2.204198   data arrival time
---------------------------------------------------------------------------------------------
                                              0.781378   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000080    0.000040    1.000040 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054007    0.000214    1.371597 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.629568    0.275603    0.247147    1.618744 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.361419    0.120877    1.739621 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.302664    0.407131    2.146752 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.319785    0.056257    2.203009 v i_sram.sram7/BEN[23] (CF_SRAM_1024x32)
                                              2.203009   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.562663    1.421503   library hold time
                                              1.421503   data required time
---------------------------------------------------------------------------------------------
                                              1.421503   data required time
                                             -2.203009   data arrival time
---------------------------------------------------------------------------------------------
                                              0.781506   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.376086    0.132372    1.744884 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.294813    0.407901    2.152785 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.309632    0.051787    2.204572 v i_sram.sram7/BEN[30] (CF_SRAM_1024x32)
                                              2.204572   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.563952    1.422792   library hold time
                                              1.422792   data required time
---------------------------------------------------------------------------------------------
                                              1.422792   data required time
                                             -2.204572   data arrival time
---------------------------------------------------------------------------------------------
                                              0.781780   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000080    0.000040    1.000040 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054007    0.371344    1.371384 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.054007    0.000214    1.371597 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631218    0.275960    0.240915    1.612512 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.376086    0.132372    1.744884 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.294813    0.407901    2.152785 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.309716    0.051931    2.204716 v i_sram.sram7/BEN[31] (CF_SRAM_1024x32)
                                              2.204716   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.563941    1.422782   library hold time
                                              1.422782   data required time
---------------------------------------------------------------------------------------------
                                              1.422782   data required time
                                             -2.204716   data arrival time
---------------------------------------------------------------------------------------------
                                              0.781934   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.331554    0.022444    2.237637 v i_sram.sram1/BEN[12] (CF_SRAM_1024x32)
                                              2.237637   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.561009    1.405742   library hold time
                                              1.405742   data required time
---------------------------------------------------------------------------------------------
                                              1.405742   data required time
                                             -2.237637   data arrival time
---------------------------------------------------------------------------------------------
                                              0.831894   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.344811    0.025626    2.251999 v i_sram.sram1/BEN[4] (CF_SRAM_1024x32)
                                              2.251999   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.559325    1.404059   library hold time
                                              1.404059   data required time
---------------------------------------------------------------------------------------------
                                              1.404059   data required time
                                             -2.251999   data arrival time
---------------------------------------------------------------------------------------------
                                              0.847941   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.336422    0.039365    2.254558 v i_sram.sram1/BEN[11] (CF_SRAM_1024x32)
                                              2.254558   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.560390    1.405124   library hold time
                                              1.405124   data required time
---------------------------------------------------------------------------------------------
                                              1.405124   data required time
                                             -2.254558   data arrival time
---------------------------------------------------------------------------------------------
                                              0.849434   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.346590    0.032825    2.259199 v i_sram.sram1/BEN[3] (CF_SRAM_1024x32)
                                              2.259199   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.559099    1.403833   library hold time
                                              1.403833   data required time
---------------------------------------------------------------------------------------------
                                              1.403833   data required time
                                             -2.259199   data arrival time
---------------------------------------------------------------------------------------------
                                              0.855366   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.341272    0.048959    2.264152 v i_sram.sram1/BEN[10] (CF_SRAM_1024x32)
                                              2.264152   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.559774    1.404508   library hold time
                                              1.404508   data required time
---------------------------------------------------------------------------------------------
                                              1.404508   data required time
                                             -2.264152   data arrival time
---------------------------------------------------------------------------------------------
                                              0.859644   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.348657    0.038864    2.265238 v i_sram.sram1/BEN[2] (CF_SRAM_1024x32)
                                              2.265238   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.558837    1.403570   library hold time
                                              1.403570   data required time
---------------------------------------------------------------------------------------------
                                              1.403570   data required time
                                             -2.265238   data arrival time
---------------------------------------------------------------------------------------------
                                              0.861668   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.346047    0.056331    2.271524 v i_sram.sram1/BEN[9] (CF_SRAM_1024x32)
                                              2.271524   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.559168    1.403902   library hold time
                                              1.403902   data required time
---------------------------------------------------------------------------------------------
                                              1.403902   data required time
                                             -2.271524   data arrival time
---------------------------------------------------------------------------------------------
                                              0.867622   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.351562    0.045492    2.271866 v i_sram.sram1/BEN[1] (CF_SRAM_1024x32)
                                              2.271866   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.558468    1.403201   library hold time
                                              1.403201   data required time
---------------------------------------------------------------------------------------------
                                              1.403201   data required time
                                             -2.271866   data arrival time
---------------------------------------------------------------------------------------------
                                              0.868664   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.350462    0.062296    2.277489 v i_sram.sram1/BEN[8] (CF_SRAM_1024x32)
                                              2.277489   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.558607    1.403341   library hold time
                                              1.403341   data required time
---------------------------------------------------------------------------------------------
                                              1.403341   data required time
                                             -2.277489   data arrival time
---------------------------------------------------------------------------------------------
                                              0.874148   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.355327    0.052452    2.278826 v i_sram.sram1/BEN[0] (CF_SRAM_1024x32)
                                              2.278826   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563    0.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.844734   clock uncertainty
                                  0.000000    0.844734   clock reconvergence pessimism
                                  0.557989    1.402723   library hold time
                                              1.402723   data required time
---------------------------------------------------------------------------------------------
                                              1.402723   data required time
                                             -2.278826   data arrival time
---------------------------------------------------------------------------------------------
                                              0.876103   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.390348    0.096324    2.322698 v i_sram.sram5/BEN[7] (CF_SRAM_1024x32)
                                              2.322698   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.553418    1.418032   library hold time
                                              1.418032   data required time
---------------------------------------------------------------------------------------------
                                              1.418032   data required time
                                             -2.322698   data arrival time
---------------------------------------------------------------------------------------------
                                              0.904666   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.391612    0.097678    2.324051 v i_sram.sram5/BEN[6] (CF_SRAM_1024x32)
                                              2.324051   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.553258    1.417871   library hold time
                                              1.417871   data required time
---------------------------------------------------------------------------------------------
                                              1.417871   data required time
                                             -2.324051   data arrival time
---------------------------------------------------------------------------------------------
                                              0.906180   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.392740    0.098879    2.325253 v i_sram.sram5/BEN[5] (CF_SRAM_1024x32)
                                              2.325253   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.553115    1.417728   library hold time
                                              1.417728   data required time
---------------------------------------------------------------------------------------------
                                              1.417728   data required time
                                             -2.325253   data arrival time
---------------------------------------------------------------------------------------------
                                              0.907525   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.394897    0.110557    2.325750 v i_sram.sram5/BEN[15] (CF_SRAM_1024x32)
                                              2.325750   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.552841    1.417454   library hold time
                                              1.417454   data required time
---------------------------------------------------------------------------------------------
                                              1.417454   data required time
                                             -2.325750   data arrival time
---------------------------------------------------------------------------------------------
                                              0.908295   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.393685    0.099880    2.326254 v i_sram.sram5/BEN[4] (CF_SRAM_1024x32)
                                              2.326254   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.552995    1.417608   library hold time
                                              1.417608   data required time
---------------------------------------------------------------------------------------------
                                              1.417608   data required time
                                             -2.326254   data arrival time
---------------------------------------------------------------------------------------------
                                              0.908646   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.394695    0.100944    2.327318 v i_sram.sram5/BEN[3] (CF_SRAM_1024x32)
                                              2.327318   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.552866    1.417480   library hold time
                                              1.417480   data required time
---------------------------------------------------------------------------------------------
                                              1.417480   data required time
                                             -2.327318   data arrival time
---------------------------------------------------------------------------------------------
                                              0.909838   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.396475    0.112079    2.327271 v i_sram.sram5/BEN[14] (CF_SRAM_1024x32)
                                              2.327271   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.552640    1.417254   library hold time
                                              1.417254   data required time
---------------------------------------------------------------------------------------------
                                              1.417254   data required time
                                             -2.327271   data arrival time
---------------------------------------------------------------------------------------------
                                              0.910018   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.395259    0.101537    2.327911 v i_sram.sram5/BEN[2] (CF_SRAM_1024x32)
                                              2.327911   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.552795    1.417408   library hold time
                                              1.417408   data required time
---------------------------------------------------------------------------------------------
                                              1.417408   data required time
                                             -2.327911   data arrival time
---------------------------------------------------------------------------------------------
                                              0.910502   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.395563    0.101856    2.328229 v i_sram.sram5/BEN[1] (CF_SRAM_1024x32)
                                              2.328229   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.552756    1.417370   library hold time
                                              1.417370   data required time
---------------------------------------------------------------------------------------------
                                              1.417370   data required time
                                             -2.328229   data arrival time
---------------------------------------------------------------------------------------------
                                              0.910860   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.395757    0.102059    2.328432 v i_sram.sram5/BEN[0] (CF_SRAM_1024x32)
                                              2.328432   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.552731    1.417345   library hold time
                                              1.417345   data required time
---------------------------------------------------------------------------------------------
                                              1.417345   data required time
                                             -2.328432   data arrival time
---------------------------------------------------------------------------------------------
                                              0.911087   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.397730    0.113282    2.328475 v i_sram.sram5/BEN[13] (CF_SRAM_1024x32)
                                              2.328475   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.552481    1.417094   library hold time
                                              1.417094   data required time
---------------------------------------------------------------------------------------------
                                              1.417094   data required time
                                             -2.328475   data arrival time
---------------------------------------------------------------------------------------------
                                              0.911381   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.399082    0.114573    2.329766 v i_sram.sram5/BEN[12] (CF_SRAM_1024x32)
                                              2.329766   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.552309    1.416923   library hold time
                                              1.416923   data required time
---------------------------------------------------------------------------------------------
                                              1.416923   data required time
                                             -2.329766   data arrival time
---------------------------------------------------------------------------------------------
                                              0.912843   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.399858    0.115312    2.330505 v i_sram.sram5/BEN[11] (CF_SRAM_1024x32)
                                              2.330505   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.552211    1.416824   library hold time
                                              1.416824   data required time
---------------------------------------------------------------------------------------------
                                              1.416824   data required time
                                             -2.330505   data arrival time
---------------------------------------------------------------------------------------------
                                              0.913680   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.400472    0.115894    2.331087 v i_sram.sram5/BEN[10] (CF_SRAM_1024x32)
                                              2.331087   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.552133    1.416746   library hold time
                                              1.416746   data required time
---------------------------------------------------------------------------------------------
                                              1.416746   data required time
                                             -2.331087   data arrival time
---------------------------------------------------------------------------------------------
                                              0.914341   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.400893    0.116293    2.331486 v i_sram.sram5/BEN[9] (CF_SRAM_1024x32)
                                              2.331486   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.552079    1.416693   library hold time
                                              1.416693   data required time
---------------------------------------------------------------------------------------------
                                              1.416693   data required time
                                             -2.331486   data arrival time
---------------------------------------------------------------------------------------------
                                              0.914793   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.401079    0.116470    2.331662 v i_sram.sram5/BEN[8] (CF_SRAM_1024x32)
                                              2.331662   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122443    0.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.864614   clock uncertainty
                                  0.000000    0.864614   clock reconvergence pessimism
                                  0.552056    1.416669   library hold time
                                              1.416669   data required time
---------------------------------------------------------------------------------------------
                                              1.416669   data required time
                                             -2.331662   data arrival time
---------------------------------------------------------------------------------------------
                                              0.914993   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.412508    0.118961    2.345335 v i_sram.sram6/BEN[7] (CF_SRAM_1024x32)
                                              2.345335   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.550910    1.404980   library hold time
                                              1.404980   data required time
---------------------------------------------------------------------------------------------
                                              1.404980   data required time
                                             -2.345335   data arrival time
---------------------------------------------------------------------------------------------
                                              0.940355   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.414603    0.120998    2.347371 v i_sram.sram6/BEN[6] (CF_SRAM_1024x32)
                                              2.347371   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.550644    1.404714   library hold time
                                              1.404714   data required time
---------------------------------------------------------------------------------------------
                                              1.404714   data required time
                                             -2.347371   data arrival time
---------------------------------------------------------------------------------------------
                                              0.942658   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.415808    0.122162    2.348536 v i_sram.sram6/BEN[5] (CF_SRAM_1024x32)
                                              2.348536   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.550491    1.404561   library hold time
                                              1.404561   data required time
---------------------------------------------------------------------------------------------
                                              1.404561   data required time
                                             -2.348536   data arrival time
---------------------------------------------------------------------------------------------
                                              0.943975   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.416815    0.123130    2.349504 v i_sram.sram6/BEN[4] (CF_SRAM_1024x32)
                                              2.349504   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.550363    1.404433   library hold time
                                              1.404433   data required time
---------------------------------------------------------------------------------------------
                                              1.404433   data required time
                                             -2.349504   data arrival time
---------------------------------------------------------------------------------------------
                                              0.945071   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.420817    0.134605    2.349798 v i_sram.sram6/BEN[15] (CF_SRAM_1024x32)
                                              2.349798   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.549855    1.403924   library hold time
                                              1.403924   data required time
---------------------------------------------------------------------------------------------
                                              1.403924   data required time
                                             -2.349798   data arrival time
---------------------------------------------------------------------------------------------
                                              0.945874   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.422012    0.128075    2.354448 v i_sram.sram7/BEN[7] (CF_SRAM_1024x32)
                                              2.354448   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.549680    1.408520   library hold time
                                              1.408520   data required time
---------------------------------------------------------------------------------------------
                                              1.408520   data required time
                                             -2.354448   data arrival time
---------------------------------------------------------------------------------------------
                                              0.945928   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.417621    0.123903    2.350276 v i_sram.sram6/BEN[3] (CF_SRAM_1024x32)
                                              2.350276   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.550261    1.404330   library hold time
                                              1.404330   data required time
---------------------------------------------------------------------------------------------
                                              1.404330   data required time
                                             -2.350276   data arrival time
---------------------------------------------------------------------------------------------
                                              0.945946   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.418225    0.124481    2.350855 v i_sram.sram6/BEN[2] (CF_SRAM_1024x32)
                                              2.350855   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.550184    1.404254   library hold time
                                              1.404254   data required time
---------------------------------------------------------------------------------------------
                                              1.404254   data required time
                                             -2.350855   data arrival time
---------------------------------------------------------------------------------------------
                                              0.946601   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.418627    0.124865    2.351238 v i_sram.sram6/BEN[1] (CF_SRAM_1024x32)
                                              2.351238   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.550133    1.404203   library hold time
                                              1.404203   data required time
---------------------------------------------------------------------------------------------
                                              1.404203   data required time
                                             -2.351238   data arrival time
---------------------------------------------------------------------------------------------
                                              0.947036   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.423184    0.129177    2.355551 v i_sram.sram7/BEN[6] (CF_SRAM_1024x32)
                                              2.355551   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.549531    1.408371   library hold time
                                              1.408371   data required time
---------------------------------------------------------------------------------------------
                                              1.408371   data required time
                                             -2.355551   data arrival time
---------------------------------------------------------------------------------------------
                                              0.947180   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.418832    0.125060    2.351434 v i_sram.sram6/BEN[0] (CF_SRAM_1024x32)
                                              2.351434   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.550107    1.404176   library hold time
                                              1.404176   data required time
---------------------------------------------------------------------------------------------
                                              1.404176   data required time
                                             -2.351434   data arrival time
---------------------------------------------------------------------------------------------
                                              0.947257   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.422506    0.136111    2.351304 v i_sram.sram6/BEN[14] (CF_SRAM_1024x32)
                                              2.351304   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.549641    1.403710   library hold time
                                              1.403710   data required time
---------------------------------------------------------------------------------------------
                                              1.403710   data required time
                                             -2.351304   data arrival time
---------------------------------------------------------------------------------------------
                                              0.947594   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.424449    0.130362    2.356736 v i_sram.sram7/BEN[5] (CF_SRAM_1024x32)
                                              2.356736   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.549370    1.408211   library hold time
                                              1.408211   data required time
---------------------------------------------------------------------------------------------
                                              1.408211   data required time
                                             -2.356736   data arrival time
---------------------------------------------------------------------------------------------
                                              0.948525   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.423863    0.137314    2.352507 v i_sram.sram6/BEN[13] (CF_SRAM_1024x32)
                                              2.352507   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.549468    1.403538   library hold time
                                              1.403538   data required time
---------------------------------------------------------------------------------------------
                                              1.403538   data required time
                                             -2.352507   data arrival time
---------------------------------------------------------------------------------------------
                                              0.948969   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.425505    0.131348    2.357721 v i_sram.sram7/BEN[4] (CF_SRAM_1024x32)
                                              2.357721   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.549236    1.408077   library hold time
                                              1.408077   data required time
---------------------------------------------------------------------------------------------
                                              1.408077   data required time
                                             -2.357721   data arrival time
---------------------------------------------------------------------------------------------
                                              0.949645   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.426350    0.132135    2.358508 v i_sram.sram7/BEN[3] (CF_SRAM_1024x32)
                                              2.358508   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.549129    1.407969   library hold time
                                              1.407969   data required time
---------------------------------------------------------------------------------------------
                                              1.407969   data required time
                                             -2.358508   data arrival time
---------------------------------------------------------------------------------------------
                                              0.950539   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.425800    0.139023    2.354216 v i_sram.sram6/BEN[12] (CF_SRAM_1024x32)
                                              2.354216   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.549222    1.403291   library hold time
                                              1.403291   data required time
---------------------------------------------------------------------------------------------
                                              1.403291   data required time
                                             -2.354216   data arrival time
---------------------------------------------------------------------------------------------
                                              0.950924   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.426976    0.132716    2.359089 v i_sram.sram7/BEN[2] (CF_SRAM_1024x32)
                                              2.359089   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.549049    1.407890   library hold time
                                              1.407890   data required time
---------------------------------------------------------------------------------------------
                                              1.407890   data required time
                                             -2.359089   data arrival time
---------------------------------------------------------------------------------------------
                                              0.951200   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.427407    0.133115    2.359489 v i_sram.sram7/BEN[1] (CF_SRAM_1024x32)
                                              2.359489   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.548995    1.407835   library hold time
                                              1.407835   data required time
---------------------------------------------------------------------------------------------
                                              1.407835   data required time
                                             -2.359489   data arrival time
---------------------------------------------------------------------------------------------
                                              0.951654   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002943    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000080    0.000040    1.000040 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007309    0.054008    0.371344    1.371384 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.054008    0.000214    1.371597 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446602    0.176333    0.153214    1.524812 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.177754    0.015092    1.539904 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.554719    0.246154    0.270760    1.810664 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.273485    0.060942    1.871607 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.342607    0.354767    2.226374 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.427630    0.133322    2.359696 v i_sram.sram7/BEN[0] (CF_SRAM_1024x32)
                                              2.359696   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.548966    1.407807   library hold time
                                              1.407807   data required time
---------------------------------------------------------------------------------------------
                                              1.407807   data required time
                                             -2.359696   data arrival time
---------------------------------------------------------------------------------------------
                                              0.951889   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.427169    0.140224    2.355417 v i_sram.sram6/BEN[11] (CF_SRAM_1024x32)
                                              2.355417   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.549048    1.403118   library hold time
                                              1.403118   data required time
---------------------------------------------------------------------------------------------
                                              1.403118   data required time
                                             -2.355417   data arrival time
---------------------------------------------------------------------------------------------
                                              0.952299   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.427826    0.140799    2.355992 v i_sram.sram6/BEN[10] (CF_SRAM_1024x32)
                                              2.355992   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.548965    1.403034   library hold time
                                              1.403034   data required time
---------------------------------------------------------------------------------------------
                                              1.403034   data required time
                                             -2.355992   data arrival time
---------------------------------------------------------------------------------------------
                                              0.952958   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.428262    0.141181    2.356374 v i_sram.sram6/BEN[9] (CF_SRAM_1024x32)
                                              2.356374   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.548910    1.402979   library hold time
                                              1.402979   data required time
---------------------------------------------------------------------------------------------
                                              1.402979   data required time
                                             -2.356374   data arrival time
---------------------------------------------------------------------------------------------
                                              0.953395   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.428485    0.141375    2.356568 v i_sram.sram6/BEN[8] (CF_SRAM_1024x32)
                                              2.356568   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.854069   clock uncertainty
                                  0.000000    0.854069   clock reconvergence pessimism
                                  0.548881    1.402951   library hold time
                                              1.402951   data required time
---------------------------------------------------------------------------------------------
                                              1.402951   data required time
                                             -2.356568   data arrival time
---------------------------------------------------------------------------------------------
                                              0.953617   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.433507    0.145780    2.360973 v i_sram.sram7/BEN[15] (CF_SRAM_1024x32)
                                              2.360973   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.548220    1.407060   library hold time
                                              1.407060   data required time
---------------------------------------------------------------------------------------------
                                              1.407060   data required time
                                             -2.360973   data arrival time
---------------------------------------------------------------------------------------------
                                              0.953913   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.435133    0.147188    2.362381 v i_sram.sram7/BEN[14] (CF_SRAM_1024x32)
                                              2.362381   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.548014    1.406854   library hold time
                                              1.406854   data required time
---------------------------------------------------------------------------------------------
                                              1.406854   data required time
                                             -2.362381   data arrival time
---------------------------------------------------------------------------------------------
                                              0.955527   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.436425    0.148304    2.363497 v i_sram.sram7/BEN[13] (CF_SRAM_1024x32)
                                              2.363497   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.547849    1.406690   library hold time
                                              1.406690   data required time
---------------------------------------------------------------------------------------------
                                              1.406690   data required time
                                             -2.363497   data arrival time
---------------------------------------------------------------------------------------------
                                              0.956807   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.437882    0.149558    2.364751 v i_sram.sram7/BEN[12] (CF_SRAM_1024x32)
                                              2.364751   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.547664    1.406505   library hold time
                                              1.406505   data required time
---------------------------------------------------------------------------------------------
                                              1.406505   data required time
                                             -2.364751   data arrival time
---------------------------------------------------------------------------------------------
                                              0.958246   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.438717    0.150275    2.365468 v i_sram.sram7/BEN[11] (CF_SRAM_1024x32)
                                              2.365468   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.547558    1.406399   library hold time
                                              1.406399   data required time
---------------------------------------------------------------------------------------------
                                              1.406399   data required time
                                             -2.365468   data arrival time
---------------------------------------------------------------------------------------------
                                              0.959069   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.439303    0.150777    2.365970 v i_sram.sram7/BEN[10] (CF_SRAM_1024x32)
                                              2.365970   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.547484    1.406324   library hold time
                                              1.406324   data required time
---------------------------------------------------------------------------------------------
                                              1.406324   data required time
                                             -2.365970   data arrival time
---------------------------------------------------------------------------------------------
                                              0.959646   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.439730    0.151143    2.366336 v i_sram.sram7/BEN[9] (CF_SRAM_1024x32)
                                              2.366336   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.547430    1.406270   library hold time
                                              1.406270   data required time
---------------------------------------------------------------------------------------------
                                              1.406270   data required time
                                             -2.366336   data arrival time
---------------------------------------------------------------------------------------------
                                              0.960066   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002971    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000080    0.000040    1.000040 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007314    0.054028    0.371368    1.371408 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.054028    0.000214    1.371622 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.440876    0.184288    0.157513    1.529135 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.185895    0.016192    1.545327 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.542810    0.240335    0.256931    1.802258 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.279965    0.072833    1.875091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.329957    0.340102    2.215193 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.439965    0.151344    2.366537 v i_sram.sram7/BEN[8] (CF_SRAM_1024x32)
                                              2.366537   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092625    0.608840 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    0.858840   clock uncertainty
                                  0.000000    0.858840   clock reconvergence pessimism
                                  0.547400    1.406240   library hold time
                                              1.406240   data required time
---------------------------------------------------------------------------------------------
                                              1.406240   data required time
                                             -2.366537   data arrival time
---------------------------------------------------------------------------------------------
                                              0.960297   slack (MET)


Startpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_ack_o (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.552133    0.108075    0.600245 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.020768    0.141957    0.341654    0.941900 ^ _674_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net54 (net)
                      0.141973    0.001601    0.943501 ^ output54/A (sky130_fd_sc_hd__buf_1)
     1    0.000376    0.016193    0.045437    0.988938 ^ output54/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_ack_o (net)
                      0.016193    0.000004    0.988942 ^ wbs_ack_o (out)
                                              0.988942   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.988942   data arrival time
---------------------------------------------------------------------------------------------
                                              1.738942   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.223980    0.043147    1.656575 v _433_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.003616    0.021808    0.132077    1.788651 v _433_/X (sky130_fd_sc_hd__o211a_1)
                                                         net55 (net)
                      0.021820    0.000120    1.788771 v output55/A (sky130_fd_sc_hd__buf_1)
     1    0.001029    0.012325    0.045941    1.834712 v output55/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[0] (net)
                      0.012325    0.000015    1.834727 v wbs_dat_o[0] (out)
                                              1.834727   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.834727   data arrival time
---------------------------------------------------------------------------------------------
                                              2.584727   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[20] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.210450    0.014436    1.627864 v _605_/B1 (sky130_fd_sc_hd__o211a_4)
     1    0.087120    0.086188    0.223539    1.851403 v _605_/X (sky130_fd_sc_hd__o211a_4)
                                                         net67 (net)
                      0.086877    0.005881    1.857284 v output67/A (sky130_fd_sc_hd__buf_1)
     1    0.001014    0.013925    0.069769    1.927053 v output67/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[20] (net)
                      0.013925    0.000012    1.927065 v wbs_dat_o[20] (out)
                                              1.927065   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.927065   data arrival time
---------------------------------------------------------------------------------------------
                                              2.677065   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[23] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.214236    0.026370    1.639798 v _631_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.071127    0.072925    0.206187    1.845985 v _631_/X (sky130_fd_sc_hd__o211a_4)
                                                         net70 (net)
                      0.083975    0.021262    1.867247 v output70/A (sky130_fd_sc_hd__buf_1)
     1    0.000413    0.011761    0.065880    1.933127 v output70/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[23] (net)
                      0.011761    0.000004    1.933131 v wbs_dat_o[23] (out)
                                              1.933131   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.933131   data arrival time
---------------------------------------------------------------------------------------------
                                              2.683131   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[2] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.224100    0.043314    1.656742 v _449_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.025681    0.085329    0.207506    1.864249 v _449_/X (sky130_fd_sc_hd__o211a_1)
                                                         net77 (net)
                      0.085388    0.002037    1.866285 v output77/A (sky130_fd_sc_hd__buf_1)
     1    0.000813    0.013182    0.068295    1.934580 v output77/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[2] (net)
                      0.013182    0.000008    1.934588 v wbs_dat_o[2] (out)
                                              1.934588   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.934588   data arrival time
---------------------------------------------------------------------------------------------
                                              2.684588   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[14] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.223764    0.042843    1.656271 v _553_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.054679    0.064777    0.200932    1.857202 v _553_/X (sky130_fd_sc_hd__o211a_4)
                                                         net60 (net)
                      0.071683    0.016048    1.873250 v output60/A (sky130_fd_sc_hd__buf_1)
     1    0.000406    0.011194    0.061872    1.935122 v output60/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[14] (net)
                      0.011194    0.000004    1.935126 v wbs_dat_o[14] (out)
                                              1.935126   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.935126   data arrival time
---------------------------------------------------------------------------------------------
                                              2.685126   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.224386    0.043711    1.657139 v _441_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.026226    0.086421    0.208722    1.865861 v _441_/X (sky130_fd_sc_hd__o211a_1)
                                                         net66 (net)
                      0.086505    0.002415    1.868276 v output66/A (sky130_fd_sc_hd__buf_1)
     1    0.000781    0.013122    0.068503    1.936779 v output66/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[1] (net)
                      0.013122    0.000008    1.936787 v wbs_dat_o[1] (out)
                                              1.936787   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.936787   data arrival time
---------------------------------------------------------------------------------------------
                                              2.686787   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[18] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.213456    0.024486    1.637914 v _587_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.081354    0.082566    0.206231    1.844145 v _587_/X (sky130_fd_sc_hd__o211a_4)
                                                         net64 (net)
                      0.096753    0.025548    1.869693 v output64/A (sky130_fd_sc_hd__buf_1)
     1    0.000406    0.012301    0.069978    1.939671 v output64/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[18] (net)
                      0.012301    0.000004    1.939675 v wbs_dat_o[18] (out)
                                              1.939675   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.939675   data arrival time
---------------------------------------------------------------------------------------------
                                              2.689675   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[17] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.214481    0.026931    1.640359 v _579_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.080850    0.082159    0.207202    1.847561 v _579_/X (sky130_fd_sc_hd__o211a_4)
                                                         net63 (net)
                      0.095339    0.024613    1.872174 v output63/A (sky130_fd_sc_hd__buf_1)
     1    0.000493    0.012536    0.069953    1.942127 v output63/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[17] (net)
                      0.012536    0.000006    1.942132 v wbs_dat_o[17] (out)
                                              1.942132   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.942132   data arrival time
---------------------------------------------------------------------------------------------
                                              2.692132   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.223711    0.042768    1.656196 v _457_/B1 (sky130_fd_sc_hd__o211a_1)
     2    0.028064    0.092827    0.211713    1.867909 v _457_/X (sky130_fd_sc_hd__o211a_1)
                                                         net80 (net)
                      0.093045    0.003514    1.871423 v output80/A (sky130_fd_sc_hd__buf_1)
     1    0.000886    0.013751    0.071164    1.942587 v output80/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[3] (net)
                      0.013751    0.000011    1.942598 v wbs_dat_o[3] (out)
                                              1.942598   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.942598   data arrival time
---------------------------------------------------------------------------------------------
                                              2.692597   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[30] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.217775    0.033482    1.646910 v _414_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.076056    0.077969    0.212636    1.859545 v _414_/X (sky130_fd_sc_hd__o211a_4)
                                                         net78 (net)
                      0.087342    0.020663    1.880208 v output78/A (sky130_fd_sc_hd__buf_1)
     1    0.000368    0.011750    0.066745    1.946954 v output78/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[30] (net)
                      0.011750    0.000004    1.946957 v wbs_dat_o[30] (out)
                                              1.946957   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.946957   data arrival time
---------------------------------------------------------------------------------------------
                                              2.696957   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[22] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.214854    0.027760    1.641188 v _621_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.084395    0.084059    0.216851    1.858039 v _621_/X (sky130_fd_sc_hd__o211a_4)
                                                         net69 (net)
                      0.092549    0.020294    1.878333 v output69/A (sky130_fd_sc_hd__buf_1)
     1    0.000407    0.012120    0.068624    1.946957 v output69/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[22] (net)
                      0.012120    0.000004    1.946961 v wbs_dat_o[22] (out)
                                              1.946961   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.946961   data arrival time
---------------------------------------------------------------------------------------------
                                              2.696961   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[19] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.213117    0.023612    1.637040 v _597_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.088240    0.088120    0.207495    1.844535 v _597_/X (sky130_fd_sc_hd__o211a_4)
                                                         net65 (net)
                      0.105751    0.029482    1.874017 v output65/A (sky130_fd_sc_hd__buf_1)
     1    0.000495    0.012999    0.073338    1.947354 v output65/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[19] (net)
                      0.012999    0.000006    1.947360 v wbs_dat_o[19] (out)
                                              1.947360   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.947360   data arrival time
---------------------------------------------------------------------------------------------
                                              2.697360   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.223782    0.042868    1.656296 v _485_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.047748    0.082182    0.218690    1.874986 v _485_/X (sky130_fd_sc_hd__o211a_2)
                                                         net83 (net)
                      0.083878    0.009435    1.884420 v output83/A (sky130_fd_sc_hd__buf_1)
     1    0.000394    0.011688    0.065754    1.950174 v output83/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[6] (net)
                      0.011688    0.000003    1.950177 v wbs_dat_o[6] (out)
                                              1.950177   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.950177   data arrival time
---------------------------------------------------------------------------------------------
                                              2.700177   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.223765    0.042844    1.656272 v _465_/B1 (sky130_fd_sc_hd__o211a_1)
     2    0.030820    0.100420    0.217933    1.874205 v _465_/X (sky130_fd_sc_hd__o211a_1)
                                                         net81 (net)
                      0.100748    0.004451    1.878656 v output81/A (sky130_fd_sc_hd__buf_1)
     1    0.000852    0.013965    0.073521    1.952178 v output81/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[4] (net)
                      0.013965    0.000010    1.952188 v wbs_dat_o[4] (out)
                                              1.952188   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.952188   data arrival time
---------------------------------------------------------------------------------------------
                                              2.702188   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[21] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.211795    0.019744    1.633172 v _613_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.095476    0.093191    0.208704    1.841875 v _613_/X (sky130_fd_sc_hd__o211a_4)
                                                         net68 (net)
                      0.116335    0.034891    1.876767 v output68/A (sky130_fd_sc_hd__buf_1)
     1    0.000498    0.013475    0.076788    1.953555 v output68/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[21] (net)
                      0.013475    0.000006    1.953561 v wbs_dat_o[21] (out)
                                              1.953561   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.953561   data arrival time
---------------------------------------------------------------------------------------------
                                              2.703561   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[5] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.224283    0.043568    1.656996 v _475_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.048168    0.082970    0.219048    1.876044 v _475_/X (sky130_fd_sc_hd__o211a_2)
                                                         net82 (net)
                      0.084857    0.009974    1.886018 v output82/A (sky130_fd_sc_hd__buf_1)
     1    0.000793    0.013091    0.068022    1.954039 v output82/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[5] (net)
                      0.013091    0.000008    1.954048 v wbs_dat_o[5] (out)
                                              1.954048   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.954048   data arrival time
---------------------------------------------------------------------------------------------
                                              2.704048   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[29] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.218028    0.033928    1.647356 v _406_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.081885    0.079829    0.207738    1.855093 v _406_/X (sky130_fd_sc_hd__o211a_4)
                                                         net76 (net)
                      0.098833    0.029090    1.884184 v output76/A (sky130_fd_sc_hd__buf_1)
     1    0.000461    0.012582    0.070926    1.955110 v output76/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[29] (net)
                      0.012582    0.000006    1.955116 v wbs_dat_o[29] (out)
                                              1.955116   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.955116   data arrival time
---------------------------------------------------------------------------------------------
                                              2.705116   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[13] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.220870    0.038595    1.652023 v _543_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.081136    0.081973    0.216560    1.868584 v _543_/X (sky130_fd_sc_hd__o211a_4)
                                                         net59 (net)
                      0.090437    0.020011    1.888595 v output59/A (sky130_fd_sc_hd__buf_1)
     1    0.000457    0.012199    0.068188    1.956783 v output59/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[13] (net)
                      0.012199    0.000005    1.956788 v wbs_dat_o[13] (out)
                                              1.956788   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.956788   data arrival time
---------------------------------------------------------------------------------------------
                                              2.706788   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[16] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.215115    0.028323    1.641750 v _571_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.061382    0.102924    0.229510    1.871260 v _571_/X (sky130_fd_sc_hd__o211a_2)
                                                         net62 (net)
                      0.105211    0.012257    1.883517 v output62/A (sky130_fd_sc_hd__buf_1)
     1    0.000990    0.014608    0.075686    1.959203 v output62/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[16] (net)
                      0.014608    0.000012    1.959215 v wbs_dat_o[16] (out)
                                              1.959215   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.959215   data arrival time
---------------------------------------------------------------------------------------------
                                              2.709215   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[8] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.223001    0.041760    1.655188 v _503_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.051195    0.087631    0.220912    1.876101 v _503_/X (sky130_fd_sc_hd__o211a_2)
                                                         net85 (net)
                      0.090081    0.011630    1.887731 v output85/A (sky130_fd_sc_hd__buf_1)
     1    0.001169    0.014585    0.071590    1.959321 v output85/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[8] (net)
                      0.014585    0.000016    1.959337 v wbs_dat_o[8] (out)
                                              1.959337   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.959337   data arrival time
---------------------------------------------------------------------------------------------
                                              2.709337   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[15] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.216397    0.030924    1.644352 v _563_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.072193    0.121636    0.216319    1.860671 v _563_/X (sky130_fd_sc_hd__o211a_2)
                                                         net61 (net)
                      0.127406    0.020715    1.881386 v output61/A (sky130_fd_sc_hd__buf_1)
     1    0.000416    0.013601    0.079453    1.960839 v output61/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[15] (net)
                      0.013601    0.000004    1.960843 v wbs_dat_o[15] (out)
                                              1.960843   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.960843   data arrival time
---------------------------------------------------------------------------------------------
                                              2.710843   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[27] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.217480    0.032951    1.646379 v _665_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.087763    0.086389    0.213079    1.859458 v _665_/X (sky130_fd_sc_hd__o211a_4)
                                                         net74 (net)
                      0.103424    0.028576    1.888035 v output74/A (sky130_fd_sc_hd__buf_1)
     1    0.000829    0.014000    0.074278    1.962313 v output74/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[27] (net)
                      0.014000    0.000010    1.962323 v wbs_dat_o[27] (out)
                                              1.962323   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.962323   data arrival time
---------------------------------------------------------------------------------------------
                                              2.712323   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.224006    0.043183    1.656611 v _495_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.055810    0.094729    0.225247    1.881858 v _495_/X (sky130_fd_sc_hd__o211a_2)
                                                         net84 (net)
                      0.097570    0.013015    1.894874 v output84/A (sky130_fd_sc_hd__buf_1)
     1    0.000464    0.012535    0.070530    1.965404 v output84/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[7] (net)
                      0.012535    0.000005    1.965409 v wbs_dat_o[7] (out)
                                              1.965409   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.965409   data arrival time
---------------------------------------------------------------------------------------------
                                              2.715409   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[31] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.218145    0.034134    1.647562 v _422_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.089654    0.087226    0.209337    1.856899 v _422_/X (sky130_fd_sc_hd__o211a_4)
                                                         net79 (net)
                      0.111879    0.034762    1.891661 v output79/A (sky130_fd_sc_hd__buf_1)
     1    0.000428    0.013043    0.074980    1.966640 v output79/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[31] (net)
                      0.013043    0.000005    1.966646 v wbs_dat_o[31] (out)
                                              1.966646   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.966646   data arrival time
---------------------------------------------------------------------------------------------
                                              2.716646   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[24] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.215255    0.028618    1.642046 v _641_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.096693    0.094406    0.209825    1.851871 v _641_/X (sky130_fd_sc_hd__o211a_4)
                                                         net71 (net)
                      0.118096    0.035512    1.887383 v output71/A (sky130_fd_sc_hd__buf_1)
     1    0.000900    0.014851    0.079455    1.966837 v output71/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[24] (net)
                      0.014851    0.000010    1.966847 v wbs_dat_o[24] (out)
                                              1.966847   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.966847   data arrival time
---------------------------------------------------------------------------------------------
                                              2.716847   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[25] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.216161    0.030464    1.643892 v _649_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.100162    0.097321    0.210098    1.853989 v _649_/X (sky130_fd_sc_hd__o211a_4)
                                                         net72 (net)
                      0.123142    0.037634    1.891623 v output72/A (sky130_fd_sc_hd__buf_1)
     1    0.000480    0.013701    0.078832    1.970455 v output72/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[25] (net)
                      0.013701    0.000006    1.970461 v wbs_dat_o[25] (out)
                                              1.970461   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.970461   data arrival time
---------------------------------------------------------------------------------------------
                                              2.720461   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[26] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.216901    0.031885    1.645313 v _657_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.102063    0.098706    0.210768    1.856080 v _657_/X (sky130_fd_sc_hd__o211a_4)
                                                         net73 (net)
                      0.125926    0.038936    1.895016 v output73/A (sky130_fd_sc_hd__buf_1)
     1    0.000391    0.013477    0.078987    1.974003 v output73/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[26] (net)
                      0.013477    0.000004    1.974007 v wbs_dat_o[26] (out)
                                              1.974007   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.974007   data arrival time
---------------------------------------------------------------------------------------------
                                              2.724007   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[10] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.221513    0.039576    1.653004 v _519_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.063830    0.107575    0.230275    1.883279 v _519_/X (sky130_fd_sc_hd__o211a_2)
                                                         net56 (net)
                      0.111520    0.016256    1.899535 v output56/A (sky130_fd_sc_hd__buf_1)
     1    0.000445    0.013084    0.074950    1.974485 v output56/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[10] (net)
                      0.013084    0.000005    1.974490 v wbs_dat_o[10] (out)
                                              1.974490   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.974490   data arrival time
---------------------------------------------------------------------------------------------
                                              2.724490   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[9] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.222912    0.041633    1.655061 v _511_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.062199    0.104807    0.229691    1.884752 v _511_/X (sky130_fd_sc_hd__o211a_2)
                                                         net86 (net)
                      0.108623    0.015780    1.900532 v output86/A (sky130_fd_sc_hd__buf_1)
     1    0.000433    0.012917    0.073953    1.974485 v output86/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[9] (net)
                      0.012917    0.000005    1.974490 v wbs_dat_o[9] (out)
                                              1.974490   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.974490   data arrival time
---------------------------------------------------------------------------------------------
                                              2.724490   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[12] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.221406    0.039415    1.652843 v _535_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.063737    0.107488    0.228772    1.881615 v _535_/X (sky130_fd_sc_hd__o211a_2)
                                                         net58 (net)
                      0.112743    0.018561    1.900176 v output58/A (sky130_fd_sc_hd__buf_1)
     1    0.001027    0.015043    0.078355    1.978532 v output58/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[12] (net)
                      0.015043    0.000013    1.978545 v wbs_dat_o[12] (out)
                                              1.978545   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.978545   data arrival time
---------------------------------------------------------------------------------------------
                                              2.728545   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[11] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.222611    0.041197    1.654625 v _527_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.065289    0.108139    0.237856    1.892481 v _527_/X (sky130_fd_sc_hd__o211a_2)
                                                         net57 (net)
                      0.110652    0.013119    1.905600 v output57/A (sky130_fd_sc_hd__buf_1)
     1    0.000455    0.013081    0.074724    1.980324 v output57/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[11] (net)
                      0.013081    0.000004    1.980327 v wbs_dat_o[11] (out)
                                              1.980327   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.980327   data arrival time
---------------------------------------------------------------------------------------------
                                              2.730328   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[28] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002493    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000055    0.000027    1.000027 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.071758    0.102877    0.141793    1.141820 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.106448    0.015100    1.156920 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.045699    0.086428    0.198587    1.355507 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.086463    0.001446    1.356953 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.238311    0.209093    0.256475    1.613428 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.217130    0.032311    1.645739 v _673_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.111330    0.105853    0.211046    1.856785 v _673_/X (sky130_fd_sc_hd__o211a_4)
                                                         net75 (net)
                      0.141683    0.046644    1.903429 v output75/A (sky130_fd_sc_hd__buf_1)
     1    0.000918    0.015654    0.085382    1.988811 v output75/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[28] (net)
                      0.015654    0.000012    1.988823 v wbs_dat_o[28] (out)
                                              1.988823   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.988823   data arrival time
---------------------------------------------------------------------------------------------
                                              2.738823   slack (MET)



