Return-Path: <devicetree+bounces-304260-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id AJtgBIN5GWr3wwgAu9opvQ
	(envelope-from <devicetree+bounces-304260-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Fri, 29 May 2026 13:33:23 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from sto.lore.kernel.org (sto.lore.kernel.org [IPv6:2600:3c09:e001:a7::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id ACB55601A93
	for <lists+devicetree@lfdr.de>; Fri, 29 May 2026 13:33:22 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sto.lore.kernel.org (Postfix) with ESMTP id 0BD953029731
	for <lists+devicetree@lfdr.de>; Fri, 29 May 2026 11:33:22 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 849ED3D811F;
	Fri, 29 May 2026 11:33:17 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="LizHpr71";
	dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="jL5DzQsd"
X-Original-To: devicetree@vger.kernel.org
Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0FB8D3D7D69
	for <devicetree@vger.kernel.org>; Fri, 29 May 2026 11:33:15 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1780054397; cv=none; b=G5uoZGZ5APvLVJ2W74cYKKaXrgOhbBgdz6EH2E3RVP67ej9tIIpT7e1F4rQiuN7e7/Ta3p4wKMe2pjsQqvUIij4tIiWN3dCZRd9rrg+vTl9aCfFD+pxvR+LLZaYCGlcWzaMeoP+AOyWuPw3ZjIhQPBBOXuj8AnG+0gYsb0B7sSI=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1780054397; c=relaxed/simple;
	bh=tk/ESQWS+XA0G3eL/z1s7DjariWy4PtM1reR0QtNh74=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=oSTcGIJDDmp8clpxNiP9mEtHASrFwrK/mKfNHaGEDpSn2KRO+YF+UIF04+fextZQYDm/bOsFQOkxYeZKfBNE/ReQesH1D6Pb07iPthP4yD2zopowpYPnFcB+a8EnNYQIDAEg8ZUFq0VqRiJMK5Tndty52HPTzphnM7SY1nVGoc0=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=LizHpr71; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=jL5DzQsd; arc=none smtp.client-ip=205.220.180.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com
Received: from pps.filterd (m0279870.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64T6XLYZ1540465
	for <devicetree@vger.kernel.org>; Fri, 29 May 2026 11:33:15 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-type:date:from:in-reply-to:message-id:mime-version
	:references:subject:to; s=qcppdkim1; bh=kcwCFtKnzv3LShfYkyp0eS23
	qFCvWy1MIYWSH6XRLXo=; b=LizHpr71MNelzjU50M2oTILZa3oluiEqrGNOIJaZ
	jFvUim2QVC8TfqbCb2p5wI/pbu6M28cfJuBaRFUeEuYM55tDiksGVKcO/8O4hZlm
	eMMAt6Hj9H6vC7Adi1/10gZ7XKm3HyhxPbsZmaY9GLDQGyxFCsJ+TZbQIIfBR88u
	5sU+7IVjE29w9B43hUUuXGu/ak5fpy3qMHTgb4BwBmAFVRGMQ3fCCnEGcnyQxoEC
	mly95J+ztao+tYwn0c3bob4TnU8vbUinuompOBeSaeIgSgeCrXWBHwimleXKP88A
	3UfJ/zO86fkBt1qZwOsJHd9iWxb/FQBtUKIEa2dbAxbW5w==
Received: from mail-qt1-f197.google.com (mail-qt1-f197.google.com [209.85.160.197])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4eety4uvy3-1
	(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
	for <devicetree@vger.kernel.org>; Fri, 29 May 2026 11:33:14 +0000 (GMT)
Received: by mail-qt1-f197.google.com with SMTP id d75a77b69052e-516cadacf92so119895181cf.2
        for <devicetree@vger.kernel.org>; Fri, 29 May 2026 04:33:14 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=oss.qualcomm.com; s=google; t=1780054394; x=1780659194; darn=vger.kernel.org;
        h=in-reply-to:content-disposition:mime-version:references:message-id
         :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to;
        bh=kcwCFtKnzv3LShfYkyp0eS23qFCvWy1MIYWSH6XRLXo=;
        b=jL5DzQsdxOmkJhQew646xItMtH2rUb0+9hwVxcCrSyODkO7B64wmvtGOoy7YLJcaRr
         /OZ/oj+eWb1zFwl4hOjnHEUD1pGCWf7K35PU7rgHHl2FeadUp1Y7694PBWRIR4r398Yf
         KQFqbrZUn8ua9kWQhOWQEJh9AzqIDCT0WIVULu6/b7b8gxNkBM8EnDIrPYth9ztWRRNS
         p6bC6zW7+Z367IArFpGfL8txg0DhyZ0lyCblnRJ9w2N0whhRZuRUdv6Fkkr/7/nQALxu
         yIU0N21WVUE5ms8OLcYF+p4UeXko5BM+ClLCEKloeinzF6OdQcKHZU7EMhyGjpZyqILQ
         UnPw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1780054394; x=1780659194;
        h=in-reply-to:content-disposition:mime-version:references:message-id
         :subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from:to:cc
         :subject:date:message-id:reply-to;
        bh=kcwCFtKnzv3LShfYkyp0eS23qFCvWy1MIYWSH6XRLXo=;
        b=H8oRze5ggeCl6vLa2YkTbJeGS//WVW98yrCbtKLC3/rLP3I8XzZiZtl4xiCyb/Zpv7
         BVRJZPOzd1T6mZ33HohMEkef38bvcMc32lD7jk7yHadt6fYDGzJssOL8TTSlMDSt+rEs
         +XcLuixSXCCN6cx+s96KITsHUCmi77PcsgbULzxbw5jPvupukHdsPiOqvHXmEZk45ecz
         7SsFNQ1YnOzHD2IpUF7+ebuIl2vs/VjU/Aqk+I270ummZ8PdD0vFCboCjJ3g4NCyBG2P
         5Y4d1ZrT6JYh3BALGP4xz0UIp7z6UXL6oatFoIrgoKpE7sVXCgQFLaixqUI9EHxdKDfb
         mKmw==
X-Forwarded-Encrypted: i=1; AFNElJ8wJpFZiaZksizZ9zLe7d4xrPdXj/Zmc9A/UkqI60vXSPK18LxeEL2yGWdS6I3BionVUfb29AH5/vXy@vger.kernel.org
X-Gm-Message-State: AOJu0YzAu7pgnfVUxZdm2Z6qlyx8gjx7p/7kDCqmdOQ9hTfXrEz88H/S
	yYjzjPyOsVZt/8DuNcj4N2EJDQThQsAuavZUoaopNz6wI+oNfRsLo+uO32e3Wb5V8tI6YNfGeCW
	H6l3RbbHtt7+OiCclsHC0S5jeiyf9yRDKVYSMRsDE29fDgm1tcsClqU+L45Wt4F6F
X-Gm-Gg: Acq92OHjNeqxHPML5EgB7iCmZJQdPz5Dv+sMQiu80bURA/aCl06KVF39BXxVI0JUP9Q
	oHtfqsEmg+5ciHV8kJI6wWr/in3vFcKUW0LQGaQXg9k9E9c0rEb5Eqx5lwrBG0/jpKlYa298TjJ
	mLpP/hit5ufDR/LZCWdC67SnxSKff+SSlQhC6eO3lkm4Ys08ZxSnd27ek8LYcF6S636XHgS0Yr/
	w6YAb7nIKCzDVzeRwdan0x0rCjNF9I0aaRILZ4sFteExMvaGtvy5ytbrCWaAz0u2xfou2HFQk2r
	al52DJOqdNN3adhUQloc7dzb72iD/cGqlSrsR6DwmFmyROPerthP4Jpb4L3LZj4D+LYdBs7nmvw
	eiWCG0OXPNhX5XW14uxHHUOTCI3bDqsHqnYaj34WzBa/gIMfc93kEFFJ3a4vygOBaRD0b3qEMsH
	emXaMjJfBETzjPoL8wpdhCDERUT0gruYpIYmevydnYwq2IHQ==
X-Received: by 2002:ac8:57cf:0:b0:516:e0eb:d87 with SMTP id d75a77b69052e-5172dc50433mr31984231cf.16.1780054394345;
        Fri, 29 May 2026 04:33:14 -0700 (PDT)
X-Received: by 2002:ac8:57cf:0:b0:516:e0eb:d87 with SMTP id d75a77b69052e-5172dc50433mr31983871cf.16.1780054393846;
        Fri, 29 May 2026 04:33:13 -0700 (PDT)
Received: from umbar.lan (2001-14ba-a073-af00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a073:af00:264b:feff:fe8b:be8a])
        by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-5aa5b06892fsm226898e87.13.2026.05.29.04.33.12
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Fri, 29 May 2026 04:33:12 -0700 (PDT)
Date: Fri, 29 May 2026 14:33:11 +0300
From: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>
To: Imran Shaik <imran.shaik@oss.qualcomm.com>
Cc: Bjorn Andersson <andersson@kernel.org>,
        Michael Turquette <mturquette@baylibre.com>,
        Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski <krzk+dt@kernel.org>,
        Conor Dooley <conor+dt@kernel.org>,
        Konrad Dybcio <konradybcio@kernel.org>,
        Loic Poulain <loic.poulain@oss.qualcomm.com>,
        Ajit Pandey <ajit.pandey@oss.qualcomm.com>,
        Taniya Das <taniya.das@oss.qualcomm.com>,
        Jagadeesh Kona <jagadeesh.kona@oss.qualcomm.com>,
        linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
        devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v2 2/5] dt-bindings: clock: qcom: Add Qualcomm Shikra
 Display clock controller
Message-ID: <pxio3igdcylbowpfiwb7r6s7q5spbo7g6i4iiun64zwn77v6xw@2kfvhzuhyxex>
References: <20260528-shikra-dispcc-gpucc-v2-0-953f246a0fbb@oss.qualcomm.com>
 <20260528-shikra-dispcc-gpucc-v2-2-953f246a0fbb@oss.qualcomm.com>
 <5nghgd3lt6vyewd3a7l4kahlxiidxdhgtu42tuyb7xeq62ztvu@tvclo336xtpi>
 <6d5fa33f-449e-4f22-b0d1-60a3a21a9907@oss.qualcomm.com>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <6d5fa33f-449e-4f22-b0d1-60a3a21a9907@oss.qualcomm.com>
X-Proofpoint-ORIG-GUID: RHjCFxRKtupoFORyFtJLJQFDv-UQMZm3
X-Proofpoint-GUID: RHjCFxRKtupoFORyFtJLJQFDv-UQMZm3
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTI5MDExNSBTYWx0ZWRfX9ZEk13glLWtq
 IuY5gTC79haabZt5A2mDbrlipEoTmVFJ2iSv1jI6TdxVR8nX7A/3tOGYQfvVDDkQUfm914+TXl6
 r1WzPulSYYlZWGxHSfuOWrDm/rmfQ6mehVDSgfTU7nWalJ7pqyChG6Wt40CdmtMEVZm4GIP0ZGY
 7VIgRsNsd1RlGktKIC9FxCgPI3hbAtLcp/ZI3D7p+zg+SQAis8k7DawHRLkcOnZknFn+HXkH2Gc
 wRsVVGvBUlgfnZd3KpIhoqNqN7OP2YUlvS8yWVHixRoUcouGm5fjiwXZKJ8gXDlMaFnei1O7Op4
 JWE4Ct3891ZRtthgP8YCGiavGKyj6TnePkjgzL1mQi2p0dLKvaXj0v4JYy30T7zRujt60tw6m/Y
 uztJ1Ubfp7jeHRizSQxJkepCyEevmgdmmZZlyUitZ/usMaRcB8yeBeN1bQF+Obz1gP1bZ+4GJyR
 vGzZMpZWPvho6IIXhMQ==
X-Authority-Analysis: v=2.4 cv=S+TpBosP c=1 sm=1 tr=0 ts=6a19797a cx=c_pps
 a=EVbN6Ke/fEF3bsl7X48z0g==:117 a=xqWC_Br6kY4A:10 a=kj9zAlcOel0A:10
 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22
 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22 a=ru1DF8YJaokbvtfr2H4A:9
 a=CjuIK1q_8ugA:10 a=a_PwQJl-kcHnX1M80qC6:22
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49
 definitions=2026-05-29_03,2026-05-28_03,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 phishscore=0 lowpriorityscore=0 bulkscore=0 malwarescore=0 spamscore=0
 adultscore=0 clxscore=1015 impostorscore=0 priorityscore=1501 suspectscore=0
 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0
 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2605290115
X-Spamd-Result: default: False [-1.66 / 15.00];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	MID_RHS_NOT_FQDN(0.50)[];
	DMARC_POLICY_ALLOW(-0.50)[qualcomm.com,reject];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c09:e001:a7::/64:c];
	R_DKIM_ALLOW(-0.20)[qualcomm.com:s=qcppdkim1,oss.qualcomm.com:s=google];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	RCVD_TLS_LAST(0.00)[];
	TAGGED_FROM(0.00)[bounces-304260-lists,devicetree=lfdr.de];
	FROM_HAS_DN(0.00)[];
	MIME_TRACE(0.00)[0:+];
	FORGED_SENDER_MAILLIST(0.00)[];
	RCPT_COUNT_TWELVE(0.00)[16];
	DKIM_TRACE(0.00)[qualcomm.com:+,oss.qualcomm.com:+];
	MISSING_XM_UA(0.00)[];
	TO_DN_SOME(0.00)[];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[dmitry.baryshkov@oss.qualcomm.com,devicetree@vger.kernel.org];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	NEURAL_HAM(-0.00)[-1.000];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	TAGGED_RCPT(0.00)[devicetree,dt];
	ASN(0.00)[asn:63949, ipnet:2600:3c09::/32, country:SG];
	RCVD_COUNT_SEVEN(0.00)[7]
X-Rspamd-Queue-Id: ACB55601A93
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

On Fri, May 29, 2026 at 02:53:29PM +0530, Imran Shaik wrote:
> 
> 
> On 28-05-2026 07:14 pm, Dmitry Baryshkov wrote:
> > On Thu, May 28, 2026 at 03:37:03PM +0530, Imran Shaik wrote:
> > > The Qualcomm Shikra Display clock controller reuses the QCM2290 DISPCC,
> > > but has minor differences with the number of input clocks. Update the
> > > existing QCM2290 DISPCC bindings using conditional schema so that the
> > > QCM2290 requirements remain unchanged while accommodating the additional
> > > clocks required for Shikra.
> > 
> > According to the IPcat, display clock controller also has (unused)
> > inputs for the DSI1. Please extend the ABI for Agatti, then extend add
> > Shikra.
> > 
> 
> Sure, will add the DSI1 to Agatti as well. Since we are extending the ABI
> for Agatti, I will remove the clock-names from the bindings

Why?

> and update the
> DISPCC driver to use the indices-based approach instead.
> 
> With these updates, the bindings, driver, and Agatti DT must be picked
> together to avoid any functional issues or ABI breakage. I will explicitly
> document these details in the commit message in the next series.

Well, no. DT comes through a separate tree anyway. Be sure that the
updated driver works with the old DT. Also make sure to not change the
order of the clocks, you can't break the ABI.

> 
> Thanks,
> Imran

-- 
With best wishes
Dmitry

