// Seed: 3096815272
module module_0 (
    id_1
);
  inout wire id_1;
  assign module_1.id_8 = 0;
  wire id_2;
  wire id_3, id_4, id_5, id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd52
) (
    input wor id_0,
    input tri0 _id_1,
    output wire id_2,
    input supply0 id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri1 id_6,
    input wand id_7,
    output supply0 id_8
);
  wire [1 : -1] id_10;
  logic [-1 : id_1] id_11;
  ;
  module_0 modCall_1 (id_11);
  assign id_2 = id_11;
endmodule
