{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 18 14:05:10 2018 " "Info: Processing started: Tue Dec 18 14:05:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bike -c bike --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bike -c bike --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenpin50.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fenpin50.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenpin50 " "Info: Found entity 1: fenpin50" {  } { { "fenpin50.v" "" { Text "D:/EDA/NEW/bike/fenpin50.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenpin1000.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fenpin1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenpin1000 " "Info: Found entity 1: fenpin1000" {  } { { "fenpin1000.v" "" { Text "D:/EDA/NEW/bike/fenpin1000.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenwei.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fenwei.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenwei " "Info: Found entity 1: fenwei" {  } { { "fenwei.v" "" { Text "D:/EDA/NEW/bike/fenwei.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shake.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shake.v" { { "Info" "ISGN_ENTITY_NAME" "1 shake " "Info: Found entity 1: shake" {  } { { "shake.v" "" { Text "D:/EDA/NEW/bike/shake.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ecode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ecode.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecode " "Info: Found entity 1: ecode" {  } { { "ecode.v" "" { Text "D:/EDA/NEW/bike/ecode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ecode1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ecode1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecode1 " "Info: Found entity 1: ecode1" {  } { { "ecode1.v" "" { Text "D:/EDA/NEW/bike/ecode1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xianshi.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file xianshi.v" { { "Info" "ISGN_ENTITY_NAME" "1 xianshi " "Info: Found entity 1: xianshi" {  } { { "xianshi.v" "" { Text "D:/EDA/NEW/bike/xianshi.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "num packed ctrl.v(4) " "Warning (10227): Verilog HDL Port Declaration warning at ctrl.v(4): data type declaration for \"num\" declares packed dimensions but the port declaration declaration does not" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/bike/ctrl.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "num ctrl.v(6) " "Info (10151): Verilog HDL Declaration information at ctrl.v(6): \"num\" is declared here" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/bike/ctrl.v" 6 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "speed packed ctrl.v(4) " "Warning (10227): Verilog HDL Port Declaration warning at ctrl.v(4): data type declaration for \"speed\" declares packed dimensions but the port declaration declaration does not" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/bike/ctrl.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "speed ctrl.v(7) " "Info (10151): Verilog HDL Declaration information at ctrl.v(7): \"speed\" is declared here" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/bike/ctrl.v" 7 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Info: Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/bike/ctrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenwei1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fenwei1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenwei1 " "Info: Found entity 1: fenwei1" {  } { { "fenwei1.v" "" { Text "D:/EDA/NEW/bike/fenwei1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "D:/EDA/NEW/bike/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DC_Motor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DC_Motor.v" { { "Info" "ISGN_ENTITY_NAME" "1 DC_Motor " "Info: Found entity 1: DC_Motor" {  } { { "DC_Motor.v" "" { Text "D:/EDA/NEW/bike/DC_Motor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DC_state.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DC_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 DC_state " "Info: Found entity 1: DC_state" {  } { { "DC_state.v" "" { Text "D:/EDA/NEW/bike/DC_state.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gear.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file gear.v" { { "Info" "ISGN_ENTITY_NAME" "1 gear " "Info: Found entity 1: gear" {  } { { "gear.v" "" { Text "D:/EDA/NEW/bike/gear.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ecode_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ecode_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecode_2 " "Info: Found entity 1: ecode_2" {  } { { "ecode_1.v" "" { Text "D:/EDA/NEW/bike/ecode_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "gear " "Info: Elaborating entity \"gear\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 gear.v(11) " "Warning (10230): Verilog HDL assignment warning at gear.v(11): truncated value with size 32 to match size of target (2)" {  } { { "gear.v" "" { Text "D:/EDA/NEW/bike/gear.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "out\[3\]~reg0 data_in VCC " "Warning (14131): Reduced register \"out\[3\]~reg0\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "gear.v" "" { Text "D:/EDA/NEW/bike/gear.v" 13 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 18 14:05:12 2018 " "Info: Processing ended: Tue Dec 18 14:05:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
