============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 18 2025  01:22:08 pm
  Module:                 ipr_cntrl
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

path   1:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_114_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g214__3680/A2                                                           +0     500               
g214__3680/Z             AN2D0BWP16P90(timing)           2  1.6   25   +40     540 R             
async_fifo_i_wptr_full_inst/winc 
  g306__6417/A1                                                         +0     540               
  g306__6417/ZN          INR2D0BWP16P90(timing)          2  3.0   72   +68     608 R             
  g305__7410/B                                                          +0     608               
  g305__7410/CO          HA1D0BWP16P90(timing)           1  2.2   36   +73     681 R             
  g304__1666/B                                                          +0     681               
  g304__1666/CO          HA1D0BWP16P90(timing)           1  2.2   36   +61     742 R             
  g301__2883/B                                                          +0     742               
  g301__2883/CO          HA1D0BWP16P90(timing)           1  2.2   36   +61     803 R             
  g298__9315/B                                                          +0     803               
  g298__9315/CO          HA1D0BWP16P90(timing)           1  1.9   32   +59     862 R             
  g297__6161/A1                                                         +0     862               
  g297__6161/Z           XOR2D0P75BWP16P90(timing)       3  3.5   33   +52     915 R             
  g294__7482/A1                                                         +0     915               
  g294__7482/Z           XOR2D0BWP16P90(timing)          2  2.2   35   +66     981 F             
  g309__5107/A2                                                         +0     981               
  g309__5107/Z           XOR2D0BWP16P90(timing)          1  1.2   23   +69    1051 R             
  g308__2398/A1                                                         +0    1051               
  g308__2398/ZN          ND2D0BWP16P90(timing)           1  1.2   35   +34    1085 F             
  g307__5477/A1                                                         +0    1085               
  g307__5477/ZN          NR4D0BWP16P90(timing)           1  1.3   76   +62    1147 R             
  wfull_reg/D            DFCNQD0BWP16P90(timing)                        +0    1147               
  wfull_reg/CP           setup                                     0   +69    1216 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     784ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wfull_reg/D

path   2:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_49_1)    ext delay                                  +500     500 R             
write_if_req             in port                       2  2.0    0    +0     500 R             
g209__6783/A1                                                         +0     500               
g209__6783/ZN            IINR4D0BWP16P90(timing)       2  1.7   91   +77     577 R             
write_if_gnt             interconnect                           91    +0     577 R             
                         out port                                     +0     577 R             
(fp.sdc_line_36_379_1)   ext delay                                  +500    1077 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :     923ps 
Start-point  : write_if_req
End-point    : write_if_gnt

path   3:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_11_1)    ext delay                                 +500     500 R             
read_if_req              in port                      1  1.3    0    +0     500 R             
g210__1617/A1                                                        +0     500               
g210__1617/ZN            INR4D0BWP16P90(timing)       2  1.7   91   +76     576 R             
read_if_gnt              interconnect                          91    +0     576 R             
                         out port                                    +0     576 R             
(fp.sdc_line_36_345_1)   ext delay                                 +500    1076 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :     924ps 
Start-point  : read_if_req
End-point    : read_if_gnt

path   4:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_40_1)    ext delay                                 +500     500 F             
read_if_addr[3]          in port                      1  1.2    0    +0     500 F             
g211__2802/B1                                                        +0     500               
g211__2802/ZN            INR3D0BWP16P90(timing)       2  1.6   63   +44     544 R             
re                       interconnect                          63    +0     544 R             
                         out port                                    +0     544 R             
(fp.sdc_line_36_327_1)   ext delay                                 +500    1044 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :     956ps 
Start-point  : read_if_addr[3]
End-point    : re

path   5:

         Pin                    Type            Fanout Load Slew Delay Arrival   Location    
                               (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------
(clock clk)              launch                                              0 R             
(fp.sdc_line_33_114_1)   ext delay                                +500     500 R             
write_if_we              in port                     2  2.0    0    +0     500 R             
g214__3680/A2                                                       +0     500               
g214__3680/Z             AN2D0BWP16P90(timing)       2  1.6   25   +40     540 R             
we                       interconnect                         25    +0     540 R             
                         out port                                   +0     540 R             
(fp.sdc_line_36_326_1)   ext delay                                +500    1040 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                          2000 R             
---------------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :     960ps 
Start-point  : write_if_we
End-point    : we

path   6:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_114_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g214__3680/A2                                                           +0     500               
g214__3680/Z             AN2D0BWP16P90(timing)           2  1.6   25   +40     540 R             
async_fifo_i_wptr_full_inst/winc 
  g306__6417/A1                                                         +0     540               
  g306__6417/ZN          INR2D0BWP16P90(timing)          2  3.0   72   +68     608 R             
  g305__7410/B                                                          +0     608               
  g305__7410/CO          HA1D0BWP16P90(timing)           1  2.2   36   +73     681 R             
  g304__1666/B                                                          +0     681               
  g304__1666/CO          HA1D0BWP16P90(timing)           1  2.2   36   +61     742 R             
  g301__2883/B                                                          +0     742               
  g301__2883/CO          HA1D0BWP16P90(timing)           1  2.2   36   +61     803 R             
  g298__9315/B                                                          +0     803               
  g298__9315/CO          HA1D0BWP16P90(timing)           1  1.9   32   +59     862 R             
  g297__6161/A1                                                         +0     862               
  g297__6161/Z           XOR2D0P75BWP16P90(timing)       3  3.5   33   +58     921 F             
  g294__7482/A1                                                         +0     921               
  g294__7482/Z           XOR2D0BWP16P90(timing)          2  2.2   33   +64     985 R             
  wptr_reg[3]/D          DFCNQD0BWP16P90(timing)                        +0     985               
  wptr_reg[3]/CP         setup                                     0   +53    1038 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     962ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[3]/D

path   7:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_114_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g214__3680/A2                                                         +0     500               
g214__3680/Z             AN2D0BWP16P90(timing)         2  1.6   25   +40     540 R             
async_fifo_i_wptr_full_inst/winc 
  g306__6417/A1                                                       +0     540               
  g306__6417/ZN          INR2D0BWP16P90(timing)        2  3.0   72   +68     608 R             
  g305__7410/B                                                        +0     608               
  g305__7410/CO          HA1D0BWP16P90(timing)         1  2.2   36   +73     681 R             
  g304__1666/B                                                        +0     681               
  g304__1666/CO          HA1D0BWP16P90(timing)         1  2.2   36   +61     742 R             
  g301__2883/B                                                        +0     742               
  g301__2883/CO          HA1D0BWP16P90(timing)         1  2.2   36   +61     803 R             
  g298__9315/B                                                        +0     803               
  g298__9315/S           HA1D0BWP16P90(timing)         3  3.5   48   +77     881 F             
  g296__4733/A1                                                       +0     881               
  g296__4733/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +69     950 R             
  wptr_reg[2]/D          DFCNQD0BWP16P90(timing)                      +0     950               
  wptr_reg[2]/CP         setup                                   0   +53    1003 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     997ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[2]/D

path   8:

         Pin                Type       Fanout Load Slew Delay Arrival   Location    
                           (Domain)           (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock clk)              launch                                     0 R             
(fp.sdc_line_33_10_1)    ext delay                       +500     500 R             
rdata[0]                 in port            1  0.8    0    +0     500 R             
read_if_rdata[0]         interconnect                 0    +0     500 R             
                         out port                          +0     500 R             
(fp.sdc_line_36_378_1)   ext delay                       +500    1000 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                 2000 R             
------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    1000ps 
Start-point  : rdata[0]
End-point    : read_if_rdata[0]

path   9:

         Pin                Type       Fanout Load Slew Delay Arrival   Location    
                           (Domain)           (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock clk)              launch                                     0 R             
(fp.sdc_line_33_9_1)     ext delay                       +500     500 R             
rdata[1]                 in port            1  0.8    0    +0     500 R             
read_if_rdata[1]         interconnect                 0    +0     500 R             
                         out port                          +0     500 R             
(fp.sdc_line_36_377_1)   ext delay                       +500    1000 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                 2000 R             
------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    1000ps 
Start-point  : rdata[1]
End-point    : read_if_rdata[1]

path  10:

         Pin                Type       Fanout Load Slew Delay Arrival   Location    
                           (Domain)           (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock clk)              launch                                     0 R             
(fp.sdc_line_33_8_1)     ext delay                       +500     500 R             
rdata[2]                 in port            1  0.8    0    +0     500 R             
read_if_rdata[2]         interconnect                 0    +0     500 R             
                         out port                          +0     500 R             
(fp.sdc_line_36_376_1)   ext delay                       +500    1000 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                 2000 R             
------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    1000ps 
Start-point  : rdata[2]
End-point    : read_if_rdata[2]

path  11:

         Pin                Type       Fanout Load Slew Delay Arrival   Location    
                           (Domain)           (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock clk)              launch                                     0 R             
(fp.sdc_line_33_7_1)     ext delay                       +500     500 R             
rdata[3]                 in port            1  0.8    0    +0     500 R             
read_if_rdata[3]         interconnect                 0    +0     500 R             
                         out port                          +0     500 R             
(fp.sdc_line_36_375_1)   ext delay                       +500    1000 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                 2000 R             
------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    1000ps 
Start-point  : rdata[3]
End-point    : read_if_rdata[3]

path  12:

         Pin                Type       Fanout Load Slew Delay Arrival   Location    
                           (Domain)           (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock clk)              launch                                     0 R             
(fp.sdc_line_33_6_1)     ext delay                       +500     500 R             
rdata[4]                 in port            1  0.8    0    +0     500 R             
read_if_rdata[4]         interconnect                 0    +0     500 R             
                         out port                          +0     500 R             
(fp.sdc_line_36_374_1)   ext delay                       +500    1000 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                 2000 R             
------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    1000ps 
Start-point  : rdata[4]
End-point    : read_if_rdata[4]

path  13:

         Pin                Type       Fanout Load Slew Delay Arrival   Location    
                           (Domain)           (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock clk)              launch                                     0 R             
(fp.sdc_line_33_5_1)     ext delay                       +500     500 R             
rdata[5]                 in port            1  0.8    0    +0     500 R             
read_if_rdata[5]         interconnect                 0    +0     500 R             
                         out port                          +0     500 R             
(fp.sdc_line_36_373_1)   ext delay                       +500    1000 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                 2000 R             
------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    1000ps 
Start-point  : rdata[5]
End-point    : read_if_rdata[5]

path  14:

         Pin                Type       Fanout Load Slew Delay Arrival   Location    
                           (Domain)           (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock clk)              launch                                     0 R             
(fp.sdc_line_33_4_1)     ext delay                       +500     500 R             
rdata[6]                 in port            1  0.8    0    +0     500 R             
read_if_rdata[6]         interconnect                 0    +0     500 R             
                         out port                          +0     500 R             
(fp.sdc_line_36_372_1)   ext delay                       +500    1000 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                 2000 R             
------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    1000ps 
Start-point  : rdata[6]
End-point    : read_if_rdata[6]

path  15:

         Pin                Type       Fanout Load Slew Delay Arrival   Location    
                           (Domain)           (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock clk)              launch                                     0 R             
(fp.sdc_line_33_3_1)     ext delay                       +500     500 R             
rdata[7]                 in port            1  0.8    0    +0     500 R             
read_if_rdata[7]         interconnect                 0    +0     500 R             
                         out port                          +0     500 R             
(fp.sdc_line_36_371_1)   ext delay                       +500    1000 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                 2000 R             
------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    1000ps 
Start-point  : rdata[7]
End-point    : read_if_rdata[7]

path  16:

         Pin                Type       Fanout Load Slew Delay Arrival   Location    
                           (Domain)           (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock clk)              launch                                     0 R             
(fp.sdc_line_33_113_1)   ext delay                       +500     500 R             
write_if_wdata[0]        in port            1  0.8    0    +0     500 R             
wdata[0]                 interconnect                 0    +0     500 R             
                         out port                          +0     500 R             
(fp.sdc_line_36_335_1)   ext delay                       +500    1000 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                 2000 R             
------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    1000ps 
Start-point  : write_if_wdata[0]
End-point    : wdata[0]

path  17:

         Pin                Type       Fanout Load Slew Delay Arrival   Location    
                           (Domain)           (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock clk)              launch                                     0 R             
(fp.sdc_line_33_112_1)   ext delay                       +500     500 R             
write_if_wdata[1]        in port            1  0.8    0    +0     500 R             
wdata[1]                 interconnect                 0    +0     500 R             
                         out port                          +0     500 R             
(fp.sdc_line_36_334_1)   ext delay                       +500    1000 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                 2000 R             
------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    1000ps 
Start-point  : write_if_wdata[1]
End-point    : wdata[1]

path  18:

         Pin                Type       Fanout Load Slew Delay Arrival   Location    
                           (Domain)           (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock clk)              launch                                     0 R             
(fp.sdc_line_33_111_1)   ext delay                       +500     500 R             
write_if_wdata[2]        in port            1  0.8    0    +0     500 R             
wdata[2]                 interconnect                 0    +0     500 R             
                         out port                          +0     500 R             
(fp.sdc_line_36_333_1)   ext delay                       +500    1000 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                 2000 R             
------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    1000ps 
Start-point  : write_if_wdata[2]
End-point    : wdata[2]

path  19:

         Pin                Type       Fanout Load Slew Delay Arrival   Location    
                           (Domain)           (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock clk)              launch                                     0 R             
(fp.sdc_line_33_110_1)   ext delay                       +500     500 R             
write_if_wdata[3]        in port            1  0.8    0    +0     500 R             
wdata[3]                 interconnect                 0    +0     500 R             
                         out port                          +0     500 R             
(fp.sdc_line_36_332_1)   ext delay                       +500    1000 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                 2000 R             
------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    1000ps 
Start-point  : write_if_wdata[3]
End-point    : wdata[3]

path  20:

         Pin                Type       Fanout Load Slew Delay Arrival   Location    
                           (Domain)           (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock clk)              launch                                     0 R             
(fp.sdc_line_33_109_1)   ext delay                       +500     500 R             
write_if_wdata[4]        in port            1  0.8    0    +0     500 R             
wdata[4]                 interconnect                 0    +0     500 R             
                         out port                          +0     500 R             
(fp.sdc_line_36_331_1)   ext delay                       +500    1000 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                 2000 R             
------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    1000ps 
Start-point  : write_if_wdata[4]
End-point    : wdata[4]

path  21:

         Pin                Type       Fanout Load Slew Delay Arrival   Location    
                           (Domain)           (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock clk)              launch                                     0 R             
(fp.sdc_line_33_108_1)   ext delay                       +500     500 R             
write_if_wdata[5]        in port            1  0.8    0    +0     500 R             
wdata[5]                 interconnect                 0    +0     500 R             
                         out port                          +0     500 R             
(fp.sdc_line_36_330_1)   ext delay                       +500    1000 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                 2000 R             
------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    1000ps 
Start-point  : write_if_wdata[5]
End-point    : wdata[5]

path  22:

         Pin                Type       Fanout Load Slew Delay Arrival   Location    
                           (Domain)           (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock clk)              launch                                     0 R             
(fp.sdc_line_33_107_1)   ext delay                       +500     500 R             
write_if_wdata[6]        in port            1  0.8    0    +0     500 R             
wdata[6]                 interconnect                 0    +0     500 R             
                         out port                          +0     500 R             
(fp.sdc_line_36_329_1)   ext delay                       +500    1000 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                 2000 R             
------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    1000ps 
Start-point  : write_if_wdata[6]
End-point    : wdata[6]

path  23:

         Pin                Type       Fanout Load Slew Delay Arrival   Location    
                           (Domain)           (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock clk)              launch                                     0 R             
(fp.sdc_line_33_106_1)   ext delay                       +500     500 R             
write_if_wdata[7]        in port            1  0.8    0    +0     500 R             
wdata[7]                 interconnect                 0    +0     500 R             
                         out port                          +0     500 R             
(fp.sdc_line_36_328_1)   ext delay                       +500    1000 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                 2000 R             
------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    1000ps 
Start-point  : write_if_wdata[7]
End-point    : wdata[7]

path  24:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_114_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g214__3680/A2                                                           +0     500               
g214__3680/Z             AN2D0BWP16P90(timing)           2  1.6   25   +40     540 R             
async_fifo_i_wptr_full_inst/winc 
  g306__6417/A1                                                         +0     540               
  g306__6417/ZN          INR2D0BWP16P90(timing)          2  3.0   72   +68     608 R             
  g305__7410/B                                                          +0     608               
  g305__7410/CO          HA1D0BWP16P90(timing)           1  2.2   36   +73     681 R             
  g304__1666/B                                                          +0     681               
  g304__1666/CO          HA1D0BWP16P90(timing)           1  2.2   36   +61     742 R             
  g301__2883/B                                                          +0     742               
  g301__2883/CO          HA1D0BWP16P90(timing)           1  2.2   36   +61     803 R             
  g298__9315/B                                                          +0     803               
  g298__9315/CO          HA1D0BWP16P90(timing)           1  1.9   32   +59     862 R             
  g297__6161/A1                                                         +0     862               
  g297__6161/Z           XOR2D0P75BWP16P90(timing)       3  3.5   33   +52     915 R             
  wbin_reg[4]/D          DFCNQD0BWP16P90(timing)                        +0     915               
  wbin_reg[4]/CP         setup                                     0   +53     968 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1032ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[4]/D

path  25:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_114_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g214__3680/A2                                                         +0     500               
g214__3680/Z             AN2D0BWP16P90(timing)         2  1.6   25   +40     540 R             
async_fifo_i_wptr_full_inst/winc 
  g306__6417/A1                                                       +0     540               
  g306__6417/ZN          INR2D0BWP16P90(timing)        2  3.0   72   +68     608 R             
  g305__7410/B                                                        +0     608               
  g305__7410/CO          HA1D0BWP16P90(timing)         1  2.2   36   +73     681 R             
  g304__1666/B                                                        +0     681               
  g304__1666/CO          HA1D0BWP16P90(timing)         1  2.2   36   +61     742 R             
  g301__2883/B                                                        +0     742               
  g301__2883/S           HA1D0BWP16P90(timing)         3  3.5   48   +77     819 F             
  g300__9945/A1                                                       +0     819               
  g300__9945/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +69     888 R             
  wptr_reg[1]/D          DFCNQD0BWP16P90(timing)                      +0     888               
  wptr_reg[1]/CP         setup                                   0   +53     941 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1059ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[1]/D

path  26:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_114_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g214__3680/A2                                                         +0     500               
g214__3680/Z             AN2D0BWP16P90(timing)         2  1.6   25   +40     540 R             
async_fifo_i_wptr_full_inst/winc 
  g306__6417/A1                                                       +0     540               
  g306__6417/ZN          INR2D0BWP16P90(timing)        2  3.0   72   +68     608 R             
  g305__7410/B                                                        +0     608               
  g305__7410/CO          HA1D0BWP16P90(timing)         1  2.2   36   +73     681 R             
  g304__1666/B                                                        +0     681               
  g304__1666/CO          HA1D0BWP16P90(timing)         1  2.2   36   +61     742 R             
  g301__2883/B                                                        +0     742               
  g301__2883/CO          HA1D0BWP16P90(timing)         1  2.2   36   +61     803 R             
  g298__9315/B                                                        +0     803               
  g298__9315/S           HA1D0BWP16P90(timing)         3  3.5   47   +64     867 R             
  wbin_reg[3]/D          DFCNQD0BWP16P90(timing)                      +0     867               
  wbin_reg[3]/CP         setup                                   0   +58     925 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1075ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[3]/D

path  27:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_114_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g214__3680/A2                                                         +0     500               
g214__3680/Z             AN2D0BWP16P90(timing)         2  1.6   25   +40     540 R             
async_fifo_i_wptr_full_inst/winc 
  g306__6417/A1                                                       +0     540               
  g306__6417/ZN          INR2D0BWP16P90(timing)        2  3.0   72   +68     608 R             
  g305__7410/B                                                        +0     608               
  g305__7410/CO          HA1D0BWP16P90(timing)         1  2.2   36   +73     681 R             
  g304__1666/B                                                        +0     681               
  g304__1666/S           HA1D0BWP16P90(timing)         3  3.5   48   +77     758 F             
  g303__2346/A1                                                       +0     758               
  g303__2346/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +69     827 R             
  wptr_reg[0]/D          DFCNQD0BWP16P90(timing)                      +0     827               
  wptr_reg[0]/CP         setup                                   0   +53     880 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1120ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[0]/D

path  28:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_114_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g214__3680/A2                                                         +0     500               
g214__3680/Z             AN2D0BWP16P90(timing)         2  1.6   25   +40     540 R             
async_fifo_i_wptr_full_inst/winc 
  g306__6417/A1                                                       +0     540               
  g306__6417/ZN          INR2D0BWP16P90(timing)        2  3.0   72   +68     608 R             
  g305__7410/B                                                        +0     608               
  g305__7410/CO          HA1D0BWP16P90(timing)         1  2.2   36   +73     681 R             
  g304__1666/B                                                        +0     681               
  g304__1666/CO          HA1D0BWP16P90(timing)         1  2.2   36   +61     742 R             
  g301__2883/B                                                        +0     742               
  g301__2883/S           HA1D0BWP16P90(timing)         3  3.5   47   +64     806 R             
  wbin_reg[2]/D          DFCNQD0BWP16P90(timing)                      +0     806               
  wbin_reg[2]/CP         setup                                   0   +58     864 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1136ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[2]/D

path  29:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_114_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g214__3680/A2                                                         +0     500               
g214__3680/Z             AN2D0BWP16P90(timing)         2  1.6   25   +40     540 R             
async_fifo_i_wptr_full_inst/winc 
  g306__6417/A1                                                       +0     540               
  g306__6417/ZN          INR2D0BWP16P90(timing)        2  3.0   72   +68     608 R             
  g305__7410/B                                                        +0     608               
  g305__7410/CO          HA1D0BWP16P90(timing)         1  2.2   36   +73     681 R             
  g304__1666/B                                                        +0     681               
  g304__1666/S           HA1D0BWP16P90(timing)         3  3.5   47   +64     744 R             
  wbin_reg[1]/D          DFCNQD0BWP16P90(timing)                      +0     744               
  wbin_reg[1]/CP         setup                                   0   +58     802 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1198ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[1]/D

path  30:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_114_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g214__3680/A2                                                         +0     500               
g214__3680/Z             AN2D0BWP16P90(timing)         2  1.6   25   +40     540 R             
async_fifo_i_wptr_full_inst/winc 
  g306__6417/A1                                                       +0     540               
  g306__6417/ZN          INR2D0BWP16P90(timing)        2  3.0   72   +68     608 R             
  g305__7410/B                                                        +0     608               
  g305__7410/S           HA1D0BWP16P90(timing)         2  2.2   33   +66     674 R             
  wbin_reg[0]/D          DFCNQD0BWP16P90(timing)                      +0     674               
  wbin_reg[0]/CP         setup                                   0   +53     727 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1273ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[0]/D

path  31:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_114_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g214__3680/A2                                                         +0     500               
g214__3680/Z             AN2D0BWP16P90(timing)         2  1.6   25   +40     540 R             
async_fifo_i_wptr_full_inst/winc 
  g306__6417/A1                                                       +0     540               
  g306__6417/ZN          INR2D0BWP16P90(timing)        2  3.0   72   +68     608 R             
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     608               
    RC_CGIC_INST/CP      setup                                   0   +77     685 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1315ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/RC_CG_HIER_INST0/RC_CGIC_INST/E

path  32:

        Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                               (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)             launch                                                0 R             
(fp.sdc_line_33_49_1)   ext delay                                  +500     500 R             
write_if_req            in port                       2  2.0    0    +0     500 R             
g209__6783/A1                                                        +0     500               
g209__6783/ZN           IINR4D0BWP16P90(timing)       2  1.7   91   +77     577 R             
write_gnt_dly_reg/D     DFCNQD0BWP16P90(timing)                      +0     577               
write_gnt_dly_reg/CP    setup                                   0   +74     652 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                            2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1348ps 
Start-point  : write_if_req
End-point    : write_gnt_dly_reg/D

path  33:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
async_fifo_i_wptr_full_inst
  wbin_reg[0]/CP                                                 0    +0       0 R             
  wbin_reg[0]/Q          DFCNQD0BWP16P90(timing)       2  2.5   35  +112     112 F             
async_fifo_i_wptr_full_inst/waddr[0] 
waddr[0]                 interconnect                           35    +0     112 F             
                         out port                                     +0     112 F             
(fp.sdc_line_36_339_1)   ext delay                                  +500     612 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1388ps 
Start-point  : async_fifo_i_wptr_full_inst/wbin_reg[0]/CP
End-point    : waddr[0]

path  34:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
async_fifo_i_wptr_full_inst
  wbin_reg[1]/CP                                                 0    +0       0 R             
  wbin_reg[1]/Q          DFCNQD0BWP16P90(timing)       2  2.5   35  +112     112 F             
async_fifo_i_wptr_full_inst/waddr[1] 
waddr[1]                 interconnect                           35    +0     112 F             
                         out port                                     +0     112 F             
(fp.sdc_line_36_338_1)   ext delay                                  +500     612 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1388ps 
Start-point  : async_fifo_i_wptr_full_inst/wbin_reg[1]/CP
End-point    : waddr[1]

path  35:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
async_fifo_i_wptr_full_inst
  wbin_reg[2]/CP                                                 0    +0       0 R             
  wbin_reg[2]/Q          DFCNQD0BWP16P90(timing)       2  2.5   35  +112     112 F             
async_fifo_i_wptr_full_inst/waddr[2] 
waddr[2]                 interconnect                           35    +0     112 F             
                         out port                                     +0     112 F             
(fp.sdc_line_36_337_1)   ext delay                                  +500     612 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1388ps 
Start-point  : async_fifo_i_wptr_full_inst/wbin_reg[2]/CP
End-point    : waddr[2]

path  36:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
async_fifo_i_wptr_full_inst
  wbin_reg[3]/CP                                                 0    +0       0 R             
  wbin_reg[3]/Q          DFCNQD0BWP16P90(timing)       2  2.5   35  +112     112 F             
async_fifo_i_wptr_full_inst/waddr[3] 
waddr[3]                 interconnect                           35    +0     112 F             
                         out port                                     +0     112 F             
(fp.sdc_line_36_336_1)   ext delay                                  +500     612 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1388ps 
Start-point  : async_fifo_i_wptr_full_inst/wbin_reg[3]/CP
End-point    : waddr[3]

path  37:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
async_fifo_i_wptr_full_inst
  wfull_reg/CP                                                   0    +0       0 R             
  wfull_reg/Q            DFCNQD0BWP16P90(timing)       3  2.4   34  +111     111 F             
async_fifo_i_wptr_full_inst/wfull 
fifo_full                interconnect                           34    +0     111 F             
                         out port                                     +0     111 F             
(fp.sdc_line_36_344_1)   ext delay                                  +500     611 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1389ps 
Start-point  : async_fifo_i_wptr_full_inst/wfull_reg/CP
End-point    : fifo_full

path  38:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
write_gnt_dly_reg/CP                                             0    +0       0 R             
write_gnt_dly_reg/Q      DFCNQD0BWP16P90(timing)       2  1.6   25  +105     105 F             
write_if_rvalid          interconnect                           25    +0     105 F             
                         out port                                     +0     105 F             
(fp.sdc_line_36_380_1)   ext delay                                  +500     605 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1395ps 
Start-point  : write_gnt_dly_reg/CP
End-point    : write_if_rvalid

path  39:

                    Pin                                 Type             Fanout Load Slew Delay Arrival   Location    
                                                       (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------------------------------
(clock clk)                                     launch                                                0 R             
async_fifo_i_sync_r2w_inst_wq1_rptr_reg[0]/CP                                           0    +0       0 R             
async_fifo_i_sync_r2w_inst_wq1_rptr_reg[0]/Q    DFCNQD0BWP16P90(timing)       1  1.3   26   +92      92 R             
async_fifo_i_sync_r2w_inst_wq2_rptr_reg[0]/D    DFCNQD0BWP16P90(timing)                      +0      92               
async_fifo_i_sync_r2w_inst_wq2_rptr_reg[0]/CP   setup                                   0   +50     142 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                     capture                                            2000 R             
----------------------------------------------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    1858ps 
Start-point  : async_fifo_i_sync_r2w_inst_wq1_rptr_reg[0]/CP
End-point    : async_fifo_i_sync_r2w_inst_wq2_rptr_reg[0]/D

path  40:

                    Pin                                 Type             Fanout Load Slew Delay Arrival   Location    
                                                       (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------------------------------
(clock clk)                                     launch                                                0 R             
async_fifo_i_sync_r2w_inst_wq1_rptr_reg[1]/CP                                           0    +0       0 R             
async_fifo_i_sync_r2w_inst_wq1_rptr_reg[1]/Q    DFCNQD0BWP16P90(timing)       1  1.3   26   +92      92 R             
async_fifo_i_sync_r2w_inst_wq2_rptr_reg[1]/D    DFCNQD0BWP16P90(timing)                      +0      92               
async_fifo_i_sync_r2w_inst_wq2_rptr_reg[1]/CP   setup                                   0   +50     142 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                     capture                                            2000 R             
----------------------------------------------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    1858ps 
Start-point  : async_fifo_i_sync_r2w_inst_wq1_rptr_reg[1]/CP
End-point    : async_fifo_i_sync_r2w_inst_wq2_rptr_reg[1]/D

path  41:

                    Pin                                 Type             Fanout Load Slew Delay Arrival   Location    
                                                       (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------------------------------
(clock clk)                                     launch                                                0 R             
async_fifo_i_sync_r2w_inst_wq1_rptr_reg[2]/CP                                           0    +0       0 R             
async_fifo_i_sync_r2w_inst_wq1_rptr_reg[2]/Q    DFCNQD0BWP16P90(timing)       1  1.3   26   +92      92 R             
async_fifo_i_sync_r2w_inst_wq2_rptr_reg[2]/D    DFCNQD0BWP16P90(timing)                      +0      92               
async_fifo_i_sync_r2w_inst_wq2_rptr_reg[2]/CP   setup                                   0   +50     142 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                     capture                                            2000 R             
----------------------------------------------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    1858ps 
Start-point  : async_fifo_i_sync_r2w_inst_wq1_rptr_reg[2]/CP
End-point    : async_fifo_i_sync_r2w_inst_wq2_rptr_reg[2]/D

path  42:

                    Pin                                 Type             Fanout Load Slew Delay Arrival   Location    
                                                       (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------------------------------
(clock clk)                                     launch                                                0 R             
async_fifo_i_sync_r2w_inst_wq1_rptr_reg[3]/CP                                           0    +0       0 R             
async_fifo_i_sync_r2w_inst_wq1_rptr_reg[3]/Q    DFCNQD0BWP16P90(timing)       1  1.3   26   +92      92 R             
async_fifo_i_sync_r2w_inst_wq2_rptr_reg[3]/D    DFCNQD0BWP16P90(timing)                      +0      92               
async_fifo_i_sync_r2w_inst_wq2_rptr_reg[3]/CP   setup                                   0   +50     142 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                     capture                                            2000 R             
----------------------------------------------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    1858ps 
Start-point  : async_fifo_i_sync_r2w_inst_wq1_rptr_reg[3]/CP
End-point    : async_fifo_i_sync_r2w_inst_wq2_rptr_reg[3]/D

path  43:

                    Pin                                 Type             Fanout Load Slew Delay Arrival   Location    
                                                       (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------------------------------
(clock clk)                                     launch                                                0 R             
async_fifo_i_sync_r2w_inst_wq1_rptr_reg[4]/CP                                           0    +0       0 R             
async_fifo_i_sync_r2w_inst_wq1_rptr_reg[4]/Q    DFCNQD0BWP16P90(timing)       1  1.3   26   +92      92 R             
async_fifo_i_sync_r2w_inst_wq2_rptr_reg[4]/D    DFCNQD0BWP16P90(timing)                      +0      92               
async_fifo_i_sync_r2w_inst_wq2_rptr_reg[4]/CP   setup                                   0   +50     142 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                     capture                                            2000 R             
----------------------------------------------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    1858ps 
Start-point  : async_fifo_i_sync_r2w_inst_wq1_rptr_reg[4]/CP
End-point    : async_fifo_i_sync_r2w_inst_wq2_rptr_reg[4]/D

path  44:

        Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                               (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)             launch                                                0 R             
(fp.sdc_line_33_40_1)   ext delay                                  +500     500 F             
read_if_addr[3]         in port                       1  1.2    0    +0     500 F             
g211__2802/B1                                                        +0     500               
g211__2802/ZN           INR3D0BWP16P90(timing)        2  1.6   63   +44     544 R             
async_fifo_i_rptr_empty_inst/rinc 
  g268__2802/A1                                                      +0     544               
  g268__2802/ZN         INR2D0BWP16P90(timing)        1  2.2   56   +72     616 R             
  g267__1617/B                                                       +0     616               
  g267__1617/CO         HA1D0BWP16P90(timing)         1  2.2   36   +68     684 R             
  g266__3680/B                                                       +0     684               
  g266__3680/CO         HA1D0BWP16P90(timing)         1  2.2   36   +61     745 R             
  g264__5526/B                                                       +0     745               
  g264__5526/CO         HA1D0BWP16P90(timing)         1  2.2   36   +61     806 R             
  g262__4319/B                                                       +0     806               
  g262__4319/CO         HA1D0BWP16P90(timing)         1  1.3   25   +54     861 R             
  g261__6260/A2                                                      +0     861               
  g261__6260/Z          XOR2D0BWP16P90(timing)        3  3.1   44   +82     942 F             
  g259__2398/A2                                                      +0     942               
  g259__2398/Z          XOR2D0BWP16P90(timing)        2  2.2   35   +76    1019 F             
  g297__8246/A2                                                      +0    1019               
  g297__8246/ZN         XNR2D0BWP16P90(timing)        1  1.2   23   +70    1089 R             
  g296__5122/A1                                                      +0    1089               
  g296__5122/ZN         ND2D0BWP16P90(timing)         1  1.2   35   +34    1123 F             
  g295__1705/A1                                                      +0    1123               
  g295__1705/ZN         NR4D0BWP16P90(timing)         1  1.3   76   +62    1185 R             
  rempty_reg/D          DFSNQD0BWP16P90(timing)                      +0    1185               
  rempty_reg/CP         setup                                   0   +71    1256 R             
----------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : read_if_addr[3]
End-point    : async_fifo_i_rptr_empty_inst/rempty_reg/D

path  45:

        Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                               (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)             launch                                                0 R             
(fp.sdc_line_33_40_1)   ext delay                                  +500     500 F             
read_if_addr[3]         in port                       1  1.2    0    +0     500 F             
g211__2802/B1                                                        +0     500               
g211__2802/ZN           INR3D0BWP16P90(timing)        2  1.6   63   +44     544 R             
async_fifo_i_rptr_empty_inst/rinc 
  g268__2802/A1                                                      +0     544               
  g268__2802/ZN         INR2D0BWP16P90(timing)        1  2.2   56   +72     616 R             
  g267__1617/B                                                       +0     616               
  g267__1617/CO         HA1D0BWP16P90(timing)         1  2.2   36   +68     684 R             
  g266__3680/B                                                       +0     684               
  g266__3680/CO         HA1D0BWP16P90(timing)         1  2.2   36   +61     745 R             
  g264__5526/B                                                       +0     745               
  g264__5526/CO         HA1D0BWP16P90(timing)         1  2.2   36   +61     806 R             
  g262__4319/B                                                       +0     806               
  g262__4319/CO         HA1D0BWP16P90(timing)         1  1.3   25   +54     861 R             
  g261__6260/A2                                                      +0     861               
  g261__6260/Z          XOR2D0BWP16P90(timing)        3  3.1   44   +82     942 F             
  g259__2398/A2                                                      +0     942               
  g259__2398/Z          XOR2D0BWP16P90(timing)        2  2.2   33   +80    1022 R             
  rptr_reg[3]/D         DFCNQD0BWP16P90(timing)                      +0    1022               
  rptr_reg[3]/CP        setup                                   0   +53    1075 R             
----------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : read_if_addr[3]
End-point    : async_fifo_i_rptr_empty_inst/rptr_reg[3]/D

path  46:

        Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                               (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)             launch                                                0 R             
(fp.sdc_line_33_40_1)   ext delay                                  +500     500 F             
read_if_addr[3]         in port                       1  1.2    0    +0     500 F             
g211__2802/B1                                                        +0     500               
g211__2802/ZN           INR3D0BWP16P90(timing)        2  1.6   63   +44     544 R             
async_fifo_i_rptr_empty_inst/rinc 
  g268__2802/A1                                                      +0     544               
  g268__2802/ZN         INR2D0BWP16P90(timing)        1  2.2   56   +72     616 R             
  g267__1617/B                                                       +0     616               
  g267__1617/CO         HA1D0BWP16P90(timing)         1  2.2   36   +68     684 R             
  g266__3680/B                                                       +0     684               
  g266__3680/CO         HA1D0BWP16P90(timing)         1  2.2   36   +61     745 R             
  g264__5526/B                                                       +0     745               
  g264__5526/CO         HA1D0BWP16P90(timing)         1  2.2   36   +61     806 R             
  g262__4319/B                                                       +0     806               
  g262__4319/S          HA1D0BWP16P90(timing)         3  3.5   48   +77     884 F             
  g260__5107/A2                                                      +0     884               
  g260__5107/Z          XOR2D0BWP16P90(timing)        2  2.2   33   +81     964 R             
  rptr_reg[2]/D         DFCNQD0BWP16P90(timing)                      +0     964               
  rptr_reg[2]/CP        setup                                   0   +53    1018 R             
----------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : read_if_addr[3]
End-point    : async_fifo_i_rptr_empty_inst/rptr_reg[2]/D

path  47:

        Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                               (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)             launch                                                0 R             
(fp.sdc_line_33_40_1)   ext delay                                  +500     500 F             
read_if_addr[3]         in port                       1  1.2    0    +0     500 F             
g211__2802/B1                                                        +0     500               
g211__2802/ZN           INR3D0BWP16P90(timing)        2  1.6   63   +44     544 R             
async_fifo_i_rptr_empty_inst/rinc 
  g268__2802/A1                                                      +0     544               
  g268__2802/ZN         INR2D0BWP16P90(timing)        1  2.2   56   +72     616 R             
  g267__1617/B                                                       +0     616               
  g267__1617/CO         HA1D0BWP16P90(timing)         1  2.2   36   +68     684 R             
  g266__3680/B                                                       +0     684               
  g266__3680/CO         HA1D0BWP16P90(timing)         1  2.2   36   +61     745 R             
  g264__5526/B                                                       +0     745               
  g264__5526/CO         HA1D0BWP16P90(timing)         1  2.2   36   +61     806 R             
  g262__4319/B                                                       +0     806               
  g262__4319/CO         HA1D0BWP16P90(timing)         1  1.3   25   +54     861 R             
  g261__6260/A2                                                      +0     861               
  g261__6260/Z          XOR2D0BWP16P90(timing)        3  3.1   42   +73     934 R             
  rbin_reg[4]/D         DFCNQD0BWP16P90(timing)                      +0     934               
  rbin_reg[4]/CP        setup                                   0   +56     990 R             
----------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : read_if_addr[3]
End-point    : async_fifo_i_rptr_empty_inst/rbin_reg[4]/D

path  48:

        Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                               (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)             launch                                                0 R             
(fp.sdc_line_33_40_1)   ext delay                                  +500     500 F             
read_if_addr[3]         in port                       1  1.2    0    +0     500 F             
g211__2802/B1                                                        +0     500               
g211__2802/ZN           INR3D0BWP16P90(timing)        2  1.6   63   +44     544 R             
async_fifo_i_rptr_empty_inst/rinc 
  g268__2802/A1                                                      +0     544               
  g268__2802/ZN         INR2D0BWP16P90(timing)        1  2.2   56   +72     616 R             
  g267__1617/B                                                       +0     616               
  g267__1617/CO         HA1D0BWP16P90(timing)         1  2.2   36   +68     684 R             
  g266__3680/B                                                       +0     684               
  g266__3680/CO         HA1D0BWP16P90(timing)         1  2.2   36   +61     745 R             
  g264__5526/B                                                       +0     745               
  g264__5526/S          HA1D0BWP16P90(timing)         3  3.5   48   +77     822 F             
  g263__8428/A2                                                      +0     822               
  g263__8428/Z          XOR2D0BWP16P90(timing)        2  2.2   33   +81     903 R             
  rptr_reg[1]/D         DFCNQD0BWP16P90(timing)                      +0     903               
  rptr_reg[1]/CP        setup                                   0   +53     956 R             
----------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : read_if_addr[3]
End-point    : async_fifo_i_rptr_empty_inst/rptr_reg[1]/D

path  49:

        Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                               (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)             launch                                                0 R             
(fp.sdc_line_33_40_1)   ext delay                                  +500     500 F             
read_if_addr[3]         in port                       1  1.2    0    +0     500 F             
g211__2802/B1                                                        +0     500               
g211__2802/ZN           INR3D0BWP16P90(timing)        2  1.6   63   +44     544 R             
async_fifo_i_rptr_empty_inst/rinc 
  g268__2802/A1                                                      +0     544               
  g268__2802/ZN         INR2D0BWP16P90(timing)        1  2.2   56   +72     616 R             
  g267__1617/B                                                       +0     616               
  g267__1617/CO         HA1D0BWP16P90(timing)         1  2.2   36   +68     684 R             
  g266__3680/B                                                       +0     684               
  g266__3680/CO         HA1D0BWP16P90(timing)         1  2.2   36   +61     745 R             
  g264__5526/B                                                       +0     745               
  g264__5526/CO         HA1D0BWP16P90(timing)         1  2.2   36   +61     806 R             
  g262__4319/B                                                       +0     806               
  g262__4319/S          HA1D0BWP16P90(timing)         3  3.5   47   +64     870 R             
  rbin_reg[3]/D         DFCNQD0BWP16P90(timing)                      +0     870               
  rbin_reg[3]/CP        setup                                   0   +58     928 R             
----------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : read_if_addr[3]
End-point    : async_fifo_i_rptr_empty_inst/rbin_reg[3]/D

path  50:

        Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                               (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)             launch                                                0 R             
(fp.sdc_line_33_40_1)   ext delay                                  +500     500 F             
read_if_addr[3]         in port                       1  1.2    0    +0     500 F             
g211__2802/B1                                                        +0     500               
g211__2802/ZN           INR3D0BWP16P90(timing)        2  1.6   63   +44     544 R             
async_fifo_i_rptr_empty_inst/rinc 
  g268__2802/A1                                                      +0     544               
  g268__2802/ZN         INR2D0BWP16P90(timing)        1  2.2   56   +72     616 R             
  g267__1617/B                                                       +0     616               
  g267__1617/CO         HA1D0BWP16P90(timing)         1  2.2   36   +68     684 R             
  g266__3680/B                                                       +0     684               
  g266__3680/S          HA1D0BWP16P90(timing)         3  3.5   48   +77     761 F             
  g265__6783/A2                                                      +0     761               
  g265__6783/Z          XOR2D0BWP16P90(timing)        2  2.2   33   +81     842 R             
  rptr_reg[0]/D         DFCNQD0BWP16P90(timing)                      +0     842               
  rptr_reg[0]/CP        setup                                   0   +53     895 R             
----------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : read_if_addr[3]
End-point    : async_fifo_i_rptr_empty_inst/rptr_reg[0]/D

