11:39:40 INFO  : Registering command handlers for SDK TCF services
11:39:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\Zynq_Book\Lab_3\Lab_3.sdk\temp_xsdb_launch_script.tcl
11:39:42 INFO  : XSCT server has started successfully.
11:39:42 INFO  : Successfully done setting XSCT server connection channel  
11:39:43 INFO  : Successfully done setting SDK workspace  
11:39:43 INFO  : Processing command line option -hwspec C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper.hdf.
12:09:15 INFO  : Registering command handlers for SDK TCF services
12:09:16 INFO  : Launching XSCT server: xsct.bat -interactive C:\Zynq_Book\Lab_3\Lab_3.sdk\temp_xsdb_launch_script.tcl
12:09:19 INFO  : XSCT server has started successfully.
12:09:20 INFO  : Successfully done setting XSCT server connection channel  
12:09:20 INFO  : Successfully done setting SDK workspace  
12:09:20 INFO  : Processing command line option -hwspec C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper.hdf.
12:09:20 INFO  : Checking for hwspec changes in the project Lab_3_wrapper_hw_platform_0.
12:09:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1549559296214,  Project:1549557480670
12:09:24 INFO  : The hardware specification for project 'Lab_3_wrapper_hw_platform_0' is different from C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper.hdf.
12:09:24 INFO  : Copied contents of C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper.hdf into \Lab_3_wrapper_hw_platform_0\system.hdf.
12:09:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:09:31 INFO  : 
12:09:32 INFO  : Updating hardware inferred compiler options for Lab_3_1.
12:09:32 INFO  : Clearing existing target manager status.
12:11:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
12:11:29 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/Lab_3_wrapper.bit"
12:11:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
12:11:40 INFO  : 'fpga -state' command is executed.
12:11:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:40 INFO  : Jtag cable 'Digilent Zybo 210279A42751A' is selected.
12:11:40 INFO  : 'jtag frequency' command is executed.
12:11:40 INFO  : Sourcing of 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:11:40 INFO  : Context for 'APU' is selected.
12:11:40 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf'.
12:11:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:40 INFO  : Context for 'APU' is selected.
12:11:40 INFO  : 'stop' command is executed.
12:11:41 INFO  : 'ps7_init' command is executed.
12:11:41 INFO  : 'ps7_post_config' command is executed.
12:11:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:11:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:41 INFO  : The application 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3/Debug/Lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:41 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
loadhw -hw C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
dow C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3/Debug/Lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:41 INFO  : 'con' command is executed.
12:11:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
con
----------------End of Script----------------

12:11:41 INFO  : Disconnected from the channel tcfchan#1.
12:36:11 INFO  : Registering command handlers for SDK TCF services
12:36:12 INFO  : Launching XSCT server: xsct.bat -interactive C:\Zynq_Book\Lab_3\Lab_3.sdk\temp_xsdb_launch_script.tcl
12:36:14 INFO  : XSCT server has started successfully.
12:36:14 INFO  : Successfully done setting XSCT server connection channel  
12:36:14 INFO  : Successfully done setting SDK workspace  
12:36:14 INFO  : Processing command line option -hwspec C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper.hdf.
12:36:14 INFO  : Checking for hwspec changes in the project Lab_3_wrapper_hw_platform_0.
12:36:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1549560748519,  Project:1549559296214
12:36:17 INFO  : The hardware specification for project 'Lab_3_wrapper_hw_platform_0' is different from C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper.hdf.
12:36:17 INFO  : Copied contents of C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper.hdf into \Lab_3_wrapper_hw_platform_0\system.hdf.
12:36:20 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:36:22 INFO  : 
12:36:23 INFO  : Updating hardware inferred compiler options for Lab_3.
12:36:23 INFO  : Clearing existing target manager status.
12:54:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
12:54:38 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/Lab_3_wrapper.bit"
12:54:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
12:54:46 INFO  : 'fpga -state' command is executed.
12:54:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:46 INFO  : Jtag cable 'Digilent Zybo 210279A42751A' is selected.
12:54:46 INFO  : 'jtag frequency' command is executed.
12:54:46 INFO  : Sourcing of 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:54:46 INFO  : Context for 'APU' is selected.
12:54:46 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf'.
12:54:46 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:46 INFO  : Context for 'APU' is selected.
12:54:46 INFO  : 'stop' command is executed.
12:54:47 INFO  : 'ps7_init' command is executed.
12:54:47 INFO  : 'ps7_post_config' command is executed.
12:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:47 INFO  : The application 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3/Debug/Lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:54:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
loadhw -hw C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
dow C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3/Debug/Lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

12:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:47 INFO  : 'con' command is executed.
12:54:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
con
----------------End of Script----------------

12:54:47 INFO  : Disconnected from the channel tcfchan#1.
12:59:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
12:59:10 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/Lab_3_wrapper.bit"
12:59:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
12:59:17 INFO  : 'fpga -state' command is executed.
12:59:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:17 INFO  : Jtag cable 'Digilent Zybo 210279A42751A' is selected.
12:59:17 INFO  : 'jtag frequency' command is executed.
12:59:17 INFO  : Sourcing of 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:59:18 INFO  : Context for 'APU' is selected.
12:59:18 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf'.
12:59:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:18 INFO  : Context for 'APU' is selected.
12:59:18 INFO  : 'stop' command is executed.
12:59:19 INFO  : 'ps7_init' command is executed.
12:59:19 INFO  : 'ps7_post_config' command is executed.
12:59:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:59:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:19 INFO  : The application 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3/Debug/Lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
loadhw -hw C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
dow C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3/Debug/Lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:19 INFO  : 'con' command is executed.
12:59:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
con
----------------End of Script----------------

12:59:19 INFO  : Disconnected from the channel tcfchan#2.
13:00:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
13:00:07 INFO  : 'fpga -state' command is executed.
13:00:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
13:00:17 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/Lab_3_wrapper.bit"
13:00:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
13:00:25 INFO  : 'fpga -state' command is executed.
13:00:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:26 INFO  : Jtag cable 'Digilent Zybo 210279A42751A' is selected.
13:00:26 INFO  : 'jtag frequency' command is executed.
13:00:26 INFO  : Sourcing of 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:00:26 INFO  : Context for 'APU' is selected.
13:00:26 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf'.
13:00:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:00:26 INFO  : Context for 'APU' is selected.
13:00:26 INFO  : 'stop' command is executed.
13:00:26 INFO  : 'ps7_init' command is executed.
13:00:26 INFO  : 'ps7_post_config' command is executed.
13:00:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:00:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:27 INFO  : The application 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3/Debug/Lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:00:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:00:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
loadhw -hw C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
dow C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3/Debug/Lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

13:00:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:27 INFO  : 'con' command is executed.
13:00:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
con
----------------End of Script----------------

13:00:27 INFO  : Disconnected from the channel tcfchan#3.
13:01:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
13:01:46 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/Lab_3_wrapper.bit"
13:02:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
13:02:00 INFO  : 'fpga -state' command is executed.
13:02:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:01 INFO  : Jtag cable 'Digilent Zybo 210279A42751A' is selected.
13:02:01 INFO  : 'jtag frequency' command is executed.
13:02:01 INFO  : Sourcing of 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:02:01 INFO  : Context for 'APU' is selected.
13:02:01 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf'.
13:02:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:01 INFO  : Context for 'APU' is selected.
13:02:01 INFO  : 'stop' command is executed.
13:02:04 INFO  : 'ps7_init' command is executed.
13:02:05 INFO  : 'ps7_post_config' command is executed.
13:02:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:02:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:07 ERROR : Memory write error at 0x100000. AP transaction timeout
13:02:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
loadhw -hw C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
dow C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3/Debug/Lab_3.elf
----------------End of Script----------------

13:02:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
13:02:18 INFO  : 'fpga -state' command is executed.
13:02:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:18 INFO  : Jtag cable 'Digilent Zybo 210279A42751A' is selected.
13:02:18 INFO  : 'jtag frequency' command is executed.
13:02:18 INFO  : Sourcing of 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:02:18 INFO  : Context for 'APU' is selected.
13:02:18 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf'.
13:02:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:18 INFO  : Context for 'APU' is selected.
13:02:18 INFO  : 'stop' command is executed.
13:02:18 ERROR : AP transaction error, DAP status f0000021
13:02:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
loadhw -hw C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
stop
ps7_init
----------------End of Script----------------

13:02:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
13:02:31 ERROR : fpga configuration failed. DONE PIN is not HIGH
13:02:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
13:02:39 ERROR : fpga configuration failed. DONE PIN is not HIGH
13:03:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
13:03:03 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/Lab_3_wrapper.bit"
13:03:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
13:03:12 INFO  : 'fpga -state' command is executed.
13:03:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:12 INFO  : Jtag cable 'Digilent Zybo 210279A42751A' is selected.
13:03:12 INFO  : 'jtag frequency' command is executed.
13:03:12 INFO  : Sourcing of 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:03:12 INFO  : Context for 'APU' is selected.
13:03:12 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf'.
13:03:12 INFO  : 'configparams force-mem-access 1' command is executed.
13:03:12 INFO  : Context for 'APU' is selected.
13:03:12 INFO  : 'stop' command is executed.
13:03:13 INFO  : 'ps7_init' command is executed.
13:03:13 INFO  : 'ps7_post_config' command is executed.
13:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:13 INFO  : The application 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3/Debug/Lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:03:13 INFO  : 'configparams force-mem-access 0' command is executed.
13:03:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
loadhw -hw C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
dow C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3/Debug/Lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

13:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:13 INFO  : 'con' command is executed.
13:03:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
con
----------------End of Script----------------

13:03:13 INFO  : Disconnected from the channel tcfchan#4.
11:15:08 INFO  : Registering command handlers for SDK TCF services
11:15:09 INFO  : Launching XSCT server: xsct.bat -interactive C:\Zynq_Book\Lab_3\Lab_3.sdk\temp_xsdb_launch_script.tcl
11:15:11 INFO  : XSCT server has started successfully.
11:15:11 INFO  : Successfully done setting XSCT server connection channel  
11:15:11 INFO  : Successfully done setting SDK workspace  
11:15:11 INFO  : Processing command line option -hwspec C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper.hdf.
11:15:12 INFO  : Checking for hwspec changes in the project Lab_3_wrapper_hw_platform_0.
11:17:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
11:18:06 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/Lab_3_wrapper.bit"
11:18:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
11:18:17 INFO  : 'fpga -state' command is executed.
11:18:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:18 INFO  : Jtag cable 'Digilent Zybo 210279A42751A' is selected.
11:18:18 INFO  : 'jtag frequency' command is executed.
11:18:18 INFO  : Sourcing of 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:18:18 INFO  : Context for 'APU' is selected.
11:18:18 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf'.
11:18:18 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:18 INFO  : Context for 'APU' is selected.
11:18:18 INFO  : 'stop' command is executed.
11:18:18 INFO  : 'ps7_init' command is executed.
11:18:18 INFO  : 'ps7_post_config' command is executed.
11:18:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:19 INFO  : The application 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3/Debug/Lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:18:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
loadhw -hw C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
dow C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3/Debug/Lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:19 INFO  : 'con' command is executed.
11:18:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
con
----------------End of Script----------------

11:18:19 INFO  : Disconnected from the channel tcfchan#1.
11:26:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
11:26:47 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/Lab_3_wrapper.bit"
11:26:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
11:26:55 INFO  : 'fpga -state' command is executed.
11:26:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:55 INFO  : Jtag cable 'Digilent Zybo 210279A42751A' is selected.
11:26:55 INFO  : 'jtag frequency' command is executed.
11:26:55 INFO  : Sourcing of 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:26:55 INFO  : Context for 'APU' is selected.
11:26:55 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf'.
11:26:55 INFO  : 'configparams force-mem-access 1' command is executed.
11:26:55 INFO  : Context for 'APU' is selected.
11:26:56 INFO  : 'stop' command is executed.
11:26:59 INFO  : 'ps7_init' command is executed.
11:26:59 INFO  : 'ps7_post_config' command is executed.
11:26:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:02 ERROR : Memory write error at 0x100000. AP transaction timeout
11:27:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
loadhw -hw C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
dow C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3/Debug/Lab_3.elf
----------------End of Script----------------

11:27:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
11:27:48 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/Lab_3_wrapper.bit"
11:27:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
11:27:54 INFO  : 'fpga -state' command is executed.
11:27:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:54 INFO  : Jtag cable 'Digilent Zybo 210279A42751A' is selected.
11:27:54 INFO  : 'jtag frequency' command is executed.
11:27:54 INFO  : Sourcing of 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:27:54 INFO  : Context for 'APU' is selected.
11:27:54 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf'.
11:27:54 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:54 INFO  : Context for 'APU' is selected.
11:27:54 INFO  : 'stop' command is executed.
11:27:55 INFO  : 'ps7_init' command is executed.
11:27:55 INFO  : 'ps7_post_config' command is executed.
11:27:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:27:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:55 INFO  : The application 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3/Debug/Lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:27:55 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
loadhw -hw C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
dow C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3/Debug/Lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:27:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:56 INFO  : 'con' command is executed.
11:27:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
con
----------------End of Script----------------

11:27:56 INFO  : Disconnected from the channel tcfchan#2.
11:56:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
11:56:32 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/Lab_3_wrapper.bit"
11:56:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
11:56:40 INFO  : 'fpga -state' command is executed.
11:56:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:40 INFO  : Jtag cable 'Digilent Zybo 210279A42751A' is selected.
11:56:40 INFO  : 'jtag frequency' command is executed.
11:56:40 INFO  : Sourcing of 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:56:40 INFO  : Context for 'APU' is selected.
11:56:41 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf'.
11:56:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:56:41 INFO  : Context for 'APU' is selected.
11:56:41 INFO  : 'stop' command is executed.
11:56:41 INFO  : 'ps7_init' command is executed.
11:56:41 INFO  : 'ps7_post_config' command is executed.
11:56:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:56:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:42 INFO  : The application 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3/Debug/Lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:56:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:56:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
loadhw -hw C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
dow C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3/Debug/Lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:56:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:42 INFO  : 'con' command is executed.
11:56:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
con
----------------End of Script----------------

11:56:42 INFO  : Disconnected from the channel tcfchan#3.
11:58:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
11:58:36 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/Lab_3_wrapper.bit"
11:58:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
11:58:45 INFO  : 'fpga -state' command is executed.
11:58:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:45 INFO  : Jtag cable 'Digilent Zybo 210279A42751A' is selected.
11:58:45 INFO  : 'jtag frequency' command is executed.
11:58:45 INFO  : Sourcing of 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:58:45 INFO  : Context for 'APU' is selected.
11:58:45 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf'.
11:58:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:58:45 INFO  : Context for 'APU' is selected.
11:58:46 INFO  : 'stop' command is executed.
11:58:47 INFO  : 'ps7_init' command is executed.
11:58:47 INFO  : 'ps7_post_config' command is executed.
11:58:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:58:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:47 INFO  : The application 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3/Debug/Lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:58:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:58:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
loadhw -hw C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
dow C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3/Debug/Lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:58:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:47 INFO  : 'con' command is executed.
11:58:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
con
----------------End of Script----------------

11:58:47 INFO  : Disconnected from the channel tcfchan#4.
12:24:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
12:24:44 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/Lab_3_wrapper.bit"
12:24:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
12:24:53 INFO  : 'fpga -state' command is executed.
12:24:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:53 INFO  : Jtag cable 'Digilent Zybo 210279A42751A' is selected.
12:24:53 INFO  : 'jtag frequency' command is executed.
12:24:53 INFO  : Sourcing of 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:24:53 INFO  : Context for 'APU' is selected.
12:24:54 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf'.
12:24:54 INFO  : 'configparams force-mem-access 1' command is executed.
12:24:54 INFO  : Context for 'APU' is selected.
12:24:54 INFO  : 'stop' command is executed.
12:24:57 INFO  : 'ps7_init' command is executed.
12:24:57 INFO  : 'ps7_post_config' command is executed.
12:24:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:24:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:00 ERROR : Memory write error at 0x100000. AP transaction timeout
12:25:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
loadhw -hw C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
dow C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3/Debug/Lab_3.elf
----------------End of Script----------------

12:25:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
12:25:15 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/Lab_3_wrapper.bit"
12:25:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
12:25:24 INFO  : 'fpga -state' command is executed.
12:25:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:24 INFO  : Jtag cable 'Digilent Zybo 210279A42751A' is selected.
12:25:24 INFO  : 'jtag frequency' command is executed.
12:25:24 INFO  : Sourcing of 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:25:24 INFO  : Context for 'APU' is selected.
12:25:24 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf'.
12:25:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:25:24 INFO  : Context for 'APU' is selected.
12:25:25 INFO  : 'stop' command is executed.
12:25:25 INFO  : 'ps7_init' command is executed.
12:25:25 INFO  : 'ps7_post_config' command is executed.
12:25:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:25:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:26 INFO  : The application 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3/Debug/Lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:25:26 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
loadhw -hw C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
dow C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3/Debug/Lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

12:25:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:26 INFO  : 'con' command is executed.
12:25:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
con
----------------End of Script----------------

12:25:26 INFO  : Disconnected from the channel tcfchan#5.
12:26:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
12:26:08 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/Lab_3_wrapper.bit"
12:26:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
12:26:16 INFO  : 'fpga -state' command is executed.
12:26:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:17 INFO  : Jtag cable 'Digilent Zybo 210279A42751A' is selected.
12:26:17 INFO  : 'jtag frequency' command is executed.
12:26:17 INFO  : Sourcing of 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:26:17 INFO  : Context for 'APU' is selected.
12:26:17 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf'.
12:26:17 INFO  : 'configparams force-mem-access 1' command is executed.
12:26:17 INFO  : Context for 'APU' is selected.
12:26:17 INFO  : 'stop' command is executed.
12:26:18 INFO  : 'ps7_init' command is executed.
12:26:18 INFO  : 'ps7_post_config' command is executed.
12:26:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:26:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:18 INFO  : The application 'C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3/Debug/Lab_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:26:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:26:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
loadhw -hw C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
dow C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3/Debug/Lab_3.elf
configparams force-mem-access 0
----------------End of Script----------------

12:26:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:18 INFO  : 'con' command is executed.
12:26:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
con
----------------End of Script----------------

12:26:18 INFO  : Disconnected from the channel tcfchan#6.
12:37:39 INFO  : Registering command handlers for SDK TCF services
12:37:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\Zynq_Book\Lab_3\Lab_3.sdk\temp_xsdb_launch_script.tcl
12:37:42 INFO  : XSCT server has started successfully.
12:37:42 INFO  : Successfully done setting XSCT server connection channel  
12:37:42 INFO  : Successfully done setting SDK workspace  
12:37:42 INFO  : Processing command line option -hwspec C:/Zynq_Book/Lab_3/Lab_3.sdk/Lab_3_wrapper.hdf.
12:37:42 INFO  : Checking for hwspec changes in the project Lab_3_wrapper_hw_platform_0.
