// Seed: 61199513
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input tri0 id_2
);
endmodule
module module_1 (
    output wor  id_0#(.id_5(1), .id_6(1), .id_7(1), .id_8(1), .id_9(1), .id_10(1), .id_11(1)),
    output tri1 id_1,
    input  tri  id_2,
    input  wand id_3
);
  wire id_12;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input  wire id_0,
    output tri1 id_1
    , id_4 = (1 == 1 || 'b0),
    input  tri0 id_2
);
  initial $signed(35);
  ;
  always @(-1) begin : LABEL_0
    id_4 <= id_0;
  end
  assign id_4 = id_4;
  tri0 id_5 = -1'b0;
  assign id_4 = 1'h0;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2
  );
endmodule
