\hypertarget{union_p_o_r_t___p_m_u_x___type}{}\section{P\+O\+R\+T\+\_\+\+P\+M\+U\+X\+\_\+\+Type Union Reference}
\label{union_p_o_r_t___p_m_u_x___type}\index{PORT\_PMUX\_Type@{PORT\_PMUX\_Type}}


{\ttfamily \#include $<$port.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint8\_t \mbox{\hyperlink{union_p_o_r_t___p_m_u_x___type_a34acf2fb3b1fdc272bb9b611850e2530}{PMUXE}}:4\\
\>uint8\_t \mbox{\hyperlink{union_p_o_r_t___p_m_u_x___type_a5281f7bf224ea3f385e94c491a55af68}{PMUXO}}:4\\
\} \mbox{\hyperlink{union_p_o_r_t___p_m_u_x___type_a7fa112a0006b26c330e69e1eae3a5f5c}{bit}}\\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{union_p_o_r_t___p_m_u_x___type_a9428adc9af4653a2050e2536b55dec8d}{reg}}
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\mbox{\Hypertarget{union_p_o_r_t___p_m_u_x___type_a7fa112a0006b26c330e69e1eae3a5f5c}\label{union_p_o_r_t___p_m_u_x___type_a7fa112a0006b26c330e69e1eae3a5f5c}} 
\index{PORT\_PMUX\_Type@{PORT\_PMUX\_Type}!bit@{bit}}
\index{bit@{bit}!PORT\_PMUX\_Type@{PORT\_PMUX\_Type}}
\subsubsection{\texorpdfstring{bit}{bit}}
{\footnotesize\ttfamily struct \{ ... \}   bit}

Structure used for bit access \mbox{\Hypertarget{union_p_o_r_t___p_m_u_x___type_a34acf2fb3b1fdc272bb9b611850e2530}\label{union_p_o_r_t___p_m_u_x___type_a34acf2fb3b1fdc272bb9b611850e2530}} 
\index{PORT\_PMUX\_Type@{PORT\_PMUX\_Type}!PMUXE@{PMUXE}}
\index{PMUXE@{PMUXE}!PORT\_PMUX\_Type@{PORT\_PMUX\_Type}}
\subsubsection{\texorpdfstring{PMUXE}{PMUXE}}
{\footnotesize\ttfamily uint8\+\_\+t P\+M\+U\+XE}

bit\+: 0.. 3 Peripheral Multiplexing Even \mbox{\Hypertarget{union_p_o_r_t___p_m_u_x___type_a5281f7bf224ea3f385e94c491a55af68}\label{union_p_o_r_t___p_m_u_x___type_a5281f7bf224ea3f385e94c491a55af68}} 
\index{PORT\_PMUX\_Type@{PORT\_PMUX\_Type}!PMUXO@{PMUXO}}
\index{PMUXO@{PMUXO}!PORT\_PMUX\_Type@{PORT\_PMUX\_Type}}
\subsubsection{\texorpdfstring{PMUXO}{PMUXO}}
{\footnotesize\ttfamily uint8\+\_\+t P\+M\+U\+XO}

bit\+: 4.. 7 Peripheral Multiplexing Odd \mbox{\Hypertarget{union_p_o_r_t___p_m_u_x___type_a9428adc9af4653a2050e2536b55dec8d}\label{union_p_o_r_t___p_m_u_x___type_a9428adc9af4653a2050e2536b55dec8d}} 
\index{PORT\_PMUX\_Type@{PORT\_PMUX\_Type}!reg@{reg}}
\index{reg@{reg}!PORT\_PMUX\_Type@{PORT\_PMUX\_Type}}
\subsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint8\+\_\+t reg}

Type used for register access 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{utils_2cmsis_2samd21_2include_2component_2port_8h}{port.\+h}}\end{DoxyCompactItemize}
