// Seed: 1673339822
module module_0 ();
  uwire id_1;
  assign id_1 = 1'b0;
  final #1;
  assign id_1 = 1;
  assign id_1 = id_1;
  wire id_2;
  wor  id_4 = id_3;
  logic [7:0] id_5, id_6, id_7, id_8, id_9, id_10 = id_8, id_11, id_12, id_13;
  wire id_14;
  assign id_4 = 1;
  logic [7:0] id_15 = id_8;
  wire id_16;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  module_0 modCall_1 ();
endmodule
