--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml TOPCZECH.twx TOPCZECH.ncd -o TOPCZECH.twr TOPCZECH.pcf -ucf
Nexys2_500General.ucf

Design file:              TOPCZECH.ncd
Physical constraint file: TOPCZECH.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock MHZ50
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
SW<0>       |    3.559(R)|    0.456(R)|MHZ50_BUFGP       |   0.000|
SW<1>       |    2.121(R)|    0.614(R)|MHZ50_BUFGP       |   0.000|
SW<2>       |    2.407(R)|    0.752(R)|MHZ50_BUFGP       |   0.000|
SW<3>       |    2.270(R)|    1.134(R)|MHZ50_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock MHZ50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
TX          |    8.278(R)|MHZ50_BUFGP       |   0.000|
a_to_g<0>   |   11.824(R)|MHZ50_BUFGP       |   0.000|
a_to_g<1>   |   12.390(R)|MHZ50_BUFGP       |   0.000|
a_to_g<2>   |   12.643(R)|MHZ50_BUFGP       |   0.000|
a_to_g<3>   |   12.563(R)|MHZ50_BUFGP       |   0.000|
a_to_g<4>   |   11.969(R)|MHZ50_BUFGP       |   0.000|
a_to_g<5>   |   12.598(R)|MHZ50_BUFGP       |   0.000|
a_to_g<6>   |   12.362(R)|MHZ50_BUFGP       |   0.000|
an<0>       |    9.197(R)|MHZ50_BUFGP       |   0.000|
an<1>       |    9.496(R)|MHZ50_BUFGP       |   0.000|
an<2>       |    8.112(R)|MHZ50_BUFGP       |   0.000|
an<3>       |    8.598(R)|MHZ50_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock MHZ50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MHZ50          |    5.915|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |LED<6>         |    7.262|
---------------+---------------+---------+


Analysis completed Mon Dec 28 12:21:34 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 146 MB



