* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:09:50

* File Generated:     Feb 24 2020 16:35:33

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : nx.n12357_cascade_
T_4_26_wire_logic_cluster/lc_1/ltout
T_4_26_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n12355
T_4_25_wire_logic_cluster/lc_7/out
T_4_26_lc_trk_g1_7
T_4_26_wire_logic_cluster/lc_1/in_3

End 

Net : nx.n12359_cascade_
T_4_26_wire_logic_cluster/lc_2/ltout
T_4_26_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n12371
T_1_22_wire_logic_cluster/lc_1/out
T_2_22_lc_trk_g1_1
T_2_22_input_2_6
T_2_22_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n19_adj_698
T_1_24_wire_logic_cluster/lc_0/out
T_1_23_lc_trk_g0_0
T_1_23_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n10975
T_2_22_wire_logic_cluster/lc_7/out
T_2_21_lc_trk_g0_7
T_2_21_wire_logic_cluster/lc_6/in_3

T_2_22_wire_logic_cluster/lc_7/out
T_2_21_lc_trk_g0_7
T_2_21_wire_logic_cluster/lc_7/in_0

End 

Net : nx.n13459
T_2_21_wire_logic_cluster/lc_7/out
T_1_21_lc_trk_g2_7
T_1_21_wire_logic_cluster/lc_0/in_3

End 

Net : nx.n12365_cascade_
T_4_26_wire_logic_cluster/lc_5/ltout
T_4_26_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n13456_cascade_
T_2_21_wire_logic_cluster/lc_6/ltout
T_2_21_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n12361_cascade_
T_4_26_wire_logic_cluster/lc_3/ltout
T_4_26_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n12353
T_2_25_wire_logic_cluster/lc_4/out
T_3_25_sp4_h_l_8
T_4_25_lc_trk_g2_0
T_4_25_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n12349
T_1_24_wire_logic_cluster/lc_7/out
T_2_25_lc_trk_g2_7
T_2_25_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n12335
T_1_23_wire_logic_cluster/lc_5/out
T_1_24_lc_trk_g1_5
T_1_24_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n12363_cascade_
T_4_26_wire_logic_cluster/lc_4/ltout
T_4_26_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n12367
T_4_26_wire_logic_cluster/lc_6/out
T_3_26_sp4_h_l_4
T_2_22_sp4_v_t_44
T_0_22_span4_horz_27
T_1_22_lc_trk_g3_6
T_1_22_wire_logic_cluster/lc_0/in_3

End 

Net : nx.n12369_cascade_
T_1_22_wire_logic_cluster/lc_0/ltout
T_1_22_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n3116
T_1_25_wire_logic_cluster/lc_5/out
T_1_24_lc_trk_g0_5
T_1_24_wire_logic_cluster/lc_0/in_3

T_1_25_wire_logic_cluster/lc_5/out
T_2_25_lc_trk_g1_5
T_2_25_wire_logic_cluster/lc_1/in_3

T_1_25_wire_logic_cluster/lc_5/out
T_1_25_lc_trk_g1_5
T_1_25_wire_logic_cluster/lc_1/in_3

T_1_25_wire_logic_cluster/lc_5/out
T_2_26_lc_trk_g2_5
T_2_26_wire_logic_cluster/lc_0/in_3

T_1_25_wire_logic_cluster/lc_5/out
T_1_21_sp4_v_t_47
T_1_23_lc_trk_g2_2
T_1_23_wire_logic_cluster/lc_5/in_3

T_1_25_wire_logic_cluster/lc_5/out
T_2_25_lc_trk_g1_5
T_2_25_wire_logic_cluster/lc_2/in_0

T_1_25_wire_logic_cluster/lc_5/out
T_2_26_lc_trk_g2_5
T_2_26_wire_logic_cluster/lc_2/in_3

T_1_25_wire_logic_cluster/lc_5/out
T_1_25_lc_trk_g1_5
T_1_25_wire_logic_cluster/lc_2/in_0

T_1_25_wire_logic_cluster/lc_5/out
T_2_26_lc_trk_g2_5
T_2_26_wire_logic_cluster/lc_4/in_3

T_1_25_wire_logic_cluster/lc_5/out
T_2_26_lc_trk_g2_5
T_2_26_wire_logic_cluster/lc_1/in_0

T_1_25_wire_logic_cluster/lc_5/out
T_2_26_lc_trk_g2_5
T_2_26_input_2_5
T_2_26_wire_logic_cluster/lc_5/in_2

T_1_25_wire_logic_cluster/lc_5/out
T_1_24_lc_trk_g0_5
T_1_24_wire_logic_cluster/lc_5/in_0

T_1_25_wire_logic_cluster/lc_5/out
T_2_26_lc_trk_g2_5
T_2_26_wire_logic_cluster/lc_6/in_3

T_1_25_wire_logic_cluster/lc_5/out
T_1_24_lc_trk_g0_5
T_1_24_wire_logic_cluster/lc_6/in_3

T_1_25_wire_logic_cluster/lc_5/out
T_2_26_lc_trk_g2_5
T_2_26_input_2_3
T_2_26_wire_logic_cluster/lc_3/in_2

T_1_25_wire_logic_cluster/lc_5/out
T_2_25_sp4_h_l_10
T_4_25_lc_trk_g2_7
T_4_25_input_2_7
T_4_25_wire_logic_cluster/lc_7/in_2

T_1_25_wire_logic_cluster/lc_5/out
T_2_25_sp4_h_l_10
T_5_25_sp4_v_t_47
T_4_26_lc_trk_g3_7
T_4_26_wire_logic_cluster/lc_1/in_1

T_1_25_wire_logic_cluster/lc_5/out
T_2_25_sp4_h_l_10
T_5_25_sp4_v_t_47
T_4_26_lc_trk_g3_7
T_4_26_wire_logic_cluster/lc_2/in_0

T_1_25_wire_logic_cluster/lc_5/out
T_2_25_sp4_h_l_10
T_5_25_sp4_v_t_47
T_4_26_lc_trk_g3_7
T_4_26_wire_logic_cluster/lc_3/in_3

T_1_25_wire_logic_cluster/lc_5/out
T_2_25_sp4_h_l_10
T_5_25_sp4_v_t_47
T_4_26_lc_trk_g3_7
T_4_26_wire_logic_cluster/lc_4/in_0

T_1_25_wire_logic_cluster/lc_5/out
T_2_25_sp4_h_l_10
T_5_25_sp4_v_t_47
T_4_26_lc_trk_g3_7
T_4_26_wire_logic_cluster/lc_5/in_1

T_1_25_wire_logic_cluster/lc_5/out
T_2_25_sp4_h_l_10
T_5_25_sp4_v_t_47
T_4_26_lc_trk_g3_7
T_4_26_wire_logic_cluster/lc_6/in_0

T_1_25_wire_logic_cluster/lc_5/out
T_2_25_sp4_h_l_10
T_1_25_sp4_v_t_47
T_1_29_lc_trk_g1_2
T_1_29_input_2_3
T_1_29_wire_logic_cluster/lc_3/in_2

T_1_25_wire_logic_cluster/lc_5/out
T_2_24_sp4_v_t_43
T_2_27_lc_trk_g1_3
T_2_27_wire_logic_cluster/lc_3/in_3

T_1_25_wire_logic_cluster/lc_5/out
T_1_21_sp4_v_t_47
T_1_22_lc_trk_g3_7
T_1_22_wire_logic_cluster/lc_0/in_0

T_1_25_wire_logic_cluster/lc_5/out
T_1_21_sp4_v_t_47
T_1_23_lc_trk_g2_2
T_1_23_input_2_6
T_1_23_wire_logic_cluster/lc_6/in_2

T_1_25_wire_logic_cluster/lc_5/out
T_1_21_sp4_v_t_47
T_1_22_lc_trk_g3_7
T_1_22_wire_logic_cluster/lc_1/in_3

End 

Net : nx.n10947_cascade_
T_2_22_wire_logic_cluster/lc_6/ltout
T_2_22_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n739
T_5_30_wire_logic_cluster/lc_4/out
T_5_30_lc_trk_g0_4
T_5_30_wire_logic_cluster/lc_7/in_3

T_5_30_wire_logic_cluster/lc_4/out
T_6_26_sp4_v_t_44
T_6_27_lc_trk_g3_4
T_6_27_wire_logic_cluster/lc_4/in_3

T_5_30_wire_logic_cluster/lc_4/out
T_5_29_lc_trk_g0_4
T_5_29_wire_logic_cluster/lc_3/in_3

T_5_30_wire_logic_cluster/lc_4/out
T_5_29_lc_trk_g0_4
T_5_29_input_2_2
T_5_29_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n11738_cascade_
T_5_30_wire_logic_cluster/lc_3/ltout
T_5_30_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n608
T_5_30_wire_logic_cluster/lc_0/out
T_5_30_lc_trk_g1_0
T_5_30_input_2_3
T_5_30_wire_logic_cluster/lc_3/in_2

T_5_30_wire_logic_cluster/lc_0/out
T_5_30_lc_trk_g0_0
T_5_30_wire_logic_cluster/lc_4/in_0

End 

Net : nx.bit_ctr_30
T_4_30_wire_logic_cluster/lc_6/out
T_5_30_lc_trk_g1_6
T_5_30_wire_logic_cluster/lc_0/in_3

T_4_30_wire_logic_cluster/lc_6/out
T_5_30_lc_trk_g1_6
T_5_30_input_2_1
T_5_30_wire_logic_cluster/lc_1/in_2

T_4_30_wire_logic_cluster/lc_6/out
T_5_30_lc_trk_g1_6
T_5_30_wire_logic_cluster/lc_2/in_1

T_4_30_wire_logic_cluster/lc_6/out
T_5_30_lc_trk_g1_6
T_5_30_wire_logic_cluster/lc_6/in_3

T_4_30_wire_logic_cluster/lc_6/out
T_5_29_sp4_v_t_45
T_5_31_lc_trk_g2_0
T_5_31_wire_logic_cluster/lc_1/in_3

T_4_30_wire_logic_cluster/lc_6/out
T_4_30_lc_trk_g1_6
T_4_30_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n42_adj_689
T_2_24_wire_logic_cluster/lc_5/out
T_1_25_lc_trk_g0_5
T_1_25_wire_logic_cluster/lc_0/in_3

End 

Net : nx.n48_adj_692
T_1_25_wire_logic_cluster/lc_0/out
T_1_25_lc_trk_g2_0
T_1_25_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n3085
T_2_23_wire_logic_cluster/lc_1/out
T_2_24_lc_trk_g1_1
T_2_24_wire_logic_cluster/lc_5/in_3

T_2_23_wire_logic_cluster/lc_1/out
T_2_21_sp4_v_t_47
T_2_25_sp4_v_t_36
T_1_29_lc_trk_g1_1
T_1_29_wire_logic_cluster/lc_1/in_1

T_2_23_wire_logic_cluster/lc_1/out
T_1_23_lc_trk_g2_1
T_1_23_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n3053
T_3_29_wire_logic_cluster/lc_0/out
T_3_26_sp4_v_t_40
T_3_22_sp4_v_t_45
T_2_23_lc_trk_g3_5
T_2_23_wire_logic_cluster/lc_1/in_3

End 

Net : bfn_3_29_0_
T_3_29_wire_logic_cluster/carry_in_mux/cout
T_3_29_wire_logic_cluster/lc_0/in_3

Net : nx.n11559
T_5_30_wire_logic_cluster/lc_7/out
T_5_29_lc_trk_g0_7
T_5_29_wire_logic_cluster/lc_4/in_3

T_5_30_wire_logic_cluster/lc_7/out
T_5_25_sp12_v_t_22
T_5_29_lc_trk_g3_1
T_5_29_wire_logic_cluster/lc_1/in_1

T_5_30_wire_logic_cluster/lc_7/out
T_5_25_sp12_v_t_22
T_5_29_lc_trk_g3_1
T_5_29_wire_logic_cluster/lc_7/in_1

T_5_30_wire_logic_cluster/lc_7/out
T_6_27_sp4_v_t_39
T_6_28_lc_trk_g2_7
T_6_28_input_2_7
T_6_28_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n838
T_5_29_wire_logic_cluster/lc_4/out
T_5_29_lc_trk_g1_4
T_5_29_wire_logic_cluster/lc_0/in_3

T_5_29_wire_logic_cluster/lc_4/out
T_5_29_lc_trk_g1_4
T_5_29_wire_logic_cluster/lc_2/in_3

T_5_29_wire_logic_cluster/lc_4/out
T_6_28_lc_trk_g2_4
T_6_28_wire_logic_cluster/lc_7/in_3

T_5_29_wire_logic_cluster/lc_4/out
T_5_29_lc_trk_g1_4
T_5_29_input_2_1
T_5_29_wire_logic_cluster/lc_1/in_2

T_5_29_wire_logic_cluster/lc_4/out
T_5_29_lc_trk_g1_4
T_5_29_input_2_7
T_5_29_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n10477
T_6_28_wire_logic_cluster/lc_3/cout
T_6_28_wire_logic_cluster/lc_4/in_3

Net : nx.n7082
T_5_29_wire_logic_cluster/lc_0/out
T_6_28_lc_trk_g3_0
T_6_28_input_2_1
T_6_28_wire_logic_cluster/lc_1/in_2

T_5_29_wire_logic_cluster/lc_0/out
T_5_28_lc_trk_g0_0
T_5_28_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n973
T_6_28_wire_logic_cluster/lc_4/out
T_5_28_lc_trk_g2_4
T_5_28_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n7_adj_616
T_5_28_wire_logic_cluster/lc_3/out
T_5_27_lc_trk_g0_3
T_5_27_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n1005
T_5_28_wire_logic_cluster/lc_5/out
T_5_28_lc_trk_g1_5
T_5_28_wire_logic_cluster/lc_3/in_3

T_5_28_wire_logic_cluster/lc_5/out
T_5_24_sp4_v_t_47
T_5_26_lc_trk_g3_2
T_5_26_input_2_5
T_5_26_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n1037
T_5_27_wire_logic_cluster/lc_6/out
T_5_25_sp4_v_t_41
T_2_29_sp4_h_l_4
T_1_29_lc_trk_g0_4
T_1_29_wire_logic_cluster/lc_7/in_3

T_5_27_wire_logic_cluster/lc_6/out
T_5_28_lc_trk_g1_6
T_5_28_wire_logic_cluster/lc_0/in_3

T_5_27_wire_logic_cluster/lc_6/out
T_5_27_lc_trk_g0_6
T_5_27_wire_logic_cluster/lc_1/in_3

T_5_27_wire_logic_cluster/lc_6/out
T_5_28_lc_trk_g1_6
T_5_28_wire_logic_cluster/lc_6/in_3

T_5_27_wire_logic_cluster/lc_6/out
T_5_26_lc_trk_g1_6
T_5_26_wire_logic_cluster/lc_6/in_1

T_5_27_wire_logic_cluster/lc_6/out
T_5_27_lc_trk_g0_6
T_5_27_wire_logic_cluster/lc_3/in_3

End 

Net : nx.n1109
T_1_29_wire_logic_cluster/lc_7/out
T_2_29_lc_trk_g0_7
T_2_29_input_2_1
T_2_29_wire_logic_cluster/lc_1/in_2

T_1_29_wire_logic_cluster/lc_7/out
T_1_30_lc_trk_g0_7
T_1_30_wire_logic_cluster/lc_1/in_0

T_1_29_wire_logic_cluster/lc_7/out
T_1_30_lc_trk_g0_7
T_1_30_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n1235
T_2_30_wire_logic_cluster/lc_3/out
T_2_29_sp4_v_t_38
T_1_32_lc_trk_g2_6
T_1_32_input_2_0
T_1_32_wire_logic_cluster/lc_0/in_2

T_2_30_wire_logic_cluster/lc_3/out
T_2_29_sp4_v_t_38
T_1_32_lc_trk_g2_6
T_1_32_input_2_2
T_1_32_wire_logic_cluster/lc_2/in_2

T_2_30_wire_logic_cluster/lc_3/out
T_2_29_sp4_v_t_38
T_1_32_lc_trk_g2_6
T_1_32_input_2_4
T_1_32_wire_logic_cluster/lc_4/in_2

T_2_30_wire_logic_cluster/lc_3/out
T_2_29_sp4_v_t_38
T_1_32_lc_trk_g2_6
T_1_32_wire_logic_cluster/lc_6/in_0

T_2_30_wire_logic_cluster/lc_3/out
T_3_30_lc_trk_g0_3
T_3_30_wire_logic_cluster/lc_4/in_3

T_2_30_wire_logic_cluster/lc_3/out
T_2_30_lc_trk_g0_3
T_2_30_wire_logic_cluster/lc_6/in_3

T_2_30_wire_logic_cluster/lc_3/out
T_2_30_lc_trk_g0_3
T_2_30_wire_logic_cluster/lc_2/in_3

T_2_30_wire_logic_cluster/lc_3/out
T_3_30_lc_trk_g0_3
T_3_30_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n13
T_1_30_wire_logic_cluster/lc_5/out
T_2_30_lc_trk_g0_5
T_2_30_input_2_3
T_2_30_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n1172
T_2_29_wire_logic_cluster/lc_5/out
T_2_30_lc_trk_g1_5
T_2_30_wire_logic_cluster/lc_1/in_3

End 

Net : nx.n1204
T_2_30_wire_logic_cluster/lc_1/out
T_1_30_lc_trk_g2_1
T_1_30_wire_logic_cluster/lc_5/in_0

T_2_30_wire_logic_cluster/lc_1/out
T_1_31_lc_trk_g1_1
T_1_31_input_2_6
T_1_31_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n10465
T_2_29_wire_logic_cluster/lc_4/cout
T_2_29_wire_logic_cluster/lc_5/in_3

Net : nx.n1301
T_1_32_wire_logic_cluster/lc_0/out
T_1_32_lc_trk_g2_0
T_1_32_wire_logic_cluster/lc_3/in_3

T_1_32_wire_logic_cluster/lc_0/out
T_2_32_lc_trk_g1_0
T_2_32_input_2_1
T_2_32_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n46
T_5_21_wire_logic_cluster/lc_7/out
T_5_20_sp4_v_t_46
T_4_23_lc_trk_g3_6
T_4_23_wire_logic_cluster/lc_1/in_0

End 

Net : nx.n10_adj_626
T_1_32_wire_logic_cluster/lc_3/out
T_2_29_sp4_v_t_47
T_2_30_lc_trk_g3_7
T_2_30_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n18_adj_630_cascade_
T_4_32_wire_logic_cluster/lc_4/ltout
T_4_32_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n1433
T_4_32_wire_logic_cluster/lc_5/out
T_4_32_lc_trk_g2_5
T_4_32_wire_logic_cluster/lc_2/in_3

T_4_32_wire_logic_cluster/lc_5/out
T_5_31_lc_trk_g2_5
T_5_31_wire_logic_cluster/lc_0/in_3

T_4_32_wire_logic_cluster/lc_5/out
T_4_32_lc_trk_g2_5
T_4_32_input_2_1
T_4_32_wire_logic_cluster/lc_1/in_2

T_4_32_wire_logic_cluster/lc_5/out
T_3_32_lc_trk_g3_5
T_3_32_input_2_2
T_3_32_wire_logic_cluster/lc_2/in_2

T_4_32_wire_logic_cluster/lc_5/out
T_4_30_sp4_v_t_39
T_5_30_sp4_h_l_7
T_6_30_lc_trk_g3_7
T_6_30_wire_logic_cluster/lc_3/in_3

T_4_32_wire_logic_cluster/lc_5/out
T_5_32_lc_trk_g1_5
T_5_32_wire_logic_cluster/lc_7/in_3

T_4_32_wire_logic_cluster/lc_5/out
T_5_32_lc_trk_g1_5
T_5_32_input_2_4
T_5_32_wire_logic_cluster/lc_4/in_2

T_4_32_wire_logic_cluster/lc_5/out
T_5_31_lc_trk_g2_5
T_5_31_wire_logic_cluster/lc_4/in_3

T_4_32_wire_logic_cluster/lc_5/out
T_5_31_lc_trk_g2_5
T_5_31_wire_logic_cluster/lc_2/in_3

T_4_32_wire_logic_cluster/lc_5/out
T_5_32_lc_trk_g1_5
T_5_32_input_2_6
T_5_32_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n1509_cascade_
T_4_32_wire_logic_cluster/lc_2/ltout
T_4_32_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n16_adj_629
T_3_32_wire_logic_cluster/lc_5/out
T_4_32_lc_trk_g0_5
T_4_32_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n1400
T_2_32_wire_logic_cluster/lc_1/out
T_3_32_lc_trk_g0_1
T_3_32_wire_logic_cluster/lc_5/in_0

T_2_32_wire_logic_cluster/lc_1/out
T_3_32_lc_trk_g0_1
T_3_32_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n16_adj_627
T_2_30_wire_logic_cluster/lc_7/out
T_3_30_lc_trk_g0_7
T_3_30_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n1334
T_3_30_wire_logic_cluster/lc_2/out
T_3_29_sp4_v_t_36
T_2_32_lc_trk_g2_4
T_2_32_wire_logic_cluster/lc_1/in_1

T_3_30_wire_logic_cluster/lc_2/out
T_3_29_sp4_v_t_36
T_2_32_lc_trk_g2_4
T_2_32_wire_logic_cluster/lc_5/in_3

T_3_30_wire_logic_cluster/lc_2/out
T_3_29_sp4_v_t_36
T_3_32_lc_trk_g1_4
T_3_32_wire_logic_cluster/lc_4/in_3

T_3_30_wire_logic_cluster/lc_2/out
T_4_31_lc_trk_g3_2
T_4_31_wire_logic_cluster/lc_2/in_3

T_3_30_wire_logic_cluster/lc_2/out
T_3_30_lc_trk_g2_2
T_3_30_wire_logic_cluster/lc_7/in_3

T_3_30_wire_logic_cluster/lc_2/out
T_3_30_lc_trk_g2_2
T_3_30_wire_logic_cluster/lc_5/in_3

T_3_30_wire_logic_cluster/lc_2/out
T_4_31_lc_trk_g3_2
T_4_31_wire_logic_cluster/lc_0/in_3

T_3_30_wire_logic_cluster/lc_2/out
T_4_31_lc_trk_g3_2
T_4_31_input_2_1
T_4_31_wire_logic_cluster/lc_1/in_2

T_3_30_wire_logic_cluster/lc_2/out
T_4_31_lc_trk_g3_2
T_4_31_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n3003
T_9_22_wire_logic_cluster/lc_6/out
T_9_22_sp4_h_l_1
T_5_22_sp4_h_l_4
T_4_22_sp4_v_t_41
T_3_26_lc_trk_g1_4
T_3_26_input_2_7
T_3_26_wire_logic_cluster/lc_7/in_2

T_9_22_wire_logic_cluster/lc_6/out
T_9_22_sp4_h_l_1
T_5_22_sp4_h_l_4
T_4_18_sp4_v_t_44
T_4_21_lc_trk_g0_4
T_4_21_wire_logic_cluster/lc_3/in_3

T_9_22_wire_logic_cluster/lc_6/out
T_9_20_sp4_v_t_41
T_6_24_sp4_h_l_4
T_2_24_sp4_h_l_4
T_1_24_lc_trk_g0_4
T_1_24_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n2918
T_4_23_wire_logic_cluster/lc_1/out
T_3_23_sp4_h_l_10
T_7_23_sp4_h_l_1
T_10_19_sp4_v_t_42
T_9_22_lc_trk_g3_2
T_9_22_wire_logic_cluster/lc_6/in_3

T_4_23_wire_logic_cluster/lc_1/out
T_3_23_sp4_h_l_10
T_0_23_span4_horz_34
T_1_23_lc_trk_g3_7
T_1_23_wire_logic_cluster/lc_3/in_3

T_4_23_wire_logic_cluster/lc_1/out
T_4_20_sp4_v_t_42
T_4_21_lc_trk_g2_2
T_4_21_wire_logic_cluster/lc_7/in_3

T_4_23_wire_logic_cluster/lc_1/out
T_3_23_sp4_h_l_10
T_2_23_lc_trk_g1_2
T_2_23_wire_logic_cluster/lc_2/in_3

T_4_23_wire_logic_cluster/lc_1/out
T_4_20_sp4_v_t_42
T_4_21_lc_trk_g2_2
T_4_21_input_2_4
T_4_21_wire_logic_cluster/lc_4/in_2

T_4_23_wire_logic_cluster/lc_1/out
T_4_21_sp4_v_t_47
T_4_25_lc_trk_g1_2
T_4_25_wire_logic_cluster/lc_0/in_3

T_4_23_wire_logic_cluster/lc_1/out
T_3_23_sp4_h_l_10
T_2_23_lc_trk_g1_2
T_2_23_wire_logic_cluster/lc_0/in_3

T_4_23_wire_logic_cluster/lc_1/out
T_4_23_lc_trk_g1_1
T_4_23_wire_logic_cluster/lc_5/in_3

T_4_23_wire_logic_cluster/lc_1/out
T_4_24_lc_trk_g1_1
T_4_24_input_2_0
T_4_24_wire_logic_cluster/lc_0/in_2

T_4_23_wire_logic_cluster/lc_1/out
T_4_24_lc_trk_g1_1
T_4_24_wire_logic_cluster/lc_1/in_3

T_4_23_wire_logic_cluster/lc_1/out
T_3_23_sp4_h_l_10
T_2_23_lc_trk_g1_2
T_2_23_wire_logic_cluster/lc_4/in_3

T_4_23_wire_logic_cluster/lc_1/out
T_5_21_sp4_v_t_46
T_5_25_lc_trk_g1_3
T_5_25_wire_logic_cluster/lc_1/in_1

T_4_23_wire_logic_cluster/lc_1/out
T_4_22_lc_trk_g0_1
T_4_22_wire_logic_cluster/lc_2/in_1

T_4_23_wire_logic_cluster/lc_1/out
T_4_20_sp4_v_t_42
T_4_21_lc_trk_g2_2
T_4_21_wire_logic_cluster/lc_1/in_3

T_4_23_wire_logic_cluster/lc_1/out
T_4_23_lc_trk_g1_1
T_4_23_wire_logic_cluster/lc_4/in_0

T_4_23_wire_logic_cluster/lc_1/out
T_4_23_lc_trk_g1_1
T_4_23_wire_logic_cluster/lc_7/in_3

T_4_23_wire_logic_cluster/lc_1/out
T_4_21_sp4_v_t_47
T_4_25_lc_trk_g1_2
T_4_25_input_2_1
T_4_25_wire_logic_cluster/lc_1/in_2

T_4_23_wire_logic_cluster/lc_1/out
T_4_22_lc_trk_g0_1
T_4_22_wire_logic_cluster/lc_0/in_1

T_4_23_wire_logic_cluster/lc_1/out
T_5_21_sp4_v_t_46
T_5_25_lc_trk_g1_3
T_5_25_input_2_2
T_5_25_wire_logic_cluster/lc_2/in_2

T_4_23_wire_logic_cluster/lc_1/out
T_4_24_lc_trk_g1_1
T_4_24_input_2_6
T_4_24_wire_logic_cluster/lc_6/in_2

T_4_23_wire_logic_cluster/lc_1/out
T_4_23_lc_trk_g1_1
T_4_23_wire_logic_cluster/lc_6/in_0

T_4_23_wire_logic_cluster/lc_1/out
T_4_24_lc_trk_g1_1
T_4_24_wire_logic_cluster/lc_3/in_3

T_4_23_wire_logic_cluster/lc_1/out
T_4_24_lc_trk_g1_1
T_4_24_input_2_2
T_4_24_wire_logic_cluster/lc_2/in_2

T_4_23_wire_logic_cluster/lc_1/out
T_4_22_lc_trk_g0_1
T_4_22_wire_logic_cluster/lc_6/in_1

T_4_23_wire_logic_cluster/lc_1/out
T_4_24_lc_trk_g1_1
T_4_24_input_2_4
T_4_24_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n32_adj_674
T_5_21_wire_logic_cluster/lc_2/out
T_5_21_lc_trk_g0_2
T_5_21_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n2756
T_7_21_wire_logic_cluster/lc_5/out
T_6_20_lc_trk_g3_5
T_6_20_wire_logic_cluster/lc_1/in_3

End 

Net : nx.n2909
T_7_23_wire_logic_cluster/lc_6/out
T_7_21_sp4_v_t_41
T_4_21_sp4_h_l_10
T_5_21_lc_trk_g3_2
T_5_21_wire_logic_cluster/lc_2/in_3

T_7_23_wire_logic_cluster/lc_6/out
T_7_22_sp4_v_t_44
T_4_22_sp4_h_l_3
T_5_22_lc_trk_g2_3
T_5_22_input_2_1
T_5_22_wire_logic_cluster/lc_1/in_2

T_7_23_wire_logic_cluster/lc_6/out
T_0_23_span12_horz_7
T_2_23_lc_trk_g0_3
T_2_23_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n26_adj_615
T_7_23_wire_logic_cluster/lc_4/out
T_7_23_lc_trk_g0_4
T_7_23_wire_logic_cluster/lc_1/in_3

End 

Net : nx.n2819
T_7_23_wire_logic_cluster/lc_2/out
T_7_23_lc_trk_g3_2
T_7_23_wire_logic_cluster/lc_6/in_3

T_7_23_wire_logic_cluster/lc_2/out
T_2_23_sp12_h_l_0
T_1_23_lc_trk_g1_0
T_1_23_wire_logic_cluster/lc_2/in_1

T_7_23_wire_logic_cluster/lc_2/out
T_7_23_sp4_h_l_9
T_6_19_sp4_v_t_39
T_5_21_lc_trk_g1_2
T_5_21_input_2_3
T_5_21_wire_logic_cluster/lc_3/in_2

T_7_23_wire_logic_cluster/lc_2/out
T_7_23_sp4_h_l_9
T_6_19_sp4_v_t_39
T_5_21_lc_trk_g1_2
T_5_21_wire_logic_cluster/lc_4/in_3

T_7_23_wire_logic_cluster/lc_2/out
T_7_20_sp4_v_t_44
T_4_20_sp4_h_l_3
T_5_20_lc_trk_g2_3
T_5_20_wire_logic_cluster/lc_6/in_3

T_7_23_wire_logic_cluster/lc_2/out
T_7_23_sp4_h_l_9
T_6_19_sp4_v_t_39
T_5_21_lc_trk_g1_2
T_5_21_wire_logic_cluster/lc_0/in_3

T_7_23_wire_logic_cluster/lc_2/out
T_7_23_sp4_h_l_9
T_6_19_sp4_v_t_39
T_5_21_lc_trk_g1_2
T_5_21_input_2_1
T_5_21_wire_logic_cluster/lc_1/in_2

T_7_23_wire_logic_cluster/lc_2/out
T_7_24_lc_trk_g0_2
T_7_24_wire_logic_cluster/lc_5/in_3

T_7_23_wire_logic_cluster/lc_2/out
T_7_20_sp4_v_t_44
T_4_20_sp4_h_l_3
T_5_20_lc_trk_g2_3
T_5_20_input_2_5
T_5_20_wire_logic_cluster/lc_5/in_2

T_7_23_wire_logic_cluster/lc_2/out
T_7_22_sp4_v_t_36
T_4_22_sp4_h_l_7
T_4_22_lc_trk_g0_2
T_4_22_wire_logic_cluster/lc_1/in_3

T_7_23_wire_logic_cluster/lc_2/out
T_7_23_lc_trk_g3_2
T_7_23_input_2_5
T_7_23_wire_logic_cluster/lc_5/in_2

T_7_23_wire_logic_cluster/lc_2/out
T_6_24_lc_trk_g0_2
T_6_24_input_2_0
T_6_24_wire_logic_cluster/lc_0/in_2

T_7_23_wire_logic_cluster/lc_2/out
T_7_24_lc_trk_g0_2
T_7_24_input_2_4
T_7_24_wire_logic_cluster/lc_4/in_2

T_7_23_wire_logic_cluster/lc_2/out
T_7_23_sp4_h_l_9
T_6_19_sp4_v_t_39
T_5_21_lc_trk_g1_2
T_5_21_input_2_5
T_5_21_wire_logic_cluster/lc_5/in_2

T_7_23_wire_logic_cluster/lc_2/out
T_7_24_lc_trk_g0_2
T_7_24_input_2_0
T_7_24_wire_logic_cluster/lc_0/in_2

T_7_23_wire_logic_cluster/lc_2/out
T_6_24_lc_trk_g0_2
T_6_24_wire_logic_cluster/lc_2/in_0

T_7_23_wire_logic_cluster/lc_2/out
T_6_24_lc_trk_g0_2
T_6_24_input_2_4
T_6_24_wire_logic_cluster/lc_4/in_2

T_7_23_wire_logic_cluster/lc_2/out
T_6_24_lc_trk_g0_2
T_6_24_wire_logic_cluster/lc_6/in_0

T_7_23_wire_logic_cluster/lc_2/out
T_7_24_lc_trk_g0_2
T_7_24_input_2_6
T_7_24_wire_logic_cluster/lc_6/in_2

T_7_23_wire_logic_cluster/lc_2/out
T_7_22_lc_trk_g0_2
T_7_22_wire_logic_cluster/lc_3/in_3

T_7_23_wire_logic_cluster/lc_2/out
T_7_22_lc_trk_g0_2
T_7_22_input_2_6
T_7_22_wire_logic_cluster/lc_6/in_2

T_7_23_wire_logic_cluster/lc_2/out
T_7_22_sp4_v_t_36
T_4_22_sp4_h_l_7
T_4_22_lc_trk_g0_2
T_4_22_wire_logic_cluster/lc_3/in_3

T_7_23_wire_logic_cluster/lc_2/out
T_7_24_lc_trk_g0_2
T_7_24_input_2_2
T_7_24_wire_logic_cluster/lc_2/in_2

T_7_23_wire_logic_cluster/lc_2/out
T_7_23_lc_trk_g3_2
T_7_23_input_2_7
T_7_23_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n2788
T_6_20_wire_logic_cluster/lc_1/out
T_7_18_sp4_v_t_46
T_7_22_sp4_v_t_46
T_7_23_lc_trk_g3_6
T_7_23_wire_logic_cluster/lc_4/in_3

T_6_20_wire_logic_cluster/lc_1/out
T_7_18_sp4_v_t_46
T_7_22_sp4_v_t_46
T_6_23_lc_trk_g3_6
T_6_23_wire_logic_cluster/lc_6/in_1

T_6_20_wire_logic_cluster/lc_1/out
T_7_18_sp4_v_t_46
T_7_22_sp4_v_t_46
T_7_24_lc_trk_g2_3
T_7_24_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n43_cascade_
T_7_23_wire_logic_cluster/lc_1/ltout
T_7_23_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n18_adj_632
T_4_32_wire_logic_cluster/lc_7/out
T_5_31_lc_trk_g3_7
T_5_31_wire_logic_cluster/lc_3/in_3

End 

Net : nx.n9672
T_4_32_wire_logic_cluster/lc_3/out
T_4_32_lc_trk_g1_3
T_4_32_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n10810
T_7_21_wire_logic_cluster/lc_4/cout
T_7_21_wire_logic_cluster/lc_5/in_3

Net : nx.n20_adj_634
T_5_31_wire_logic_cluster/lc_3/out
T_6_28_sp4_v_t_47
T_6_29_lc_trk_g2_7
T_6_29_wire_logic_cluster/lc_0/in_3

End 

Net : nx.n1532
T_6_29_wire_logic_cluster/lc_0/out
T_6_25_sp12_v_t_23
T_6_32_lc_trk_g2_3
T_6_32_input_2_3
T_6_32_wire_logic_cluster/lc_3/in_2

T_6_29_wire_logic_cluster/lc_0/out
T_7_29_sp4_h_l_0
T_9_29_lc_trk_g2_5
T_9_29_wire_logic_cluster/lc_2/in_3

T_6_29_wire_logic_cluster/lc_0/out
T_7_29_sp4_h_l_0
T_9_29_lc_trk_g2_5
T_9_29_wire_logic_cluster/lc_4/in_3

T_6_29_wire_logic_cluster/lc_0/out
T_6_30_lc_trk_g1_0
T_6_30_wire_logic_cluster/lc_6/in_3

T_6_29_wire_logic_cluster/lc_0/out
T_6_30_lc_trk_g1_0
T_6_30_input_2_1
T_6_30_wire_logic_cluster/lc_1/in_2

T_6_29_wire_logic_cluster/lc_0/out
T_6_30_lc_trk_g1_0
T_6_30_wire_logic_cluster/lc_2/in_3

T_6_29_wire_logic_cluster/lc_0/out
T_7_29_lc_trk_g1_0
T_7_29_input_2_1
T_7_29_wire_logic_cluster/lc_1/in_2

T_6_29_wire_logic_cluster/lc_0/out
T_6_29_lc_trk_g3_0
T_6_29_wire_logic_cluster/lc_6/in_3

T_6_29_wire_logic_cluster/lc_0/out
T_6_29_lc_trk_g3_0
T_6_29_wire_logic_cluster/lc_2/in_3

T_6_29_wire_logic_cluster/lc_0/out
T_7_29_lc_trk_g1_0
T_7_29_input_2_7
T_7_29_wire_logic_cluster/lc_7/in_2

T_6_29_wire_logic_cluster/lc_0/out
T_6_29_lc_trk_g3_0
T_6_29_input_2_7
T_6_29_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n1598
T_6_32_wire_logic_cluster/lc_3/out
T_6_29_sp4_v_t_46
T_6_30_lc_trk_g3_6
T_6_30_wire_logic_cluster/lc_0/in_3

T_6_32_wire_logic_cluster/lc_3/out
T_7_31_lc_trk_g2_3
T_7_31_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n22_adj_647_cascade_
T_6_29_wire_logic_cluster/lc_3/ltout
T_6_29_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n1631
T_6_29_wire_logic_cluster/lc_4/out
T_7_29_lc_trk_g0_4
T_7_29_wire_logic_cluster/lc_5/in_3

T_6_29_wire_logic_cluster/lc_4/out
T_6_28_lc_trk_g1_4
T_6_28_wire_logic_cluster/lc_6/in_3

T_6_29_wire_logic_cluster/lc_4/out
T_7_28_lc_trk_g2_4
T_7_28_wire_logic_cluster/lc_7/in_3

T_6_29_wire_logic_cluster/lc_4/out
T_7_29_lc_trk_g0_4
T_7_29_input_2_4
T_7_29_wire_logic_cluster/lc_4/in_2

T_6_29_wire_logic_cluster/lc_4/out
T_7_27_sp4_v_t_36
T_8_27_sp4_h_l_1
T_10_27_lc_trk_g3_4
T_10_27_wire_logic_cluster/lc_4/in_3

T_6_29_wire_logic_cluster/lc_4/out
T_7_27_sp4_v_t_36
T_7_31_lc_trk_g1_1
T_7_31_input_2_4
T_7_31_wire_logic_cluster/lc_4/in_2

T_6_29_wire_logic_cluster/lc_4/out
T_7_29_sp4_h_l_8
T_9_29_lc_trk_g3_5
T_9_29_input_2_6
T_9_29_wire_logic_cluster/lc_6/in_2

T_6_29_wire_logic_cluster/lc_4/out
T_7_27_sp4_v_t_36
T_7_31_lc_trk_g1_1
T_7_31_wire_logic_cluster/lc_5/in_3

T_6_29_wire_logic_cluster/lc_4/out
T_7_28_lc_trk_g2_4
T_7_28_wire_logic_cluster/lc_1/in_1

T_6_29_wire_logic_cluster/lc_4/out
T_6_30_lc_trk_g0_4
T_6_30_wire_logic_cluster/lc_7/in_1

T_6_29_wire_logic_cluster/lc_4/out
T_7_29_sp4_h_l_8
T_10_25_sp4_v_t_45
T_9_28_lc_trk_g3_5
T_9_28_wire_logic_cluster/lc_7/in_3

T_6_29_wire_logic_cluster/lc_4/out
T_7_29_sp4_h_l_8
T_9_29_lc_trk_g3_5
T_9_29_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n19_adj_602
T_6_30_wire_logic_cluster/lc_0/out
T_6_29_lc_trk_g0_0
T_6_29_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n13436
T_10_24_wire_logic_cluster/lc_6/out
T_11_23_lc_trk_g2_6
T_11_23_input_2_0
T_11_23_wire_logic_cluster/lc_0/in_2

T_10_24_wire_logic_cluster/lc_6/out
T_11_23_lc_trk_g3_6
T_11_23_input_2_1
T_11_23_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n2192
T_11_25_wire_logic_cluster/lc_1/out
T_12_24_lc_trk_g2_1
T_12_24_wire_logic_cluster/lc_2/in_3

T_11_25_wire_logic_cluster/lc_1/out
T_11_25_sp4_h_l_7
T_13_25_lc_trk_g2_2
T_13_25_input_2_2
T_13_25_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n2104
T_9_21_wire_logic_cluster/lc_0/out
T_9_21_lc_trk_g3_0
T_9_21_wire_logic_cluster/lc_2/in_1

T_9_21_wire_logic_cluster/lc_0/out
T_9_19_sp4_v_t_45
T_10_23_sp4_h_l_8
T_11_23_lc_trk_g3_0
T_11_23_wire_logic_cluster/lc_6/in_1

T_9_21_wire_logic_cluster/lc_0/out
T_9_19_sp4_v_t_45
T_10_23_sp4_h_l_8
T_11_23_lc_trk_g2_0
T_11_23_wire_logic_cluster/lc_6/in_0

End 

Net : nx.n1800
T_7_28_wire_logic_cluster/lc_2/out
T_7_28_lc_trk_g3_2
T_7_28_wire_logic_cluster/lc_5/in_0

T_7_28_wire_logic_cluster/lc_2/out
T_7_28_sp4_h_l_9
T_9_28_lc_trk_g2_4
T_9_28_input_2_2
T_9_28_wire_logic_cluster/lc_2/in_2

T_7_28_wire_logic_cluster/lc_2/out
T_6_27_lc_trk_g3_2
T_6_27_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n2423
T_10_21_wire_logic_cluster/lc_3/out
T_10_20_sp4_v_t_38
T_11_20_sp4_h_l_3
T_13_20_lc_trk_g3_6
T_13_20_wire_logic_cluster/lc_4/in_3

T_10_21_wire_logic_cluster/lc_3/out
T_10_20_sp4_v_t_38
T_11_20_sp4_h_l_3
T_14_20_sp4_v_t_45
T_14_23_lc_trk_g1_5
T_14_23_input_2_4
T_14_23_wire_logic_cluster/lc_4/in_2

T_10_21_wire_logic_cluster/lc_3/out
T_9_20_lc_trk_g2_3
T_9_20_wire_logic_cluster/lc_0/in_3

T_10_21_wire_logic_cluster/lc_3/out
T_10_20_sp4_v_t_38
T_11_20_sp4_h_l_3
T_13_20_lc_trk_g3_6
T_13_20_input_2_5
T_13_20_wire_logic_cluster/lc_5/in_2

T_10_21_wire_logic_cluster/lc_3/out
T_11_22_lc_trk_g3_3
T_11_22_wire_logic_cluster/lc_1/in_3

T_10_21_wire_logic_cluster/lc_3/out
T_10_20_sp4_v_t_38
T_11_20_sp4_h_l_3
T_13_20_lc_trk_g3_6
T_13_20_input_2_1
T_13_20_wire_logic_cluster/lc_1/in_2

T_10_21_wire_logic_cluster/lc_3/out
T_10_20_sp4_v_t_38
T_11_20_sp4_h_l_3
T_14_20_sp4_v_t_45
T_13_21_lc_trk_g3_5
T_13_21_wire_logic_cluster/lc_6/in_0

T_10_21_wire_logic_cluster/lc_3/out
T_10_21_sp4_h_l_11
T_10_21_lc_trk_g0_6
T_10_21_wire_logic_cluster/lc_7/in_3

T_10_21_wire_logic_cluster/lc_3/out
T_10_20_sp4_v_t_38
T_11_20_sp4_h_l_3
T_13_20_lc_trk_g3_6
T_13_20_input_2_3
T_13_20_wire_logic_cluster/lc_3/in_2

T_10_21_wire_logic_cluster/lc_3/out
T_11_21_lc_trk_g1_3
T_11_21_input_2_6
T_11_21_wire_logic_cluster/lc_6/in_2

T_10_21_wire_logic_cluster/lc_3/out
T_11_20_lc_trk_g2_3
T_11_20_wire_logic_cluster/lc_0/in_3

T_10_21_wire_logic_cluster/lc_3/out
T_10_21_sp4_h_l_11
T_13_17_sp4_v_t_40
T_12_19_lc_trk_g1_5
T_12_19_wire_logic_cluster/lc_1/in_3

T_10_21_wire_logic_cluster/lc_3/out
T_11_21_lc_trk_g1_3
T_11_21_wire_logic_cluster/lc_3/in_3

T_10_21_wire_logic_cluster/lc_3/out
T_10_22_lc_trk_g0_3
T_10_22_wire_logic_cluster/lc_6/in_1

T_10_21_wire_logic_cluster/lc_3/out
T_9_21_lc_trk_g3_3
T_9_21_wire_logic_cluster/lc_5/in_3

T_10_21_wire_logic_cluster/lc_3/out
T_11_21_lc_trk_g1_3
T_11_21_wire_logic_cluster/lc_5/in_3

T_10_21_wire_logic_cluster/lc_3/out
T_10_20_sp4_v_t_38
T_11_20_sp4_h_l_3
T_13_20_lc_trk_g3_6
T_13_20_input_2_7
T_13_20_wire_logic_cluster/lc_7/in_2

T_10_21_wire_logic_cluster/lc_3/out
T_10_21_sp4_h_l_11
T_10_21_lc_trk_g0_6
T_10_21_wire_logic_cluster/lc_5/in_3

T_10_21_wire_logic_cluster/lc_3/out
T_10_21_sp4_h_l_11
T_10_21_lc_trk_g0_6
T_10_21_input_2_0
T_10_21_wire_logic_cluster/lc_0/in_2

T_10_21_wire_logic_cluster/lc_3/out
T_10_20_sp4_v_t_38
T_11_20_sp4_h_l_3
T_13_20_lc_trk_g3_6
T_13_20_wire_logic_cluster/lc_0/in_3

End 

Net : nx.n13435
T_6_25_wire_logic_cluster/lc_5/out
T_7_25_lc_trk_g1_5
T_7_25_input_2_0
T_7_25_wire_logic_cluster/lc_0/in_2

T_6_25_wire_logic_cluster/lc_5/out
T_7_25_lc_trk_g0_5
T_7_25_input_2_1
T_7_25_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n16_adj_672
T_7_28_wire_logic_cluster/lc_6/out
T_7_27_sp4_v_t_44
T_8_27_sp4_h_l_2
T_10_27_lc_trk_g2_7
T_10_27_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n24_adj_654
T_7_27_wire_logic_cluster/lc_1/out
T_7_25_sp4_v_t_47
T_7_21_sp4_v_t_43
T_8_21_sp4_h_l_11
T_10_21_lc_trk_g3_6
T_10_21_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n2396
T_14_24_wire_logic_cluster/lc_7/out
T_14_23_sp4_v_t_46
T_11_27_sp4_h_l_4
T_7_27_sp4_h_l_0
T_7_27_lc_trk_g1_5
T_7_27_wire_logic_cluster/lc_1/in_3

T_14_24_wire_logic_cluster/lc_7/out
T_14_21_sp4_v_t_38
T_14_22_lc_trk_g2_6
T_14_22_input_2_6
T_14_22_wire_logic_cluster/lc_6/in_2

T_14_24_wire_logic_cluster/lc_7/out
T_14_23_sp4_v_t_46
T_14_19_sp4_v_t_39
T_13_20_lc_trk_g2_7
T_13_20_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n34_cascade_
T_12_23_wire_logic_cluster/lc_2/ltout
T_12_23_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n30_adj_668_cascade_
T_10_24_wire_logic_cluster/lc_0/ltout
T_10_24_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n26_adj_667
T_9_21_wire_logic_cluster/lc_2/out
T_10_20_sp4_v_t_37
T_10_24_lc_trk_g1_0
T_10_24_wire_logic_cluster/lc_0/in_3

End 

Net : nx.n25_adj_666
T_7_22_wire_logic_cluster/lc_0/out
T_7_22_sp4_h_l_5
T_9_22_lc_trk_g3_0
T_9_22_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n2095
T_9_21_wire_logic_cluster/lc_4/out
T_9_21_lc_trk_g1_4
T_9_21_wire_logic_cluster/lc_2/in_3

T_9_21_wire_logic_cluster/lc_4/out
T_9_20_sp4_v_t_40
T_10_24_sp4_h_l_11
T_11_24_lc_trk_g3_3
T_11_24_wire_logic_cluster/lc_7/in_1

T_9_21_wire_logic_cluster/lc_4/out
T_9_20_sp4_v_t_40
T_10_24_sp4_h_l_11
T_11_24_lc_trk_g2_3
T_11_24_wire_logic_cluster/lc_7/in_0

End 

Net : nx.n2027
T_9_22_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g1_2
T_9_21_wire_logic_cluster/lc_4/in_3

T_9_22_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g1_2
T_9_21_wire_logic_cluster/lc_0/in_3

T_9_22_wire_logic_cluster/lc_2/out
T_9_22_lc_trk_g1_2
T_9_22_wire_logic_cluster/lc_0/in_3

T_9_22_wire_logic_cluster/lc_2/out
T_10_21_sp4_v_t_37
T_9_25_lc_trk_g1_0
T_9_25_wire_logic_cluster/lc_0/in_1

T_9_22_wire_logic_cluster/lc_2/out
T_9_22_lc_trk_g1_2
T_9_22_input_2_7
T_9_22_wire_logic_cluster/lc_7/in_2

T_9_22_wire_logic_cluster/lc_2/out
T_10_23_lc_trk_g2_2
T_10_23_input_2_2
T_10_23_wire_logic_cluster/lc_2/in_2

T_9_22_wire_logic_cluster/lc_2/out
T_10_23_lc_trk_g2_2
T_10_23_input_2_4
T_10_23_wire_logic_cluster/lc_4/in_2

T_9_22_wire_logic_cluster/lc_2/out
T_10_23_lc_trk_g2_2
T_10_23_wire_logic_cluster/lc_1/in_3

T_9_22_wire_logic_cluster/lc_2/out
T_10_23_lc_trk_g2_2
T_10_23_wire_logic_cluster/lc_5/in_3

T_9_22_wire_logic_cluster/lc_2/out
T_10_23_lc_trk_g2_2
T_10_23_wire_logic_cluster/lc_7/in_3

T_9_22_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g1_2
T_9_21_input_2_1
T_9_21_wire_logic_cluster/lc_1/in_2

T_9_22_wire_logic_cluster/lc_2/out
T_10_21_sp4_v_t_37
T_10_24_lc_trk_g0_5
T_10_24_wire_logic_cluster/lc_2/in_3

T_9_22_wire_logic_cluster/lc_2/out
T_10_21_sp4_v_t_37
T_10_24_lc_trk_g0_5
T_10_24_wire_logic_cluster/lc_4/in_3

T_9_22_wire_logic_cluster/lc_2/out
T_10_22_lc_trk_g0_2
T_10_22_wire_logic_cluster/lc_7/in_3

T_9_22_wire_logic_cluster/lc_2/out
T_9_22_lc_trk_g1_2
T_9_22_wire_logic_cluster/lc_4/in_3

T_9_22_wire_logic_cluster/lc_2/out
T_10_23_lc_trk_g2_2
T_10_23_input_2_0
T_10_23_wire_logic_cluster/lc_0/in_2

End 

Net : nx.n2508
T_13_20_wire_logic_cluster/lc_4/out
T_12_20_lc_trk_g2_4
T_12_20_input_2_2
T_12_20_wire_logic_cluster/lc_2/in_2

T_13_20_wire_logic_cluster/lc_4/out
T_13_20_lc_trk_g1_4
T_13_20_wire_logic_cluster/lc_2/in_3

T_13_20_wire_logic_cluster/lc_4/out
T_13_19_lc_trk_g1_4
T_13_19_input_2_7
T_13_19_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n1702
T_7_29_wire_logic_cluster/lc_5/out
T_7_28_lc_trk_g0_5
T_7_28_wire_logic_cluster/lc_6/in_3

T_7_29_wire_logic_cluster/lc_5/out
T_8_29_sp4_h_l_10
T_10_29_lc_trk_g3_7
T_10_29_input_2_0
T_10_29_wire_logic_cluster/lc_0/in_2

T_7_29_wire_logic_cluster/lc_5/out
T_7_28_lc_trk_g0_5
T_7_28_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n36_adj_656_cascade_
T_10_21_wire_logic_cluster/lc_2/ltout
T_10_21_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n1730
T_10_27_wire_logic_cluster/lc_6/out
T_10_24_sp4_v_t_36
T_7_28_sp4_h_l_1
T_7_28_lc_trk_g1_4
T_7_28_wire_logic_cluster/lc_2/in_3

T_10_27_wire_logic_cluster/lc_6/out
T_10_27_lc_trk_g2_6
T_10_27_wire_logic_cluster/lc_5/in_3

T_10_27_wire_logic_cluster/lc_6/out
T_10_27_sp4_h_l_1
T_6_27_sp4_h_l_4
T_7_27_lc_trk_g3_4
T_7_27_wire_logic_cluster/lc_0/in_3

T_10_27_wire_logic_cluster/lc_6/out
T_10_26_sp4_v_t_44
T_10_29_lc_trk_g0_4
T_10_29_wire_logic_cluster/lc_5/in_1

T_10_27_wire_logic_cluster/lc_6/out
T_10_27_sp4_h_l_1
T_6_27_sp4_h_l_4
T_5_27_lc_trk_g1_4
T_5_27_wire_logic_cluster/lc_4/in_3

T_10_27_wire_logic_cluster/lc_6/out
T_10_24_sp4_v_t_36
T_7_28_sp4_h_l_1
T_7_28_lc_trk_g1_4
T_7_28_wire_logic_cluster/lc_4/in_3

T_10_27_wire_logic_cluster/lc_6/out
T_10_27_sp4_h_l_1
T_6_27_sp4_h_l_4
T_7_27_lc_trk_g3_4
T_7_27_wire_logic_cluster/lc_2/in_3

T_10_27_wire_logic_cluster/lc_6/out
T_9_26_lc_trk_g3_6
T_9_26_wire_logic_cluster/lc_2/in_3

T_10_27_wire_logic_cluster/lc_6/out
T_10_27_lc_trk_g2_6
T_10_27_wire_logic_cluster/lc_3/in_3

T_10_27_wire_logic_cluster/lc_6/out
T_10_27_lc_trk_g2_6
T_10_27_input_2_0
T_10_27_wire_logic_cluster/lc_0/in_2

T_10_27_wire_logic_cluster/lc_6/out
T_9_26_lc_trk_g3_6
T_9_26_wire_logic_cluster/lc_6/in_3

T_10_27_wire_logic_cluster/lc_6/out
T_10_27_sp4_h_l_1
T_6_27_sp4_h_l_4
T_6_27_lc_trk_g1_1
T_6_27_wire_logic_cluster/lc_1/in_3

T_10_27_wire_logic_cluster/lc_6/out
T_9_26_lc_trk_g3_6
T_9_26_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n1994
T_7_26_wire_logic_cluster/lc_7/out
T_7_21_sp12_v_t_22
T_7_22_lc_trk_g3_6
T_7_22_wire_logic_cluster/lc_0/in_3

T_7_26_wire_logic_cluster/lc_7/out
T_7_25_sp4_v_t_46
T_8_25_sp4_h_l_4
T_9_25_lc_trk_g2_4
T_9_25_input_2_0
T_9_25_wire_logic_cluster/lc_0/in_2

End 

Net : nx.n10656
T_7_26_wire_logic_cluster/lc_6/cout
T_7_26_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n24_adj_685
T_10_27_wire_logic_cluster/lc_2/out
T_10_27_lc_trk_g3_2
T_10_27_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n1895
T_9_28_wire_logic_cluster/lc_6/out
T_9_22_sp12_v_t_23
T_9_25_lc_trk_g3_3
T_9_25_wire_logic_cluster/lc_5/in_3

T_9_28_wire_logic_cluster/lc_6/out
T_10_26_sp4_v_t_40
T_7_26_sp4_h_l_5
T_7_26_lc_trk_g1_0
T_7_26_wire_logic_cluster/lc_7/in_0

T_9_28_wire_logic_cluster/lc_6/out
T_10_26_sp4_v_t_40
T_7_26_sp4_h_l_5
T_7_26_lc_trk_g0_0
T_7_26_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n2126
T_10_24_wire_logic_cluster/lc_1/out
T_10_24_lc_trk_g2_1
T_10_24_wire_logic_cluster/lc_6/in_3

T_10_24_wire_logic_cluster/lc_1/out
T_11_23_lc_trk_g3_1
T_11_23_input_2_2
T_11_23_wire_logic_cluster/lc_2/in_2

T_10_24_wire_logic_cluster/lc_1/out
T_11_23_lc_trk_g2_1
T_11_23_input_2_3
T_11_23_wire_logic_cluster/lc_3/in_2

T_10_24_wire_logic_cluster/lc_1/out
T_11_23_lc_trk_g3_1
T_11_23_input_2_4
T_11_23_wire_logic_cluster/lc_4/in_2

T_10_24_wire_logic_cluster/lc_1/out
T_11_23_lc_trk_g2_1
T_11_23_input_2_5
T_11_23_wire_logic_cluster/lc_5/in_2

T_10_24_wire_logic_cluster/lc_1/out
T_11_23_lc_trk_g3_1
T_11_23_input_2_6
T_11_23_wire_logic_cluster/lc_6/in_2

T_10_24_wire_logic_cluster/lc_1/out
T_11_23_lc_trk_g2_1
T_11_23_input_2_7
T_11_23_wire_logic_cluster/lc_7/in_2

T_10_24_wire_logic_cluster/lc_1/out
T_11_24_lc_trk_g1_1
T_11_24_input_2_0
T_11_24_wire_logic_cluster/lc_0/in_2

T_10_24_wire_logic_cluster/lc_1/out
T_11_24_lc_trk_g0_1
T_11_24_input_2_1
T_11_24_wire_logic_cluster/lc_1/in_2

T_10_24_wire_logic_cluster/lc_1/out
T_11_24_lc_trk_g1_1
T_11_24_input_2_2
T_11_24_wire_logic_cluster/lc_2/in_2

T_10_24_wire_logic_cluster/lc_1/out
T_11_24_lc_trk_g0_1
T_11_24_input_2_3
T_11_24_wire_logic_cluster/lc_3/in_2

T_10_24_wire_logic_cluster/lc_1/out
T_11_24_lc_trk_g1_1
T_11_24_input_2_4
T_11_24_wire_logic_cluster/lc_4/in_2

T_10_24_wire_logic_cluster/lc_1/out
T_11_24_lc_trk_g0_1
T_11_24_input_2_5
T_11_24_wire_logic_cluster/lc_5/in_2

T_10_24_wire_logic_cluster/lc_1/out
T_11_24_lc_trk_g1_1
T_11_24_input_2_6
T_11_24_wire_logic_cluster/lc_6/in_2

T_10_24_wire_logic_cluster/lc_1/out
T_11_24_lc_trk_g0_1
T_11_24_input_2_7
T_11_24_wire_logic_cluster/lc_7/in_2

T_10_24_wire_logic_cluster/lc_1/out
T_11_25_lc_trk_g3_1
T_11_25_input_2_0
T_11_25_wire_logic_cluster/lc_0/in_2

T_10_24_wire_logic_cluster/lc_1/out
T_11_25_lc_trk_g2_1
T_11_25_input_2_1
T_11_25_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n10689
T_11_25_wire_logic_cluster/lc_0/cout
T_11_25_wire_logic_cluster/lc_1/in_3

End 

Net : nx.n28_adj_601
T_12_24_wire_logic_cluster/lc_2/out
T_12_23_lc_trk_g1_2
T_12_23_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n28_adj_660_cascade_
T_6_25_wire_logic_cluster/lc_3/ltout
T_6_25_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n31_adj_645
T_14_24_wire_logic_cluster/lc_2/out
T_14_20_sp4_v_t_41
T_13_22_lc_trk_g0_4
T_13_22_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n9650
T_12_24_wire_logic_cluster/lc_0/out
T_12_24_sp4_h_l_5
T_14_24_lc_trk_g3_0
T_14_24_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n26_adj_600
T_6_27_wire_logic_cluster/lc_3/out
T_6_26_lc_trk_g0_3
T_6_26_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n1829
T_6_26_wire_logic_cluster/lc_4/out
T_6_25_sp4_v_t_40
T_7_25_sp4_h_l_10
T_10_25_sp4_v_t_38
T_9_28_lc_trk_g2_6
T_9_28_input_2_6
T_9_28_wire_logic_cluster/lc_6/in_2

T_6_26_wire_logic_cluster/lc_4/out
T_6_25_sp4_v_t_40
T_7_25_sp4_h_l_10
T_9_25_lc_trk_g2_7
T_9_25_wire_logic_cluster/lc_4/in_3

T_6_26_wire_logic_cluster/lc_4/out
T_7_26_sp4_h_l_8
T_9_26_lc_trk_g3_5
T_9_26_wire_logic_cluster/lc_1/in_3

T_6_26_wire_logic_cluster/lc_4/out
T_7_26_sp4_h_l_8
T_9_26_lc_trk_g3_5
T_9_26_wire_logic_cluster/lc_7/in_1

T_6_26_wire_logic_cluster/lc_4/out
T_7_26_sp4_h_l_8
T_9_26_lc_trk_g3_5
T_9_26_wire_logic_cluster/lc_3/in_3

T_6_26_wire_logic_cluster/lc_4/out
T_6_26_lc_trk_g2_4
T_6_26_wire_logic_cluster/lc_3/in_3

T_6_26_wire_logic_cluster/lc_4/out
T_6_27_lc_trk_g0_4
T_6_27_wire_logic_cluster/lc_5/in_3

T_6_26_wire_logic_cluster/lc_4/out
T_7_27_lc_trk_g2_4
T_7_27_wire_logic_cluster/lc_6/in_0

T_6_26_wire_logic_cluster/lc_4/out
T_6_25_sp4_v_t_40
T_7_25_sp4_h_l_10
T_9_25_lc_trk_g2_7
T_9_25_wire_logic_cluster/lc_2/in_3

T_6_26_wire_logic_cluster/lc_4/out
T_6_26_lc_trk_g2_4
T_6_26_input_2_2
T_6_26_wire_logic_cluster/lc_2/in_2

T_6_26_wire_logic_cluster/lc_4/out
T_6_25_lc_trk_g0_4
T_6_25_wire_logic_cluster/lc_7/in_3

T_6_26_wire_logic_cluster/lc_4/out
T_6_26_lc_trk_g2_4
T_6_26_wire_logic_cluster/lc_6/in_0

T_6_26_wire_logic_cluster/lc_4/out
T_7_27_lc_trk_g2_4
T_7_27_input_2_4
T_7_27_wire_logic_cluster/lc_4/in_2

T_6_26_wire_logic_cluster/lc_4/out
T_6_26_lc_trk_g2_4
T_6_26_input_2_0
T_6_26_wire_logic_cluster/lc_0/in_2

End 

Net : nx.n1928_cascade_
T_6_25_wire_logic_cluster/lc_4/ltout
T_6_25_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n2309
T_12_23_wire_logic_cluster/lc_5/out
T_12_24_lc_trk_g0_5
T_12_24_wire_logic_cluster/lc_0/in_3

T_12_23_wire_logic_cluster/lc_5/out
T_13_23_sp4_h_l_10
T_15_23_lc_trk_g2_7
T_15_23_input_2_1
T_15_23_wire_logic_cluster/lc_1/in_2

T_12_23_wire_logic_cluster/lc_5/out
T_13_22_lc_trk_g3_5
T_13_22_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n2225
T_12_23_wire_logic_cluster/lc_3/out
T_12_23_lc_trk_g1_3
T_12_23_wire_logic_cluster/lc_5/in_3

T_12_23_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_46
T_13_24_sp4_h_l_5
T_14_24_lc_trk_g2_5
T_14_24_wire_logic_cluster/lc_6/in_3

T_12_23_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_46
T_11_21_lc_trk_g3_6
T_11_21_input_2_1
T_11_21_wire_logic_cluster/lc_1/in_2

T_12_23_wire_logic_cluster/lc_3/out
T_12_23_sp4_h_l_11
T_14_23_lc_trk_g2_6
T_14_23_wire_logic_cluster/lc_7/in_3

T_12_23_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_46
T_13_24_sp4_h_l_5
T_14_24_lc_trk_g2_5
T_14_24_input_2_5
T_14_24_wire_logic_cluster/lc_5/in_2

T_12_23_wire_logic_cluster/lc_3/out
T_11_22_lc_trk_g2_3
T_11_22_input_2_7
T_11_22_wire_logic_cluster/lc_7/in_2

T_12_23_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_46
T_13_24_sp4_h_l_5
T_14_24_lc_trk_g2_5
T_14_24_wire_logic_cluster/lc_4/in_3

T_12_23_wire_logic_cluster/lc_3/out
T_12_23_lc_trk_g1_3
T_12_23_input_2_6
T_12_23_wire_logic_cluster/lc_6/in_2

T_12_23_wire_logic_cluster/lc_3/out
T_11_22_lc_trk_g2_3
T_11_22_wire_logic_cluster/lc_2/in_3

T_12_23_wire_logic_cluster/lc_3/out
T_12_23_lc_trk_g1_3
T_12_23_wire_logic_cluster/lc_1/in_3

T_12_23_wire_logic_cluster/lc_3/out
T_13_22_sp4_v_t_39
T_13_25_lc_trk_g0_7
T_13_25_wire_logic_cluster/lc_2/in_1

T_12_23_wire_logic_cluster/lc_3/out
T_12_23_sp4_h_l_11
T_14_23_lc_trk_g2_6
T_14_23_wire_logic_cluster/lc_5/in_3

T_12_23_wire_logic_cluster/lc_3/out
T_12_23_lc_trk_g1_3
T_12_23_wire_logic_cluster/lc_7/in_3

T_12_23_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_46
T_13_24_sp4_h_l_5
T_14_24_lc_trk_g2_5
T_14_24_input_2_3
T_14_24_wire_logic_cluster/lc_3/in_2

T_12_23_wire_logic_cluster/lc_3/out
T_13_22_lc_trk_g2_3
T_13_22_wire_logic_cluster/lc_2/in_3

T_12_23_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_46
T_13_24_sp4_h_l_5
T_14_24_lc_trk_g2_5
T_14_24_input_2_1
T_14_24_wire_logic_cluster/lc_1/in_2

T_12_23_wire_logic_cluster/lc_3/out
T_11_22_lc_trk_g2_3
T_11_22_wire_logic_cluster/lc_4/in_3

T_12_23_wire_logic_cluster/lc_3/out
T_13_22_lc_trk_g2_3
T_13_22_input_2_3
T_13_22_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n2324
T_13_22_wire_logic_cluster/lc_5/out
T_14_21_sp4_v_t_43
T_14_24_lc_trk_g1_3
T_14_24_wire_logic_cluster/lc_7/in_3

T_13_22_wire_logic_cluster/lc_5/out
T_14_21_sp4_v_t_43
T_13_25_lc_trk_g1_6
T_13_25_input_2_5
T_13_25_wire_logic_cluster/lc_5/in_2

T_13_22_wire_logic_cluster/lc_5/out
T_14_22_sp4_h_l_10
T_15_22_lc_trk_g3_2
T_15_22_wire_logic_cluster/lc_2/in_3

T_13_22_wire_logic_cluster/lc_5/out
T_13_21_lc_trk_g0_5
T_13_21_wire_logic_cluster/lc_0/in_3

T_13_22_wire_logic_cluster/lc_5/out
T_14_22_sp4_h_l_10
T_15_22_lc_trk_g3_2
T_15_22_input_2_7
T_15_22_wire_logic_cluster/lc_7/in_2

T_13_22_wire_logic_cluster/lc_5/out
T_14_22_sp4_h_l_10
T_15_22_lc_trk_g3_2
T_15_22_wire_logic_cluster/lc_1/in_0

T_13_22_wire_logic_cluster/lc_5/out
T_13_22_lc_trk_g1_5
T_13_22_wire_logic_cluster/lc_1/in_3

T_13_22_wire_logic_cluster/lc_5/out
T_14_22_sp4_h_l_10
T_15_22_lc_trk_g3_2
T_15_22_wire_logic_cluster/lc_6/in_1

T_13_22_wire_logic_cluster/lc_5/out
T_13_22_lc_trk_g1_5
T_13_22_input_2_0
T_13_22_wire_logic_cluster/lc_0/in_2

T_13_22_wire_logic_cluster/lc_5/out
T_14_21_sp4_v_t_43
T_15_25_sp4_h_l_0
T_15_25_lc_trk_g0_5
T_15_25_input_2_3
T_15_25_wire_logic_cluster/lc_3/in_2

T_13_22_wire_logic_cluster/lc_5/out
T_13_22_lc_trk_g1_5
T_13_22_wire_logic_cluster/lc_7/in_3

T_13_22_wire_logic_cluster/lc_5/out
T_13_21_lc_trk_g0_5
T_13_21_wire_logic_cluster/lc_2/in_3

T_13_22_wire_logic_cluster/lc_5/out
T_14_21_sp4_v_t_43
T_11_21_sp4_h_l_6
T_11_21_lc_trk_g0_3
T_11_21_wire_logic_cluster/lc_2/in_3

T_13_22_wire_logic_cluster/lc_5/out
T_14_22_sp4_h_l_10
T_15_22_lc_trk_g3_2
T_15_22_wire_logic_cluster/lc_4/in_3

T_13_22_wire_logic_cluster/lc_5/out
T_11_22_sp4_h_l_7
T_10_22_lc_trk_g1_7
T_10_22_wire_logic_cluster/lc_3/in_3

T_13_22_wire_logic_cluster/lc_5/out
T_11_22_sp4_h_l_7
T_10_22_lc_trk_g1_7
T_10_22_wire_logic_cluster/lc_5/in_3

T_13_22_wire_logic_cluster/lc_5/out
T_14_23_lc_trk_g2_5
T_14_23_wire_logic_cluster/lc_6/in_3

T_13_22_wire_logic_cluster/lc_5/out
T_13_21_lc_trk_g0_5
T_13_21_input_2_7
T_13_21_wire_logic_cluster/lc_7/in_2

T_13_22_wire_logic_cluster/lc_5/out
T_11_22_sp4_h_l_7
T_10_22_lc_trk_g1_7
T_10_22_input_2_4
T_10_22_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n23
T_7_28_wire_logic_cluster/lc_5/out
T_6_27_lc_trk_g3_5
T_6_27_wire_logic_cluster/lc_3/in_3

End 

Net : nx.n25_adj_606
T_9_25_wire_logic_cluster/lc_5/out
T_7_25_sp4_h_l_7
T_6_25_lc_trk_g1_7
T_6_25_wire_logic_cluster/lc_3/in_3

End 

Net : nx.n2594
T_11_19_wire_logic_cluster/lc_7/out
T_11_17_sp4_v_t_43
T_8_21_sp4_h_l_6
T_9_21_lc_trk_g3_6
T_9_21_wire_logic_cluster/lc_7/in_0

T_11_19_wire_logic_cluster/lc_7/out
T_10_19_lc_trk_g3_7
T_10_19_input_2_0
T_10_19_wire_logic_cluster/lc_0/in_2

T_11_19_wire_logic_cluster/lc_7/out
T_10_20_lc_trk_g1_7
T_10_20_wire_logic_cluster/lc_4/in_0

End 

Net : nx.n2708
T_6_18_wire_logic_cluster/lc_3/out
T_7_19_lc_trk_g3_3
T_7_19_input_2_2
T_7_19_wire_logic_cluster/lc_2/in_2

T_6_18_wire_logic_cluster/lc_3/out
T_6_18_lc_trk_g2_3
T_6_18_wire_logic_cluster/lc_2/in_3

T_6_18_wire_logic_cluster/lc_3/out
T_6_19_lc_trk_g1_3
T_6_19_input_2_2
T_6_19_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n35
T_9_21_wire_logic_cluster/lc_7/out
T_10_18_sp4_v_t_39
T_11_18_sp4_h_l_7
T_11_18_lc_trk_g1_2
T_11_18_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n40
T_11_18_wire_logic_cluster/lc_2/out
T_11_17_sp4_v_t_36
T_10_20_lc_trk_g2_4
T_10_20_wire_logic_cluster/lc_3/in_3

End 

Net : nx.n2621
T_10_20_wire_logic_cluster/lc_3/out
T_8_20_sp4_h_l_3
T_7_16_sp4_v_t_45
T_6_18_lc_trk_g2_0
T_6_18_wire_logic_cluster/lc_3/in_3

T_10_20_wire_logic_cluster/lc_3/out
T_8_20_sp4_h_l_3
T_7_16_sp4_v_t_45
T_6_18_lc_trk_g2_0
T_6_18_input_2_0
T_6_18_wire_logic_cluster/lc_0/in_2

T_10_20_wire_logic_cluster/lc_3/out
T_9_19_lc_trk_g3_3
T_9_19_wire_logic_cluster/lc_7/in_3

T_10_20_wire_logic_cluster/lc_3/out
T_8_20_sp4_h_l_3
T_7_16_sp4_v_t_45
T_6_18_lc_trk_g2_0
T_6_18_input_2_4
T_6_18_wire_logic_cluster/lc_4/in_2

T_10_20_wire_logic_cluster/lc_3/out
T_9_20_lc_trk_g3_3
T_9_20_input_2_2
T_9_20_wire_logic_cluster/lc_2/in_2

T_10_20_wire_logic_cluster/lc_3/out
T_10_20_lc_trk_g0_3
T_10_20_wire_logic_cluster/lc_0/in_3

T_10_20_wire_logic_cluster/lc_3/out
T_9_20_lc_trk_g3_3
T_9_20_wire_logic_cluster/lc_4/in_0

T_10_20_wire_logic_cluster/lc_3/out
T_8_20_sp4_h_l_3
T_7_16_sp4_v_t_45
T_7_17_lc_trk_g2_5
T_7_17_wire_logic_cluster/lc_0/in_3

T_10_20_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g3_3
T_11_19_wire_logic_cluster/lc_5/in_3

T_10_20_wire_logic_cluster/lc_3/out
T_9_19_lc_trk_g3_3
T_9_19_input_2_2
T_9_19_wire_logic_cluster/lc_2/in_2

T_10_20_wire_logic_cluster/lc_3/out
T_8_20_sp4_h_l_3
T_7_16_sp4_v_t_45
T_6_18_lc_trk_g2_0
T_6_18_wire_logic_cluster/lc_1/in_3

T_10_20_wire_logic_cluster/lc_3/out
T_9_20_lc_trk_g3_3
T_9_20_wire_logic_cluster/lc_5/in_1

T_10_20_wire_logic_cluster/lc_3/out
T_9_19_lc_trk_g3_3
T_9_19_input_2_6
T_9_19_wire_logic_cluster/lc_6/in_2

T_10_20_wire_logic_cluster/lc_3/out
T_8_20_sp4_h_l_3
T_7_20_sp4_v_t_38
T_6_24_lc_trk_g1_3
T_6_24_wire_logic_cluster/lc_3/in_3

T_10_20_wire_logic_cluster/lc_3/out
T_10_19_lc_trk_g1_3
T_10_19_input_2_6
T_10_19_wire_logic_cluster/lc_6/in_2

T_10_20_wire_logic_cluster/lc_3/out
T_10_20_lc_trk_g0_3
T_10_20_input_2_7
T_10_20_wire_logic_cluster/lc_7/in_2

T_10_20_wire_logic_cluster/lc_3/out
T_9_20_lc_trk_g3_3
T_9_20_wire_logic_cluster/lc_7/in_3

T_10_20_wire_logic_cluster/lc_3/out
T_9_19_lc_trk_g3_3
T_9_19_wire_logic_cluster/lc_3/in_3

T_10_20_wire_logic_cluster/lc_3/out
T_9_19_lc_trk_g3_3
T_9_19_input_2_4
T_9_19_wire_logic_cluster/lc_4/in_2

T_10_20_wire_logic_cluster/lc_3/out
T_9_19_lc_trk_g3_3
T_9_19_input_2_0
T_9_19_wire_logic_cluster/lc_0/in_2

T_10_20_wire_logic_cluster/lc_3/out
T_9_19_lc_trk_g3_3
T_9_19_wire_logic_cluster/lc_1/in_3

T_10_20_wire_logic_cluster/lc_3/out
T_10_20_lc_trk_g0_3
T_10_20_input_2_5
T_10_20_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n10761
T_12_21_wire_logic_cluster/lc_6/cout
T_12_21_wire_logic_cluster/lc_7/in_3

Net : nx.n2562
T_12_21_wire_logic_cluster/lc_7/out
T_12_18_sp4_v_t_38
T_11_19_lc_trk_g2_6
T_11_19_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n12595_cascade_
T_5_29_wire_logic_cluster/lc_5/ltout
T_5_29_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n13425
T_7_28_wire_logic_cluster/lc_0/out
T_6_28_lc_trk_g2_0
T_6_28_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n7342
T_5_29_wire_logic_cluster/lc_2/out
T_5_29_lc_trk_g0_2
T_5_29_wire_logic_cluster/lc_5/in_3

T_5_29_wire_logic_cluster/lc_2/out
T_6_28_lc_trk_g2_2
T_6_28_input_2_2
T_6_28_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n10994
T_5_29_wire_logic_cluster/lc_6/out
T_5_28_sp4_v_t_44
T_6_28_sp4_h_l_9
T_7_28_lc_trk_g2_1
T_7_28_wire_logic_cluster/lc_0/in_3

T_5_29_wire_logic_cluster/lc_6/out
T_5_28_lc_trk_g0_6
T_5_28_wire_logic_cluster/lc_2/in_0

T_5_29_wire_logic_cluster/lc_6/out
T_5_28_lc_trk_g0_6
T_5_28_wire_logic_cluster/lc_5/in_1

T_5_29_wire_logic_cluster/lc_6/out
T_5_28_lc_trk_g0_6
T_5_28_wire_logic_cluster/lc_7/in_3

T_5_29_wire_logic_cluster/lc_6/out
T_5_26_sp4_v_t_36
T_5_27_lc_trk_g3_4
T_5_27_wire_logic_cluster/lc_2/in_3

T_5_29_wire_logic_cluster/lc_6/out
T_6_26_sp4_v_t_37
T_6_27_lc_trk_g2_5
T_6_27_wire_logic_cluster/lc_0/in_3

T_5_29_wire_logic_cluster/lc_6/out
T_5_26_sp4_v_t_36
T_5_27_lc_trk_g3_4
T_5_27_input_2_5
T_5_27_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n4_adj_596
T_6_28_wire_logic_cluster/lc_5/out
T_5_27_lc_trk_g2_5
T_5_27_wire_logic_cluster/lc_6/in_3

T_6_28_wire_logic_cluster/lc_5/out
T_6_24_sp4_v_t_47
T_5_26_lc_trk_g2_2
T_5_26_input_2_6
T_5_26_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n37_adj_638
T_13_21_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_47
T_12_19_lc_trk_g0_1
T_12_19_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n2522
T_12_19_wire_logic_cluster/lc_4/out
T_12_17_sp4_v_t_37
T_11_21_lc_trk_g1_0
T_11_21_wire_logic_cluster/lc_4/in_3

T_12_19_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g2_4
T_11_19_wire_logic_cluster/lc_7/in_3

T_12_19_wire_logic_cluster/lc_4/out
T_10_19_sp4_h_l_5
T_9_19_sp4_v_t_46
T_9_20_lc_trk_g3_6
T_9_20_input_2_3
T_9_20_wire_logic_cluster/lc_3/in_2

T_12_19_wire_logic_cluster/lc_4/out
T_13_19_lc_trk_g0_4
T_13_19_wire_logic_cluster/lc_7/in_3

T_12_19_wire_logic_cluster/lc_4/out
T_10_19_sp4_h_l_5
T_9_19_sp4_v_t_46
T_9_21_lc_trk_g2_3
T_9_21_wire_logic_cluster/lc_6/in_3

T_12_19_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g3_4
T_12_19_wire_logic_cluster/lc_6/in_3

T_12_19_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g3_4
T_11_18_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g2_4
T_11_19_input_2_4
T_11_19_wire_logic_cluster/lc_4/in_2

T_12_19_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g3_4
T_11_18_input_2_5
T_11_18_wire_logic_cluster/lc_5/in_2

T_12_19_wire_logic_cluster/lc_4/out
T_11_20_lc_trk_g0_4
T_11_20_wire_logic_cluster/lc_1/in_3

T_12_19_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g3_4
T_11_18_wire_logic_cluster/lc_6/in_3

T_12_19_wire_logic_cluster/lc_4/out
T_10_19_sp4_h_l_5
T_13_19_sp4_v_t_40
T_12_22_lc_trk_g3_0
T_12_22_input_2_5
T_12_22_wire_logic_cluster/lc_5/in_2

T_12_19_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g0_4
T_12_18_wire_logic_cluster/lc_7/in_3

T_12_19_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g0_4
T_12_18_wire_logic_cluster/lc_5/in_3

T_12_19_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g2_4
T_11_19_wire_logic_cluster/lc_3/in_3

T_12_19_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g3_4
T_11_18_input_2_7
T_11_18_wire_logic_cluster/lc_7/in_2

T_12_19_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g3_4
T_11_18_wire_logic_cluster/lc_4/in_3

T_12_19_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g2_4
T_11_19_input_2_0
T_11_19_wire_logic_cluster/lc_0/in_2

T_12_19_wire_logic_cluster/lc_4/out
T_11_20_lc_trk_g0_4
T_11_20_wire_logic_cluster/lc_7/in_3

T_12_19_wire_logic_cluster/lc_4/out
T_11_20_lc_trk_g0_4
T_11_20_input_2_6
T_11_20_wire_logic_cluster/lc_6/in_2

T_12_19_wire_logic_cluster/lc_4/out
T_11_20_lc_trk_g0_4
T_11_20_wire_logic_cluster/lc_3/in_3

End 

Net : nx.n2593
T_11_21_wire_logic_cluster/lc_4/out
T_10_21_sp4_h_l_0
T_9_21_lc_trk_g0_0
T_9_21_wire_logic_cluster/lc_7/in_1

T_11_21_wire_logic_cluster/lc_4/out
T_11_17_sp4_v_t_45
T_10_19_lc_trk_g2_0
T_10_19_wire_logic_cluster/lc_1/in_1

T_11_21_wire_logic_cluster/lc_4/out
T_10_20_lc_trk_g3_4
T_10_20_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n2409
T_13_25_wire_logic_cluster/lc_5/out
T_13_21_sp4_v_t_47
T_14_21_sp4_h_l_10
T_14_21_lc_trk_g0_7
T_14_21_input_2_1
T_14_21_wire_logic_cluster/lc_1/in_2

T_13_25_wire_logic_cluster/lc_5/out
T_13_23_sp4_v_t_39
T_10_27_sp4_h_l_7
T_6_27_sp4_h_l_7
T_7_27_lc_trk_g2_7
T_7_27_input_2_1
T_7_27_wire_logic_cluster/lc_1/in_2

T_13_25_wire_logic_cluster/lc_5/out
T_13_18_sp12_v_t_22
T_13_20_lc_trk_g3_5
T_13_20_input_2_4
T_13_20_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n10745
T_14_23_wire_logic_cluster/lc_2/cout
T_14_23_wire_logic_cluster/lc_3/in_3

Net : nx.n2490
T_10_21_wire_logic_cluster/lc_4/out
T_11_21_sp4_h_l_8
T_13_21_lc_trk_g2_5
T_13_21_wire_logic_cluster/lc_4/in_3

T_10_21_wire_logic_cluster/lc_4/out
T_9_21_sp4_h_l_0
T_12_21_sp4_v_t_40
T_12_22_lc_trk_g2_0
T_12_22_input_2_4
T_12_22_wire_logic_cluster/lc_4/in_2

T_10_21_wire_logic_cluster/lc_4/out
T_11_20_lc_trk_g2_4
T_11_20_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n2458
T_14_23_wire_logic_cluster/lc_3/out
T_12_23_sp4_h_l_3
T_11_19_sp4_v_t_38
T_10_21_lc_trk_g0_3
T_10_21_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n22_adj_637_cascade_
T_13_21_wire_logic_cluster/lc_4/ltout
T_13_21_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n1709
T_6_28_wire_logic_cluster/lc_6/out
T_7_28_lc_trk_g0_6
T_7_28_input_2_6
T_7_28_wire_logic_cluster/lc_6/in_2

T_6_28_wire_logic_cluster/lc_6/out
T_5_28_sp12_h_l_0
T_10_28_lc_trk_g1_4
T_10_28_input_2_1
T_10_28_wire_logic_cluster/lc_1/in_2

T_6_28_wire_logic_cluster/lc_6/out
T_5_27_lc_trk_g2_6
T_5_27_input_2_4
T_5_27_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n1608
T_9_29_wire_logic_cluster/lc_2/out
T_10_26_sp4_v_t_45
T_7_30_sp4_h_l_1
T_7_30_lc_trk_g0_4
T_7_30_input_2_2
T_7_30_wire_logic_cluster/lc_2/in_2

T_9_29_wire_logic_cluster/lc_2/out
T_10_26_sp4_v_t_45
T_10_27_lc_trk_g2_5
T_10_27_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n1669
T_7_31_wire_logic_cluster/lc_0/out
T_7_27_sp4_v_t_37
T_7_28_lc_trk_g3_5
T_7_28_wire_logic_cluster/lc_1/in_3

End 

Net : bfn_7_31_0_
T_7_31_wire_logic_cluster/carry_in_mux/cout
T_7_31_wire_logic_cluster/lc_0/in_3

Net : nx.n1701
T_7_28_wire_logic_cluster/lc_1/out
T_7_28_sp4_h_l_7
T_10_24_sp4_v_t_42
T_10_27_lc_trk_g0_2
T_10_27_wire_logic_cluster/lc_1/in_3

T_7_28_wire_logic_cluster/lc_1/out
T_7_28_sp4_h_l_7
T_10_28_sp4_v_t_42
T_10_29_lc_trk_g3_2
T_10_29_input_2_1
T_10_29_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n22_adj_673_cascade_
T_10_27_wire_logic_cluster/lc_1/ltout
T_10_27_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n10763
T_12_22_wire_logic_cluster/lc_0/cout
T_12_22_wire_logic_cluster/lc_1/in_3

Net : nx.n2560
T_12_22_wire_logic_cluster/lc_1/out
T_12_20_sp4_v_t_47
T_9_20_sp4_h_l_10
T_9_20_lc_trk_g1_7
T_9_20_wire_logic_cluster/lc_3/in_3

End 

Net : nx.n2592
T_9_20_wire_logic_cluster/lc_3/out
T_9_21_lc_trk_g1_3
T_9_21_wire_logic_cluster/lc_7/in_3

T_9_20_wire_logic_cluster/lc_3/out
T_10_19_lc_trk_g3_3
T_10_19_input_2_2
T_10_19_wire_logic_cluster/lc_2/in_2

End 

Net : nx.bit_ctr_31
T_4_30_wire_logic_cluster/lc_7/out
T_5_30_lc_trk_g1_7
T_5_30_input_2_0
T_5_30_wire_logic_cluster/lc_0/in_2

T_4_30_wire_logic_cluster/lc_7/out
T_5_30_lc_trk_g1_7
T_5_30_wire_logic_cluster/lc_1/in_1

T_4_30_wire_logic_cluster/lc_7/out
T_5_30_lc_trk_g0_7
T_5_30_wire_logic_cluster/lc_2/in_3

T_4_30_wire_logic_cluster/lc_7/out
T_5_30_lc_trk_g0_7
T_5_30_wire_logic_cluster/lc_6/in_1

T_4_30_wire_logic_cluster/lc_7/out
T_3_29_lc_trk_g3_7
T_3_29_input_2_6
T_3_29_wire_logic_cluster/lc_6/in_2

T_4_30_wire_logic_cluster/lc_7/out
T_4_30_lc_trk_g1_7
T_4_30_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n10655
T_7_26_wire_logic_cluster/lc_5/cout
T_7_26_wire_logic_cluster/lc_6/in_3

Net : nx.n1995
T_7_26_wire_logic_cluster/lc_6/out
T_7_20_sp12_v_t_23
T_7_22_lc_trk_g2_4
T_7_22_input_2_0
T_7_22_wire_logic_cluster/lc_0/in_2

T_7_26_wire_logic_cluster/lc_6/out
T_7_24_sp4_v_t_41
T_8_24_sp4_h_l_9
T_9_24_lc_trk_g2_1
T_9_24_input_2_7
T_9_24_wire_logic_cluster/lc_7/in_2

T_7_26_wire_logic_cluster/lc_6/out
T_7_24_sp4_v_t_41
T_8_24_sp4_h_l_9
T_11_20_sp4_v_t_44
T_10_23_lc_trk_g3_4
T_10_23_input_2_7
T_10_23_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n2193
T_11_25_wire_logic_cluster/lc_0/out
T_12_24_lc_trk_g2_0
T_12_24_input_2_2
T_12_24_wire_logic_cluster/lc_2/in_2

T_11_25_wire_logic_cluster/lc_0/out
T_11_25_sp4_h_l_5
T_13_25_lc_trk_g3_0
T_13_25_input_2_1
T_13_25_wire_logic_cluster/lc_1/in_2

T_11_25_wire_logic_cluster/lc_0/out
T_11_25_sp4_h_l_5
T_14_21_sp4_v_t_46
T_14_24_lc_trk_g0_6
T_14_24_input_2_6
T_14_24_wire_logic_cluster/lc_6/in_2

End 

Net : bfn_11_25_0_
T_11_25_wire_logic_cluster/carry_in_mux/cout
T_11_25_wire_logic_cluster/lc_0/in_3

Net : nx.bit_ctr_29
T_4_30_wire_logic_cluster/lc_5/out
T_5_30_lc_trk_g1_5
T_5_30_wire_logic_cluster/lc_1/in_3

T_4_30_wire_logic_cluster/lc_5/out
T_5_30_lc_trk_g1_5
T_5_30_wire_logic_cluster/lc_2/in_0

T_4_30_wire_logic_cluster/lc_5/out
T_5_30_lc_trk_g1_5
T_5_30_wire_logic_cluster/lc_3/in_1

T_4_30_wire_logic_cluster/lc_5/out
T_5_30_lc_trk_g1_5
T_5_30_wire_logic_cluster/lc_7/in_1

T_4_30_wire_logic_cluster/lc_5/out
T_4_31_lc_trk_g1_5
T_4_31_input_2_6
T_4_31_wire_logic_cluster/lc_6/in_2

T_4_30_wire_logic_cluster/lc_5/out
T_4_30_lc_trk_g1_5
T_4_30_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n9618
T_5_30_wire_logic_cluster/lc_1/out
T_5_30_lc_trk_g3_1
T_5_30_wire_logic_cluster/lc_3/in_3

T_5_30_wire_logic_cluster/lc_1/out
T_5_30_lc_trk_g0_1
T_5_30_wire_logic_cluster/lc_4/in_1

T_5_30_wire_logic_cluster/lc_1/out
T_5_30_lc_trk_g3_1
T_5_30_input_2_6
T_5_30_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n2908
T_1_23_wire_logic_cluster/lc_2/out
T_2_23_sp4_h_l_4
T_5_19_sp4_v_t_41
T_5_21_lc_trk_g3_4
T_5_21_wire_logic_cluster/lc_6/in_3

T_1_23_wire_logic_cluster/lc_2/out
T_2_23_sp4_h_l_4
T_5_19_sp4_v_t_41
T_5_22_lc_trk_g1_1
T_5_22_input_2_2
T_5_22_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n42_adj_675_cascade_
T_5_21_wire_logic_cluster/lc_6/ltout
T_5_21_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n2002
T_7_25_wire_logic_cluster/lc_7/out
T_5_25_sp12_h_l_1
T_10_25_lc_trk_g0_5
T_10_25_wire_logic_cluster/lc_2/in_3

T_7_25_wire_logic_cluster/lc_7/out
T_7_24_sp4_v_t_46
T_8_24_sp4_h_l_11
T_9_24_lc_trk_g3_3
T_9_24_input_2_0
T_9_24_wire_logic_cluster/lc_0/in_2

T_7_25_wire_logic_cluster/lc_7/out
T_7_24_sp4_v_t_46
T_8_24_sp4_h_l_11
T_11_20_sp4_v_t_46
T_10_23_lc_trk_g3_6
T_10_23_wire_logic_cluster/lc_1/in_0

End 

Net : nx.n10648
T_7_25_wire_logic_cluster/lc_6/cout
T_7_25_wire_logic_cluster/lc_7/in_3

Net : nx.n22_adj_662
T_10_25_wire_logic_cluster/lc_2/out
T_11_21_sp4_v_t_40
T_10_23_lc_trk_g1_5
T_10_23_wire_logic_cluster/lc_3/in_3

End 

Net : nx.n27_adj_665
T_10_23_wire_logic_cluster/lc_3/out
T_9_22_lc_trk_g2_3
T_9_22_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n1806
T_10_27_wire_logic_cluster/lc_5/out
T_8_27_sp4_h_l_7
T_7_27_sp4_v_t_42
T_7_28_lc_trk_g2_2
T_7_28_wire_logic_cluster/lc_5/in_3

T_10_27_wire_logic_cluster/lc_5/out
T_9_27_lc_trk_g3_5
T_9_27_input_2_4
T_9_27_wire_logic_cluster/lc_4/in_2

T_10_27_wire_logic_cluster/lc_5/out
T_10_23_sp4_v_t_47
T_9_25_lc_trk_g0_1
T_9_25_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n9618_cascade_
T_5_30_wire_logic_cluster/lc_1/ltout
T_5_30_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n708
T_5_30_wire_logic_cluster/lc_2/out
T_5_30_lc_trk_g3_2
T_5_30_wire_logic_cluster/lc_4/in_3

T_5_30_wire_logic_cluster/lc_2/out
T_5_30_lc_trk_g3_2
T_5_30_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n1401
T_2_32_wire_logic_cluster/lc_5/out
T_3_32_lc_trk_g0_5
T_3_32_input_2_5
T_3_32_wire_logic_cluster/lc_5/in_2

T_2_32_wire_logic_cluster/lc_5/out
T_3_32_lc_trk_g1_5
T_3_32_wire_logic_cluster/lc_1/in_1

T_2_32_wire_logic_cluster/lc_5/out
T_3_32_sp4_h_l_10
T_5_32_lc_trk_g2_7
T_5_32_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n2489
T_14_23_wire_logic_cluster/lc_4/out
T_14_19_sp4_v_t_45
T_13_21_lc_trk_g2_0
T_13_21_input_2_4
T_13_21_wire_logic_cluster/lc_4/in_2

T_14_23_wire_logic_cluster/lc_4/out
T_14_22_sp4_v_t_40
T_11_22_sp4_h_l_11
T_12_22_lc_trk_g3_3
T_12_22_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n1996
T_7_26_wire_logic_cluster/lc_5/out
T_7_19_sp12_v_t_22
T_7_22_lc_trk_g2_2
T_7_22_wire_logic_cluster/lc_0/in_0

T_7_26_wire_logic_cluster/lc_5/out
T_7_24_sp4_v_t_39
T_8_24_sp4_h_l_2
T_9_24_lc_trk_g2_2
T_9_24_input_2_6
T_9_24_wire_logic_cluster/lc_6/in_2

T_7_26_wire_logic_cluster/lc_5/out
T_8_25_sp4_v_t_43
T_8_21_sp4_v_t_43
T_9_21_sp4_h_l_11
T_9_21_lc_trk_g1_6
T_9_21_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n10654
T_7_26_wire_logic_cluster/lc_4/cout
T_7_26_wire_logic_cluster/lc_5/in_3

Net : nx.n10609
T_7_30_wire_logic_cluster/lc_6/cout
T_7_30_wire_logic_cluster/lc_7/in_3

Net : nx.n1670
T_7_30_wire_logic_cluster/lc_7/out
T_7_29_lc_trk_g0_7
T_7_29_input_2_5
T_7_29_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n2707
T_6_18_wire_logic_cluster/lc_0/out
T_7_19_lc_trk_g3_0
T_7_19_input_2_3
T_7_19_wire_logic_cluster/lc_3/in_2

T_6_18_wire_logic_cluster/lc_0/out
T_5_19_lc_trk_g1_0
T_5_19_input_2_1
T_5_19_wire_logic_cluster/lc_1/in_2

T_6_18_wire_logic_cluster/lc_0/out
T_6_16_sp4_v_t_45
T_6_20_lc_trk_g1_0
T_6_20_input_2_5
T_6_20_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n11674
T_6_28_wire_logic_cluster/lc_7/out
T_5_29_lc_trk_g1_7
T_5_29_wire_logic_cluster/lc_6/in_0

T_6_28_wire_logic_cluster/lc_7/out
T_6_28_lc_trk_g0_7
T_6_28_input_2_3
T_6_28_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n12_adj_621_cascade_
T_1_30_wire_logic_cluster/lc_1/ltout
T_1_30_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n1106
T_5_28_wire_logic_cluster/lc_0/out
T_5_26_sp4_v_t_45
T_2_30_sp4_h_l_8
T_1_30_lc_trk_g1_0
T_1_30_wire_logic_cluster/lc_0/in_3

T_5_28_wire_logic_cluster/lc_0/out
T_5_25_sp4_v_t_40
T_2_29_sp4_h_l_10
T_2_29_lc_trk_g1_7
T_2_29_input_2_4
T_2_29_wire_logic_cluster/lc_4/in_2

T_5_28_wire_logic_cluster/lc_0/out
T_5_26_sp4_v_t_45
T_5_30_sp4_v_t_46
T_2_30_sp4_h_l_5
T_2_30_lc_trk_g1_0
T_2_30_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n1136
T_1_30_wire_logic_cluster/lc_2/out
T_2_30_lc_trk_g1_2
T_2_30_input_2_1
T_2_30_wire_logic_cluster/lc_1/in_2

T_1_30_wire_logic_cluster/lc_2/out
T_2_30_lc_trk_g1_2
T_2_30_wire_logic_cluster/lc_0/in_3

T_1_30_wire_logic_cluster/lc_2/out
T_1_29_sp4_v_t_36
T_1_32_lc_trk_g0_4
T_1_32_wire_logic_cluster/lc_5/in_3

T_1_30_wire_logic_cluster/lc_2/out
T_2_29_lc_trk_g2_2
T_2_29_wire_logic_cluster/lc_7/in_1

T_1_30_wire_logic_cluster/lc_2/out
T_1_30_lc_trk_g3_2
T_1_30_wire_logic_cluster/lc_6/in_3

T_1_30_wire_logic_cluster/lc_2/out
T_1_30_lc_trk_g3_2
T_1_30_wire_logic_cluster/lc_4/in_3

T_1_30_wire_logic_cluster/lc_2/out
T_2_30_lc_trk_g1_2
T_2_30_input_2_5
T_2_30_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n10_adj_619_cascade_
T_1_30_wire_logic_cluster/lc_0/ltout
T_1_30_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n1402
T_3_32_wire_logic_cluster/lc_4/out
T_3_32_lc_trk_g0_4
T_3_32_wire_logic_cluster/lc_5/in_3

T_3_32_wire_logic_cluster/lc_4/out
T_3_32_lc_trk_g0_4
T_3_32_input_2_0
T_3_32_wire_logic_cluster/lc_0/in_2

T_3_32_wire_logic_cluster/lc_4/out
T_4_32_lc_trk_g1_4
T_4_32_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n11738
T_5_30_wire_logic_cluster/lc_3/out
T_5_30_lc_trk_g1_3
T_5_30_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n807
T_5_30_wire_logic_cluster/lc_5/out
T_5_29_lc_trk_g0_5
T_5_29_wire_logic_cluster/lc_4/in_1

T_5_30_wire_logic_cluster/lc_5/out
T_5_29_lc_trk_g1_5
T_5_29_wire_logic_cluster/lc_1/in_3

T_5_30_wire_logic_cluster/lc_5/out
T_5_29_lc_trk_g1_5
T_5_29_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n2509
T_9_20_wire_logic_cluster/lc_0/out
T_10_20_sp4_h_l_0
T_12_20_lc_trk_g2_5
T_12_20_input_2_1
T_12_20_wire_logic_cluster/lc_1/in_2

T_9_20_wire_logic_cluster/lc_0/out
T_10_20_sp4_h_l_0
T_13_16_sp4_v_t_37
T_12_19_lc_trk_g2_5
T_12_19_wire_logic_cluster/lc_2/in_3

T_9_20_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_44
T_11_18_sp4_h_l_9
T_11_18_lc_trk_g0_4
T_11_18_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n13064
T_5_29_wire_logic_cluster/lc_1/out
T_5_29_lc_trk_g0_1
T_5_29_wire_logic_cluster/lc_6/in_1

T_5_29_wire_logic_cluster/lc_1/out
T_6_28_lc_trk_g2_1
T_6_28_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n1205
T_2_30_wire_logic_cluster/lc_0/out
T_1_30_lc_trk_g2_0
T_1_30_wire_logic_cluster/lc_5/in_1

T_2_30_wire_logic_cluster/lc_0/out
T_1_31_lc_trk_g1_0
T_1_31_input_2_5
T_1_31_wire_logic_cluster/lc_5/in_2

T_2_30_wire_logic_cluster/lc_0/out
T_3_30_lc_trk_g0_0
T_3_30_input_2_6
T_3_30_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n1666
T_7_31_wire_logic_cluster/lc_3/out
T_6_30_lc_trk_g3_3
T_6_30_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n10613
T_7_31_wire_logic_cluster/lc_2/cout
T_7_31_wire_logic_cluster/lc_3/in_3

Net : nx.n1698
T_6_30_wire_logic_cluster/lc_7/out
T_6_30_lc_trk_g1_7
T_6_30_wire_logic_cluster/lc_5/in_3

T_6_30_wire_logic_cluster/lc_7/out
T_7_29_sp4_v_t_47
T_8_29_sp4_h_l_3
T_10_29_lc_trk_g2_6
T_10_29_input_2_4
T_10_29_wire_logic_cluster/lc_4/in_2

T_6_30_wire_logic_cluster/lc_7/out
T_5_30_sp4_h_l_6
T_8_26_sp4_v_t_37
T_9_26_sp4_h_l_5
T_9_26_lc_trk_g1_0
T_9_26_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n20_adj_680
T_6_30_wire_logic_cluster/lc_5/out
T_7_30_sp4_h_l_10
T_10_26_sp4_v_t_41
T_10_27_lc_trk_g3_1
T_10_27_input_2_6
T_10_27_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n2787
T_11_20_wire_logic_cluster/lc_5/out
T_11_19_sp4_v_t_42
T_8_23_sp4_h_l_7
T_7_23_lc_trk_g1_7
T_7_23_wire_logic_cluster/lc_1/in_1

T_11_20_wire_logic_cluster/lc_5/out
T_11_19_sp4_v_t_42
T_8_23_sp4_h_l_7
T_4_23_sp4_h_l_7
T_6_23_lc_trk_g3_2
T_6_23_input_2_7
T_6_23_wire_logic_cluster/lc_7/in_2

T_11_20_wire_logic_cluster/lc_5/out
T_11_19_sp4_v_t_42
T_8_23_sp4_h_l_7
T_7_23_lc_trk_g1_7
T_7_23_wire_logic_cluster/lc_3/in_3

End 

Net : nx.n2755
T_7_21_wire_logic_cluster/lc_6/out
T_8_20_sp4_v_t_45
T_9_20_sp4_h_l_8
T_11_20_lc_trk_g3_5
T_11_20_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n10811
T_7_21_wire_logic_cluster/lc_5/cout
T_7_21_wire_logic_cluster/lc_6/in_3

Net : nx.n21
T_11_21_wire_logic_cluster/lc_7/out
T_12_19_sp4_v_t_42
T_12_23_lc_trk_g1_7
T_12_23_wire_logic_cluster/lc_3/in_3

End 

Net : nx.n2196
T_11_24_wire_logic_cluster/lc_5/out
T_11_20_sp4_v_t_47
T_11_21_lc_trk_g3_7
T_11_21_wire_logic_cluster/lc_7/in_3

T_11_24_wire_logic_cluster/lc_5/out
T_12_24_sp4_h_l_10
T_13_24_lc_trk_g3_2
T_13_24_wire_logic_cluster/lc_6/in_1

T_11_24_wire_logic_cluster/lc_5/out
T_11_20_sp4_v_t_47
T_11_22_lc_trk_g2_2
T_11_22_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n10685
T_11_24_wire_logic_cluster/lc_4/cout
T_11_24_wire_logic_cluster/lc_5/in_3

Net : nx.n12347
T_2_26_wire_logic_cluster/lc_7/out
T_2_25_lc_trk_g1_7
T_2_25_input_2_4
T_2_25_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n3116_cascade_
T_1_25_wire_logic_cluster/lc_5/ltout
T_1_25_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n23_adj_700
T_1_25_wire_logic_cluster/lc_6/out
T_2_26_lc_trk_g3_6
T_2_26_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n12327_cascade_
T_2_26_wire_logic_cluster/lc_0/ltout
T_2_26_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n12339
T_2_26_wire_logic_cluster/lc_1/out
T_2_26_lc_trk_g3_1
T_2_26_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n10875
T_3_27_wire_logic_cluster/lc_5/cout
T_3_27_wire_logic_cluster/lc_6/in_3

Net : nx.n46_adj_688
T_1_24_wire_logic_cluster/lc_2/out
T_2_21_sp4_v_t_45
T_3_25_sp4_h_l_2
T_5_25_lc_trk_g2_7
T_5_25_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n50
T_5_25_wire_logic_cluster/lc_4/out
T_3_25_sp4_h_l_5
T_0_25_span4_horz_32
T_1_25_lc_trk_g3_5
T_1_25_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n3095
T_1_23_wire_logic_cluster/lc_0/out
T_1_24_lc_trk_g1_0
T_1_24_wire_logic_cluster/lc_2/in_3

T_1_23_wire_logic_cluster/lc_0/out
T_1_19_sp12_v_t_23
T_1_27_lc_trk_g3_0
T_1_27_input_2_7
T_1_27_wire_logic_cluster/lc_7/in_2

T_1_23_wire_logic_cluster/lc_0/out
T_2_21_sp4_v_t_44
T_2_25_sp4_v_t_37
T_2_26_lc_trk_g3_5
T_2_26_wire_logic_cluster/lc_1/in_3

End 

Net : nx.n3063
T_3_27_wire_logic_cluster/lc_6/out
T_3_27_sp4_h_l_1
T_2_23_sp4_v_t_43
T_0_23_span4_horz_30
T_1_23_lc_trk_g2_3
T_1_23_wire_logic_cluster/lc_0/in_3

End 

Net : nx.n2709
T_9_19_wire_logic_cluster/lc_7/out
T_8_19_sp4_h_l_6
T_7_19_lc_trk_g1_6
T_7_19_input_2_1
T_7_19_wire_logic_cluster/lc_1/in_2

T_9_19_wire_logic_cluster/lc_7/out
T_8_19_sp4_h_l_6
T_4_19_sp4_h_l_9
T_5_19_lc_trk_g3_1
T_5_19_wire_logic_cluster/lc_1/in_3

T_9_19_wire_logic_cluster/lc_7/out
T_8_19_sp4_h_l_6
T_7_19_sp4_v_t_37
T_6_20_lc_trk_g2_5
T_6_20_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n1502
T_5_31_wire_logic_cluster/lc_0/out
T_4_32_lc_trk_g1_0
T_4_32_wire_logic_cluster/lc_7/in_0

T_5_31_wire_logic_cluster/lc_0/out
T_6_32_lc_trk_g2_0
T_6_32_input_2_0
T_6_32_wire_logic_cluster/lc_0/in_2

T_5_31_wire_logic_cluster/lc_0/out
T_6_30_lc_trk_g2_0
T_6_30_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n10623
T_10_29_wire_logic_cluster/lc_0/cout
T_10_29_wire_logic_cluster/lc_1/in_3

Net : nx.n1768
T_10_29_wire_logic_cluster/lc_1/out
T_9_29_sp4_h_l_10
T_8_25_sp4_v_t_38
T_7_28_lc_trk_g2_6
T_7_28_wire_logic_cluster/lc_2/in_0

End 

Net : nx.n1706
T_7_28_wire_logic_cluster/lc_7/out
T_7_27_sp4_v_t_46
T_8_27_sp4_h_l_4
T_11_27_sp4_v_t_41
T_10_28_lc_trk_g3_1
T_10_28_input_2_4
T_10_28_wire_logic_cluster/lc_4/in_2

T_7_28_wire_logic_cluster/lc_7/out
T_7_27_sp4_v_t_46
T_8_27_sp4_h_l_4
T_10_27_lc_trk_g2_1
T_10_27_wire_logic_cluster/lc_1/in_0

T_7_28_wire_logic_cluster/lc_7/out
T_7_27_lc_trk_g0_7
T_7_27_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n34_adj_641
T_12_22_wire_logic_cluster/lc_7/out
T_13_22_lc_trk_g1_7
T_13_22_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n2292
T_14_24_wire_logic_cluster/lc_6/out
T_14_22_sp4_v_t_41
T_11_22_sp4_h_l_4
T_12_22_lc_trk_g3_4
T_12_22_input_2_7
T_12_22_wire_logic_cluster/lc_7/in_2

T_14_24_wire_logic_cluster/lc_6/out
T_15_25_lc_trk_g2_6
T_15_25_input_2_2
T_15_25_wire_logic_cluster/lc_2/in_2

T_14_24_wire_logic_cluster/lc_6/out
T_14_23_lc_trk_g0_6
T_14_23_input_2_6
T_14_23_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n5260
T_6_27_wire_logic_cluster/lc_4/out
T_6_26_sp4_v_t_40
T_5_29_lc_trk_g3_0
T_5_29_wire_logic_cluster/lc_1/in_0

T_6_27_wire_logic_cluster/lc_4/out
T_6_26_sp4_v_t_40
T_5_29_lc_trk_g3_0
T_5_29_wire_logic_cluster/lc_7/in_0

T_6_27_wire_logic_cluster/lc_4/out
T_6_28_lc_trk_g0_4
T_6_28_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n10464
T_2_29_wire_logic_cluster/lc_3/cout
T_2_29_wire_logic_cluster/lc_4/in_3

Net : nx.n1206
T_1_32_wire_logic_cluster/lc_5/out
T_2_30_sp4_v_t_38
T_3_30_sp4_h_l_3
T_2_30_lc_trk_g1_3
T_2_30_wire_logic_cluster/lc_3/in_3

T_1_32_wire_logic_cluster/lc_5/out
T_1_31_lc_trk_g1_5
T_1_31_input_2_4
T_1_31_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n1173
T_2_29_wire_logic_cluster/lc_4/out
T_2_30_lc_trk_g0_4
T_2_30_input_2_0
T_2_30_wire_logic_cluster/lc_0/in_2

End 

Net : nx.n1107
T_5_27_wire_logic_cluster/lc_1/out
T_6_25_sp4_v_t_46
T_3_29_sp4_h_l_11
T_2_29_lc_trk_g0_3
T_2_29_input_2_3
T_2_29_wire_logic_cluster/lc_3/in_2

T_5_27_wire_logic_cluster/lc_1/out
T_6_25_sp4_v_t_46
T_3_29_sp4_h_l_11
T_2_29_sp4_v_t_46
T_1_30_lc_trk_g3_6
T_1_30_wire_logic_cluster/lc_2/in_3

T_5_27_wire_logic_cluster/lc_1/out
T_6_25_sp4_v_t_46
T_3_29_sp4_h_l_11
T_2_29_sp4_v_t_46
T_1_32_lc_trk_g3_6
T_1_32_input_2_5
T_1_32_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n2506
T_13_20_wire_logic_cluster/lc_5/out
T_12_20_lc_trk_g3_5
T_12_20_input_2_4
T_12_20_wire_logic_cluster/lc_4/in_2

T_13_20_wire_logic_cluster/lc_5/out
T_13_20_lc_trk_g1_5
T_13_20_wire_logic_cluster/lc_2/in_0

T_13_20_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g3_5
T_12_19_input_2_6
T_12_19_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n2706
T_6_18_wire_logic_cluster/lc_4/out
T_7_19_lc_trk_g2_4
T_7_19_input_2_4
T_7_19_wire_logic_cluster/lc_4/in_2

T_6_18_wire_logic_cluster/lc_4/out
T_6_18_lc_trk_g1_4
T_6_18_wire_logic_cluster/lc_2/in_1

T_6_18_wire_logic_cluster/lc_4/out
T_5_19_lc_trk_g1_4
T_5_19_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n1202
T_2_29_wire_logic_cluster/lc_7/out
T_1_30_lc_trk_g1_7
T_1_30_wire_logic_cluster/lc_5/in_3

T_2_29_wire_logic_cluster/lc_7/out
T_2_27_sp4_v_t_43
T_2_31_sp4_v_t_39
T_1_32_lc_trk_g2_7
T_1_32_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n10835
T_6_23_wire_logic_cluster/lc_6/cout
T_6_23_wire_logic_cluster/lc_7/in_3

Net : nx.n2886
T_7_23_wire_logic_cluster/lc_3/out
T_5_23_sp4_h_l_3
T_4_23_lc_trk_g1_3
T_4_23_wire_logic_cluster/lc_3/in_3

T_7_23_wire_logic_cluster/lc_3/out
T_7_23_sp4_h_l_11
T_6_23_sp4_v_t_46
T_5_25_lc_trk_g2_3
T_5_25_wire_logic_cluster/lc_0/in_1

T_7_23_wire_logic_cluster/lc_3/out
T_5_23_sp4_h_l_3
T_4_19_sp4_v_t_38
T_4_22_lc_trk_g0_6
T_4_22_input_2_6
T_4_22_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n47_cascade_
T_4_23_wire_logic_cluster/lc_0/ltout
T_4_23_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n2854
T_6_23_wire_logic_cluster/lc_7/out
T_7_23_lc_trk_g0_7
T_7_23_wire_logic_cluster/lc_3/in_0

End 

Net : nx.n38_adj_676
T_4_23_wire_logic_cluster/lc_3/out
T_4_23_lc_trk_g2_3
T_4_23_wire_logic_cluster/lc_0/in_3

End 

Net : nx.n2804
T_11_19_wire_logic_cluster/lc_6/out
T_11_17_sp4_v_t_41
T_8_21_sp4_h_l_9
T_4_21_sp4_h_l_5
T_6_21_lc_trk_g2_0
T_6_21_input_2_6
T_6_21_wire_logic_cluster/lc_6/in_2

T_11_19_wire_logic_cluster/lc_6/out
T_11_17_sp4_v_t_41
T_8_21_sp4_h_l_9
T_7_17_sp4_v_t_39
T_6_20_lc_trk_g2_7
T_6_20_wire_logic_cluster/lc_3/in_0

T_11_19_wire_logic_cluster/lc_6/out
T_11_17_sp4_v_t_41
T_8_21_sp4_h_l_9
T_7_21_sp4_v_t_44
T_7_24_lc_trk_g1_4
T_7_24_input_2_5
T_7_24_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n2720
T_6_19_wire_logic_cluster/lc_6/out
T_5_19_sp12_h_l_0
T_11_19_lc_trk_g0_7
T_11_19_wire_logic_cluster/lc_6/in_3

T_6_19_wire_logic_cluster/lc_6/out
T_6_19_lc_trk_g2_6
T_6_19_wire_logic_cluster/lc_3/in_3

T_6_19_wire_logic_cluster/lc_6/out
T_6_19_lc_trk_g2_6
T_6_19_wire_logic_cluster/lc_2/in_0

T_6_19_wire_logic_cluster/lc_6/out
T_6_20_lc_trk_g1_6
T_6_20_wire_logic_cluster/lc_0/in_3

T_6_19_wire_logic_cluster/lc_6/out
T_5_19_sp12_h_l_0
T_8_19_sp4_h_l_5
T_11_19_sp4_v_t_40
T_11_20_lc_trk_g3_0
T_11_20_input_2_5
T_11_20_wire_logic_cluster/lc_5/in_2

T_6_19_wire_logic_cluster/lc_6/out
T_5_20_lc_trk_g1_6
T_5_20_wire_logic_cluster/lc_2/in_3

T_6_19_wire_logic_cluster/lc_6/out
T_6_20_lc_trk_g1_6
T_6_20_wire_logic_cluster/lc_6/in_1

T_6_19_wire_logic_cluster/lc_6/out
T_5_19_lc_trk_g3_6
T_5_19_wire_logic_cluster/lc_6/in_3

T_6_19_wire_logic_cluster/lc_6/out
T_6_20_lc_trk_g1_6
T_6_20_wire_logic_cluster/lc_4/in_3

T_6_19_wire_logic_cluster/lc_6/out
T_6_20_lc_trk_g1_6
T_6_20_input_2_1
T_6_20_wire_logic_cluster/lc_1/in_2

T_6_19_wire_logic_cluster/lc_6/out
T_6_19_lc_trk_g2_6
T_6_19_wire_logic_cluster/lc_1/in_3

T_6_19_wire_logic_cluster/lc_6/out
T_6_20_lc_trk_g1_6
T_6_20_wire_logic_cluster/lc_5/in_0

T_6_19_wire_logic_cluster/lc_6/out
T_6_19_lc_trk_g2_6
T_6_19_input_2_0
T_6_19_wire_logic_cluster/lc_0/in_2

T_6_19_wire_logic_cluster/lc_6/out
T_6_13_sp12_v_t_23
T_6_24_lc_trk_g3_3
T_6_24_wire_logic_cluster/lc_5/in_1

T_6_19_wire_logic_cluster/lc_6/out
T_5_20_lc_trk_g1_6
T_5_20_input_2_1
T_5_20_wire_logic_cluster/lc_1/in_2

T_6_19_wire_logic_cluster/lc_6/out
T_6_18_lc_trk_g1_6
T_6_18_wire_logic_cluster/lc_6/in_3

T_6_19_wire_logic_cluster/lc_6/out
T_6_20_lc_trk_g1_6
T_6_20_input_2_7
T_6_20_wire_logic_cluster/lc_7/in_2

T_6_19_wire_logic_cluster/lc_6/out
T_6_13_sp12_v_t_23
T_6_24_lc_trk_g3_3
T_6_24_wire_logic_cluster/lc_1/in_3

T_6_19_wire_logic_cluster/lc_6/out
T_7_18_sp4_v_t_45
T_7_21_lc_trk_g1_5
T_7_21_wire_logic_cluster/lc_7/in_1

T_6_19_wire_logic_cluster/lc_6/out
T_7_18_sp4_v_t_45
T_7_22_lc_trk_g1_0
T_7_22_wire_logic_cluster/lc_2/in_1

T_6_19_wire_logic_cluster/lc_6/out
T_7_18_sp4_v_t_45
T_7_22_lc_trk_g1_0
T_7_22_input_2_5
T_7_22_wire_logic_cluster/lc_5/in_2

T_6_19_wire_logic_cluster/lc_6/out
T_7_18_sp4_v_t_45
T_7_22_lc_trk_g1_0
T_7_22_wire_logic_cluster/lc_4/in_3

T_6_19_wire_logic_cluster/lc_6/out
T_6_20_lc_trk_g1_6
T_6_20_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n41
T_10_20_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_44
T_7_19_sp4_h_l_3
T_6_19_lc_trk_g0_3
T_6_19_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n36
T_9_20_wire_logic_cluster/lc_6/out
T_10_20_lc_trk_g1_6
T_10_20_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n2690
T_9_20_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g0_2
T_9_20_wire_logic_cluster/lc_6/in_0

T_9_20_wire_logic_cluster/lc_2/out
T_9_17_sp4_v_t_44
T_6_21_sp4_h_l_2
T_7_21_lc_trk_g2_2
T_7_21_input_2_4
T_7_21_wire_logic_cluster/lc_4/in_2

T_9_20_wire_logic_cluster/lc_2/out
T_7_20_sp4_h_l_1
T_6_20_sp4_v_t_36
T_6_24_lc_trk_g0_1
T_6_24_input_2_5
T_6_24_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n906
T_5_29_wire_logic_cluster/lc_7/out
T_5_29_lc_trk_g2_7
T_5_29_wire_logic_cluster/lc_6/in_3

T_5_29_wire_logic_cluster/lc_7/out
T_6_28_lc_trk_g3_7
T_6_28_input_2_4
T_6_28_wire_logic_cluster/lc_4/in_2

T_5_29_wire_logic_cluster/lc_7/out
T_5_28_lc_trk_g0_7
T_5_28_input_2_5
T_5_28_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n1503
T_4_32_wire_logic_cluster/lc_1/out
T_4_32_lc_trk_g3_1
T_4_32_wire_logic_cluster/lc_7/in_1

T_4_32_wire_logic_cluster/lc_1/out
T_4_32_sp4_h_l_7
T_7_28_sp4_v_t_42
T_6_31_lc_trk_g3_2
T_6_31_input_2_7
T_6_31_wire_logic_cluster/lc_7/in_2

T_4_32_wire_logic_cluster/lc_1/out
T_4_32_sp4_h_l_7
T_7_28_sp4_v_t_42
T_7_29_lc_trk_g2_2
T_7_29_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n1999
T_7_26_wire_logic_cluster/lc_2/out
T_7_26_sp4_h_l_9
T_10_22_sp4_v_t_38
T_9_24_lc_trk_g0_3
T_9_24_input_2_3
T_9_24_wire_logic_cluster/lc_3/in_2

T_7_26_wire_logic_cluster/lc_2/out
T_8_22_sp4_v_t_40
T_9_22_sp4_h_l_10
T_9_22_lc_trk_g0_7
T_9_22_input_2_1
T_9_22_wire_logic_cluster/lc_1/in_2

T_7_26_wire_logic_cluster/lc_2/out
T_8_22_sp4_v_t_40
T_9_22_sp4_h_l_10
T_9_22_lc_trk_g0_7
T_9_22_wire_logic_cluster/lc_3/in_0

End 

Net : nx.n10643
T_7_25_wire_logic_cluster/lc_1/cout
T_7_25_wire_logic_cluster/lc_2/in_3

Net : nx.n10670
T_9_24_wire_logic_cluster/lc_5/cout
T_9_24_wire_logic_cluster/lc_6/in_3

Net : nx.n10644
T_7_25_wire_logic_cluster/lc_2/cout
T_7_25_wire_logic_cluster/lc_3/in_3

Net : nx.n2007
T_7_25_wire_logic_cluster/lc_2/out
T_7_25_sp4_h_l_9
T_10_21_sp4_v_t_38
T_9_23_lc_trk_g0_3
T_9_23_input_2_3
T_9_23_wire_logic_cluster/lc_3/in_2

T_7_25_wire_logic_cluster/lc_2/out
T_7_25_sp4_h_l_9
T_11_25_sp4_h_l_0
T_10_25_lc_trk_g0_0
T_10_25_input_2_2
T_10_25_wire_logic_cluster/lc_2/in_2

T_7_25_wire_logic_cluster/lc_2/out
T_7_25_sp4_h_l_9
T_10_21_sp4_v_t_38
T_10_23_lc_trk_g2_3
T_10_23_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n2063
T_9_24_wire_logic_cluster/lc_6/out
T_9_21_sp4_v_t_36
T_10_21_sp4_h_l_6
T_9_21_lc_trk_g0_6
T_9_21_input_2_4
T_9_21_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n10652
T_7_26_wire_logic_cluster/lc_2/cout
T_7_26_wire_logic_cluster/lc_3/in_3

Net : nx.n10651
T_7_26_wire_logic_cluster/lc_1/cout
T_7_26_wire_logic_cluster/lc_2/in_3

Net : nx.n2006
T_7_25_wire_logic_cluster/lc_3/out
T_7_25_sp4_h_l_11
T_10_21_sp4_v_t_40
T_9_23_lc_trk_g1_5
T_9_23_input_2_4
T_9_23_wire_logic_cluster/lc_4/in_2

T_7_25_wire_logic_cluster/lc_3/out
T_7_24_lc_trk_g0_3
T_7_24_input_2_7
T_7_24_wire_logic_cluster/lc_7/in_2

T_7_25_wire_logic_cluster/lc_3/out
T_7_25_sp4_h_l_11
T_6_21_sp4_v_t_41
T_7_21_sp4_h_l_9
T_9_21_lc_trk_g2_4
T_9_21_wire_logic_cluster/lc_1/in_3

End 

Net : nx.n1998
T_7_26_wire_logic_cluster/lc_3/out
T_7_26_sp4_h_l_11
T_10_22_sp4_v_t_46
T_9_24_lc_trk_g0_0
T_9_24_input_2_4
T_9_24_wire_logic_cluster/lc_4/in_2

T_7_26_wire_logic_cluster/lc_3/out
T_7_26_sp4_h_l_11
T_6_22_sp4_v_t_41
T_7_22_sp4_h_l_4
T_9_22_lc_trk_g3_1
T_9_22_wire_logic_cluster/lc_1/in_3

T_7_26_wire_logic_cluster/lc_3/out
T_7_26_sp4_h_l_11
T_10_22_sp4_v_t_46
T_10_24_lc_trk_g3_3
T_10_24_input_2_4
T_10_24_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n19_cascade_
T_6_27_wire_logic_cluster/lc_2/ltout
T_6_27_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n1809
T_7_27_wire_logic_cluster/lc_0/out
T_7_27_sp4_h_l_5
T_6_27_lc_trk_g0_5
T_6_27_wire_logic_cluster/lc_2/in_3

T_7_27_wire_logic_cluster/lc_0/out
T_7_27_sp4_h_l_5
T_9_27_lc_trk_g3_0
T_9_27_input_2_1
T_9_27_wire_logic_cluster/lc_1/in_2

T_7_27_wire_logic_cluster/lc_0/out
T_6_26_lc_trk_g3_0
T_6_26_wire_logic_cluster/lc_0/in_3

End 

Net : nx.n2103
T_9_22_wire_logic_cluster/lc_0/out
T_9_22_lc_trk_g1_0
T_9_22_wire_logic_cluster/lc_5/in_0

T_9_22_wire_logic_cluster/lc_0/out
T_9_19_sp4_v_t_40
T_10_23_sp4_h_l_5
T_11_23_lc_trk_g3_5
T_11_23_wire_logic_cluster/lc_7/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_9_19_sp4_v_t_40
T_10_23_sp4_h_l_5
T_11_23_lc_trk_g2_5
T_11_23_wire_logic_cluster/lc_7/in_0

End 

Net : nx.n28_adj_669
T_9_22_wire_logic_cluster/lc_5/out
T_10_21_sp4_v_t_43
T_10_24_lc_trk_g1_3
T_10_24_wire_logic_cluster/lc_1/in_3

End 

Net : nx.n1997
T_7_26_wire_logic_cluster/lc_4/out
T_7_18_sp12_v_t_23
T_7_22_lc_trk_g3_0
T_7_22_wire_logic_cluster/lc_0/in_1

T_7_26_wire_logic_cluster/lc_4/out
T_7_24_sp4_v_t_37
T_8_24_sp4_h_l_0
T_9_24_lc_trk_g3_0
T_9_24_input_2_5
T_9_24_wire_logic_cluster/lc_5/in_2

T_7_26_wire_logic_cluster/lc_4/out
T_7_24_sp4_v_t_37
T_8_24_sp4_h_l_0
T_11_20_sp4_v_t_37
T_10_23_lc_trk_g2_5
T_10_23_input_2_5
T_10_23_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n10653
T_7_26_wire_logic_cluster/lc_3/cout
T_7_26_wire_logic_cluster/lc_4/in_3

Net : nx.n2093
T_9_25_wire_logic_cluster/lc_0/out
T_10_24_lc_trk_g2_0
T_10_24_wire_logic_cluster/lc_5/in_3

T_9_25_wire_logic_cluster/lc_0/out
T_9_25_sp4_h_l_5
T_11_25_lc_trk_g3_0
T_11_25_wire_logic_cluster/lc_1/in_0

T_9_25_wire_logic_cluster/lc_0/out
T_9_25_sp4_h_l_5
T_11_25_lc_trk_g2_0
T_11_25_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n27_adj_671
T_10_24_wire_logic_cluster/lc_5/out
T_10_24_lc_trk_g3_5
T_10_24_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n3007
T_1_23_wire_logic_cluster/lc_3/out
T_1_22_sp4_v_t_38
T_2_26_sp4_h_l_9
T_3_26_lc_trk_g2_1
T_3_26_input_2_3
T_3_26_wire_logic_cluster/lc_3/in_2

T_1_23_wire_logic_cluster/lc_3/out
T_2_24_lc_trk_g2_3
T_2_24_wire_logic_cluster/lc_1/in_0

End 

Net : nx.n2692
T_10_20_wire_logic_cluster/lc_0/out
T_9_20_lc_trk_g3_0
T_9_20_wire_logic_cluster/lc_6/in_1

T_10_20_wire_logic_cluster/lc_0/out
T_10_17_sp4_v_t_40
T_7_21_sp4_h_l_5
T_7_21_lc_trk_g0_0
T_7_21_input_2_2
T_7_21_wire_logic_cluster/lc_2/in_2

T_10_20_wire_logic_cluster/lc_0/out
T_10_17_sp4_v_t_40
T_7_21_sp4_h_l_5
T_6_21_sp4_v_t_46
T_6_24_lc_trk_g1_6
T_6_24_input_2_1
T_6_24_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n10642
T_7_25_wire_logic_cluster/lc_0/cout
T_7_25_wire_logic_cluster/lc_1/in_3

Net : nx.n2000
T_7_26_wire_logic_cluster/lc_1/out
T_8_24_sp4_v_t_46
T_9_24_sp4_h_l_11
T_9_24_lc_trk_g0_6
T_9_24_input_2_2
T_9_24_wire_logic_cluster/lc_2/in_2

T_7_26_wire_logic_cluster/lc_1/out
T_8_22_sp4_v_t_38
T_9_22_sp4_h_l_8
T_9_22_lc_trk_g1_5
T_9_22_wire_logic_cluster/lc_1/in_1

T_7_26_wire_logic_cluster/lc_1/out
T_8_22_sp4_v_t_38
T_9_22_sp4_h_l_8
T_9_22_lc_trk_g1_5
T_9_22_input_2_4
T_9_22_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n10647
T_7_25_wire_logic_cluster/lc_5/cout
T_7_25_wire_logic_cluster/lc_6/in_3

Net : nx.n10650
T_7_26_wire_logic_cluster/lc_0/cout
T_7_26_wire_logic_cluster/lc_1/in_3

Net : nx.n2005
T_7_25_wire_logic_cluster/lc_4/out
T_7_23_sp4_v_t_37
T_8_23_sp4_h_l_0
T_9_23_lc_trk_g3_0
T_9_23_input_2_5
T_9_23_wire_logic_cluster/lc_5/in_2

T_7_25_wire_logic_cluster/lc_4/out
T_7_24_lc_trk_g0_4
T_7_24_wire_logic_cluster/lc_7/in_3

T_7_25_wire_logic_cluster/lc_4/out
T_7_21_sp4_v_t_45
T_8_21_sp4_h_l_1
T_9_21_lc_trk_g3_1
T_9_21_input_2_0
T_9_21_wire_logic_cluster/lc_0/in_2

End 

Net : bfn_7_26_0_
T_7_26_wire_logic_cluster/carry_in_mux/cout
T_7_26_wire_logic_cluster/lc_0/in_3

Net : nx.n10646
T_7_25_wire_logic_cluster/lc_4/cout
T_7_25_wire_logic_cluster/lc_5/in_3

Net : nx.n10645
T_7_25_wire_logic_cluster/lc_3/cout
T_7_25_wire_logic_cluster/lc_4/in_3

Net : nx.n2008
T_7_25_wire_logic_cluster/lc_1/out
T_8_23_sp4_v_t_46
T_9_23_sp4_h_l_11
T_9_23_lc_trk_g0_6
T_9_23_input_2_2
T_9_23_wire_logic_cluster/lc_2/in_2

T_7_25_wire_logic_cluster/lc_1/out
T_7_24_lc_trk_g1_1
T_7_24_wire_logic_cluster/lc_7/in_1

T_7_25_wire_logic_cluster/lc_1/out
T_8_25_sp4_h_l_2
T_11_21_sp4_v_t_39
T_10_24_lc_trk_g2_7
T_10_24_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n2003
T_7_25_wire_logic_cluster/lc_6/out
T_7_23_sp4_v_t_41
T_8_23_sp4_h_l_9
T_9_23_lc_trk_g2_1
T_9_23_input_2_7
T_9_23_wire_logic_cluster/lc_7/in_2

T_7_25_wire_logic_cluster/lc_6/out
T_7_23_sp4_v_t_41
T_8_23_sp4_h_l_9
T_10_23_lc_trk_g2_4
T_10_23_wire_logic_cluster/lc_3/in_1

T_7_25_wire_logic_cluster/lc_6/out
T_7_23_sp4_v_t_41
T_8_23_sp4_h_l_9
T_10_23_lc_trk_g2_4
T_10_23_wire_logic_cluster/lc_0/in_0

End 

Net : nx.n2001
T_7_26_wire_logic_cluster/lc_0/out
T_8_24_sp4_v_t_44
T_9_24_sp4_h_l_2
T_9_24_lc_trk_g0_7
T_9_24_input_2_1
T_9_24_wire_logic_cluster/lc_1/in_2

T_7_26_wire_logic_cluster/lc_0/out
T_7_22_sp4_v_t_37
T_8_22_sp4_h_l_5
T_9_22_lc_trk_g2_5
T_9_22_wire_logic_cluster/lc_1/in_0

T_7_26_wire_logic_cluster/lc_0/out
T_7_22_sp4_v_t_37
T_8_22_sp4_h_l_5
T_9_22_lc_trk_g2_5
T_9_22_wire_logic_cluster/lc_7/in_0

End 

Net : nx.n2004
T_7_25_wire_logic_cluster/lc_5/out
T_7_23_sp4_v_t_39
T_8_23_sp4_h_l_2
T_9_23_lc_trk_g2_2
T_9_23_input_2_6
T_9_23_wire_logic_cluster/lc_6/in_2

T_7_25_wire_logic_cluster/lc_5/out
T_7_24_lc_trk_g0_5
T_7_24_wire_logic_cluster/lc_7/in_0

T_7_25_wire_logic_cluster/lc_5/out
T_6_25_sp4_h_l_2
T_9_21_sp4_v_t_45
T_9_22_lc_trk_g3_5
T_9_22_input_2_0
T_9_22_wire_logic_cluster/lc_0/in_2

End 

Net : nx.n1708
T_7_29_wire_logic_cluster/lc_4/out
T_7_28_sp4_v_t_40
T_8_28_sp4_h_l_5
T_10_28_lc_trk_g2_0
T_10_28_input_2_2
T_10_28_wire_logic_cluster/lc_2/in_2

T_7_29_wire_logic_cluster/lc_4/out
T_7_28_sp4_v_t_40
T_8_28_sp4_h_l_5
T_11_24_sp4_v_t_40
T_10_27_lc_trk_g3_0
T_10_27_wire_logic_cluster/lc_6/in_1

T_7_29_wire_logic_cluster/lc_4/out
T_6_29_sp4_h_l_0
T_9_25_sp4_v_t_37
T_9_26_lc_trk_g2_5
T_9_26_input_2_5
T_9_26_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n2691
T_9_20_wire_logic_cluster/lc_4/out
T_9_20_lc_trk_g1_4
T_9_20_wire_logic_cluster/lc_6/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_8_20_sp4_h_l_0
T_7_20_sp4_v_t_43
T_7_21_lc_trk_g2_3
T_7_21_input_2_3
T_7_21_wire_logic_cluster/lc_3/in_2

T_9_20_wire_logic_cluster/lc_4/out
T_8_20_sp4_h_l_0
T_7_20_sp4_v_t_43
T_7_22_lc_trk_g2_6
T_7_22_input_2_4
T_7_22_wire_logic_cluster/lc_4/in_2

End 

Net : bfn_14_23_0_
T_14_23_wire_logic_cluster/carry_in_mux/cout
T_14_23_wire_logic_cluster/lc_0/in_3

Net : nx.n38_adj_612_cascade_
T_12_19_wire_logic_cluster/lc_3/ltout
T_12_19_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n2493
T_10_22_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g1_6
T_10_21_wire_logic_cluster/lc_6/in_3

T_10_22_wire_logic_cluster/lc_6/out
T_10_22_sp4_h_l_1
T_12_22_lc_trk_g2_4
T_12_22_wire_logic_cluster/lc_1/in_1

T_10_22_wire_logic_cluster/lc_6/out
T_10_22_sp4_h_l_1
T_9_18_sp4_v_t_43
T_9_20_lc_trk_g2_6
T_9_20_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n33
T_10_21_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_41
T_11_19_sp4_h_l_4
T_12_19_lc_trk_g2_4
T_12_19_wire_logic_cluster/lc_3/in_3

End 

Net : nx.n2461
T_14_23_wire_logic_cluster/lc_0/out
T_15_23_sp4_h_l_0
T_11_23_sp4_h_l_0
T_10_19_sp4_v_t_37
T_10_22_lc_trk_g0_5
T_10_22_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n2296
T_11_21_wire_logic_cluster/lc_1/out
T_11_22_lc_trk_g1_1
T_11_22_wire_logic_cluster/lc_5/in_3

T_11_21_wire_logic_cluster/lc_1/out
T_12_21_sp4_h_l_2
T_15_21_sp4_v_t_39
T_15_24_lc_trk_g1_7
T_15_24_input_2_6
T_15_24_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n30_adj_640
T_11_22_wire_logic_cluster/lc_5/out
T_12_22_lc_trk_g1_5
T_12_22_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n1796
T_10_29_wire_logic_cluster/lc_5/out
T_10_25_sp4_v_t_47
T_9_26_lc_trk_g3_7
T_9_26_input_2_0
T_9_26_wire_logic_cluster/lc_0/in_2

T_10_29_wire_logic_cluster/lc_5/out
T_9_28_lc_trk_g2_5
T_9_28_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n22
T_9_26_wire_logic_cluster/lc_0/out
T_6_26_sp12_h_l_0
T_6_26_lc_trk_g1_3
T_6_26_input_2_4
T_6_26_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n3087
T_2_24_wire_logic_cluster/lc_3/out
T_2_24_lc_trk_g1_3
T_2_24_wire_logic_cluster/lc_5/in_1

T_2_24_wire_logic_cluster/lc_3/out
T_2_24_sp4_h_l_11
T_1_24_sp4_v_t_40
T_1_28_lc_trk_g1_5
T_1_28_wire_logic_cluster/lc_7/in_1

T_2_24_wire_logic_cluster/lc_3/out
T_2_20_sp4_v_t_43
T_1_22_lc_trk_g1_6
T_1_22_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n3055
T_3_28_wire_logic_cluster/lc_6/out
T_3_26_sp4_v_t_41
T_3_22_sp4_v_t_41
T_2_24_lc_trk_g0_4
T_2_24_wire_logic_cluster/lc_3/in_3

End 

Net : nx.n10883
T_3_28_wire_logic_cluster/lc_5/cout
T_3_28_wire_logic_cluster/lc_6/in_3

Net : nx.n2194
T_11_24_wire_logic_cluster/lc_7/out
T_12_24_lc_trk_g0_7
T_12_24_wire_logic_cluster/lc_2/in_1

T_11_24_wire_logic_cluster/lc_7/out
T_11_21_sp4_v_t_38
T_12_25_sp4_h_l_3
T_13_25_lc_trk_g3_3
T_13_25_input_2_0
T_13_25_wire_logic_cluster/lc_0/in_2

T_11_24_wire_logic_cluster/lc_7/out
T_11_21_sp4_v_t_38
T_11_22_lc_trk_g2_6
T_11_22_input_2_4
T_11_22_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n10687
T_11_24_wire_logic_cluster/lc_6/cout
T_11_24_wire_logic_cluster/lc_7/in_3

Net : nx.n1009
T_5_28_wire_logic_cluster/lc_2/out
T_5_25_sp4_v_t_44
T_5_26_lc_trk_g3_4
T_5_26_input_2_1
T_5_26_wire_logic_cluster/lc_1/in_2

T_5_28_wire_logic_cluster/lc_2/out
T_5_27_lc_trk_g0_2
T_5_27_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n10470
T_5_26_wire_logic_cluster/lc_2/cout
T_5_26_wire_logic_cluster/lc_3/in_3

Net : nx.n1074
T_5_26_wire_logic_cluster/lc_3/out
T_6_25_sp4_v_t_39
T_5_28_lc_trk_g2_7
T_5_28_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n10684
T_11_24_wire_logic_cluster/lc_3/cout
T_11_24_wire_logic_cluster/lc_4/in_3

Net : nx.n2197
T_11_24_wire_logic_cluster/lc_4/out
T_11_20_sp4_v_t_45
T_11_21_lc_trk_g2_5
T_11_21_input_2_7
T_11_21_wire_logic_cluster/lc_7/in_2

T_11_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_8
T_13_24_lc_trk_g2_0
T_13_24_wire_logic_cluster/lc_5/in_1

T_11_24_wire_logic_cluster/lc_4/out
T_11_20_sp4_v_t_45
T_11_21_lc_trk_g2_5
T_11_21_wire_logic_cluster/lc_1/in_0

End 

Net : bfn_12_22_0_
T_12_22_wire_logic_cluster/carry_in_mux/cout
T_12_22_wire_logic_cluster/lc_0/in_3

Net : nx.n2561
T_12_22_wire_logic_cluster/lc_0/out
T_11_21_lc_trk_g3_0
T_11_21_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n41_adj_643
T_6_20_wire_logic_cluster/lc_3/out
T_7_19_sp4_v_t_39
T_7_23_lc_trk_g1_2
T_7_23_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n10463
T_2_29_wire_logic_cluster/lc_2/cout
T_2_29_wire_logic_cluster/lc_3/in_3

Net : nx.n1174
T_2_29_wire_logic_cluster/lc_3/out
T_2_28_sp4_v_t_38
T_1_32_lc_trk_g1_3
T_1_32_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n1605
T_9_29_wire_logic_cluster/lc_4/out
T_8_29_sp4_h_l_0
T_7_29_sp4_v_t_43
T_7_30_lc_trk_g2_3
T_7_30_input_2_5
T_7_30_wire_logic_cluster/lc_5/in_2

T_9_29_wire_logic_cluster/lc_4/out
T_9_29_lc_trk_g0_4
T_9_29_wire_logic_cluster/lc_3/in_3

T_9_29_wire_logic_cluster/lc_4/out
T_7_29_sp4_h_l_5
T_6_29_lc_trk_g1_5
T_6_29_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n1797
T_9_26_wire_logic_cluster/lc_6/out
T_9_26_lc_trk_g1_6
T_9_26_wire_logic_cluster/lc_0/in_3

T_9_26_wire_logic_cluster/lc_6/out
T_9_25_sp4_v_t_44
T_9_28_lc_trk_g1_4
T_9_28_input_2_5
T_9_28_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n10626
T_10_29_wire_logic_cluster/lc_3/cout
T_10_29_wire_logic_cluster/lc_4/in_3

Net : nx.n1765
T_10_29_wire_logic_cluster/lc_4/out
T_10_28_sp4_v_t_40
T_10_24_sp4_v_t_40
T_9_26_lc_trk_g1_5
T_9_26_input_2_6
T_9_26_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n1403
T_4_31_wire_logic_cluster/lc_2/out
T_3_32_lc_trk_g0_2
T_3_32_wire_logic_cluster/lc_5/in_1

T_4_31_wire_logic_cluster/lc_2/out
T_3_31_lc_trk_g3_2
T_3_31_input_2_7
T_3_31_wire_logic_cluster/lc_7/in_2

T_4_31_wire_logic_cluster/lc_2/out
T_5_31_lc_trk_g0_2
T_5_31_input_2_0
T_5_31_wire_logic_cluster/lc_0/in_2

End 

Net : nx.n2100
T_9_22_wire_logic_cluster/lc_7/out
T_9_22_lc_trk_g1_7
T_9_22_wire_logic_cluster/lc_5/in_3

T_9_22_wire_logic_cluster/lc_7/out
T_9_22_sp4_h_l_3
T_12_22_sp4_v_t_45
T_11_24_lc_trk_g0_3
T_11_24_wire_logic_cluster/lc_2/in_1

T_9_22_wire_logic_cluster/lc_7/out
T_9_22_sp4_h_l_3
T_12_22_sp4_v_t_38
T_11_24_lc_trk_g1_3
T_11_24_wire_logic_cluster/lc_2/in_0

End 

Net : nx.n1707
T_10_27_wire_logic_cluster/lc_4/out
T_10_28_lc_trk_g0_4
T_10_28_wire_logic_cluster/lc_3/in_1

T_10_27_wire_logic_cluster/lc_4/out
T_10_27_lc_trk_g1_4
T_10_27_input_2_1
T_10_27_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n2507
T_11_22_wire_logic_cluster/lc_1/out
T_12_19_sp4_v_t_43
T_12_20_lc_trk_g2_3
T_12_20_input_2_3
T_12_20_wire_logic_cluster/lc_3/in_2

T_11_22_wire_logic_cluster/lc_1/out
T_10_22_sp4_h_l_10
T_13_18_sp4_v_t_41
T_13_21_lc_trk_g1_1
T_13_21_wire_logic_cluster/lc_5/in_3

T_11_22_wire_logic_cluster/lc_1/out
T_11_18_sp4_v_t_39
T_11_19_lc_trk_g2_7
T_11_19_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n18
T_9_29_wire_logic_cluster/lc_3/out
T_7_29_sp4_h_l_3
T_6_29_lc_trk_g0_3
T_6_29_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n10686
T_11_24_wire_logic_cluster/lc_5/cout
T_11_24_wire_logic_cluster/lc_6/in_3

Net : nx.n1697
T_7_31_wire_logic_cluster/lc_4/out
T_6_30_lc_trk_g2_4
T_6_30_wire_logic_cluster/lc_5/in_1

T_7_31_wire_logic_cluster/lc_4/out
T_7_29_sp4_v_t_37
T_8_29_sp4_h_l_5
T_10_29_lc_trk_g3_0
T_10_29_input_2_5
T_10_29_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n2195
T_11_24_wire_logic_cluster/lc_6/out
T_12_24_lc_trk_g0_6
T_12_24_wire_logic_cluster/lc_2/in_0

T_11_24_wire_logic_cluster/lc_6/out
T_11_24_sp4_h_l_1
T_13_24_lc_trk_g3_4
T_13_24_input_2_7
T_13_24_wire_logic_cluster/lc_7/in_2

T_11_24_wire_logic_cluster/lc_6/out
T_11_21_sp4_v_t_36
T_11_22_lc_trk_g3_4
T_11_22_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n2492
T_10_21_wire_logic_cluster/lc_7/out
T_10_21_lc_trk_g1_7
T_10_21_wire_logic_cluster/lc_6/in_0

T_10_21_wire_logic_cluster/lc_7/out
T_9_21_sp4_h_l_6
T_12_21_sp4_v_t_46
T_12_22_lc_trk_g3_6
T_12_22_wire_logic_cluster/lc_2/in_1

T_10_21_wire_logic_cluster/lc_7/out
T_11_20_lc_trk_g3_7
T_11_20_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n10743
T_14_23_wire_logic_cluster/lc_0/cout
T_14_23_wire_logic_cluster/lc_1/in_3

Net : nx.n2460
T_14_23_wire_logic_cluster/lc_1/out
T_14_21_sp4_v_t_47
T_11_21_sp4_h_l_10
T_10_21_lc_trk_g1_2
T_10_21_input_2_7
T_10_21_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n1699
T_7_31_wire_logic_cluster/lc_5/out
T_8_27_sp4_v_t_46
T_9_27_sp4_h_l_11
T_10_27_lc_trk_g2_3
T_10_27_wire_logic_cluster/lc_2/in_1

T_7_31_wire_logic_cluster/lc_5/out
T_8_29_sp4_v_t_38
T_9_29_sp4_h_l_3
T_10_29_lc_trk_g2_3
T_10_29_input_2_3
T_10_29_wire_logic_cluster/lc_3/in_2

T_7_31_wire_logic_cluster/lc_5/out
T_8_27_sp4_v_t_46
T_9_27_sp4_h_l_11
T_10_27_lc_trk_g2_3
T_10_27_input_2_3
T_10_27_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n10612
T_7_31_wire_logic_cluster/lc_1/cout
T_7_31_wire_logic_cluster/lc_2/in_3

Net : nx.n1667
T_7_31_wire_logic_cluster/lc_2/out
T_7_31_lc_trk_g3_2
T_7_31_input_2_5
T_7_31_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n2658
T_10_19_wire_logic_cluster/lc_3/out
T_9_20_lc_trk_g0_3
T_9_20_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n2607
T_13_19_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_43
T_10_17_sp4_h_l_0
T_10_17_lc_trk_g0_5
T_10_17_input_2_3
T_10_17_wire_logic_cluster/lc_3/in_2

T_13_19_wire_logic_cluster/lc_7/out
T_12_19_sp4_h_l_6
T_11_19_lc_trk_g1_6
T_11_19_wire_logic_cluster/lc_2/in_1

T_13_19_wire_logic_cluster/lc_7/out
T_12_19_sp4_h_l_6
T_8_19_sp4_h_l_2
T_7_15_sp4_v_t_39
T_6_18_lc_trk_g2_7
T_6_18_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n10786
T_10_19_wire_logic_cluster/lc_2/cout
T_10_19_wire_logic_cluster/lc_3/in_3

Net : nx.n7084_cascade_
T_5_29_wire_logic_cluster/lc_3/ltout
T_5_29_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n2702
T_7_17_wire_logic_cluster/lc_0/out
T_7_13_sp12_v_t_23
T_7_20_lc_trk_g3_3
T_7_20_input_2_0
T_7_20_wire_logic_cluster/lc_0/in_2

T_7_17_wire_logic_cluster/lc_0/out
T_6_18_lc_trk_g0_0
T_6_18_wire_logic_cluster/lc_2/in_0

T_7_17_wire_logic_cluster/lc_0/out
T_6_18_lc_trk_g0_0
T_6_18_input_2_6
T_6_18_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n1509
T_4_32_wire_logic_cluster/lc_2/out
T_4_31_sp4_v_t_36
T_5_31_sp4_h_l_1
T_6_31_lc_trk_g2_1
T_6_31_input_2_1
T_6_31_wire_logic_cluster/lc_1/in_2

T_4_32_wire_logic_cluster/lc_2/out
T_4_31_sp4_v_t_36
T_5_31_sp4_h_l_1
T_8_31_sp4_v_t_36
T_8_29_sp4_v_t_36
T_9_29_sp4_h_l_6
T_9_29_lc_trk_g0_3
T_9_29_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n2906
T_5_21_wire_logic_cluster/lc_3/out
T_5_21_lc_trk_g1_3
T_5_21_wire_logic_cluster/lc_6/in_0

T_5_21_wire_logic_cluster/lc_3/out
T_5_22_lc_trk_g1_3
T_5_22_input_2_4
T_5_22_wire_logic_cluster/lc_4/in_2

T_5_21_wire_logic_cluster/lc_3/out
T_4_21_lc_trk_g2_3
T_4_21_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n10601
T_6_32_wire_logic_cluster/lc_1/cout
T_6_32_wire_logic_cluster/lc_2/in_3

Net : nx.n1567
T_6_32_wire_logic_cluster/lc_2/out
T_7_29_sp4_v_t_45
T_6_30_lc_trk_g3_5
T_6_30_input_2_6
T_6_30_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n1599
T_6_30_wire_logic_cluster/lc_6/out
T_6_30_lc_trk_g2_6
T_6_30_wire_logic_cluster/lc_0/in_0

T_6_30_wire_logic_cluster/lc_6/out
T_7_31_lc_trk_g3_6
T_7_31_input_2_3
T_7_31_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n2303
T_14_23_wire_logic_cluster/lc_7/out
T_14_22_sp4_v_t_46
T_11_22_sp4_h_l_5
T_12_22_lc_trk_g2_5
T_12_22_wire_logic_cluster/lc_7/in_0

T_14_23_wire_logic_cluster/lc_7/out
T_15_23_lc_trk_g0_7
T_15_23_input_2_7
T_15_23_wire_logic_cluster/lc_7/in_2

T_14_23_wire_logic_cluster/lc_7/out
T_15_22_lc_trk_g2_7
T_15_22_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n739_cascade_
T_5_30_wire_logic_cluster/lc_4/ltout
T_5_30_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n2901
T_5_21_wire_logic_cluster/lc_4/out
T_5_21_lc_trk_g1_4
T_5_21_wire_logic_cluster/lc_6/in_1

T_5_21_wire_logic_cluster/lc_4/out
T_5_20_sp4_v_t_40
T_5_23_lc_trk_g1_0
T_5_23_input_2_1
T_5_23_wire_logic_cluster/lc_1/in_2

T_5_21_wire_logic_cluster/lc_4/out
T_5_20_sp4_v_t_40
T_4_23_lc_trk_g3_0
T_4_23_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n49_cascade_
T_2_24_wire_logic_cluster/lc_1/ltout
T_2_24_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n3017
T_2_24_wire_logic_cluster/lc_2/out
T_3_21_sp4_v_t_45
T_4_25_sp4_h_l_8
T_4_25_lc_trk_g1_5
T_4_25_wire_logic_cluster/lc_5/in_3

T_2_24_wire_logic_cluster/lc_2/out
T_3_21_sp4_v_t_45
T_4_25_sp4_h_l_8
T_6_25_lc_trk_g3_5
T_6_25_wire_logic_cluster/lc_1/in_3

T_2_24_wire_logic_cluster/lc_2/out
T_1_24_lc_trk_g2_2
T_1_24_input_2_4
T_1_24_wire_logic_cluster/lc_4/in_2

T_2_24_wire_logic_cluster/lc_2/out
T_2_25_lc_trk_g1_2
T_2_25_wire_logic_cluster/lc_6/in_3

T_2_24_wire_logic_cluster/lc_2/out
T_1_23_lc_trk_g3_2
T_1_23_wire_logic_cluster/lc_0/in_1

T_2_24_wire_logic_cluster/lc_2/out
T_3_23_sp4_v_t_37
T_2_27_lc_trk_g1_0
T_2_27_wire_logic_cluster/lc_0/in_3

T_2_24_wire_logic_cluster/lc_2/out
T_1_24_lc_trk_g2_2
T_1_24_wire_logic_cluster/lc_1/in_3

T_2_24_wire_logic_cluster/lc_2/out
T_2_24_sp4_h_l_9
T_5_24_sp4_v_t_44
T_4_26_lc_trk_g0_2
T_4_26_wire_logic_cluster/lc_7/in_3

T_2_24_wire_logic_cluster/lc_2/out
T_3_23_sp4_v_t_37
T_3_27_sp4_v_t_38
T_2_28_lc_trk_g2_6
T_2_28_wire_logic_cluster/lc_7/in_3

T_2_24_wire_logic_cluster/lc_2/out
T_3_21_sp4_v_t_45
T_4_25_sp4_h_l_8
T_4_25_lc_trk_g1_5
T_4_25_input_2_6
T_4_25_wire_logic_cluster/lc_6/in_2

T_2_24_wire_logic_cluster/lc_2/out
T_3_23_sp4_v_t_37
T_3_27_sp4_v_t_38
T_3_29_lc_trk_g3_3
T_3_29_input_2_2
T_3_29_wire_logic_cluster/lc_2/in_2

T_2_24_wire_logic_cluster/lc_2/out
T_2_25_lc_trk_g1_2
T_2_25_input_2_5
T_2_25_wire_logic_cluster/lc_5/in_2

T_2_24_wire_logic_cluster/lc_2/out
T_2_25_lc_trk_g1_2
T_2_25_input_2_3
T_2_25_wire_logic_cluster/lc_3/in_2

T_2_24_wire_logic_cluster/lc_2/out
T_1_23_lc_trk_g3_2
T_1_23_wire_logic_cluster/lc_4/in_3

T_2_24_wire_logic_cluster/lc_2/out
T_2_24_lc_trk_g3_2
T_2_24_wire_logic_cluster/lc_0/in_3

T_2_24_wire_logic_cluster/lc_2/out
T_2_25_lc_trk_g1_2
T_2_25_input_2_7
T_2_25_wire_logic_cluster/lc_7/in_2

T_2_24_wire_logic_cluster/lc_2/out
T_2_25_lc_trk_g1_2
T_2_25_wire_logic_cluster/lc_0/in_3

T_2_24_wire_logic_cluster/lc_2/out
T_2_23_lc_trk_g0_2
T_2_23_wire_logic_cluster/lc_1/in_1

T_2_24_wire_logic_cluster/lc_2/out
T_3_23_sp4_v_t_37
T_2_27_lc_trk_g1_0
T_2_27_wire_logic_cluster/lc_6/in_3

T_2_24_wire_logic_cluster/lc_2/out
T_3_21_sp4_v_t_45
T_4_25_sp4_h_l_8
T_4_25_lc_trk_g1_5
T_4_25_wire_logic_cluster/lc_2/in_0

T_2_24_wire_logic_cluster/lc_2/out
T_3_21_sp4_v_t_45
T_4_25_sp4_h_l_8
T_5_25_lc_trk_g2_0
T_5_25_wire_logic_cluster/lc_3/in_3

T_2_24_wire_logic_cluster/lc_2/out
T_2_24_lc_trk_g3_2
T_2_24_input_2_7
T_2_24_wire_logic_cluster/lc_7/in_2

T_2_24_wire_logic_cluster/lc_2/out
T_2_24_lc_trk_g3_2
T_2_24_wire_logic_cluster/lc_6/in_3

T_2_24_wire_logic_cluster/lc_2/out
T_2_24_lc_trk_g3_2
T_2_24_wire_logic_cluster/lc_4/in_1

T_2_24_wire_logic_cluster/lc_2/out
T_1_24_lc_trk_g2_2
T_1_24_wire_logic_cluster/lc_3/in_3

T_2_24_wire_logic_cluster/lc_2/out
T_2_23_lc_trk_g0_2
T_2_23_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n40_adj_683
T_4_22_wire_logic_cluster/lc_7/out
T_4_20_sp4_v_t_43
T_0_24_span4_horz_6
T_2_24_lc_trk_g2_6
T_2_24_wire_logic_cluster/lc_1/in_3

End 

Net : nx.n36_adj_687
T_5_25_wire_logic_cluster/lc_7/out
T_5_25_lc_trk_g0_7
T_5_25_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n3093
T_4_25_wire_logic_cluster/lc_5/out
T_5_25_lc_trk_g1_5
T_5_25_wire_logic_cluster/lc_7/in_3

T_4_25_wire_logic_cluster/lc_5/out
T_5_24_sp4_v_t_43
T_2_28_sp4_h_l_11
T_1_28_lc_trk_g1_3
T_1_28_wire_logic_cluster/lc_1/in_1

T_4_25_wire_logic_cluster/lc_5/out
T_4_26_lc_trk_g0_5
T_4_26_wire_logic_cluster/lc_1/in_0

End 

Net : nx.n2986
T_4_22_wire_logic_cluster/lc_0/out
T_4_22_lc_trk_g2_0
T_4_22_wire_logic_cluster/lc_7/in_3

T_4_22_wire_logic_cluster/lc_0/out
T_4_18_sp12_v_t_23
T_4_26_sp4_v_t_37
T_3_29_lc_trk_g2_5
T_3_29_wire_logic_cluster/lc_0/in_1

T_4_22_wire_logic_cluster/lc_0/out
T_4_19_sp4_v_t_40
T_0_23_span4_horz_10
T_2_23_lc_trk_g3_2
T_2_23_input_2_1
T_2_23_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n2954
T_5_24_wire_logic_cluster/lc_7/out
T_5_21_sp4_v_t_38
T_4_22_lc_trk_g2_6
T_4_22_wire_logic_cluster/lc_0/in_0

End 

Net : nx.n10859
T_5_24_wire_logic_cluster/lc_6/cout
T_5_24_wire_logic_cluster/lc_7/in_3

Net : nx.n1674
T_7_30_wire_logic_cluster/lc_3/out
T_8_26_sp4_v_t_42
T_7_28_lc_trk_g1_7
T_7_28_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n10605
T_7_30_wire_logic_cluster/lc_2/cout
T_7_30_wire_logic_cluster/lc_3/in_3

Net : nx.n1705
T_9_29_wire_logic_cluster/lc_6/out
T_10_26_sp4_v_t_37
T_10_27_lc_trk_g3_5
T_10_27_wire_logic_cluster/lc_1/in_1

T_9_29_wire_logic_cluster/lc_6/out
T_10_28_lc_trk_g3_6
T_10_28_input_2_5
T_10_28_wire_logic_cluster/lc_5/in_2

T_9_29_wire_logic_cluster/lc_6/out
T_9_27_sp4_v_t_41
T_6_27_sp4_h_l_10
T_6_27_lc_trk_g0_7
T_6_27_input_2_1
T_6_27_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n2364
T_15_24_wire_logic_cluster/lc_5/out
T_14_24_lc_trk_g3_5
T_14_24_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n10720
T_15_24_wire_logic_cluster/lc_4/cout
T_15_24_wire_logic_cluster/lc_5/in_3

Net : nx.n29_adj_670
T_10_24_wire_logic_cluster/lc_3/out
T_10_24_lc_trk_g0_3
T_10_24_wire_logic_cluster/lc_1/in_0

End 

Net : nx.n2108
T_10_23_wire_logic_cluster/lc_2/out
T_10_24_lc_trk_g1_2
T_10_24_wire_logic_cluster/lc_3/in_0

T_10_23_wire_logic_cluster/lc_2/out
T_11_23_lc_trk_g1_2
T_11_23_wire_logic_cluster/lc_2/in_1

T_10_23_wire_logic_cluster/lc_2/out
T_11_23_lc_trk_g0_2
T_11_23_wire_logic_cluster/lc_2/in_0

End 

Net : nx.n12337
T_2_25_wire_logic_cluster/lc_2/out
T_1_24_lc_trk_g3_2
T_1_24_wire_logic_cluster/lc_7/in_0

End 

Net : nx.n35_adj_699_cascade_
T_2_25_wire_logic_cluster/lc_1/ltout
T_2_25_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n1668
T_7_31_wire_logic_cluster/lc_1/out
T_8_28_sp4_v_t_43
T_9_28_sp4_h_l_11
T_9_28_lc_trk_g0_6
T_9_28_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n10611
T_7_31_wire_logic_cluster/lc_0/cout
T_7_31_wire_logic_cluster/lc_1/in_3

Net : nx.n1700
T_9_28_wire_logic_cluster/lc_7/out
T_10_27_lc_trk_g3_7
T_10_27_wire_logic_cluster/lc_2/in_0

T_9_28_wire_logic_cluster/lc_7/out
T_10_29_lc_trk_g2_7
T_10_29_wire_logic_cluster/lc_2/in_1

T_9_28_wire_logic_cluster/lc_7/out
T_10_25_sp4_v_t_39
T_9_26_lc_trk_g2_7
T_9_26_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n2789
T_6_24_wire_logic_cluster/lc_5/out
T_7_23_lc_trk_g3_5
T_7_23_input_2_4
T_7_23_wire_logic_cluster/lc_4/in_2

T_6_24_wire_logic_cluster/lc_5/out
T_6_23_lc_trk_g0_5
T_6_23_input_2_5
T_6_23_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n2757
T_7_21_wire_logic_cluster/lc_4/out
T_7_20_sp4_v_t_40
T_6_24_lc_trk_g1_5
T_6_24_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n10809
T_7_21_wire_logic_cluster/lc_3/cout
T_7_21_wire_logic_cluster/lc_4/in_3

Net : nx.n1499
T_3_32_wire_logic_cluster/lc_2/out
T_3_31_sp4_v_t_36
T_4_31_sp4_h_l_1
T_5_31_lc_trk_g3_1
T_5_31_wire_logic_cluster/lc_3/in_1

T_3_32_wire_logic_cluster/lc_2/out
T_3_31_sp4_v_t_36
T_4_31_sp4_h_l_1
T_7_31_sp4_v_t_36
T_6_32_lc_trk_g2_4
T_6_32_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n10947
T_2_22_wire_logic_cluster/lc_6/out
T_2_22_lc_trk_g0_6
T_2_22_wire_logic_cluster/lc_3/in_3

End 

Net : nx.color_bit_N_571_4
T_2_22_wire_logic_cluster/lc_3/out
T_1_21_lc_trk_g3_3
T_1_21_input_2_0
T_1_21_wire_logic_cluster/lc_0/in_2

End 

Net : nx.n3094
T_6_25_wire_logic_cluster/lc_1/out
T_5_25_lc_trk_g2_1
T_5_25_input_2_7
T_5_25_wire_logic_cluster/lc_7/in_2

T_6_25_wire_logic_cluster/lc_1/out
T_2_25_sp12_h_l_1
T_1_25_sp12_v_t_22
T_1_28_lc_trk_g3_2
T_1_28_wire_logic_cluster/lc_0/in_1

T_6_25_wire_logic_cluster/lc_1/out
T_2_25_sp12_h_l_1
T_4_25_lc_trk_g0_6
T_4_25_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n1008
T_5_28_wire_logic_cluster/lc_7/out
T_5_25_sp4_v_t_38
T_5_26_lc_trk_g3_6
T_5_26_wire_logic_cluster/lc_2/in_1

T_5_28_wire_logic_cluster/lc_7/out
T_5_27_lc_trk_g1_7
T_5_27_wire_logic_cluster/lc_6/in_0

T_5_28_wire_logic_cluster/lc_7/out
T_5_27_lc_trk_g1_7
T_5_27_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n2101
T_10_23_wire_logic_cluster/lc_1/out
T_10_24_lc_trk_g0_1
T_10_24_wire_logic_cluster/lc_5/in_0

T_10_23_wire_logic_cluster/lc_1/out
T_11_24_lc_trk_g3_1
T_11_24_wire_logic_cluster/lc_1/in_1

T_10_23_wire_logic_cluster/lc_1/out
T_11_24_lc_trk_g2_1
T_11_24_wire_logic_cluster/lc_1/in_0

End 

Net : nx.n2106
T_10_23_wire_logic_cluster/lc_4/out
T_10_24_lc_trk_g0_4
T_10_24_wire_logic_cluster/lc_3/in_1

T_10_23_wire_logic_cluster/lc_4/out
T_11_23_lc_trk_g1_4
T_11_23_wire_logic_cluster/lc_4/in_1

T_10_23_wire_logic_cluster/lc_4/out
T_11_23_lc_trk_g0_4
T_11_23_wire_logic_cluster/lc_4/in_0

End 

Net : nx.n2298
T_14_24_wire_logic_cluster/lc_5/out
T_14_24_lc_trk_g1_5
T_14_24_wire_logic_cluster/lc_2/in_0

T_14_24_wire_logic_cluster/lc_5/out
T_15_24_lc_trk_g1_5
T_15_24_input_2_4
T_15_24_wire_logic_cluster/lc_4/in_2

T_14_24_wire_logic_cluster/lc_5/out
T_15_20_sp4_v_t_46
T_15_22_lc_trk_g2_3
T_15_22_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n12333
T_1_25_wire_logic_cluster/lc_2/out
T_1_24_lc_trk_g0_2
T_1_24_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n37_adj_695_cascade_
T_1_25_wire_logic_cluster/lc_1/ltout
T_1_25_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n2904
T_5_21_wire_logic_cluster/lc_0/out
T_4_20_lc_trk_g2_0
T_4_20_wire_logic_cluster/lc_7/in_1

T_5_21_wire_logic_cluster/lc_0/out
T_5_22_lc_trk_g0_0
T_5_22_input_2_6
T_5_22_wire_logic_cluster/lc_6/in_2

T_5_21_wire_logic_cluster/lc_0/out
T_6_18_sp4_v_t_41
T_7_22_sp4_h_l_10
T_9_22_lc_trk_g2_7
T_9_22_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n43_adj_677
T_4_20_wire_logic_cluster/lc_7/out
T_5_19_sp4_v_t_47
T_4_23_lc_trk_g2_2
T_4_23_input_2_0
T_4_23_wire_logic_cluster/lc_0/in_2

End 

Net : nx.n2907
T_5_20_wire_logic_cluster/lc_6/out
T_4_20_lc_trk_g3_6
T_4_20_wire_logic_cluster/lc_7/in_0

T_5_20_wire_logic_cluster/lc_6/out
T_5_18_sp4_v_t_41
T_5_22_lc_trk_g1_4
T_5_22_input_2_3
T_5_22_wire_logic_cluster/lc_3/in_2

T_5_20_wire_logic_cluster/lc_6/out
T_4_21_lc_trk_g1_6
T_4_21_input_2_7
T_4_21_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n1808
T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp12_h_l_0
T_9_27_lc_trk_g0_0
T_9_27_input_2_2
T_9_27_wire_logic_cluster/lc_2/in_2

T_5_27_wire_logic_cluster/lc_4/out
T_6_26_lc_trk_g3_4
T_6_26_wire_logic_cluster/lc_4/in_1

T_5_27_wire_logic_cluster/lc_4/out
T_6_26_lc_trk_g3_4
T_6_26_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n10640
T_9_28_wire_logic_cluster/lc_4/cout
T_9_28_wire_logic_cluster/lc_5/in_3

Net : nx.n1864
T_9_28_wire_logic_cluster/lc_5/out
T_9_24_sp4_v_t_47
T_9_26_lc_trk_g2_2
T_9_26_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n1896
T_9_26_wire_logic_cluster/lc_7/out
T_9_25_lc_trk_g0_7
T_9_25_input_2_5
T_9_25_wire_logic_cluster/lc_5/in_2

T_9_26_wire_logic_cluster/lc_7/out
T_8_26_sp4_h_l_6
T_7_26_lc_trk_g1_6
T_7_26_wire_logic_cluster/lc_6/in_1

T_9_26_wire_logic_cluster/lc_7/out
T_8_26_sp4_h_l_6
T_7_26_lc_trk_g0_6
T_7_26_wire_logic_cluster/lc_6/in_0

End 

Net : nx.n44
T_5_20_wire_logic_cluster/lc_4/out
T_5_19_sp4_v_t_40
T_6_23_sp4_h_l_11
T_7_23_lc_trk_g2_3
T_7_23_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n39_adj_614
T_5_20_wire_logic_cluster/lc_0/out
T_5_20_lc_trk_g1_0
T_5_20_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n2794
T_6_19_wire_logic_cluster/lc_7/out
T_5_20_lc_trk_g0_7
T_5_20_wire_logic_cluster/lc_0/in_3

T_6_19_wire_logic_cluster/lc_7/out
T_6_14_sp12_v_t_22
T_6_23_lc_trk_g2_6
T_6_23_input_2_0
T_6_23_wire_logic_cluster/lc_0/in_2

T_6_19_wire_logic_cluster/lc_7/out
T_7_18_sp4_v_t_47
T_7_22_sp4_v_t_47
T_7_24_lc_trk_g3_2
T_7_24_wire_logic_cluster/lc_0/in_3

End 

Net : nx.n10804
T_7_20_wire_logic_cluster/lc_6/cout
T_7_20_wire_logic_cluster/lc_7/in_3

Net : nx.n2762
T_7_20_wire_logic_cluster/lc_7/out
T_6_19_lc_trk_g3_7
T_6_19_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n2295
T_11_22_wire_logic_cluster/lc_7/out
T_11_22_lc_trk_g2_7
T_11_22_wire_logic_cluster/lc_5/in_0

T_11_22_wire_logic_cluster/lc_7/out
T_12_20_sp4_v_t_42
T_13_24_sp4_h_l_7
T_15_24_lc_trk_g3_2
T_15_24_input_2_7
T_15_24_wire_logic_cluster/lc_7/in_2

T_11_22_wire_logic_cluster/lc_7/out
T_10_22_lc_trk_g3_7
T_10_22_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n3100
T_1_24_wire_logic_cluster/lc_4/out
T_1_24_lc_trk_g2_4
T_1_24_wire_logic_cluster/lc_2/in_0

T_1_24_wire_logic_cluster/lc_4/out
T_1_23_sp4_v_t_40
T_1_27_lc_trk_g1_5
T_1_27_input_2_2
T_1_27_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n10472
T_5_26_wire_logic_cluster/lc_4/cout
T_5_26_wire_logic_cluster/lc_5/in_3

Net : nx.n1072
T_5_26_wire_logic_cluster/lc_5/out
T_5_25_sp4_v_t_42
T_5_28_lc_trk_g1_2
T_5_28_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n1104
T_5_28_wire_logic_cluster/lc_6/out
T_5_26_sp4_v_t_41
T_2_30_sp4_h_l_9
T_1_30_lc_trk_g1_1
T_1_30_wire_logic_cluster/lc_1/in_3

T_5_28_wire_logic_cluster/lc_6/out
T_5_25_sp4_v_t_36
T_2_29_sp4_h_l_6
T_2_29_lc_trk_g1_3
T_2_29_input_2_6
T_2_29_wire_logic_cluster/lc_6/in_2

T_5_28_wire_logic_cluster/lc_6/out
T_5_26_sp4_v_t_41
T_2_30_sp4_h_l_9
T_1_30_lc_trk_g0_1
T_1_30_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n1302_cascade_
T_1_32_wire_logic_cluster/lc_2/ltout
T_1_32_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n3006
T_4_21_wire_logic_cluster/lc_7/out
T_4_20_sp4_v_t_46
T_4_24_sp4_v_t_39
T_3_26_lc_trk_g0_2
T_3_26_input_2_4
T_3_26_wire_logic_cluster/lc_4/in_2

T_4_21_wire_logic_cluster/lc_7/out
T_4_21_lc_trk_g1_7
T_4_21_wire_logic_cluster/lc_0/in_0

T_4_21_wire_logic_cluster/lc_7/out
T_4_20_sp4_v_t_46
T_0_24_span4_horz_11
T_1_24_lc_trk_g0_6
T_1_24_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n2896_cascade_
T_5_21_wire_logic_cluster/lc_1/ltout
T_5_21_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n1409
T_3_30_wire_logic_cluster/lc_7/out
T_3_31_lc_trk_g0_7
T_3_31_input_2_1
T_3_31_wire_logic_cluster/lc_1/in_2

T_3_30_wire_logic_cluster/lc_7/out
T_4_31_lc_trk_g3_7
T_4_31_wire_logic_cluster/lc_5/in_3

T_3_30_wire_logic_cluster/lc_7/out
T_0_30_span12_horz_1
T_6_30_lc_trk_g1_5
T_6_30_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n10588
T_3_31_wire_logic_cluster/lc_6/cout
T_3_31_wire_logic_cluster/lc_7/in_3

Net : nx.n1470
T_3_31_wire_logic_cluster/lc_7/out
T_3_31_sp4_h_l_3
T_5_31_lc_trk_g3_6
T_5_31_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n2705
T_11_19_wire_logic_cluster/lc_5/out
T_3_19_sp12_h_l_1
T_7_19_lc_trk_g1_2
T_7_19_input_2_5
T_7_19_wire_logic_cluster/lc_5/in_2

T_11_19_wire_logic_cluster/lc_5/out
T_10_19_sp4_h_l_2
T_9_19_lc_trk_g0_2
T_9_19_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n1508
T_6_30_wire_logic_cluster/lc_3/out
T_6_31_lc_trk_g1_3
T_6_31_input_2_2
T_6_31_wire_logic_cluster/lc_2/in_2

T_6_30_wire_logic_cluster/lc_3/out
T_6_29_lc_trk_g1_3
T_6_29_input_2_6
T_6_29_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n2096
T_10_23_wire_logic_cluster/lc_5/out
T_10_24_lc_trk_g1_5
T_10_24_wire_logic_cluster/lc_5/in_1

T_10_23_wire_logic_cluster/lc_5/out
T_11_24_lc_trk_g2_5
T_11_24_wire_logic_cluster/lc_6/in_1

T_10_23_wire_logic_cluster/lc_5/out
T_11_24_lc_trk_g3_5
T_11_24_wire_logic_cluster/lc_6/in_0

End 

Net : nx.n2299
T_14_24_wire_logic_cluster/lc_4/out
T_14_24_lc_trk_g1_4
T_14_24_wire_logic_cluster/lc_2/in_1

T_14_24_wire_logic_cluster/lc_4/out
T_15_24_lc_trk_g1_4
T_15_24_input_2_3
T_15_24_wire_logic_cluster/lc_3/in_2

T_14_24_wire_logic_cluster/lc_4/out
T_15_20_sp4_v_t_44
T_15_22_lc_trk_g2_1
T_15_22_input_2_1
T_15_22_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n1103
T_5_26_wire_logic_cluster/lc_6/out
T_3_26_sp4_h_l_9
T_2_26_sp4_v_t_44
T_0_30_span4_horz_26
T_1_30_lc_trk_g2_7
T_1_30_wire_logic_cluster/lc_2/in_1

T_5_26_wire_logic_cluster/lc_6/out
T_3_26_sp4_h_l_9
T_2_26_sp4_v_t_44
T_2_29_lc_trk_g1_4
T_2_29_input_2_7
T_2_29_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n2888
T_6_24_wire_logic_cluster/lc_6/out
T_7_24_lc_trk_g0_6
T_7_24_wire_logic_cluster/lc_3/in_1

T_6_24_wire_logic_cluster/lc_6/out
T_5_24_lc_trk_g2_6
T_5_24_input_2_6
T_5_24_wire_logic_cluster/lc_6/in_2

T_6_24_wire_logic_cluster/lc_6/out
T_5_24_sp4_h_l_4
T_4_20_sp4_v_t_41
T_4_23_lc_trk_g0_1
T_4_23_input_2_7
T_4_23_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n39_adj_679
T_7_24_wire_logic_cluster/lc_3/out
T_8_23_sp4_v_t_39
T_5_23_sp4_h_l_2
T_4_23_lc_trk_g0_2
T_4_23_wire_logic_cluster/lc_1/in_3

End 

Net : nx.n2856
T_6_23_wire_logic_cluster/lc_5/out
T_6_24_lc_trk_g0_5
T_6_24_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n10833
T_6_23_wire_logic_cluster/lc_4/cout
T_6_23_wire_logic_cluster/lc_5/in_3

Net : nx.n2307
T_12_23_wire_logic_cluster/lc_6/out
T_11_23_sp12_h_l_0
T_15_23_lc_trk_g0_3
T_15_23_input_2_3
T_15_23_wire_logic_cluster/lc_3/in_2

T_12_23_wire_logic_cluster/lc_6/out
T_12_22_lc_trk_g1_6
T_12_22_wire_logic_cluster/lc_6/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_13_22_sp4_v_t_45
T_14_22_sp4_h_l_8
T_15_22_lc_trk_g2_0
T_15_22_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n2294
T_11_22_wire_logic_cluster/lc_2/out
T_11_22_lc_trk_g0_2
T_11_22_wire_logic_cluster/lc_5/in_1

T_11_22_wire_logic_cluster/lc_2/out
T_12_21_sp4_v_t_37
T_13_25_sp4_h_l_6
T_15_25_lc_trk_g3_3
T_15_25_input_2_0
T_15_25_wire_logic_cluster/lc_0/in_2

T_11_22_wire_logic_cluster/lc_2/out
T_10_22_lc_trk_g3_2
T_10_22_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n3107
T_2_25_wire_logic_cluster/lc_6/out
T_1_24_lc_trk_g3_6
T_1_24_wire_logic_cluster/lc_2/in_1

T_2_25_wire_logic_cluster/lc_6/out
T_1_26_lc_trk_g0_6
T_1_26_wire_logic_cluster/lc_3/in_1

T_2_25_wire_logic_cluster/lc_6/out
T_2_26_lc_trk_g0_6
T_2_26_input_2_0
T_2_26_wire_logic_cluster/lc_0/in_2

End 

Net : nx.n2308
T_12_23_wire_logic_cluster/lc_1/out
T_13_23_sp4_h_l_2
T_15_23_lc_trk_g3_7
T_15_23_input_2_2
T_15_23_wire_logic_cluster/lc_2/in_2

T_12_23_wire_logic_cluster/lc_1/out
T_12_22_lc_trk_g1_1
T_12_22_input_2_6
T_12_22_wire_logic_cluster/lc_6/in_2

T_12_23_wire_logic_cluster/lc_1/out
T_13_22_lc_trk_g2_1
T_13_22_wire_logic_cluster/lc_0/in_3

End 

Net : nx.n2903
T_7_24_wire_logic_cluster/lc_5/out
T_8_20_sp4_v_t_46
T_5_20_sp4_h_l_5
T_4_20_lc_trk_g0_5
T_4_20_input_2_7
T_4_20_wire_logic_cluster/lc_7/in_2

T_7_24_wire_logic_cluster/lc_5/out
T_7_22_sp4_v_t_39
T_4_22_sp4_h_l_2
T_5_22_lc_trk_g3_2
T_5_22_input_2_7
T_5_22_wire_logic_cluster/lc_7/in_2

T_7_24_wire_logic_cluster/lc_5/out
T_5_24_sp4_h_l_7
T_4_24_lc_trk_g1_7
T_4_24_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n2795
T_6_20_wire_logic_cluster/lc_0/out
T_5_20_lc_trk_g3_0
T_5_20_wire_logic_cluster/lc_0/in_1

T_6_20_wire_logic_cluster/lc_0/out
T_7_18_sp4_v_t_44
T_6_22_lc_trk_g2_1
T_6_22_input_2_7
T_6_22_wire_logic_cluster/lc_7/in_2

T_6_20_wire_logic_cluster/lc_0/out
T_7_18_sp4_v_t_44
T_4_22_sp4_h_l_9
T_4_22_lc_trk_g0_4
T_4_22_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n2009
T_7_25_wire_logic_cluster/lc_0/out
T_8_23_sp4_v_t_44
T_9_23_sp4_h_l_2
T_9_23_lc_trk_g0_7
T_9_23_input_2_1
T_9_23_wire_logic_cluster/lc_1/in_2

T_7_25_wire_logic_cluster/lc_0/out
T_8_23_sp4_v_t_44
T_9_23_sp4_h_l_2
T_10_23_lc_trk_g3_2
T_10_23_input_2_3
T_10_23_wire_logic_cluster/lc_3/in_2

T_7_25_wire_logic_cluster/lc_0/out
T_8_23_sp4_v_t_44
T_9_23_sp4_h_l_2
T_10_23_lc_trk_g3_2
T_10_23_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n10803
T_7_20_wire_logic_cluster/lc_5/cout
T_7_20_wire_logic_cluster/lc_6/in_3

Net : nx.n2763
T_7_20_wire_logic_cluster/lc_6/out
T_6_20_lc_trk_g2_6
T_6_20_input_2_0
T_6_20_wire_logic_cluster/lc_0/in_2

End 

Net : nx.n2503
T_13_20_wire_logic_cluster/lc_1/out
T_12_20_lc_trk_g2_1
T_12_20_input_2_7
T_12_20_wire_logic_cluster/lc_7/in_2

T_13_20_wire_logic_cluster/lc_1/out
T_13_20_sp4_h_l_7
T_12_16_sp4_v_t_42
T_11_19_lc_trk_g3_2
T_11_19_input_2_3
T_11_19_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n10466
T_2_29_wire_logic_cluster/lc_5/cout
T_2_29_wire_logic_cluster/lc_6/in_3

Net : nx.n1203_cascade_
T_1_30_wire_logic_cluster/lc_4/ltout
T_1_30_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n1171
T_2_29_wire_logic_cluster/lc_6/out
T_1_30_lc_trk_g0_6
T_1_30_input_2_4
T_1_30_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n2885
T_6_24_wire_logic_cluster/lc_0/out
T_6_24_sp4_h_l_5
T_5_20_sp4_v_t_47
T_4_23_lc_trk_g3_7
T_4_23_wire_logic_cluster/lc_3/in_1

T_6_24_wire_logic_cluster/lc_0/out
T_5_25_lc_trk_g1_0
T_5_25_input_2_1
T_5_25_wire_logic_cluster/lc_1/in_2

End 

Net : bfn_6_24_0_
T_6_24_wire_logic_cluster/carry_in_mux/cout
T_6_24_wire_logic_cluster/lc_0/in_3

End 

Net : nx.n2094
T_10_23_wire_logic_cluster/lc_7/out
T_10_24_lc_trk_g1_7
T_10_24_wire_logic_cluster/lc_3/in_3

T_10_23_wire_logic_cluster/lc_7/out
T_11_22_sp4_v_t_47
T_11_25_lc_trk_g0_7
T_11_25_wire_logic_cluster/lc_0/in_1

T_10_23_wire_logic_cluster/lc_7/out
T_11_22_sp4_v_t_47
T_11_25_lc_trk_g1_7
T_11_25_wire_logic_cluster/lc_0/in_0

End 

Net : nx.n2105_cascade_
T_9_21_wire_logic_cluster/lc_1/ltout
T_9_21_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n2595_cascade_
T_9_21_wire_logic_cluster/lc_6/ltout
T_9_21_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n1568
T_6_32_wire_logic_cluster/lc_1/out
T_7_28_sp4_v_t_38
T_6_30_lc_trk_g1_3
T_6_30_input_2_2
T_6_30_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n10600
T_6_32_wire_logic_cluster/lc_0/cout
T_6_32_wire_logic_cluster/lc_1/in_3

Net : nx.n1600
T_6_30_wire_logic_cluster/lc_2/out
T_6_30_lc_trk_g2_2
T_6_30_input_2_0
T_6_30_wire_logic_cluster/lc_0/in_2

T_6_30_wire_logic_cluster/lc_2/out
T_7_31_lc_trk_g2_2
T_7_31_input_2_2
T_7_31_wire_logic_cluster/lc_2/in_2

T_6_30_wire_logic_cluster/lc_2/out
T_7_31_lc_trk_g2_2
T_7_31_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n1928
T_6_25_wire_logic_cluster/lc_4/out
T_7_25_lc_trk_g0_4
T_7_25_input_2_2
T_7_25_wire_logic_cluster/lc_2/in_2

T_6_25_wire_logic_cluster/lc_4/out
T_7_25_lc_trk_g1_4
T_7_25_input_2_3
T_7_25_wire_logic_cluster/lc_3/in_2

T_6_25_wire_logic_cluster/lc_4/out
T_7_25_lc_trk_g0_4
T_7_25_input_2_4
T_7_25_wire_logic_cluster/lc_4/in_2

T_6_25_wire_logic_cluster/lc_4/out
T_7_25_lc_trk_g1_4
T_7_25_input_2_5
T_7_25_wire_logic_cluster/lc_5/in_2

T_6_25_wire_logic_cluster/lc_4/out
T_7_25_lc_trk_g0_4
T_7_25_input_2_6
T_7_25_wire_logic_cluster/lc_6/in_2

T_6_25_wire_logic_cluster/lc_4/out
T_7_25_lc_trk_g1_4
T_7_25_input_2_7
T_7_25_wire_logic_cluster/lc_7/in_2

T_6_25_wire_logic_cluster/lc_4/out
T_7_26_lc_trk_g2_4
T_7_26_input_2_0
T_7_26_wire_logic_cluster/lc_0/in_2

T_6_25_wire_logic_cluster/lc_4/out
T_7_26_lc_trk_g3_4
T_7_26_input_2_1
T_7_26_wire_logic_cluster/lc_1/in_2

T_6_25_wire_logic_cluster/lc_4/out
T_7_26_lc_trk_g2_4
T_7_26_input_2_2
T_7_26_wire_logic_cluster/lc_2/in_2

T_6_25_wire_logic_cluster/lc_4/out
T_7_26_lc_trk_g3_4
T_7_26_input_2_3
T_7_26_wire_logic_cluster/lc_3/in_2

T_6_25_wire_logic_cluster/lc_4/out
T_7_26_lc_trk_g2_4
T_7_26_input_2_4
T_7_26_wire_logic_cluster/lc_4/in_2

T_6_25_wire_logic_cluster/lc_4/out
T_7_26_lc_trk_g3_4
T_7_26_input_2_5
T_7_26_wire_logic_cluster/lc_5/in_2

T_6_25_wire_logic_cluster/lc_4/out
T_7_26_lc_trk_g2_4
T_7_26_input_2_6
T_7_26_wire_logic_cluster/lc_6/in_2

T_6_25_wire_logic_cluster/lc_4/out
T_7_26_lc_trk_g3_4
T_7_26_input_2_7
T_7_26_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n3008
T_2_23_wire_logic_cluster/lc_2/out
T_3_22_sp4_v_t_37
T_3_26_lc_trk_g0_0
T_3_26_input_2_2
T_3_26_wire_logic_cluster/lc_2/in_2

T_2_23_wire_logic_cluster/lc_2/out
T_3_22_sp4_v_t_37
T_2_25_lc_trk_g2_5
T_2_25_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n1730_cascade_
T_10_27_wire_logic_cluster/lc_6/ltout
T_10_27_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n1802
T_10_27_wire_logic_cluster/lc_7/out
T_10_24_sp4_v_t_38
T_7_28_sp4_h_l_8
T_7_28_lc_trk_g1_5
T_7_28_wire_logic_cluster/lc_5/in_1

T_10_27_wire_logic_cluster/lc_7/out
T_9_28_lc_trk_g1_7
T_9_28_input_2_0
T_9_28_wire_logic_cluster/lc_0/in_2

T_10_27_wire_logic_cluster/lc_7/out
T_10_24_sp4_v_t_38
T_9_25_lc_trk_g2_6
T_9_25_input_2_2
T_9_25_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n2897
T_5_20_wire_logic_cluster/lc_5/out
T_4_20_lc_trk_g3_5
T_4_20_wire_logic_cluster/lc_7/in_3

T_5_20_wire_logic_cluster/lc_5/out
T_5_19_sp4_v_t_42
T_5_23_lc_trk_g0_7
T_5_23_input_2_5
T_5_23_wire_logic_cluster/lc_5/in_2

T_5_20_wire_logic_cluster/lc_5/out
T_5_19_sp4_v_t_42
T_4_23_lc_trk_g1_7
T_4_23_input_2_4
T_4_23_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n1601
T_6_30_wire_logic_cluster/lc_1/out
T_6_30_lc_trk_g0_1
T_6_30_wire_logic_cluster/lc_0/in_1

T_6_30_wire_logic_cluster/lc_1/out
T_7_31_lc_trk_g2_1
T_7_31_input_2_1
T_7_31_wire_logic_cluster/lc_1/in_2

T_6_30_wire_logic_cluster/lc_1/out
T_7_28_sp4_v_t_46
T_8_28_sp4_h_l_4
T_9_28_lc_trk_g3_4
T_9_28_input_2_7
T_9_28_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n1801_cascade_
T_7_28_wire_logic_cluster/lc_4/ltout
T_7_28_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n10785
T_10_19_wire_logic_cluster/lc_1/cout
T_10_19_wire_logic_cluster/lc_2/in_3

Net : nx.n2659
T_10_19_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g1_2
T_9_20_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n3005
T_4_21_wire_logic_cluster/lc_4/out
T_4_20_sp4_v_t_40
T_4_24_sp4_v_t_40
T_3_26_lc_trk_g0_5
T_3_26_input_2_5
T_3_26_wire_logic_cluster/lc_5/in_2

T_4_21_wire_logic_cluster/lc_4/out
T_4_21_lc_trk_g1_4
T_4_21_wire_logic_cluster/lc_0/in_3

T_4_21_wire_logic_cluster/lc_4/out
T_4_13_sp12_v_t_23
T_0_25_span12_horz_16
T_2_25_lc_trk_g0_4
T_2_25_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n10606
T_7_30_wire_logic_cluster/lc_3/cout
T_7_30_wire_logic_cluster/lc_4/in_3

Net : nx.n1673
T_7_30_wire_logic_cluster/lc_4/out
T_8_29_sp4_v_t_41
T_9_29_sp4_h_l_9
T_9_29_lc_trk_g1_4
T_9_29_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n1905
T_9_25_wire_logic_cluster/lc_4/out
T_9_25_lc_trk_g3_4
T_9_25_wire_logic_cluster/lc_5/in_0

T_9_25_wire_logic_cluster/lc_4/out
T_8_25_sp4_h_l_0
T_7_25_lc_trk_g0_0
T_7_25_wire_logic_cluster/lc_5/in_1

T_9_25_wire_logic_cluster/lc_4/out
T_8_25_sp4_h_l_0
T_7_25_lc_trk_g1_0
T_7_25_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n2605
T_12_19_wire_logic_cluster/lc_6/out
T_12_17_sp4_v_t_41
T_9_17_sp4_h_l_4
T_10_17_lc_trk_g3_4
T_10_17_input_2_5
T_10_17_wire_logic_cluster/lc_5/in_2

T_12_19_wire_logic_cluster/lc_6/out
T_11_19_lc_trk_g3_6
T_11_19_wire_logic_cluster/lc_1/in_0

T_12_19_wire_logic_cluster/lc_6/out
T_10_19_sp4_h_l_9
T_9_19_lc_trk_g0_1
T_9_19_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n1408
T_3_30_wire_logic_cluster/lc_5/out
T_3_31_lc_trk_g1_5
T_3_31_input_2_2
T_3_31_wire_logic_cluster/lc_2/in_2

T_3_30_wire_logic_cluster/lc_5/out
T_4_29_sp4_v_t_43
T_4_32_lc_trk_g0_3
T_4_32_wire_logic_cluster/lc_4/in_1

T_3_30_wire_logic_cluster/lc_5/out
T_2_30_sp4_h_l_2
T_5_30_sp4_v_t_42
T_5_31_lc_trk_g2_2
T_5_31_input_2_4
T_5_31_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n3061
T_3_28_wire_logic_cluster/lc_0/out
T_4_24_sp4_v_t_36
T_4_25_lc_trk_g2_4
T_4_25_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_3_28_0_
T_3_28_wire_logic_cluster/carry_in_mux/cout
T_3_28_wire_logic_cluster/lc_0/in_3

Net : nx.n976
T_6_28_wire_logic_cluster/lc_1/out
T_5_28_lc_trk_g2_1
T_5_28_input_2_7
T_5_28_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n2500
T_13_21_wire_logic_cluster/lc_6/out
T_13_21_lc_trk_g2_6
T_13_21_wire_logic_cluster/lc_5/in_1

T_13_21_wire_logic_cluster/lc_6/out
T_12_21_lc_trk_g2_6
T_12_21_input_2_2
T_12_21_wire_logic_cluster/lc_2/in_2

T_13_21_wire_logic_cluster/lc_6/out
T_14_18_sp4_v_t_37
T_11_18_sp4_h_l_0
T_11_18_lc_trk_g0_5
T_11_18_wire_logic_cluster/lc_7/in_0

End 

Net : nx.n1108
T_5_27_wire_logic_cluster/lc_7/out
T_5_25_sp4_v_t_43
T_2_29_sp4_h_l_11
T_2_29_lc_trk_g0_6
T_2_29_input_2_2
T_2_29_wire_logic_cluster/lc_2/in_2

T_5_27_wire_logic_cluster/lc_7/out
T_5_26_sp4_v_t_46
T_2_30_sp4_h_l_4
T_1_30_lc_trk_g0_4
T_1_30_input_2_0
T_1_30_wire_logic_cluster/lc_0/in_2

T_5_27_wire_logic_cluster/lc_7/out
T_5_26_sp4_v_t_46
T_2_30_sp4_h_l_4
T_2_30_lc_trk_g1_1
T_2_30_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n1037_cascade_
T_5_27_wire_logic_cluster/lc_6/ltout
T_5_27_wire_logic_cluster/lc_7/in_2

End 

Net : bfn_6_32_0_
T_6_32_wire_logic_cluster/carry_in_mux/cout
T_6_32_wire_logic_cluster/lc_0/in_3

Net : nx.n1569
T_6_32_wire_logic_cluster/lc_0/out
T_7_29_sp4_v_t_41
T_6_30_lc_trk_g3_1
T_6_30_wire_logic_cluster/lc_1/in_3

End 

Net : nx.n42_cascade_
T_6_19_wire_logic_cluster/lc_5/ltout
T_6_19_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n29_adj_607
T_5_19_wire_logic_cluster/lc_1/out
T_6_19_lc_trk_g0_1
T_6_19_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n1105
T_5_27_wire_logic_cluster/lc_3/out
T_3_27_sp4_h_l_3
T_2_27_sp4_v_t_38
T_1_30_lc_trk_g2_6
T_1_30_wire_logic_cluster/lc_2/in_0

T_5_27_wire_logic_cluster/lc_3/out
T_3_27_sp4_h_l_3
T_2_27_sp4_v_t_38
T_2_29_lc_trk_g2_3
T_2_29_input_2_5
T_2_29_wire_logic_cluster/lc_5/in_2

T_5_27_wire_logic_cluster/lc_3/out
T_3_27_sp4_h_l_3
T_2_27_sp4_v_t_38
T_2_30_lc_trk_g0_6
T_2_30_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n2660
T_10_19_wire_logic_cluster/lc_1/out
T_10_20_lc_trk_g1_1
T_10_20_input_2_0
T_10_20_wire_logic_cluster/lc_0/in_2

End 

Net : nx.n10784
T_10_19_wire_logic_cluster/lc_0/cout
T_10_19_wire_logic_cluster/lc_1/in_3

Net : bfn_5_25_0_
T_5_25_wire_logic_cluster/carry_in_mux/cout
T_5_25_wire_logic_cluster/lc_0/in_3

Net : nx.n2953
T_5_25_wire_logic_cluster/lc_0/out
T_5_21_sp4_v_t_37
T_4_22_lc_trk_g2_5
T_4_22_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n2985_cascade_
T_4_22_wire_logic_cluster/lc_6/ltout
T_4_22_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n2799
T_6_19_wire_logic_cluster/lc_3/out
T_5_20_lc_trk_g1_3
T_5_20_wire_logic_cluster/lc_0/in_0

T_6_19_wire_logic_cluster/lc_3/out
T_6_18_sp4_v_t_38
T_6_22_lc_trk_g0_3
T_6_22_input_2_3
T_6_22_wire_logic_cluster/lc_3/in_2

T_6_19_wire_logic_cluster/lc_3/out
T_6_18_sp4_v_t_38
T_5_21_lc_trk_g2_6
T_5_21_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n2807
T_6_19_wire_logic_cluster/lc_2/out
T_5_20_lc_trk_g0_2
T_5_20_input_2_0
T_5_20_wire_logic_cluster/lc_0/in_2

T_6_19_wire_logic_cluster/lc_2/out
T_6_18_sp4_v_t_36
T_6_21_lc_trk_g1_4
T_6_21_input_2_3
T_6_21_wire_logic_cluster/lc_3/in_2

T_6_19_wire_logic_cluster/lc_2/out
T_6_18_sp4_v_t_36
T_5_21_lc_trk_g2_4
T_5_21_wire_logic_cluster/lc_3/in_3

End 

Net : nx.n1766
T_10_29_wire_logic_cluster/lc_3/out
T_11_25_sp4_v_t_42
T_10_27_lc_trk_g1_7
T_10_27_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n10621
T_10_28_wire_logic_cluster/lc_6/cout
T_10_28_wire_logic_cluster/lc_7/in_3

Net : nx.n1770
T_10_28_wire_logic_cluster/lc_7/out
T_10_27_lc_trk_g0_7
T_10_27_wire_logic_cluster/lc_7/in_0

End 

Net : nx.n10625
T_10_29_wire_logic_cluster/lc_2/cout
T_10_29_wire_logic_cluster/lc_3/in_3

Net : nx.n1798
T_10_27_wire_logic_cluster/lc_3/out
T_9_26_lc_trk_g2_3
T_9_26_wire_logic_cluster/lc_0/in_1

T_10_27_wire_logic_cluster/lc_3/out
T_9_28_lc_trk_g1_3
T_9_28_input_2_4
T_9_28_wire_logic_cluster/lc_4/in_2

T_10_27_wire_logic_cluster/lc_3/out
T_8_27_sp4_h_l_3
T_7_27_lc_trk_g0_3
T_7_27_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n31_adj_702
T_2_26_wire_logic_cluster/lc_2/out
T_2_26_lc_trk_g3_2
T_2_26_wire_logic_cluster/lc_7/in_0

End 

Net : nx.n2291
T_13_25_wire_logic_cluster/lc_2/out
T_13_21_sp4_v_t_41
T_12_22_lc_trk_g3_1
T_12_22_wire_logic_cluster/lc_7/in_1

T_13_25_wire_logic_cluster/lc_2/out
T_13_25_sp4_h_l_9
T_15_25_lc_trk_g2_4
T_15_25_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n1767
T_10_29_wire_logic_cluster/lc_2/out
T_10_25_sp4_v_t_41
T_9_26_lc_trk_g3_1
T_9_26_wire_logic_cluster/lc_2/in_0

End 

Net : nx.n1799
T_9_26_wire_logic_cluster/lc_2/out
T_9_26_lc_trk_g0_2
T_9_26_wire_logic_cluster/lc_0/in_0

T_9_26_wire_logic_cluster/lc_2/out
T_9_25_sp4_v_t_36
T_9_28_lc_trk_g0_4
T_9_28_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n10624
T_10_29_wire_logic_cluster/lc_1/cout
T_10_29_wire_logic_cluster/lc_2/in_3

Net : nx.n2858
T_6_23_wire_logic_cluster/lc_3/out
T_6_24_lc_trk_g0_3
T_6_24_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n2890
T_6_24_wire_logic_cluster/lc_2/out
T_7_24_lc_trk_g1_2
T_7_24_wire_logic_cluster/lc_3/in_0

T_6_24_wire_logic_cluster/lc_2/out
T_5_24_lc_trk_g2_2
T_5_24_input_2_4
T_5_24_wire_logic_cluster/lc_4/in_2

T_6_24_wire_logic_cluster/lc_2/out
T_4_24_sp4_h_l_1
T_4_24_lc_trk_g0_4
T_4_24_wire_logic_cluster/lc_2/in_0

End 

Net : nx.n10831
T_6_23_wire_logic_cluster/lc_2/cout
T_6_23_wire_logic_cluster/lc_3/in_3

Net : nx.n3062
T_3_27_wire_logic_cluster/lc_7/out
T_3_25_sp4_v_t_43
T_4_25_sp4_h_l_6
T_6_25_lc_trk_g2_3
T_6_25_input_2_1
T_6_25_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n11_adj_624
T_1_30_wire_logic_cluster/lc_7/out
T_2_30_lc_trk_g1_7
T_2_30_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n1136_cascade_
T_1_30_wire_logic_cluster/lc_2/ltout
T_1_30_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n1209
T_1_30_wire_logic_cluster/lc_3/out
T_1_30_lc_trk_g1_3
T_1_30_wire_logic_cluster/lc_7/in_3

T_1_30_wire_logic_cluster/lc_3/out
T_1_31_lc_trk_g0_3
T_1_31_input_2_1
T_1_31_wire_logic_cluster/lc_1/in_2

T_1_30_wire_logic_cluster/lc_3/out
T_1_29_sp4_v_t_38
T_1_32_lc_trk_g1_6
T_1_32_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n1208_cascade_
T_1_30_wire_logic_cluster/lc_6/ltout
T_1_30_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n10876
T_3_27_wire_logic_cluster/lc_6/cout
T_3_27_wire_logic_cluster/lc_7/in_3

Net : nx.n2889
T_7_24_wire_logic_cluster/lc_6/out
T_7_24_lc_trk_g2_6
T_7_24_wire_logic_cluster/lc_3/in_3

T_7_24_wire_logic_cluster/lc_6/out
T_5_24_sp4_h_l_9
T_5_24_lc_trk_g1_4
T_5_24_input_2_5
T_5_24_wire_logic_cluster/lc_5/in_2

T_7_24_wire_logic_cluster/lc_6/out
T_5_24_sp4_h_l_9
T_4_20_sp4_v_t_39
T_4_24_lc_trk_g1_2
T_4_24_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n2857
T_6_23_wire_logic_cluster/lc_4/out
T_7_24_lc_trk_g3_4
T_7_24_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n10832
T_6_23_wire_logic_cluster/lc_3/cout
T_6_23_wire_logic_cluster/lc_4/in_3

Net : nx.n1769
T_10_29_wire_logic_cluster/lc_0/out
T_9_29_sp4_h_l_8
T_5_29_sp4_h_l_4
T_8_25_sp4_v_t_41
T_7_28_lc_trk_g3_1
T_7_28_input_2_4
T_7_28_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n2397
T_15_22_wire_logic_cluster/lc_2/out
T_15_22_sp4_h_l_9
T_11_22_sp4_h_l_0
T_7_22_sp4_h_l_0
T_7_22_lc_trk_g1_5
T_7_22_wire_logic_cluster/lc_7/in_3

T_15_22_wire_logic_cluster/lc_2/out
T_15_22_sp4_h_l_9
T_14_22_lc_trk_g0_1
T_14_22_input_2_5
T_14_22_wire_logic_cluster/lc_5/in_2

T_15_22_wire_logic_cluster/lc_2/out
T_15_22_sp4_h_l_9
T_11_22_sp4_h_l_0
T_10_18_sp4_v_t_40
T_10_21_lc_trk_g1_0
T_10_21_wire_logic_cluster/lc_0/in_3

End 

Net : nx.n33_adj_659
T_7_22_wire_logic_cluster/lc_7/out
T_8_21_sp4_v_t_47
T_9_21_sp4_h_l_10
T_10_21_lc_trk_g2_2
T_10_21_wire_logic_cluster/lc_3/in_3

End 

Net : bfn_10_29_0_
T_10_29_wire_logic_cluster/carry_in_mux/cout
T_10_29_wire_logic_cluster/lc_0/in_3

Net : nx.n1007
T_5_27_wire_logic_cluster/lc_2/out
T_5_26_lc_trk_g1_2
T_5_26_input_2_3
T_5_26_wire_logic_cluster/lc_3/in_2

T_5_27_wire_logic_cluster/lc_2/out
T_5_28_lc_trk_g0_2
T_5_28_wire_logic_cluster/lc_0/in_0

End 

Net : nx.n2899
T_4_22_wire_logic_cluster/lc_1/out
T_5_21_lc_trk_g2_1
T_5_21_wire_logic_cluster/lc_7/in_0

T_4_22_wire_logic_cluster/lc_1/out
T_5_23_lc_trk_g2_1
T_5_23_input_2_3
T_5_23_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n21_adj_701
T_2_26_wire_logic_cluster/lc_4/out
T_2_26_lc_trk_g0_4
T_2_26_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n1407
T_4_31_wire_logic_cluster/lc_0/out
T_3_31_lc_trk_g3_0
T_3_31_input_2_3
T_3_31_wire_logic_cluster/lc_3/in_2

T_4_31_wire_logic_cluster/lc_0/out
T_4_32_lc_trk_g0_0
T_4_32_wire_logic_cluster/lc_5/in_1

T_4_31_wire_logic_cluster/lc_0/out
T_5_31_lc_trk_g1_0
T_5_31_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n2107_cascade_
T_10_24_wire_logic_cluster/lc_2/ltout
T_10_24_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n48
T_4_21_wire_logic_cluster/lc_3/out
T_4_20_sp4_v_t_38
T_0_24_span4_horz_8
T_2_24_lc_trk_g3_0
T_2_24_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n2609
T_11_18_wire_logic_cluster/lc_0/out
T_10_17_lc_trk_g3_0
T_10_17_input_2_1
T_10_17_wire_logic_cluster/lc_1/in_2

T_11_18_wire_logic_cluster/lc_0/out
T_11_18_sp4_h_l_5
T_7_18_sp4_h_l_5
T_6_18_lc_trk_g1_5
T_6_18_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n2704
T_9_19_wire_logic_cluster/lc_2/out
T_7_19_sp4_h_l_1
T_7_19_lc_trk_g0_4
T_7_19_input_2_6
T_7_19_wire_logic_cluster/lc_6/in_2

T_9_19_wire_logic_cluster/lc_2/out
T_7_19_sp4_h_l_1
T_6_19_lc_trk_g1_1
T_6_19_wire_logic_cluster/lc_5/in_3

T_9_19_wire_logic_cluster/lc_2/out
T_7_19_sp4_h_l_1
T_6_19_sp4_v_t_42
T_6_20_lc_trk_g2_2
T_6_20_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n2700
T_6_18_wire_logic_cluster/lc_1/out
T_7_16_sp4_v_t_46
T_7_20_lc_trk_g1_3
T_7_20_input_2_2
T_7_20_wire_logic_cluster/lc_2/in_2

T_6_18_wire_logic_cluster/lc_1/out
T_7_16_sp4_v_t_46
T_6_19_lc_trk_g3_6
T_6_19_input_2_3
T_6_19_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n3052
T_3_29_wire_logic_cluster/lc_1/out
T_2_28_lc_trk_g3_1
T_2_28_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n3084
T_2_28_wire_logic_cluster/lc_7/out
T_2_25_sp4_v_t_38
T_0_25_span4_horz_33
T_1_25_lc_trk_g3_4
T_1_25_wire_logic_cluster/lc_0/in_1

T_2_28_wire_logic_cluster/lc_7/out
T_1_29_lc_trk_g0_7
T_1_29_wire_logic_cluster/lc_2/in_1

T_2_28_wire_logic_cluster/lc_7/out
T_2_27_lc_trk_g0_7
T_2_27_wire_logic_cluster/lc_3/in_0

End 

Net : nx.n3054
T_3_28_wire_logic_cluster/lc_7/out
T_3_27_sp4_v_t_46
T_3_23_sp4_v_t_39
T_2_24_lc_trk_g2_7
T_2_24_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n3086_cascade_
T_2_24_wire_logic_cluster/lc_4/ltout
T_2_24_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n10886
T_3_29_wire_logic_cluster/lc_0/cout
T_3_29_wire_logic_cluster/lc_1/in_3

Net : nx.n10884
T_3_28_wire_logic_cluster/lc_6/cout
T_3_28_wire_logic_cluster/lc_7/in_3

Net : nx.n2306
T_14_23_wire_logic_cluster/lc_5/out
T_15_23_lc_trk_g1_5
T_15_23_input_2_4
T_15_23_wire_logic_cluster/lc_4/in_2

T_14_23_wire_logic_cluster/lc_5/out
T_13_22_lc_trk_g2_5
T_13_22_wire_logic_cluster/lc_4/in_3

T_14_23_wire_logic_cluster/lc_5/out
T_13_22_lc_trk_g2_5
T_13_22_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n2895
T_7_23_wire_logic_cluster/lc_5/out
T_7_21_sp4_v_t_39
T_4_21_sp4_h_l_2
T_5_21_lc_trk_g2_2
T_5_21_wire_logic_cluster/lc_7/in_1

T_7_23_wire_logic_cluster/lc_5/out
T_6_23_sp4_h_l_2
T_5_23_lc_trk_g1_2
T_5_23_input_2_7
T_5_23_wire_logic_cluster/lc_7/in_2

T_7_23_wire_logic_cluster/lc_5/out
T_6_23_sp4_h_l_2
T_5_23_sp4_v_t_39
T_4_24_lc_trk_g2_7
T_4_24_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n13_adj_631
T_4_31_wire_logic_cluster/lc_5/out
T_4_32_lc_trk_g1_5
T_4_32_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n2606
T_11_19_wire_logic_cluster/lc_4/out
T_11_15_sp4_v_t_45
T_10_17_lc_trk_g2_0
T_10_17_input_2_4
T_10_17_wire_logic_cluster/lc_4/in_2

T_11_19_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g1_4
T_11_19_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n3009
T_4_25_wire_logic_cluster/lc_0/out
T_3_26_lc_trk_g1_0
T_3_26_input_2_1
T_3_26_wire_logic_cluster/lc_1/in_2

T_4_25_wire_logic_cluster/lc_0/out
T_4_21_sp4_v_t_37
T_5_21_sp4_h_l_5
T_4_21_lc_trk_g0_5
T_4_21_wire_logic_cluster/lc_2/in_3

T_4_25_wire_logic_cluster/lc_0/out
T_4_21_sp4_v_t_37
T_0_25_span4_horz_0
T_2_25_lc_trk_g3_0
T_2_25_wire_logic_cluster/lc_7/in_0

End 

Net : nx.n2097_cascade_
T_10_24_wire_logic_cluster/lc_4/ltout
T_10_24_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n11771_cascade_
T_5_30_wire_logic_cluster/lc_6/ltout
T_5_30_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n10469
T_5_26_wire_logic_cluster/lc_1/cout
T_5_26_wire_logic_cluster/lc_2/in_3

Net : nx.n1075
T_5_26_wire_logic_cluster/lc_2/out
T_5_27_lc_trk_g1_2
T_5_27_wire_logic_cluster/lc_1/in_0

End 

Net : nx.n1308
T_1_32_wire_logic_cluster/lc_4/out
T_2_28_sp4_v_t_44
T_2_30_lc_trk_g3_1
T_2_30_wire_logic_cluster/lc_7/in_1

T_1_32_wire_logic_cluster/lc_4/out
T_2_31_lc_trk_g2_4
T_2_31_input_2_2
T_2_31_wire_logic_cluster/lc_2/in_2

T_1_32_wire_logic_cluster/lc_4/out
T_1_31_sp4_v_t_40
T_2_31_sp4_h_l_5
T_4_31_lc_trk_g3_0
T_4_31_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n1609
T_7_29_wire_logic_cluster/lc_1/out
T_7_30_lc_trk_g0_1
T_7_30_input_2_1
T_7_30_wire_logic_cluster/lc_1/in_2

T_7_29_wire_logic_cluster/lc_1/out
T_7_29_lc_trk_g2_1
T_7_29_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n26_adj_664_cascade_
T_9_22_wire_logic_cluster/lc_1/ltout
T_9_22_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n10467
T_2_29_wire_logic_cluster/lc_6/cout
T_2_29_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n2109
T_10_22_wire_logic_cluster/lc_7/out
T_10_21_sp4_v_t_46
T_10_24_lc_trk_g0_6
T_10_24_input_2_0
T_10_24_wire_logic_cluster/lc_0/in_2

T_10_22_wire_logic_cluster/lc_7/out
T_11_23_lc_trk_g3_7
T_11_23_wire_logic_cluster/lc_1/in_1

T_10_22_wire_logic_cluster/lc_7/out
T_11_23_lc_trk_g2_7
T_11_23_wire_logic_cluster/lc_1/in_0

End 

Net : nx.n2891
T_6_24_wire_logic_cluster/lc_4/out
T_6_22_sp4_v_t_37
T_3_22_sp4_h_l_6
T_4_22_lc_trk_g3_6
T_4_22_wire_logic_cluster/lc_4/in_1

T_6_24_wire_logic_cluster/lc_4/out
T_5_24_lc_trk_g3_4
T_5_24_input_2_3
T_5_24_wire_logic_cluster/lc_3/in_2

T_6_24_wire_logic_cluster/lc_4/out
T_5_24_sp4_h_l_0
T_4_24_lc_trk_g0_0
T_4_24_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n40_adj_678
T_4_22_wire_logic_cluster/lc_4/out
T_4_23_lc_trk_g0_4
T_4_23_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n2859
T_6_23_wire_logic_cluster/lc_2/out
T_6_24_lc_trk_g1_2
T_6_24_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n10830
T_6_23_wire_logic_cluster/lc_1/cout
T_6_23_wire_logic_cluster/lc_2/in_3

Net : nx.n2494
T_11_21_wire_logic_cluster/lc_3/out
T_10_21_lc_trk_g2_3
T_10_21_wire_logic_cluster/lc_6/in_1

T_11_21_wire_logic_cluster/lc_3/out
T_12_22_lc_trk_g2_3
T_12_22_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n10741
T_14_22_wire_logic_cluster/lc_6/cout
T_14_22_wire_logic_cluster/lc_7/in_3

Net : nx.n2462
T_14_22_wire_logic_cluster/lc_7/out
T_15_21_sp4_v_t_47
T_12_21_sp4_h_l_10
T_11_21_lc_trk_g0_2
T_11_21_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n10858
T_5_24_wire_logic_cluster/lc_5/cout
T_5_24_wire_logic_cluster/lc_6/in_3

Net : nx.n2955
T_5_24_wire_logic_cluster/lc_6/out
T_4_23_lc_trk_g2_6
T_4_23_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n2987
T_4_23_wire_logic_cluster/lc_7/out
T_4_22_lc_trk_g1_7
T_4_22_wire_logic_cluster/lc_7/in_1

T_4_23_wire_logic_cluster/lc_7/out
T_4_22_sp4_v_t_46
T_4_26_sp4_v_t_46
T_3_28_lc_trk_g2_3
T_3_28_input_2_7
T_3_28_wire_logic_cluster/lc_7/in_2

T_4_23_wire_logic_cluster/lc_7/out
T_5_20_sp4_v_t_39
T_2_24_sp4_h_l_2
T_2_24_lc_trk_g1_7
T_2_24_input_2_4
T_2_24_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n2689_cascade_
T_9_20_wire_logic_cluster/lc_5/ltout
T_9_20_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n2984
T_5_25_wire_logic_cluster/lc_1/out
T_5_21_sp4_v_t_39
T_4_22_lc_trk_g2_7
T_4_22_wire_logic_cluster/lc_7/in_0

T_5_25_wire_logic_cluster/lc_1/out
T_4_25_sp4_h_l_10
T_3_25_sp4_v_t_47
T_3_29_lc_trk_g1_2
T_3_29_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n10861
T_5_25_wire_logic_cluster/lc_0/cout
T_5_25_wire_logic_cluster/lc_1/in_3

End 

Net : nx.n1469
T_3_32_wire_logic_cluster/lc_0/out
T_4_30_sp4_v_t_44
T_4_32_lc_trk_g2_1
T_4_32_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n1501_cascade_
T_4_32_wire_logic_cluster/lc_6/ltout
T_4_32_wire_logic_cluster/lc_7/in_2

End 

Net : bfn_3_32_0_
T_3_32_wire_logic_cluster/carry_in_mux/cout
T_3_32_wire_logic_cluster/lc_0/in_3

Net : nx.n1006
T_6_27_wire_logic_cluster/lc_0/out
T_5_26_lc_trk_g2_0
T_5_26_input_2_4
T_5_26_wire_logic_cluster/lc_4/in_2

T_6_27_wire_logic_cluster/lc_0/out
T_5_27_lc_trk_g3_0
T_5_27_input_2_3
T_5_27_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n1805
T_7_27_wire_logic_cluster/lc_2/out
T_6_27_lc_trk_g2_2
T_6_27_wire_logic_cluster/lc_3/in_1

T_7_27_wire_logic_cluster/lc_2/out
T_7_27_sp4_h_l_9
T_9_27_lc_trk_g3_4
T_9_27_input_2_5
T_9_27_wire_logic_cluster/lc_5/in_2

T_7_27_wire_logic_cluster/lc_2/out
T_7_27_sp4_h_l_9
T_6_23_sp4_v_t_39
T_6_25_lc_trk_g2_2
T_6_25_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n2502
T_13_20_wire_logic_cluster/lc_3/out
T_12_21_lc_trk_g1_3
T_12_21_input_2_0
T_12_21_wire_logic_cluster/lc_0/in_2

T_13_20_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g2_3
T_13_20_wire_logic_cluster/lc_2/in_1

T_13_20_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_43
T_12_18_lc_trk_g1_6
T_12_18_input_2_7
T_12_18_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n2202
T_11_23_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_38
T_12_24_sp4_h_l_9
T_13_24_lc_trk_g3_1
T_13_24_input_2_0
T_13_24_wire_logic_cluster/lc_0/in_2

T_11_23_wire_logic_cluster/lc_7/out
T_12_24_lc_trk_g2_7
T_12_24_input_2_1
T_12_24_wire_logic_cluster/lc_1/in_2

T_11_23_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_38
T_12_24_sp4_h_l_9
T_14_24_lc_trk_g2_4
T_14_24_wire_logic_cluster/lc_3/in_3

End 

Net : nx.n10679
T_11_23_wire_logic_cluster/lc_6/cout
T_11_23_wire_logic_cluster/lc_7/in_3

Net : nx.n2262
T_13_24_wire_logic_cluster/lc_7/out
T_13_22_sp4_v_t_43
T_10_22_sp4_h_l_0
T_11_22_lc_trk_g2_0
T_11_22_input_2_2
T_11_22_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n10704
T_13_24_wire_logic_cluster/lc_6/cout
T_13_24_wire_logic_cluster/lc_7/in_3

Net : nx.n2304
T_12_23_wire_logic_cluster/lc_7/out
T_10_23_sp12_h_l_1
T_15_23_lc_trk_g0_5
T_15_23_wire_logic_cluster/lc_6/in_1

T_12_23_wire_logic_cluster/lc_7/out
T_12_22_lc_trk_g0_7
T_12_22_wire_logic_cluster/lc_6/in_1

T_12_23_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_39
T_13_21_lc_trk_g2_7
T_13_21_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n2027_cascade_
T_9_22_wire_logic_cluster/lc_2/ltout
T_9_22_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n2098
T_9_22_wire_logic_cluster/lc_3/out
T_9_22_lc_trk_g1_3
T_9_22_wire_logic_cluster/lc_5/in_1

T_9_22_wire_logic_cluster/lc_3/out
T_9_22_sp4_h_l_11
T_12_22_sp4_v_t_41
T_11_24_lc_trk_g1_4
T_11_24_wire_logic_cluster/lc_4/in_1

T_9_22_wire_logic_cluster/lc_3/out
T_9_22_sp4_h_l_11
T_12_22_sp4_v_t_46
T_11_24_lc_trk_g0_0
T_11_24_wire_logic_cluster/lc_4/in_0

End 

Net : nx.n2491_cascade_
T_10_21_wire_logic_cluster/lc_5/ltout
T_10_21_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n10744
T_14_23_wire_logic_cluster/lc_1/cout
T_14_23_wire_logic_cluster/lc_2/in_3

Net : nx.n2459
T_14_23_wire_logic_cluster/lc_2/out
T_12_23_sp4_h_l_1
T_11_19_sp4_v_t_36
T_10_21_lc_trk_g0_1
T_10_21_input_2_5
T_10_21_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n1898
T_9_26_wire_logic_cluster/lc_3/out
T_3_26_sp12_h_l_1
T_6_26_lc_trk_g1_1
T_6_26_wire_logic_cluster/lc_1/in_3

T_9_26_wire_logic_cluster/lc_3/out
T_9_26_sp4_h_l_11
T_5_26_sp4_h_l_2
T_7_26_lc_trk_g2_7
T_7_26_wire_logic_cluster/lc_4/in_1

T_9_26_wire_logic_cluster/lc_3/out
T_9_26_sp4_h_l_11
T_5_26_sp4_h_l_2
T_7_26_lc_trk_g3_7
T_7_26_wire_logic_cluster/lc_4/in_0

End 

Net : nx.n10638
T_9_28_wire_logic_cluster/lc_2/cout
T_9_28_wire_logic_cluster/lc_3/in_3

Net : nx.n1866
T_9_28_wire_logic_cluster/lc_3/out
T_9_25_sp4_v_t_46
T_9_26_lc_trk_g2_6
T_9_26_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n24_adj_648
T_6_26_wire_logic_cluster/lc_1/out
T_6_25_lc_trk_g0_1
T_6_25_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n2608
T_11_18_wire_logic_cluster/lc_5/out
T_10_17_lc_trk_g3_5
T_10_17_input_2_2
T_10_17_wire_logic_cluster/lc_2/in_2

T_11_18_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g1_5
T_11_18_wire_logic_cluster/lc_2/in_0

T_11_18_wire_logic_cluster/lc_5/out
T_3_18_sp12_h_l_1
T_6_18_lc_trk_g0_1
T_6_18_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n2099_cascade_
T_9_22_wire_logic_cluster/lc_4/ltout
T_9_22_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n2703
T_9_19_wire_logic_cluster/lc_6/out
T_8_19_sp4_h_l_4
T_7_19_lc_trk_g1_4
T_7_19_input_2_7
T_7_19_wire_logic_cluster/lc_7/in_2

T_9_19_wire_logic_cluster/lc_6/out
T_9_19_lc_trk_g2_6
T_9_19_wire_logic_cluster/lc_5/in_3

T_9_19_wire_logic_cluster/lc_6/out
T_8_19_sp4_h_l_4
T_4_19_sp4_h_l_4
T_6_19_lc_trk_g2_1
T_6_19_wire_logic_cluster/lc_0/in_3

End 

Net : nx.n16
T_6_25_wire_logic_cluster/lc_0/out
T_6_25_lc_trk_g1_0
T_6_25_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n1899
T_6_27_wire_logic_cluster/lc_5/out
T_6_23_sp4_v_t_47
T_6_25_lc_trk_g3_2
T_6_25_wire_logic_cluster/lc_0/in_3

T_6_27_wire_logic_cluster/lc_5/out
T_7_26_lc_trk_g3_5
T_7_26_wire_logic_cluster/lc_3/in_1

T_6_27_wire_logic_cluster/lc_5/out
T_7_26_lc_trk_g2_5
T_7_26_wire_logic_cluster/lc_3/in_0

End 

Net : nx.n1867
T_9_28_wire_logic_cluster/lc_2/out
T_9_27_sp4_v_t_36
T_6_27_sp4_h_l_1
T_6_27_lc_trk_g1_4
T_6_27_input_2_5
T_6_27_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n10637
T_9_28_wire_logic_cluster/lc_1/cout
T_9_28_wire_logic_cluster/lc_2/in_3

Net : nx.n974
T_6_28_wire_logic_cluster/lc_3/out
T_6_27_lc_trk_g1_3
T_6_27_input_2_0
T_6_27_wire_logic_cluster/lc_0/in_2

T_6_28_wire_logic_cluster/lc_3/out
T_5_27_lc_trk_g3_3
T_5_27_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n10475
T_6_28_wire_logic_cluster/lc_1/cout
T_6_28_wire_logic_cluster/lc_2/in_3

Net : nx.n975
T_6_28_wire_logic_cluster/lc_2/out
T_5_27_lc_trk_g2_2
T_5_27_input_2_2
T_5_27_wire_logic_cluster/lc_2/in_2

T_6_28_wire_logic_cluster/lc_2/out
T_5_27_lc_trk_g2_2
T_5_27_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n10476
T_6_28_wire_logic_cluster/lc_2/cout
T_6_28_wire_logic_cluster/lc_3/in_3

Net : nx.n2657
T_10_19_wire_logic_cluster/lc_4/out
T_9_20_lc_trk_g0_4
T_9_20_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n10787
T_10_19_wire_logic_cluster/lc_3/cout
T_10_19_wire_logic_cluster/lc_4/in_3

Net : nx.bit_ctr_28
T_4_30_wire_logic_cluster/lc_4/out
T_5_30_lc_trk_g1_4
T_5_30_wire_logic_cluster/lc_3/in_0

T_4_30_wire_logic_cluster/lc_4/out
T_5_30_lc_trk_g1_4
T_5_30_wire_logic_cluster/lc_7/in_0

T_4_30_wire_logic_cluster/lc_4/out
T_3_30_sp4_h_l_0
T_6_26_sp4_v_t_43
T_6_27_lc_trk_g3_3
T_6_27_input_2_4
T_6_27_wire_logic_cluster/lc_4/in_2

T_4_30_wire_logic_cluster/lc_4/out
T_5_29_lc_trk_g3_4
T_5_29_input_2_3
T_5_29_wire_logic_cluster/lc_3/in_2

T_4_30_wire_logic_cluster/lc_4/out
T_5_29_lc_trk_g3_4
T_5_29_wire_logic_cluster/lc_2/in_1

T_4_30_wire_logic_cluster/lc_4/out
T_5_28_sp4_v_t_36
T_6_28_sp4_h_l_1
T_5_28_lc_trk_g1_1
T_5_28_wire_logic_cluster/lc_4/in_0

T_4_30_wire_logic_cluster/lc_4/out
T_4_30_lc_trk_g3_4
T_4_30_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n1608_cascade_
T_9_29_wire_logic_cluster/lc_2/ltout
T_9_29_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n2263
T_13_24_wire_logic_cluster/lc_6/out
T_13_22_sp4_v_t_41
T_10_22_sp4_h_l_4
T_11_22_lc_trk_g2_4
T_11_22_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n10703
T_13_24_wire_logic_cluster/lc_5/cout
T_13_24_wire_logic_cluster/lc_6/in_3

Net : nx.n2505
T_11_21_wire_logic_cluster/lc_6/out
T_12_20_lc_trk_g3_6
T_12_20_input_2_5
T_12_20_wire_logic_cluster/lc_5/in_2

T_11_21_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_45
T_12_16_sp4_v_t_45
T_12_19_lc_trk_g0_5
T_12_19_input_2_7
T_12_19_wire_logic_cluster/lc_7/in_2

T_11_21_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_45
T_12_16_sp4_v_t_45
T_11_18_lc_trk_g0_3
T_11_18_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n10724
T_15_25_wire_logic_cluster/lc_0/cout
T_15_25_wire_logic_cluster/lc_1/in_3

Net : nx.n2392
T_10_22_wire_logic_cluster/lc_3/out
T_11_18_sp4_v_t_42
T_10_21_lc_trk_g3_2
T_10_21_wire_logic_cluster/lc_1/in_0

T_10_22_wire_logic_cluster/lc_3/out
T_11_19_sp4_v_t_47
T_12_23_sp4_h_l_4
T_14_23_lc_trk_g3_1
T_14_23_input_2_2
T_14_23_wire_logic_cluster/lc_2/in_2

T_10_22_wire_logic_cluster/lc_3/out
T_11_18_sp4_v_t_42
T_10_21_lc_trk_g3_2
T_10_21_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n2360
T_15_25_wire_logic_cluster/lc_1/out
T_15_22_sp4_v_t_42
T_12_22_sp4_h_l_1
T_8_22_sp4_h_l_4
T_10_22_lc_trk_g3_1
T_10_22_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n31_adj_655_cascade_
T_10_21_wire_logic_cluster/lc_1/ltout
T_10_21_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n3068
T_3_27_wire_logic_cluster/lc_1/out
T_3_24_sp4_v_t_42
T_0_24_span4_horz_12
T_1_24_lc_trk_g2_1
T_1_24_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n10870
T_3_27_wire_logic_cluster/lc_0/cout
T_3_27_wire_logic_cluster/lc_1/in_3

Net : nx.n10677
T_11_23_wire_logic_cluster/lc_4/cout
T_11_23_wire_logic_cluster/lc_5/in_3

Net : nx.n10678
T_11_23_wire_logic_cluster/lc_5/cout
T_11_23_wire_logic_cluster/lc_6/in_3

Net : nx.n2203
T_11_23_wire_logic_cluster/lc_6/out
T_11_23_sp4_h_l_1
T_13_23_lc_trk_g2_4
T_13_23_wire_logic_cluster/lc_7/in_1

T_11_23_wire_logic_cluster/lc_6/out
T_12_24_lc_trk_g2_6
T_12_24_wire_logic_cluster/lc_5/in_1

T_11_23_wire_logic_cluster/lc_6/out
T_11_23_sp4_h_l_1
T_14_19_sp4_v_t_36
T_13_22_lc_trk_g2_4
T_13_22_input_2_2
T_13_22_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n2204
T_11_23_wire_logic_cluster/lc_5/out
T_12_23_sp4_h_l_10
T_13_23_lc_trk_g3_2
T_13_23_wire_logic_cluster/lc_6/in_1

T_11_23_wire_logic_cluster/lc_5/out
T_12_23_lc_trk_g0_5
T_12_23_wire_logic_cluster/lc_2/in_1

T_11_23_wire_logic_cluster/lc_5/out
T_12_23_sp4_h_l_10
T_14_23_lc_trk_g2_7
T_14_23_input_2_7
T_14_23_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n2403
T_13_21_wire_logic_cluster/lc_0/out
T_13_18_sp4_v_t_40
T_14_22_sp4_h_l_11
T_15_22_lc_trk_g3_3
T_15_22_wire_logic_cluster/lc_5/in_3

T_13_21_wire_logic_cluster/lc_0/out
T_14_21_lc_trk_g1_0
T_14_21_input_2_7
T_14_21_wire_logic_cluster/lc_7/in_2

T_13_21_wire_logic_cluster/lc_0/out
T_13_20_lc_trk_g0_0
T_13_20_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n35_adj_658
T_15_22_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_43
T_13_21_sp4_h_l_6
T_9_21_sp4_h_l_9
T_10_21_lc_trk_g2_1
T_10_21_wire_logic_cluster/lc_3/in_0

End 

Net : nx.n2199
T_11_24_wire_logic_cluster/lc_2/out
T_11_24_sp4_h_l_9
T_13_24_lc_trk_g2_4
T_13_24_wire_logic_cluster/lc_3/in_1

T_11_24_wire_logic_cluster/lc_2/out
T_12_24_lc_trk_g1_2
T_12_24_input_2_5
T_12_24_wire_logic_cluster/lc_5/in_2

T_11_24_wire_logic_cluster/lc_2/out
T_11_24_sp4_h_l_9
T_15_24_sp4_h_l_9
T_14_24_lc_trk_g1_1
T_14_24_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n10682
T_11_24_wire_logic_cluster/lc_1/cout
T_11_24_wire_logic_cluster/lc_2/in_3

Net : nx.n10459
T_1_31_wire_logic_cluster/lc_6/cout
T_1_31_wire_logic_cluster/lc_7/in_3

Net : nx.n1270
T_1_31_wire_logic_cluster/lc_7/out
T_1_32_lc_trk_g0_7
T_1_32_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n1468
T_3_32_wire_logic_cluster/lc_1/out
T_3_32_sp4_h_l_7
T_5_32_lc_trk_g3_2
T_5_32_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n10590
T_3_32_wire_logic_cluster/lc_0/cout
T_3_32_wire_logic_cluster/lc_1/in_3

Net : nx.n1500
T_5_32_wire_logic_cluster/lc_4/out
T_5_31_lc_trk_g1_4
T_5_31_wire_logic_cluster/lc_3/in_0

T_5_32_wire_logic_cluster/lc_4/out
T_6_32_lc_trk_g0_4
T_6_32_input_2_2
T_6_32_wire_logic_cluster/lc_2/in_2

T_5_32_wire_logic_cluster/lc_4/out
T_6_28_sp4_v_t_44
T_6_30_lc_trk_g2_1
T_6_30_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n40_adj_609
T_6_18_wire_logic_cluster/lc_2/out
T_6_19_lc_trk_g1_2
T_6_19_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n39_adj_610
T_9_19_wire_logic_cluster/lc_5/out
T_7_19_sp4_h_l_7
T_6_19_lc_trk_g1_7
T_6_19_wire_logic_cluster/lc_6/in_0

End 

Net : nx.n2406
T_15_22_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g3_7
T_14_21_input_2_4
T_14_21_wire_logic_cluster/lc_4/in_2

T_15_22_wire_logic_cluster/lc_7/out
T_15_22_lc_trk_g0_7
T_15_22_wire_logic_cluster/lc_5/in_0

T_15_22_wire_logic_cluster/lc_7/out
T_15_21_sp4_v_t_46
T_12_21_sp4_h_l_5
T_11_21_lc_trk_g0_5
T_11_21_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n2902
T_7_24_wire_logic_cluster/lc_4/out
T_7_23_sp4_v_t_40
T_4_23_sp4_h_l_5
T_4_23_lc_trk_g1_0
T_4_23_input_2_3
T_4_23_wire_logic_cluster/lc_3/in_2

T_7_24_wire_logic_cluster/lc_4/out
T_7_23_sp4_v_t_40
T_4_23_sp4_h_l_5
T_5_23_lc_trk_g3_5
T_5_23_input_2_0
T_5_23_wire_logic_cluster/lc_0/in_2

T_7_24_wire_logic_cluster/lc_4/out
T_7_23_sp4_v_t_40
T_4_23_sp4_h_l_5
T_0_23_span4_horz_21
T_2_23_lc_trk_g2_5
T_2_23_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n1505
T_5_32_wire_logic_cluster/lc_7/out
T_6_29_sp4_v_t_39
T_6_30_lc_trk_g2_7
T_6_30_wire_logic_cluster/lc_4/in_3

T_5_32_wire_logic_cluster/lc_7/out
T_6_31_lc_trk_g2_7
T_6_31_input_2_5
T_6_31_wire_logic_cluster/lc_5/in_2

T_5_32_wire_logic_cluster/lc_7/out
T_6_29_sp4_v_t_39
T_7_29_sp4_h_l_2
T_6_29_lc_trk_g0_2
T_6_29_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n16_adj_633
T_6_30_wire_logic_cluster/lc_4/out
T_6_29_lc_trk_g1_4
T_6_29_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n1900
T_9_26_wire_logic_cluster/lc_1/out
T_9_25_lc_trk_g1_1
T_9_25_wire_logic_cluster/lc_5/in_1

T_9_26_wire_logic_cluster/lc_1/out
T_8_26_sp4_h_l_10
T_7_26_lc_trk_g1_2
T_7_26_wire_logic_cluster/lc_2/in_1

T_9_26_wire_logic_cluster/lc_1/out
T_8_26_sp4_h_l_10
T_7_26_lc_trk_g0_2
T_7_26_wire_logic_cluster/lc_2/in_0

End 

Net : nx.n10614
T_7_31_wire_logic_cluster/lc_3/cout
T_7_31_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n2696
T_6_24_wire_logic_cluster/lc_3/out
T_6_20_sp4_v_t_43
T_7_20_sp4_h_l_11
T_7_20_lc_trk_g0_6
T_7_20_input_2_6
T_7_20_wire_logic_cluster/lc_6/in_2

T_6_24_wire_logic_cluster/lc_3/out
T_6_15_sp12_v_t_22
T_6_19_lc_trk_g3_1
T_6_19_wire_logic_cluster/lc_5/in_1

T_6_24_wire_logic_cluster/lc_3/out
T_6_20_sp4_v_t_43
T_7_20_sp4_h_l_11
T_6_20_lc_trk_g0_3
T_6_20_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n2205
T_11_23_wire_logic_cluster/lc_4/out
T_12_23_sp4_h_l_8
T_13_23_lc_trk_g3_0
T_13_23_input_2_5
T_13_23_wire_logic_cluster/lc_5/in_2

T_11_23_wire_logic_cluster/lc_4/out
T_12_23_lc_trk_g0_4
T_12_23_wire_logic_cluster/lc_2/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_12_23_lc_trk_g0_4
T_12_23_wire_logic_cluster/lc_7/in_1

End 

Net : bfn_11_24_0_
T_11_24_wire_logic_cluster/carry_in_mux/cout
T_11_24_wire_logic_cluster/lc_0/in_3

Net : nx.n10681
T_11_24_wire_logic_cluster/lc_0/cout
T_11_24_wire_logic_cluster/lc_1/in_3

Net : nx.n2206
T_11_23_wire_logic_cluster/lc_3/out
T_11_23_sp4_h_l_11
T_13_23_lc_trk_g2_6
T_13_23_input_2_4
T_13_23_wire_logic_cluster/lc_4/in_2

T_11_23_wire_logic_cluster/lc_3/out
T_12_24_lc_trk_g3_3
T_12_24_wire_logic_cluster/lc_5/in_3

T_11_23_wire_logic_cluster/lc_3/out
T_12_23_lc_trk_g0_3
T_12_23_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n2198
T_11_24_wire_logic_cluster/lc_3/out
T_11_24_sp4_h_l_11
T_13_24_lc_trk_g2_6
T_13_24_input_2_4
T_13_24_wire_logic_cluster/lc_4/in_2

T_11_24_wire_logic_cluster/lc_3/out
T_12_24_lc_trk_g1_3
T_12_24_wire_logic_cluster/lc_7/in_3

T_11_24_wire_logic_cluster/lc_3/out
T_11_24_sp4_h_l_11
T_15_24_sp4_h_l_7
T_14_24_lc_trk_g1_7
T_14_24_wire_logic_cluster/lc_1/in_3

End 

Net : nx.n10675
T_11_23_wire_logic_cluster/lc_2/cout
T_11_23_wire_logic_cluster/lc_3/in_3

Net : nx.n2207
T_11_23_wire_logic_cluster/lc_2/out
T_11_23_sp4_h_l_9
T_13_23_lc_trk_g3_4
T_13_23_input_2_3
T_13_23_wire_logic_cluster/lc_3/in_2

T_11_23_wire_logic_cluster/lc_2/out
T_12_24_lc_trk_g3_2
T_12_24_wire_logic_cluster/lc_1/in_0

T_11_23_wire_logic_cluster/lc_2/out
T_11_23_sp4_h_l_9
T_15_23_sp4_h_l_9
T_14_23_lc_trk_g1_1
T_14_23_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n2201
T_11_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_5
T_13_24_lc_trk_g3_0
T_13_24_input_2_1
T_13_24_wire_logic_cluster/lc_1/in_2

T_11_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_5
T_12_24_lc_trk_g2_5
T_12_24_wire_logic_cluster/lc_5/in_0

T_11_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_5
T_14_20_sp4_v_t_46
T_13_22_lc_trk_g0_0
T_13_22_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n10674
T_11_23_wire_logic_cluster/lc_1/cout
T_11_23_wire_logic_cluster/lc_2/in_3

Net : nx.n10673
T_11_23_wire_logic_cluster/lc_0/cout
T_11_23_wire_logic_cluster/lc_1/in_3

Net : nx.n2200
T_11_24_wire_logic_cluster/lc_1/out
T_11_24_sp4_h_l_7
T_13_24_lc_trk_g2_2
T_13_24_input_2_2
T_13_24_wire_logic_cluster/lc_2/in_2

T_11_24_wire_logic_cluster/lc_1/out
T_12_24_lc_trk_g1_1
T_12_24_wire_logic_cluster/lc_1/in_3

T_11_24_wire_logic_cluster/lc_1/out
T_11_24_sp4_h_l_7
T_15_24_sp4_h_l_10
T_14_24_lc_trk_g0_2
T_14_24_input_2_4
T_14_24_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n10683
T_11_24_wire_logic_cluster/lc_2/cout
T_11_24_wire_logic_cluster/lc_3/in_3

Net : nx.n10676
T_11_23_wire_logic_cluster/lc_3/cout
T_11_23_wire_logic_cluster/lc_4/in_3

Net : nx.n2208
T_11_23_wire_logic_cluster/lc_1/out
T_11_23_sp4_h_l_7
T_13_23_lc_trk_g2_2
T_13_23_input_2_2
T_13_23_wire_logic_cluster/lc_2/in_2

T_11_23_wire_logic_cluster/lc_1/out
T_12_24_lc_trk_g3_1
T_12_24_wire_logic_cluster/lc_1/in_1

T_11_23_wire_logic_cluster/lc_1/out
T_11_23_sp4_h_l_7
T_12_23_lc_trk_g2_7
T_12_23_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n2767
T_7_20_wire_logic_cluster/lc_2/out
T_6_19_lc_trk_g2_2
T_6_19_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n10799
T_7_20_wire_logic_cluster/lc_1/cout
T_7_20_wire_logic_cluster/lc_2/in_3

Net : nx.n10636
T_9_28_wire_logic_cluster/lc_0/cout
T_9_28_wire_logic_cluster/lc_1/in_3

Net : nx.n1803
T_10_27_wire_logic_cluster/lc_0/out
T_7_27_sp12_h_l_0
T_6_27_lc_trk_g1_0
T_6_27_wire_logic_cluster/lc_3/in_0

T_10_27_wire_logic_cluster/lc_0/out
T_9_27_lc_trk_g2_0
T_9_27_wire_logic_cluster/lc_7/in_1

T_10_27_wire_logic_cluster/lc_0/out
T_7_27_sp12_h_l_0
T_7_27_lc_trk_g1_3
T_7_27_input_2_6
T_7_27_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n1868
T_9_28_wire_logic_cluster/lc_1/out
T_9_25_sp4_v_t_42
T_9_26_lc_trk_g3_2
T_9_26_input_2_1
T_9_26_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n22_adj_604
T_12_24_wire_logic_cluster/lc_7/out
T_12_23_lc_trk_g0_7
T_12_23_wire_logic_cluster/lc_3/in_0

End 

Net : nx.n34_adj_657
T_13_21_wire_logic_cluster/lc_3/out
T_11_21_sp4_h_l_3
T_10_21_lc_trk_g1_3
T_10_21_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n2809
T_5_20_wire_logic_cluster/lc_2/out
T_6_21_lc_trk_g3_2
T_6_21_input_2_1
T_6_21_wire_logic_cluster/lc_1/in_2

T_5_20_wire_logic_cluster/lc_2/out
T_5_19_sp4_v_t_36
T_2_23_sp4_h_l_6
T_1_23_lc_trk_g0_6
T_1_23_input_2_2
T_1_23_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n2398
T_15_22_wire_logic_cluster/lc_1/out
T_15_22_sp4_h_l_7
T_14_18_sp4_v_t_42
T_13_21_lc_trk_g3_2
T_13_21_wire_logic_cluster/lc_3/in_0

T_15_22_wire_logic_cluster/lc_1/out
T_14_22_lc_trk_g3_1
T_14_22_input_2_4
T_14_22_wire_logic_cluster/lc_4/in_2

T_15_22_wire_logic_cluster/lc_1/out
T_15_19_sp4_v_t_42
T_12_19_sp4_h_l_7
T_12_19_lc_trk_g0_2
T_12_19_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n1405
T_4_31_wire_logic_cluster/lc_1/out
T_3_31_lc_trk_g2_1
T_3_31_input_2_5
T_3_31_wire_logic_cluster/lc_5/in_2

T_4_31_wire_logic_cluster/lc_1/out
T_4_32_lc_trk_g0_1
T_4_32_wire_logic_cluster/lc_5/in_0

T_4_31_wire_logic_cluster/lc_1/out
T_5_32_lc_trk_g2_1
T_5_32_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n30
T_12_24_wire_logic_cluster/lc_5/out
T_12_23_lc_trk_g1_5
T_12_23_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n2504
T_11_20_wire_logic_cluster/lc_0/out
T_11_17_sp4_v_t_40
T_12_21_sp4_h_l_11
T_13_21_lc_trk_g2_3
T_13_21_wire_logic_cluster/lc_5/in_0

T_11_20_wire_logic_cluster/lc_0/out
T_12_20_lc_trk_g0_0
T_12_20_input_2_6
T_12_20_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n2861
T_6_23_wire_logic_cluster/lc_0/out
T_7_24_lc_trk_g3_0
T_7_24_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n2893
T_7_24_wire_logic_cluster/lc_0/out
T_7_22_sp4_v_t_45
T_4_22_sp4_h_l_8
T_4_22_lc_trk_g1_5
T_4_22_wire_logic_cluster/lc_4/in_0

T_7_24_wire_logic_cluster/lc_0/out
T_6_24_sp4_h_l_8
T_5_24_lc_trk_g1_0
T_5_24_input_2_1
T_5_24_wire_logic_cluster/lc_1/in_2

T_7_24_wire_logic_cluster/lc_0/out
T_6_24_sp4_h_l_8
T_5_24_sp4_v_t_45
T_4_25_lc_trk_g3_5
T_4_25_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_6_23_0_
T_6_23_wire_logic_cluster/carry_in_mux/cout
T_6_23_wire_logic_cluster/lc_0/in_3

Net : nx.n1207
T_2_30_wire_logic_cluster/lc_5/out
T_2_30_lc_trk_g2_5
T_2_30_wire_logic_cluster/lc_3/in_0

T_2_30_wire_logic_cluster/lc_5/out
T_1_31_lc_trk_g0_5
T_1_31_input_2_3
T_1_31_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n10587
T_3_31_wire_logic_cluster/lc_5/cout
T_3_31_wire_logic_cluster/lc_6/in_3

Net : nx.n1471
T_3_31_wire_logic_cluster/lc_6/out
T_4_32_lc_trk_g2_6
T_4_32_wire_logic_cluster/lc_1/in_3

End 

Net : nx.n10834
T_6_23_wire_logic_cluster/lc_5/cout
T_6_23_wire_logic_cluster/lc_6/in_3

Net : nx.n2855
T_6_23_wire_logic_cluster/lc_6/out
T_7_24_lc_trk_g3_6
T_7_24_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n2887_cascade_
T_7_24_wire_logic_cluster/lc_2/ltout
T_7_24_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n2365
T_15_24_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_44
T_15_22_lc_trk_g0_2
T_15_22_input_2_2
T_15_22_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n10719
T_15_24_wire_logic_cluster/lc_3/cout
T_15_24_wire_logic_cluster/lc_4/in_3

Net : nx.n3091
T_2_27_wire_logic_cluster/lc_0/out
T_2_25_sp4_v_t_45
T_3_25_sp4_h_l_1
T_5_25_lc_trk_g2_4
T_5_25_wire_logic_cluster/lc_4/in_0

T_2_27_wire_logic_cluster/lc_0/out
T_1_28_lc_trk_g0_0
T_1_28_wire_logic_cluster/lc_3/in_1

T_2_27_wire_logic_cluster/lc_0/out
T_2_27_sp4_h_l_5
T_5_23_sp4_v_t_46
T_4_26_lc_trk_g3_6
T_4_26_wire_logic_cluster/lc_3/in_0

End 

Net : nx.n2898_cascade_
T_5_21_wire_logic_cluster/lc_5/ltout
T_5_21_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n31
T_12_24_wire_logic_cluster/lc_1/out
T_12_23_lc_trk_g1_1
T_12_23_input_2_2
T_12_23_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n10788
T_10_19_wire_logic_cluster/lc_4/cout
T_10_19_wire_logic_cluster/lc_5/in_3

Net : nx.n2656
T_10_19_wire_logic_cluster/lc_5/out
T_10_20_lc_trk_g1_5
T_10_20_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n2688
T_10_20_wire_logic_cluster/lc_7/out
T_10_20_lc_trk_g0_7
T_10_20_wire_logic_cluster/lc_6/in_1

T_10_20_wire_logic_cluster/lc_7/out
T_10_17_sp4_v_t_38
T_7_21_sp4_h_l_3
T_7_21_lc_trk_g0_6
T_7_21_input_2_6
T_7_21_wire_logic_cluster/lc_6/in_2

T_10_20_wire_logic_cluster/lc_7/out
T_11_20_lc_trk_g1_7
T_11_20_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n12325_cascade_
T_2_26_wire_logic_cluster/lc_6/ltout
T_2_26_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n13_adj_696_cascade_
T_2_26_wire_logic_cluster/lc_5/ltout
T_2_26_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n1208
T_1_30_wire_logic_cluster/lc_6/out
T_1_31_lc_trk_g0_6
T_1_31_input_2_2
T_1_31_wire_logic_cluster/lc_2/in_2

T_1_30_wire_logic_cluster/lc_6/out
T_2_30_lc_trk_g1_6
T_2_30_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n32_cascade_
T_13_22_wire_logic_cluster/lc_4/ltout
T_13_22_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n2301
T_14_24_wire_logic_cluster/lc_3/out
T_14_20_sp4_v_t_43
T_13_22_lc_trk_g0_6
T_13_22_wire_logic_cluster/lc_4/in_0

T_14_24_wire_logic_cluster/lc_3/out
T_15_24_lc_trk_g0_3
T_15_24_input_2_1
T_15_24_wire_logic_cluster/lc_1/in_2

T_14_24_wire_logic_cluster/lc_3/out
T_15_20_sp4_v_t_42
T_15_22_lc_trk_g3_7
T_15_22_input_2_4
T_15_22_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n2408
T_13_22_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g3_1
T_14_21_input_2_2
T_14_21_wire_logic_cluster/lc_2/in_2

T_13_22_wire_logic_cluster/lc_1/out
T_12_22_sp4_h_l_10
T_8_22_sp4_h_l_6
T_7_22_lc_trk_g0_6
T_7_22_wire_logic_cluster/lc_7/in_1

T_13_22_wire_logic_cluster/lc_1/out
T_12_22_sp4_h_l_10
T_11_22_lc_trk_g1_2
T_11_22_input_2_1
T_11_22_wire_logic_cluster/lc_1/in_2

End 

Net : bfn_1_32_0_
T_1_32_wire_logic_cluster/carry_in_mux/cout
T_1_32_wire_logic_cluster/lc_0/in_3

End 

Net : nx.n3057
T_3_28_wire_logic_cluster/lc_4/out
T_4_24_sp4_v_t_44
T_4_26_lc_trk_g2_1
T_4_26_input_2_7
T_4_26_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n10881
T_3_28_wire_logic_cluster/lc_3/cout
T_3_28_wire_logic_cluster/lc_4/in_3

Net : nx.n49_adj_693_cascade_
T_1_25_wire_logic_cluster/lc_4/ltout
T_1_25_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n44_adj_690
T_4_25_wire_logic_cluster/lc_3/out
T_2_25_sp4_h_l_3
T_1_25_lc_trk_g0_3
T_1_25_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n3089
T_4_26_wire_logic_cluster/lc_7/out
T_4_25_lc_trk_g0_7
T_4_25_wire_logic_cluster/lc_3/in_0

T_4_26_wire_logic_cluster/lc_7/out
T_4_24_sp4_v_t_43
T_0_28_span4_horz_11
T_1_28_lc_trk_g0_6
T_1_28_wire_logic_cluster/lc_5/in_1

T_4_26_wire_logic_cluster/lc_7/out
T_4_24_sp4_v_t_43
T_4_26_lc_trk_g2_6
T_4_26_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n29_adj_697_cascade_
T_1_24_wire_logic_cluster/lc_5/ltout
T_1_24_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n12331_cascade_
T_1_24_wire_logic_cluster/lc_6/ltout
T_1_24_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n1009_cascade_
T_5_28_wire_logic_cluster/lc_2/ltout
T_5_28_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n10879
T_3_28_wire_logic_cluster/lc_1/cout
T_3_28_wire_logic_cluster/lc_2/in_3

Net : nx.n3059
T_3_28_wire_logic_cluster/lc_2/out
T_2_27_lc_trk_g3_2
T_2_27_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n1607
T_6_29_wire_logic_cluster/lc_6/out
T_7_30_lc_trk_g3_6
T_7_30_input_2_3
T_7_30_wire_logic_cluster/lc_3/in_2

T_6_29_wire_logic_cluster/lc_6/out
T_6_29_lc_trk_g3_6
T_6_29_wire_logic_cluster/lc_4/in_1

T_6_29_wire_logic_cluster/lc_6/out
T_7_28_lc_trk_g3_6
T_7_28_input_2_7
T_7_28_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n10607
T_7_30_wire_logic_cluster/lc_4/cout
T_7_30_wire_logic_cluster/lc_5/in_3

Net : nx.n1672
T_7_30_wire_logic_cluster/lc_5/out
T_6_29_lc_trk_g3_5
T_6_29_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n1704
T_6_29_wire_logic_cluster/lc_5/out
T_6_30_lc_trk_g0_5
T_6_30_input_2_5
T_6_30_wire_logic_cluster/lc_5/in_2

T_6_29_wire_logic_cluster/lc_5/out
T_7_28_sp4_v_t_43
T_8_28_sp4_h_l_6
T_10_28_lc_trk_g3_3
T_10_28_input_2_6
T_10_28_wire_logic_cluster/lc_6/in_2

T_6_29_wire_logic_cluster/lc_5/out
T_7_28_sp4_v_t_43
T_8_28_sp4_h_l_11
T_11_24_sp4_v_t_46
T_10_27_lc_trk_g3_6
T_10_27_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n2687
T_10_19_wire_logic_cluster/lc_6/out
T_10_20_lc_trk_g0_6
T_10_20_wire_logic_cluster/lc_6/in_0

T_10_19_wire_logic_cluster/lc_6/out
T_10_17_sp4_v_t_41
T_7_21_sp4_h_l_4
T_7_21_lc_trk_g0_1
T_7_21_input_2_7
T_7_21_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n2497
T_12_19_wire_logic_cluster/lc_1/out
T_12_17_sp4_v_t_47
T_12_21_lc_trk_g1_2
T_12_21_input_2_5
T_12_21_wire_logic_cluster/lc_5/in_2

T_12_19_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g2_1
T_11_19_wire_logic_cluster/lc_0/in_3

End 

Net : nx.n2808
T_6_20_wire_logic_cluster/lc_6/out
T_6_21_lc_trk_g0_6
T_6_21_input_2_2
T_6_21_wire_logic_cluster/lc_2/in_2

T_6_20_wire_logic_cluster/lc_6/out
T_5_20_lc_trk_g2_6
T_5_20_wire_logic_cluster/lc_4/in_0

T_6_20_wire_logic_cluster/lc_6/out
T_5_20_lc_trk_g2_6
T_5_20_wire_logic_cluster/lc_6/in_0

End 

Net : nx.n1176
T_2_29_wire_logic_cluster/lc_1/out
T_2_27_sp4_v_t_47
T_1_30_lc_trk_g3_7
T_1_30_input_2_6
T_1_30_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n10471
T_5_26_wire_logic_cluster/lc_3/cout
T_5_26_wire_logic_cluster/lc_4/in_3

Net : nx.n1073
T_5_26_wire_logic_cluster/lc_4/out
T_5_27_lc_trk_g0_4
T_5_27_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n2863
T_6_22_wire_logic_cluster/lc_6/out
T_7_23_lc_trk_g2_6
T_7_23_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n10826
T_6_22_wire_logic_cluster/lc_5/cout
T_6_22_wire_logic_cluster/lc_6/in_3

Net : nx.n1804
T_6_27_wire_logic_cluster/lc_1/out
T_7_27_sp4_h_l_2
T_9_27_lc_trk_g3_7
T_9_27_input_2_6
T_9_27_wire_logic_cluster/lc_6/in_2

T_6_27_wire_logic_cluster/lc_1/out
T_6_26_lc_trk_g0_1
T_6_26_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n10608
T_7_30_wire_logic_cluster/lc_5/cout
T_7_30_wire_logic_cluster/lc_6/in_3

Net : nx.n1703
T_9_29_wire_logic_cluster/lc_5/out
T_10_28_lc_trk_g2_5
T_10_28_input_2_7
T_10_28_wire_logic_cluster/lc_7/in_2

T_9_29_wire_logic_cluster/lc_5/out
T_10_25_sp4_v_t_46
T_10_27_lc_trk_g3_3
T_10_27_wire_logic_cluster/lc_6/in_0

T_9_29_wire_logic_cluster/lc_5/out
T_10_25_sp4_v_t_46
T_10_27_lc_trk_g3_3
T_10_27_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n1671
T_7_30_wire_logic_cluster/lc_6/out
T_7_29_sp4_v_t_44
T_8_29_sp4_h_l_9
T_9_29_lc_trk_g2_1
T_9_29_input_2_5
T_9_29_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n1404
T_4_31_wire_logic_cluster/lc_4/out
T_3_31_lc_trk_g2_4
T_3_31_input_2_6
T_3_31_wire_logic_cluster/lc_6/in_2

T_4_31_wire_logic_cluster/lc_4/out
T_4_32_lc_trk_g0_4
T_4_32_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n10595
T_6_31_wire_logic_cluster/lc_3/cout
T_6_31_wire_logic_cluster/lc_4/in_3

Net : nx.n1573
T_6_31_wire_logic_cluster/lc_4/out
T_7_29_sp4_v_t_36
T_8_29_sp4_h_l_6
T_9_29_lc_trk_g2_6
T_9_29_input_2_4
T_9_29_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n2102
T_10_23_wire_logic_cluster/lc_0/out
T_10_24_lc_trk_g0_0
T_10_24_wire_logic_cluster/lc_0/in_0

T_10_23_wire_logic_cluster/lc_0/out
T_11_24_lc_trk_g3_0
T_11_24_wire_logic_cluster/lc_0/in_1

T_10_23_wire_logic_cluster/lc_0/out
T_11_24_lc_trk_g2_0
T_11_24_wire_logic_cluster/lc_0/in_0

End 

Net : nx.n2302
T_13_22_wire_logic_cluster/lc_2/out
T_13_22_sp4_h_l_9
T_16_22_sp4_v_t_39
T_15_24_lc_trk_g0_2
T_15_24_input_2_0
T_15_24_wire_logic_cluster/lc_0/in_2

T_13_22_wire_logic_cluster/lc_2/out
T_12_22_lc_trk_g2_2
T_12_22_wire_logic_cluster/lc_6/in_0

T_13_22_wire_logic_cluster/lc_2/out
T_13_22_lc_trk_g0_2
T_13_22_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n2402
T_15_22_wire_logic_cluster/lc_6/out
T_15_22_lc_trk_g0_6
T_15_22_wire_logic_cluster/lc_5/in_1

T_15_22_wire_logic_cluster/lc_6/out
T_14_22_lc_trk_g3_6
T_14_22_wire_logic_cluster/lc_0/in_1

T_15_22_wire_logic_cluster/lc_6/out
T_15_21_sp4_v_t_44
T_12_21_sp4_h_l_9
T_11_21_lc_trk_g0_1
T_11_21_input_2_5
T_11_21_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n2805
T_5_19_wire_logic_cluster/lc_6/out
T_6_17_sp4_v_t_40
T_6_21_lc_trk_g0_5
T_6_21_input_2_5
T_6_21_wire_logic_cluster/lc_5/in_2

T_5_19_wire_logic_cluster/lc_6/out
T_6_18_lc_trk_g2_6
T_6_18_wire_logic_cluster/lc_7/in_1

T_5_19_wire_logic_cluster/lc_6/out
T_6_17_sp4_v_t_40
T_5_21_lc_trk_g1_5
T_5_21_input_2_0
T_5_21_wire_logic_cluster/lc_0/in_2

End 

Net : nx.n2293_cascade_
T_11_22_wire_logic_cluster/lc_4/ltout
T_11_22_wire_logic_cluster/lc_5/in_2

End 

Net : bfn_13_25_0_
T_13_25_wire_logic_cluster/carry_in_mux/cout
T_13_25_wire_logic_cluster/lc_0/in_3

Net : nx.n2261
T_13_25_wire_logic_cluster/lc_0/out
T_13_22_sp4_v_t_40
T_10_22_sp4_h_l_5
T_11_22_lc_trk_g2_5
T_11_22_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n2264
T_13_24_wire_logic_cluster/lc_5/out
T_12_24_sp4_h_l_2
T_11_20_sp4_v_t_42
T_11_21_lc_trk_g2_2
T_11_21_wire_logic_cluster/lc_1/in_3

End 

Net : nx.n10702
T_13_24_wire_logic_cluster/lc_4/cout
T_13_24_wire_logic_cluster/lc_5/in_3

Net : nx.n2391
T_14_23_wire_logic_cluster/lc_6/out
T_14_21_sp4_v_t_41
T_11_21_sp4_h_l_4
T_10_21_lc_trk_g1_4
T_10_21_input_2_1
T_10_21_wire_logic_cluster/lc_1/in_2

T_14_23_wire_logic_cluster/lc_6/out
T_14_23_lc_trk_g3_6
T_14_23_input_2_3
T_14_23_wire_logic_cluster/lc_3/in_2

T_14_23_wire_logic_cluster/lc_6/out
T_14_21_sp4_v_t_41
T_11_21_sp4_h_l_4
T_10_21_lc_trk_g1_4
T_10_21_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n2359
T_15_25_wire_logic_cluster/lc_2/out
T_15_21_sp4_v_t_41
T_14_23_lc_trk_g1_4
T_14_23_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n10725
T_15_25_wire_logic_cluster/lc_1/cout
T_15_25_wire_logic_cluster/lc_2/in_3

Net : nx.n2297_cascade_
T_14_24_wire_logic_cluster/lc_1/ltout
T_14_24_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n1897
T_7_27_wire_logic_cluster/lc_4/out
T_7_23_sp4_v_t_45
T_6_25_lc_trk_g2_0
T_6_25_wire_logic_cluster/lc_3/in_1

T_7_27_wire_logic_cluster/lc_4/out
T_7_26_lc_trk_g0_4
T_7_26_wire_logic_cluster/lc_5/in_1

T_7_27_wire_logic_cluster/lc_4/out
T_7_26_lc_trk_g1_4
T_7_26_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n1865
T_9_28_wire_logic_cluster/lc_4/out
T_9_27_sp4_v_t_40
T_6_27_sp4_h_l_5
T_7_27_lc_trk_g2_5
T_7_27_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n10639
T_9_28_wire_logic_cluster/lc_3/cout
T_9_28_wire_logic_cluster/lc_4/in_3

Net : nx.n1076
T_5_26_wire_logic_cluster/lc_1/out
T_5_27_lc_trk_g1_1
T_5_27_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n1804_cascade_
T_6_27_wire_logic_cluster/lc_1/ltout
T_6_27_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n2603
T_11_20_wire_logic_cluster/lc_1/out
T_11_16_sp4_v_t_39
T_10_17_lc_trk_g2_7
T_10_17_input_2_7
T_10_17_wire_logic_cluster/lc_7/in_2

T_11_20_wire_logic_cluster/lc_1/out
T_10_20_lc_trk_g2_1
T_10_20_wire_logic_cluster/lc_2/in_3

T_11_20_wire_logic_cluster/lc_1/out
T_11_17_sp4_v_t_42
T_8_17_sp4_h_l_7
T_7_17_lc_trk_g1_7
T_7_17_wire_logic_cluster/lc_0/in_0

End 

Net : nx.n3105_cascade_
T_1_24_wire_logic_cluster/lc_1/ltout
T_1_24_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n2798
T_6_20_wire_logic_cluster/lc_4/out
T_7_16_sp4_v_t_44
T_6_18_lc_trk_g0_2
T_6_18_wire_logic_cluster/lc_7/in_3

T_6_20_wire_logic_cluster/lc_4/out
T_6_19_sp4_v_t_40
T_6_22_lc_trk_g0_0
T_6_22_input_2_4
T_6_22_wire_logic_cluster/lc_4/in_2

T_6_20_wire_logic_cluster/lc_4/out
T_5_20_lc_trk_g2_4
T_5_20_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n42_adj_635
T_6_18_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_47
T_7_21_sp4_v_t_47
T_7_23_lc_trk_g2_2
T_7_23_wire_logic_cluster/lc_2/in_0

End 

Net : nx.n2407
T_13_22_wire_logic_cluster/lc_0/out
T_14_21_lc_trk_g3_0
T_14_21_input_2_3
T_14_21_wire_logic_cluster/lc_3/in_2

T_13_22_wire_logic_cluster/lc_0/out
T_13_21_lc_trk_g0_0
T_13_21_wire_logic_cluster/lc_3/in_1

T_13_22_wire_logic_cluster/lc_0/out
T_13_18_sp4_v_t_37
T_13_20_lc_trk_g2_0
T_13_20_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n10667
T_9_24_wire_logic_cluster/lc_2/cout
T_9_24_wire_logic_cluster/lc_3/in_3

Net : nx.n2066
T_9_24_wire_logic_cluster/lc_3/out
T_9_21_sp4_v_t_46
T_9_22_lc_trk_g2_6
T_9_22_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n1606
T_6_29_wire_logic_cluster/lc_2/out
T_7_30_lc_trk_g2_2
T_7_30_input_2_4
T_7_30_wire_logic_cluster/lc_4/in_2

T_6_29_wire_logic_cluster/lc_2/out
T_7_29_sp4_h_l_4
T_9_29_lc_trk_g3_1
T_9_29_wire_logic_cluster/lc_6/in_0

End 

Net : nx.n2390
T_15_25_wire_logic_cluster/lc_3/out
T_15_21_sp4_v_t_43
T_12_21_sp4_h_l_0
T_8_21_sp4_h_l_0
T_10_21_lc_trk_g3_5
T_10_21_wire_logic_cluster/lc_1/in_1

T_15_25_wire_logic_cluster/lc_3/out
T_15_21_sp4_v_t_43
T_14_23_lc_trk_g1_6
T_14_23_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n10597
T_6_31_wire_logic_cluster/lc_5/cout
T_6_31_wire_logic_cluster/lc_6/in_3

Net : nx.n1571
T_6_31_wire_logic_cluster/lc_6/out
T_6_28_sp4_v_t_36
T_6_29_lc_trk_g2_4
T_6_29_wire_logic_cluster/lc_1/in_3

End 

Net : nx.n2796
T_6_19_wire_logic_cluster/lc_1/out
T_5_20_lc_trk_g1_1
T_5_20_wire_logic_cluster/lc_3/in_3

T_6_19_wire_logic_cluster/lc_1/out
T_6_16_sp12_v_t_22
T_6_22_lc_trk_g3_5
T_6_22_input_2_6
T_6_22_wire_logic_cluster/lc_6/in_2

T_6_19_wire_logic_cluster/lc_1/out
T_5_19_sp4_h_l_10
T_8_19_sp4_v_t_38
T_7_23_lc_trk_g1_3
T_7_23_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n31_adj_613_cascade_
T_5_20_wire_logic_cluster/lc_3/ltout
T_5_20_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n2764
T_7_20_wire_logic_cluster/lc_5/out
T_6_19_lc_trk_g2_5
T_6_19_input_2_1
T_6_19_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n10802
T_7_20_wire_logic_cluster/lc_4/cout
T_7_20_wire_logic_cluster/lc_5/in_3

Net : nx.n1603
T_6_29_wire_logic_cluster/lc_1/out
T_7_29_lc_trk_g0_1
T_7_29_wire_logic_cluster/lc_2/in_1

T_6_29_wire_logic_cluster/lc_1/out
T_7_30_lc_trk_g2_1
T_7_30_input_2_7
T_7_30_wire_logic_cluster/lc_7/in_2

T_6_29_wire_logic_cluster/lc_1/out
T_7_29_lc_trk_g0_1
T_7_29_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n16_adj_646
T_7_29_wire_logic_cluster/lc_2/out
T_6_29_lc_trk_g2_2
T_6_29_wire_logic_cluster/lc_3/in_3

End 

Net : nx.n38_adj_625_cascade_
T_7_23_wire_logic_cluster/lc_0/ltout
T_7_23_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n2791
T_6_24_wire_logic_cluster/lc_1/out
T_7_23_lc_trk_g2_1
T_7_23_wire_logic_cluster/lc_0/in_1

T_6_24_wire_logic_cluster/lc_1/out
T_6_23_lc_trk_g0_1
T_6_23_input_2_3
T_6_23_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n2759
T_7_21_wire_logic_cluster/lc_2/out
T_7_20_sp4_v_t_36
T_6_24_lc_trk_g1_1
T_6_24_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n10807
T_7_21_wire_logic_cluster/lc_1/cout
T_7_21_wire_logic_cluster/lc_2/in_3

Net : nx.n1602
T_7_29_wire_logic_cluster/lc_7/out
T_5_29_sp4_h_l_11
T_6_29_lc_trk_g2_3
T_6_29_wire_logic_cluster/lc_3/in_0

T_7_29_wire_logic_cluster/lc_7/out
T_8_28_sp4_v_t_47
T_7_31_lc_trk_g3_7
T_7_31_input_2_0
T_7_31_wire_logic_cluster/lc_0/in_2

T_7_29_wire_logic_cluster/lc_7/out
T_7_28_lc_trk_g0_7
T_7_28_input_2_1
T_7_28_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n2499
T_9_21_wire_logic_cluster/lc_5/out
T_10_21_sp4_h_l_10
T_13_17_sp4_v_t_41
T_12_19_lc_trk_g0_4
T_12_19_wire_logic_cluster/lc_7/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_10_21_sp4_h_l_10
T_12_21_lc_trk_g2_7
T_12_21_input_2_3
T_12_21_wire_logic_cluster/lc_3/in_2

T_9_21_wire_logic_cluster/lc_5/out
T_8_21_sp4_h_l_2
T_11_17_sp4_v_t_39
T_11_18_lc_trk_g3_7
T_11_18_input_2_4
T_11_18_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n35_adj_639
T_12_19_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g1_7
T_12_19_wire_logic_cluster/lc_4/in_0

End 

Net : nx.n44_adj_681
T_4_21_wire_logic_cluster/lc_0/out
T_4_21_lc_trk_g1_0
T_4_21_wire_logic_cluster/lc_3/in_0

End 

Net : nx.n2209
T_11_23_wire_logic_cluster/lc_0/out
T_12_23_sp4_h_l_0
T_13_23_lc_trk_g2_0
T_13_23_wire_logic_cluster/lc_1/in_1

T_11_23_wire_logic_cluster/lc_0/out
T_12_24_lc_trk_g3_0
T_12_24_input_2_7
T_12_24_wire_logic_cluster/lc_7/in_2

T_11_23_wire_logic_cluster/lc_0/out
T_12_23_lc_trk_g0_0
T_12_23_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n2701
T_9_20_wire_logic_cluster/lc_7/out
T_9_19_lc_trk_g0_7
T_9_19_wire_logic_cluster/lc_5/in_0

T_9_20_wire_logic_cluster/lc_7/out
T_8_20_sp4_h_l_6
T_7_20_lc_trk_g1_6
T_7_20_input_2_1
T_7_20_wire_logic_cluster/lc_1/in_2

T_9_20_wire_logic_cluster/lc_7/out
T_8_20_sp4_h_l_6
T_4_20_sp4_h_l_9
T_5_20_lc_trk_g3_1
T_5_20_wire_logic_cluster/lc_1/in_3

End 

Net : nx.n2393
T_10_22_wire_logic_cluster/lc_4/out
T_11_22_sp4_h_l_8
T_14_22_sp4_v_t_36
T_14_23_lc_trk_g3_4
T_14_23_input_2_1
T_14_23_wire_logic_cluster/lc_1/in_2

T_10_22_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g0_4
T_10_21_wire_logic_cluster/lc_1/in_3

T_10_22_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g0_4
T_10_21_wire_logic_cluster/lc_7/in_1

End 

Net : bfn_15_25_0_
T_15_25_wire_logic_cluster/carry_in_mux/cout
T_15_25_wire_logic_cluster/lc_0/in_3

Net : nx.n2361
T_15_25_wire_logic_cluster/lc_0/out
T_15_22_sp4_v_t_40
T_12_22_sp4_h_l_11
T_8_22_sp4_h_l_11
T_10_22_lc_trk_g3_6
T_10_22_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n10641
T_9_28_wire_logic_cluster/lc_5/cout
T_9_28_wire_logic_cluster/lc_6/in_3

End 

Net : bfn_2_32_0_
T_2_32_wire_logic_cluster/carry_in_mux/cout
T_2_32_wire_logic_cluster/lc_0/in_3

Net : nx.n1369
T_2_32_wire_logic_cluster/lc_0/out
T_2_32_lc_trk_g3_0
T_2_32_input_2_5
T_2_32_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n1507
T_5_31_wire_logic_cluster/lc_4/out
T_6_31_lc_trk_g1_4
T_6_31_input_2_3
T_6_31_wire_logic_cluster/lc_3/in_2

T_5_31_wire_logic_cluster/lc_4/out
T_6_27_sp4_v_t_44
T_6_29_lc_trk_g3_1
T_6_29_wire_logic_cluster/lc_0/in_0

T_5_31_wire_logic_cluster/lc_4/out
T_6_27_sp4_v_t_44
T_6_29_lc_trk_g3_1
T_6_29_wire_logic_cluster/lc_2/in_0

End 

Net : nx.n10848
T_5_23_wire_logic_cluster/lc_3/cout
T_5_23_wire_logic_cluster/lc_4/in_3

Net : nx.n2997
T_4_23_wire_logic_cluster/lc_5/out
T_5_19_sp4_v_t_46
T_4_21_lc_trk_g0_0
T_4_21_input_2_0
T_4_21_wire_logic_cluster/lc_0/in_2

T_4_23_wire_logic_cluster/lc_5/out
T_5_23_sp4_h_l_10
T_4_23_sp4_v_t_41
T_3_27_lc_trk_g1_4
T_3_27_input_2_5
T_3_27_wire_logic_cluster/lc_5/in_2

T_4_23_wire_logic_cluster/lc_5/out
T_5_23_sp4_h_l_10
T_4_23_sp4_v_t_41
T_0_23_span4_horz_4
T_2_23_lc_trk_g2_4
T_2_23_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n2965
T_5_23_wire_logic_cluster/lc_4/out
T_4_23_lc_trk_g3_4
T_4_23_input_2_5
T_4_23_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n28_adj_663
T_7_24_wire_logic_cluster/lc_7/out
T_8_22_sp4_v_t_42
T_9_22_sp4_h_l_7
T_9_22_lc_trk_g0_2
T_9_22_wire_logic_cluster/lc_2/in_0

End 

Net : nx.n10880
T_3_28_wire_logic_cluster/lc_2/cout
T_3_28_wire_logic_cluster/lc_3/in_3

Net : nx.n3090
T_4_25_wire_logic_cluster/lc_6/out
T_4_25_lc_trk_g2_6
T_4_25_wire_logic_cluster/lc_3/in_3

T_4_25_wire_logic_cluster/lc_6/out
T_3_25_sp4_h_l_4
T_2_25_sp4_v_t_41
T_1_28_lc_trk_g3_1
T_1_28_input_2_4
T_1_28_wire_logic_cluster/lc_4/in_2

T_4_25_wire_logic_cluster/lc_6/out
T_4_26_lc_trk_g1_6
T_4_26_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n3058
T_3_28_wire_logic_cluster/lc_3/out
T_4_24_sp4_v_t_42
T_4_25_lc_trk_g3_2
T_4_25_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n10462
T_2_29_wire_logic_cluster/lc_1/cout
T_2_29_wire_logic_cluster/lc_2/in_3

Net : nx.n1175
T_2_29_wire_logic_cluster/lc_2/out
T_2_30_lc_trk_g0_2
T_2_30_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n2806
T_6_20_wire_logic_cluster/lc_5/out
T_6_21_lc_trk_g1_5
T_6_21_input_2_4
T_6_21_wire_logic_cluster/lc_4/in_2

T_6_20_wire_logic_cluster/lc_5/out
T_6_20_lc_trk_g1_5
T_6_20_wire_logic_cluster/lc_3/in_3

T_6_20_wire_logic_cluster/lc_5/out
T_7_18_sp4_v_t_38
T_7_22_lc_trk_g0_3
T_7_22_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n3001
T_2_23_wire_logic_cluster/lc_0/out
T_3_21_sp4_v_t_44
T_3_25_sp4_v_t_44
T_3_27_lc_trk_g2_1
T_3_27_input_2_1
T_3_27_wire_logic_cluster/lc_1/in_2

T_2_23_wire_logic_cluster/lc_0/out
T_2_23_lc_trk_g2_0
T_2_23_wire_logic_cluster/lc_3/in_3

T_2_23_wire_logic_cluster/lc_0/out
T_1_24_lc_trk_g0_0
T_1_24_wire_logic_cluster/lc_4/in_0

End 

Net : nx.n2772
T_7_19_wire_logic_cluster/lc_5/out
T_7_19_sp12_h_l_1
T_11_19_lc_trk_g1_2
T_11_19_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n2501
T_11_21_wire_logic_cluster/lc_5/out
T_12_19_sp4_v_t_38
T_13_19_sp4_h_l_3
T_12_19_lc_trk_g0_3
T_12_19_wire_logic_cluster/lc_7/in_0

T_11_21_wire_logic_cluster/lc_5/out
T_12_21_lc_trk_g0_5
T_12_21_input_2_1
T_12_21_wire_logic_cluster/lc_1/in_2

T_11_21_wire_logic_cluster/lc_5/out
T_12_19_sp4_v_t_38
T_13_19_sp4_h_l_3
T_12_19_lc_trk_g0_3
T_12_19_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n10794
T_7_19_wire_logic_cluster/lc_4/cout
T_7_19_wire_logic_cluster/lc_5/in_3

Net : nx.n2401
T_13_22_wire_logic_cluster/lc_7/out
T_12_22_sp4_h_l_6
T_8_22_sp4_h_l_9
T_7_22_lc_trk_g0_1
T_7_22_input_2_7
T_7_22_wire_logic_cluster/lc_7/in_2

T_13_22_wire_logic_cluster/lc_7/out
T_14_22_lc_trk_g0_7
T_14_22_input_2_1
T_14_22_wire_logic_cluster/lc_1/in_2

T_13_22_wire_logic_cluster/lc_7/out
T_13_21_lc_trk_g1_7
T_13_21_input_2_6
T_13_21_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n10736
T_14_22_wire_logic_cluster/lc_1/cout
T_14_22_wire_logic_cluster/lc_2/in_3

Net : nx.n2467
T_14_22_wire_logic_cluster/lc_2/out
T_14_21_sp4_v_t_36
T_11_21_sp4_h_l_7
T_7_21_sp4_h_l_7
T_9_21_lc_trk_g2_2
T_9_21_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n2892
T_7_22_wire_logic_cluster/lc_3/out
T_5_22_sp4_h_l_3
T_4_22_lc_trk_g0_3
T_4_22_wire_logic_cluster/lc_4/in_3

T_7_22_wire_logic_cluster/lc_3/out
T_7_22_sp4_h_l_11
T_6_22_sp4_v_t_40
T_5_24_lc_trk_g1_5
T_5_24_input_2_2
T_5_24_wire_logic_cluster/lc_2/in_2

T_7_22_wire_logic_cluster/lc_3/out
T_7_19_sp4_v_t_46
T_4_23_sp4_h_l_11
T_4_23_lc_trk_g1_6
T_4_23_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n2860
T_6_23_wire_logic_cluster/lc_1/out
T_7_22_lc_trk_g3_1
T_7_22_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n10829
T_6_23_wire_logic_cluster/lc_0/cout
T_6_23_wire_logic_cluster/lc_1/in_3

Net : nx.n2260
T_13_25_wire_logic_cluster/lc_1/out
T_14_24_lc_trk_g2_1
T_14_24_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n10706
T_13_25_wire_logic_cluster/lc_0/cout
T_13_25_wire_logic_cluster/lc_1/in_3

Net : nx.n10578
T_2_31_wire_logic_cluster/lc_5/cout
T_2_31_wire_logic_cluster/lc_6/in_3

Net : nx.n1371
T_2_31_wire_logic_cluster/lc_6/out
T_2_31_sp4_h_l_1
T_4_31_lc_trk_g3_4
T_4_31_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n1508_cascade_
T_6_30_wire_logic_cluster/lc_3/ltout
T_6_30_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n2062
T_9_24_wire_logic_cluster/lc_7/out
T_10_23_lc_trk_g3_7
T_10_23_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n10671
T_9_24_wire_logic_cluster/lc_6/cout
T_9_24_wire_logic_cluster/lc_7/in_3

Net : nx.n33_adj_644
T_12_22_wire_logic_cluster/lc_6/out
T_13_22_lc_trk_g1_6
T_13_22_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n37_adj_608_cascade_
T_6_19_wire_logic_cluster/lc_4/ltout
T_6_19_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n2695
T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_5_19_sp4_h_l_11
T_6_19_lc_trk_g3_3
T_6_19_wire_logic_cluster/lc_4/in_0

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_8_19_sp4_v_t_46
T_7_20_lc_trk_g3_6
T_7_20_input_2_7
T_7_20_wire_logic_cluster/lc_7/in_2

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_5_19_sp4_h_l_11
T_6_19_lc_trk_g3_3
T_6_19_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n1532_cascade_
T_6_29_wire_logic_cluster/lc_0/ltout
T_6_29_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n2698
T_9_19_wire_logic_cluster/lc_4/out
T_8_19_sp4_h_l_0
T_7_19_sp4_v_t_43
T_7_20_lc_trk_g2_3
T_7_20_wire_logic_cluster/lc_4/in_1

T_9_19_wire_logic_cluster/lc_4/out
T_8_19_sp4_h_l_0
T_7_19_sp4_v_t_43
T_6_20_lc_trk_g3_3
T_6_20_input_2_2
T_6_20_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n2971
T_5_22_wire_logic_cluster/lc_6/out
T_4_22_sp12_h_l_0
T_9_22_lc_trk_g0_4
T_9_22_input_2_6
T_9_22_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n10842
T_5_22_wire_logic_cluster/lc_5/cout
T_5_22_wire_logic_cluster/lc_6/in_3

Net : nx.n1305
T_1_32_wire_logic_cluster/lc_6/out
T_2_30_sp4_v_t_40
T_3_30_sp4_h_l_5
T_3_30_lc_trk_g1_0
T_3_30_wire_logic_cluster/lc_2/in_1

T_1_32_wire_logic_cluster/lc_6/out
T_2_31_lc_trk_g3_6
T_2_31_input_2_5
T_2_31_wire_logic_cluster/lc_5/in_2

T_1_32_wire_logic_cluster/lc_6/out
T_2_31_sp4_v_t_45
T_3_31_sp4_h_l_1
T_4_31_lc_trk_g2_1
T_4_31_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n1631_cascade_
T_6_29_wire_logic_cluster/lc_4/ltout
T_6_29_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n10602
T_6_32_wire_logic_cluster/lc_2/cout
T_6_32_wire_logic_cluster/lc_3/in_3

End 

Net : nx.n1609_cascade_
T_7_29_wire_logic_cluster/lc_1/ltout
T_7_29_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n10800
T_7_20_wire_logic_cluster/lc_2/cout
T_7_20_wire_logic_cluster/lc_3/in_3

Net : nx.n2766
T_7_20_wire_logic_cluster/lc_3/out
T_6_20_lc_trk_g2_3
T_6_20_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n33_adj_682_cascade_
T_4_21_wire_logic_cluster/lc_2/ltout
T_4_21_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n2498
T_13_20_wire_logic_cluster/lc_7/out
T_12_21_lc_trk_g1_7
T_12_21_input_2_4
T_12_21_wire_logic_cluster/lc_4/in_2

T_13_20_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g3_7
T_12_19_wire_logic_cluster/lc_7/in_3

T_13_20_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_38
T_12_18_lc_trk_g2_6
T_12_18_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n1774
T_10_28_wire_logic_cluster/lc_3/out
T_10_27_lc_trk_g1_3
T_10_27_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n10617
T_10_28_wire_logic_cluster/lc_2/cout
T_10_28_wire_logic_cluster/lc_3/in_3

Net : nx.n2595
T_9_21_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_36
T_10_18_sp4_h_l_6
T_10_18_lc_trk_g0_3
T_10_18_input_2_7
T_10_18_wire_logic_cluster/lc_7/in_2

T_9_21_wire_logic_cluster/lc_6/out
T_10_18_sp4_v_t_37
T_9_19_lc_trk_g2_5
T_9_19_wire_logic_cluster/lc_0/in_3

End 

Net : nx.n838_cascade_
T_5_29_wire_logic_cluster/lc_4/ltout
T_5_29_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n2300
T_13_22_wire_logic_cluster/lc_3/out
T_13_22_sp4_h_l_11
T_16_22_sp4_v_t_46
T_15_24_lc_trk_g0_0
T_15_24_input_2_2
T_15_24_wire_logic_cluster/lc_2/in_2

T_13_22_wire_logic_cluster/lc_3/out
T_13_21_lc_trk_g1_3
T_13_21_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n2604
T_11_18_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g2_6
T_10_17_input_2_6
T_10_17_wire_logic_cluster/lc_6/in_2

T_11_18_wire_logic_cluster/lc_6/out
T_11_19_lc_trk_g0_6
T_11_19_wire_logic_cluster/lc_1/in_3

T_11_18_wire_logic_cluster/lc_6/out
T_11_15_sp4_v_t_36
T_8_19_sp4_h_l_1
T_9_19_lc_trk_g2_1
T_9_19_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n1675
T_7_30_wire_logic_cluster/lc_2/out
T_8_27_sp4_v_t_45
T_9_27_sp4_h_l_8
T_10_27_lc_trk_g2_0
T_10_27_input_2_4
T_10_27_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n2802
T_6_19_wire_logic_cluster/lc_0/out
T_6_18_lc_trk_g1_0
T_6_18_wire_logic_cluster/lc_7/in_0

T_6_19_wire_logic_cluster/lc_0/out
T_6_15_sp12_v_t_23
T_6_22_lc_trk_g3_3
T_6_22_input_2_0
T_6_22_wire_logic_cluster/lc_0/in_2

T_6_19_wire_logic_cluster/lc_0/out
T_6_17_sp4_v_t_45
T_5_21_lc_trk_g2_0
T_5_21_input_2_4
T_5_21_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n2563
T_12_21_wire_logic_cluster/lc_6/out
T_10_21_sp4_h_l_9
T_9_21_lc_trk_g1_1
T_9_21_input_2_6
T_9_21_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n10760
T_12_21_wire_logic_cluster/lc_5/cout
T_12_21_wire_logic_cluster/lc_6/in_3

Net : nx.n1506
T_5_31_wire_logic_cluster/lc_2/out
T_6_31_lc_trk_g0_2
T_6_31_input_2_4
T_6_31_wire_logic_cluster/lc_4/in_2

T_5_31_wire_logic_cluster/lc_2/out
T_6_31_sp4_h_l_4
T_9_27_sp4_v_t_47
T_9_29_lc_trk_g3_2
T_9_29_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n1404_cascade_
T_4_31_wire_logic_cluster/lc_4/ltout
T_4_31_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n10718
T_15_24_wire_logic_cluster/lc_2/cout
T_15_24_wire_logic_cluster/lc_3/in_3

Net : nx.n2366
T_15_24_wire_logic_cluster/lc_3/out
T_15_20_sp4_v_t_43
T_15_22_lc_trk_g2_6
T_15_22_wire_logic_cluster/lc_1/in_3

End 

Net : nx.n3004
T_4_24_wire_logic_cluster/lc_0/out
T_4_22_sp4_v_t_45
T_3_26_lc_trk_g2_0
T_3_26_input_2_6
T_3_26_wire_logic_cluster/lc_6/in_2

T_4_24_wire_logic_cluster/lc_0/out
T_3_24_sp4_h_l_8
T_2_24_lc_trk_g0_0
T_2_24_wire_logic_cluster/lc_1/in_1

T_4_24_wire_logic_cluster/lc_0/out
T_3_24_sp4_h_l_8
T_2_24_lc_trk_g0_0
T_2_24_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n2720_cascade_
T_6_19_wire_logic_cluster/lc_6/ltout
T_6_19_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n2694
T_9_19_wire_logic_cluster/lc_0/out
T_9_19_sp4_h_l_5
T_5_19_sp4_h_l_8
T_6_19_lc_trk_g3_0
T_6_19_wire_logic_cluster/lc_4/in_3

T_9_19_wire_logic_cluster/lc_0/out
T_9_19_sp4_h_l_5
T_8_19_sp4_v_t_40
T_7_21_lc_trk_g0_5
T_7_21_wire_logic_cluster/lc_0/in_1

T_9_19_wire_logic_cluster/lc_0/out
T_9_19_sp4_h_l_5
T_5_19_sp4_h_l_8
T_8_19_sp4_v_t_45
T_7_22_lc_trk_g3_5
T_7_22_wire_logic_cluster/lc_2/in_0

End 

Net : nx.n36_adj_636
T_13_20_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g3_2
T_12_19_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n10627
T_10_29_wire_logic_cluster/lc_4/cout
T_10_29_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n1576
T_6_31_wire_logic_cluster/lc_1/out
T_6_29_sp4_v_t_47
T_7_29_sp4_h_l_10
T_9_29_lc_trk_g3_7
T_9_29_input_2_2
T_9_29_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n1604
T_6_29_wire_logic_cluster/lc_7/out
T_7_30_lc_trk_g3_7
T_7_30_input_2_6
T_7_30_wire_logic_cluster/lc_6/in_2

T_6_29_wire_logic_cluster/lc_7/out
T_6_29_lc_trk_g1_7
T_6_29_wire_logic_cluster/lc_4/in_0

T_6_29_wire_logic_cluster/lc_7/out
T_4_29_sp12_h_l_1
T_9_29_lc_trk_g1_5
T_9_29_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n1433_cascade_
T_4_32_wire_logic_cluster/lc_5/ltout
T_4_32_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n3083
T_3_29_wire_logic_cluster/lc_2/out
T_3_25_sp4_v_t_41
T_0_25_span4_horz_23
T_1_25_lc_trk_g2_2
T_1_25_input_2_0
T_1_25_wire_logic_cluster/lc_0/in_2

T_3_29_wire_logic_cluster/lc_2/out
T_0_29_span4_horz_1
T_1_29_lc_trk_g1_4
T_1_29_wire_logic_cluster/lc_3/in_0

End 

Net : bfn_15_24_0_
T_15_24_wire_logic_cluster/carry_in_mux/cout
T_15_24_wire_logic_cluster/lc_0/in_3

Net : nx.n2369
T_15_24_wire_logic_cluster/lc_0/out
T_15_22_sp4_v_t_45
T_12_22_sp4_h_l_8
T_13_22_lc_trk_g3_0
T_13_22_input_2_7
T_13_22_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n10722
T_15_24_wire_logic_cluster/lc_6/cout
T_15_24_wire_logic_cluster/lc_7/in_3

Net : nx.n2362
T_15_24_wire_logic_cluster/lc_7/out
T_15_22_sp4_v_t_43
T_12_22_sp4_h_l_0
T_8_22_sp4_h_l_0
T_10_22_lc_trk_g2_5
T_10_22_input_2_5
T_10_22_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n2394
T_10_22_wire_logic_cluster/lc_5/out
T_11_22_sp4_h_l_10
T_14_22_sp4_v_t_47
T_14_23_lc_trk_g3_7
T_14_23_input_2_0
T_14_23_wire_logic_cluster/lc_0/in_2

T_10_22_wire_logic_cluster/lc_5/out
T_10_21_lc_trk_g1_5
T_10_21_wire_logic_cluster/lc_2/in_0

End 

Net : nx.n39_cascade_
T_10_20_wire_logic_cluster/lc_2/ltout
T_10_20_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n2588
T_12_22_wire_logic_cluster/lc_5/out
T_12_20_sp4_v_t_39
T_9_20_sp4_h_l_2
T_10_20_lc_trk_g2_2
T_10_20_wire_logic_cluster/lc_1/in_3

T_12_22_wire_logic_cluster/lc_5/out
T_11_22_sp4_h_l_2
T_10_18_sp4_v_t_42
T_10_19_lc_trk_g3_2
T_10_19_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n34_adj_603_cascade_
T_10_20_wire_logic_cluster/lc_1/ltout
T_10_20_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n1473
T_3_31_wire_logic_cluster/lc_4/out
T_2_31_sp4_h_l_0
T_5_31_sp4_v_t_40
T_5_32_lc_trk_g2_0
T_5_32_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n10585
T_3_31_wire_logic_cluster/lc_3/cout
T_3_31_wire_logic_cluster/lc_4/in_3

Net : nx.n10746
T_14_23_wire_logic_cluster/lc_3/cout
T_14_23_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n1309
T_3_30_wire_logic_cluster/lc_4/out
T_2_31_lc_trk_g1_4
T_2_31_input_2_1
T_2_31_wire_logic_cluster/lc_1/in_2

T_3_30_wire_logic_cluster/lc_4/out
T_3_30_lc_trk_g0_4
T_3_30_wire_logic_cluster/lc_1/in_3

End 

Net : nx.n2865
T_6_22_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_45
T_5_20_lc_trk_g2_0
T_5_20_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n10824
T_6_22_wire_logic_cluster/lc_3/cout
T_6_22_wire_logic_cluster/lc_4/in_3

Net : nx.n1406
T_3_30_wire_logic_cluster/lc_3/out
T_3_31_lc_trk_g1_3
T_3_31_input_2_4
T_3_31_wire_logic_cluster/lc_4/in_2

T_3_30_wire_logic_cluster/lc_3/out
T_4_29_sp4_v_t_39
T_4_32_lc_trk_g1_7
T_4_32_input_2_4
T_4_32_wire_logic_cluster/lc_4/in_2

T_3_30_wire_logic_cluster/lc_3/out
T_3_30_sp4_h_l_11
T_6_30_sp4_v_t_46
T_5_32_lc_trk_g2_3
T_5_32_input_2_7
T_5_32_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n1334_cascade_
T_3_30_wire_logic_cluster/lc_2/ltout
T_3_30_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n2790
T_7_22_wire_logic_cluster/lc_4/out
T_7_23_lc_trk_g1_4
T_7_23_wire_logic_cluster/lc_0/in_3

T_7_22_wire_logic_cluster/lc_4/out
T_6_23_lc_trk_g0_4
T_6_23_input_2_4
T_6_23_wire_logic_cluster/lc_4/in_2

T_7_22_wire_logic_cluster/lc_4/out
T_7_21_sp4_v_t_40
T_7_24_lc_trk_g1_0
T_7_24_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n2758
T_7_21_wire_logic_cluster/lc_3/out
T_7_22_lc_trk_g1_3
T_7_22_wire_logic_cluster/lc_4/in_0

End 

Net : nx.n10808
T_7_21_wire_logic_cluster/lc_2/cout
T_7_21_wire_logic_cluster/lc_3/in_3

Net : nx.n2697
T_9_19_wire_logic_cluster/lc_1/out
T_5_19_sp12_h_l_1
T_6_19_lc_trk_g1_5
T_6_19_input_2_4
T_6_19_wire_logic_cluster/lc_4/in_2

T_9_19_wire_logic_cluster/lc_1/out
T_9_16_sp4_v_t_42
T_6_20_sp4_h_l_0
T_7_20_lc_trk_g3_0
T_7_20_input_2_5
T_7_20_wire_logic_cluster/lc_5/in_2

T_9_19_wire_logic_cluster/lc_1/out
T_5_19_sp12_h_l_1
T_6_19_lc_trk_g1_5
T_6_19_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n2068
T_9_24_wire_logic_cluster/lc_1/out
T_9_21_sp4_v_t_42
T_9_22_lc_trk_g2_2
T_9_22_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n10665
T_9_24_wire_logic_cluster/lc_0/cout
T_9_24_wire_logic_cluster/lc_1/in_3

Net : nx.n3002
T_4_24_wire_logic_cluster/lc_1/out
T_4_21_sp4_v_t_42
T_4_25_sp4_v_t_38
T_3_27_lc_trk_g1_3
T_3_27_input_2_0
T_3_27_wire_logic_cluster/lc_0/in_2

T_4_24_wire_logic_cluster/lc_1/out
T_4_24_lc_trk_g3_1
T_4_24_wire_logic_cluster/lc_7/in_3

T_4_24_wire_logic_cluster/lc_1/out
T_3_24_sp4_h_l_10
T_2_24_lc_trk_g0_2
T_2_24_input_2_0
T_2_24_wire_logic_cluster/lc_0/in_2

End 

Net : nx.n2305
T_12_23_wire_logic_cluster/lc_4/out
T_13_23_sp4_h_l_8
T_15_23_lc_trk_g2_5
T_15_23_input_2_5
T_15_23_wire_logic_cluster/lc_5/in_2

T_12_23_wire_logic_cluster/lc_4/out
T_13_22_lc_trk_g3_4
T_13_22_wire_logic_cluster/lc_4/in_1

T_12_23_wire_logic_cluster/lc_4/out
T_13_19_sp4_v_t_44
T_13_21_lc_trk_g3_1
T_13_21_input_2_2
T_13_21_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n2225_cascade_
T_12_23_wire_logic_cluster/lc_3/ltout
T_12_23_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n10713
T_15_23_wire_logic_cluster/lc_5/cout
T_15_23_wire_logic_cluster/lc_6/in_3

Net : nx.n2371
T_15_23_wire_logic_cluster/lc_6/out
T_16_21_sp4_v_t_40
T_13_21_sp4_h_l_11
T_13_21_lc_trk_g0_6
T_13_21_input_2_0
T_13_21_wire_logic_cluster/lc_0/in_2

End 

Net : nx.n2064
T_9_24_wire_logic_cluster/lc_5/out
T_10_23_lc_trk_g3_5
T_10_23_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n10669
T_9_24_wire_logic_cluster/lc_4/cout
T_9_24_wire_logic_cluster/lc_5/in_3

Net : nx.n2404
T_13_21_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g0_2
T_14_21_input_2_6
T_14_21_wire_logic_cluster/lc_6/in_2

T_13_21_wire_logic_cluster/lc_2/out
T_13_20_lc_trk_g0_2
T_13_20_wire_logic_cluster/lc_1/in_3

End 

Net : nx.n2395
T_11_21_wire_logic_cluster/lc_2/out
T_11_18_sp4_v_t_44
T_12_22_sp4_h_l_9
T_14_22_lc_trk_g3_4
T_14_22_input_2_7
T_14_22_wire_logic_cluster/lc_7/in_2

T_11_21_wire_logic_cluster/lc_2/out
T_11_18_sp4_v_t_44
T_10_21_lc_trk_g3_4
T_10_21_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n10721
T_15_24_wire_logic_cluster/lc_5/cout
T_15_24_wire_logic_cluster/lc_6/in_3

Net : nx.n2363
T_15_24_wire_logic_cluster/lc_6/out
T_15_21_sp4_v_t_36
T_12_21_sp4_h_l_1
T_11_21_lc_trk_g1_1
T_11_21_wire_logic_cluster/lc_2/in_0

End 

Net : nx.n10591
T_3_32_wire_logic_cluster/lc_1/cout
T_3_32_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n2999
T_2_23_wire_logic_cluster/lc_4/out
T_0_23_span4_horz_16
T_3_23_sp4_v_t_47
T_3_27_lc_trk_g1_2
T_3_27_input_2_3
T_3_27_wire_logic_cluster/lc_3/in_2

T_2_23_wire_logic_cluster/lc_4/out
T_2_23_lc_trk_g0_4
T_2_23_wire_logic_cluster/lc_3/in_1

T_2_23_wire_logic_cluster/lc_4/out
T_2_24_lc_trk_g1_4
T_2_24_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n2496
T_10_21_wire_logic_cluster/lc_0/out
T_10_21_sp4_h_l_5
T_12_21_lc_trk_g2_0
T_12_21_input_2_6
T_12_21_wire_logic_cluster/lc_6/in_2

T_10_21_wire_logic_cluster/lc_0/out
T_10_21_sp4_h_l_5
T_13_17_sp4_v_t_46
T_12_19_lc_trk_g2_3
T_12_19_wire_logic_cluster/lc_3/in_0

T_10_21_wire_logic_cluster/lc_0/out
T_10_21_sp4_h_l_5
T_9_21_lc_trk_g0_5
T_9_21_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n1203
T_1_30_wire_logic_cluster/lc_4/out
T_1_31_lc_trk_g1_4
T_1_31_input_2_7
T_1_31_wire_logic_cluster/lc_7/in_2

T_1_30_wire_logic_cluster/lc_4/out
T_1_29_sp4_v_t_40
T_1_32_lc_trk_g1_0
T_1_32_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_5_23_0_
T_5_23_wire_logic_cluster/carry_in_mux/cout
T_5_23_wire_logic_cluster/lc_0/in_3

Net : nx.n2969
T_5_23_wire_logic_cluster/lc_0/out
T_4_23_sp4_h_l_8
T_0_23_span4_horz_17
T_2_23_lc_trk_g3_1
T_2_23_input_2_0
T_2_23_wire_logic_cluster/lc_0/in_2

End 

Net : nx.n2699
T_10_20_wire_logic_cluster/lc_5/out
T_8_20_sp4_h_l_7
T_7_20_lc_trk_g0_7
T_7_20_input_2_3
T_7_20_wire_logic_cluster/lc_3/in_2

T_10_20_wire_logic_cluster/lc_5/out
T_8_20_sp4_h_l_7
T_4_20_sp4_h_l_10
T_6_20_lc_trk_g3_7
T_6_20_input_2_4
T_6_20_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n10882
T_3_28_wire_logic_cluster/lc_4/cout
T_3_28_wire_logic_cluster/lc_5/in_3

Net : nx.n3056
T_3_28_wire_logic_cluster/lc_5/out
T_4_24_sp4_v_t_46
T_4_25_lc_trk_g3_6
T_4_25_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n3088_cascade_
T_4_25_wire_logic_cluster/lc_2/ltout
T_4_25_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n2905
T_7_22_wire_logic_cluster/lc_6/out
T_6_22_sp4_h_l_4
T_5_22_lc_trk_g0_4
T_5_22_wire_logic_cluster/lc_5/in_1

T_7_22_wire_logic_cluster/lc_6/out
T_6_22_sp4_h_l_4
T_5_22_sp4_v_t_41
T_4_23_lc_trk_g3_1
T_4_23_wire_logic_cluster/lc_0/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_6_22_sp4_h_l_4
T_5_22_sp4_v_t_41
T_4_24_lc_trk_g1_4
T_4_24_wire_logic_cluster/lc_0/in_3

End 

Net : nx.n10598
T_6_31_wire_logic_cluster/lc_6/cout
T_6_31_wire_logic_cluster/lc_7/in_3

Net : nx.n1570
T_6_31_wire_logic_cluster/lc_7/out
T_7_28_sp4_v_t_39
T_7_29_lc_trk_g3_7
T_7_29_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n10825
T_6_22_wire_logic_cluster/lc_4/cout
T_6_22_wire_logic_cluster/lc_5/in_3

Net : nx.n2864
T_6_22_wire_logic_cluster/lc_5/out
T_5_21_lc_trk_g3_5
T_5_21_wire_logic_cluster/lc_1/in_3

End 

Net : nx.n22_adj_605
T_6_26_wire_logic_cluster/lc_7/out
T_6_25_lc_trk_g0_7
T_6_25_input_2_3
T_6_25_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n1909
T_6_26_wire_logic_cluster/lc_3/out
T_6_26_lc_trk_g3_3
T_6_26_wire_logic_cluster/lc_7/in_3

T_6_26_wire_logic_cluster/lc_3/out
T_7_25_lc_trk_g3_3
T_7_25_wire_logic_cluster/lc_1/in_1

T_6_26_wire_logic_cluster/lc_3/out
T_7_25_lc_trk_g2_3
T_7_25_wire_logic_cluster/lc_1/in_0

End 

Net : nx.n2423_cascade_
T_10_21_wire_logic_cluster/lc_3/ltout
T_10_21_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n2601
T_12_18_wire_logic_cluster/lc_7/out
T_11_18_sp4_h_l_6
T_10_18_lc_trk_g1_6
T_10_18_input_2_1
T_10_18_wire_logic_cluster/lc_1/in_2

T_12_18_wire_logic_cluster/lc_7/out
T_11_18_lc_trk_g2_7
T_11_18_wire_logic_cluster/lc_2/in_1

T_12_18_wire_logic_cluster/lc_7/out
T_11_18_sp4_h_l_6
T_7_18_sp4_h_l_9
T_6_18_lc_trk_g1_1
T_6_18_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n2998
T_4_22_wire_logic_cluster/lc_2/out
T_4_21_lc_trk_g1_2
T_4_21_wire_logic_cluster/lc_0/in_1

T_4_22_wire_logic_cluster/lc_2/out
T_4_21_sp4_v_t_36
T_4_25_sp4_v_t_41
T_3_27_lc_trk_g0_4
T_3_27_input_2_4
T_3_27_wire_logic_cluster/lc_4/in_2

T_4_22_wire_logic_cluster/lc_2/out
T_4_21_sp4_v_t_36
T_0_25_span4_horz_1
T_2_25_lc_trk_g2_1
T_2_25_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n2800
T_5_20_wire_logic_cluster/lc_1/out
T_5_20_lc_trk_g2_1
T_5_20_wire_logic_cluster/lc_4/in_1

T_5_20_wire_logic_cluster/lc_1/out
T_6_18_sp4_v_t_46
T_6_22_lc_trk_g1_3
T_6_22_input_2_2
T_6_22_wire_logic_cluster/lc_2/in_2

T_5_20_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_47
T_4_22_lc_trk_g2_2
T_4_22_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n10887
T_3_29_wire_logic_cluster/lc_1/cout
T_3_29_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n2700_cascade_
T_6_18_wire_logic_cluster/lc_1/ltout
T_6_18_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n2768
T_7_20_wire_logic_cluster/lc_1/out
T_6_20_sp4_h_l_10
T_5_20_lc_trk_g1_2
T_5_20_wire_logic_cluster/lc_1/in_0

End 

Net : nx.n10798
T_7_20_wire_logic_cluster/lc_0/cout
T_7_20_wire_logic_cluster/lc_1/in_3

Net : nx.n3104
T_2_25_wire_logic_cluster/lc_5/out
T_3_25_sp4_h_l_10
T_4_25_lc_trk_g2_2
T_4_25_wire_logic_cluster/lc_3/in_1

T_2_25_wire_logic_cluster/lc_5/out
T_1_26_lc_trk_g1_5
T_1_26_input_2_6
T_1_26_wire_logic_cluster/lc_6/in_2

T_2_25_wire_logic_cluster/lc_5/out
T_2_26_lc_trk_g1_5
T_2_26_input_2_4
T_2_26_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n41_adj_686
T_4_24_wire_logic_cluster/lc_5/out
T_3_24_sp4_h_l_2
T_2_24_lc_trk_g1_2
T_2_24_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n2989
T_4_24_wire_logic_cluster/lc_2/out
T_4_24_lc_trk_g0_2
T_4_24_wire_logic_cluster/lc_5/in_3

T_4_24_wire_logic_cluster/lc_2/out
T_4_24_sp4_h_l_9
T_3_24_sp4_v_t_38
T_3_28_lc_trk_g0_3
T_3_28_input_2_5
T_3_28_wire_logic_cluster/lc_5/in_2

T_4_24_wire_logic_cluster/lc_2/out
T_4_25_lc_trk_g0_2
T_4_25_input_2_2
T_4_25_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n10856
T_5_24_wire_logic_cluster/lc_3/cout
T_5_24_wire_logic_cluster/lc_4/in_3

Net : nx.n2957
T_5_24_wire_logic_cluster/lc_4/out
T_4_24_lc_trk_g3_4
T_4_24_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n10579
T_2_31_wire_logic_cluster/lc_6/cout
T_2_31_wire_logic_cluster/lc_7/in_3

Net : nx.n1370
T_2_31_wire_logic_cluster/lc_7/out
T_3_32_lc_trk_g3_7
T_3_32_input_2_4
T_3_32_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n1504
T_5_32_wire_logic_cluster/lc_6/out
T_6_31_lc_trk_g2_6
T_6_31_input_2_6
T_6_31_wire_logic_cluster/lc_6/in_2

T_5_32_wire_logic_cluster/lc_6/out
T_5_29_sp4_v_t_36
T_6_29_sp4_h_l_1
T_6_29_lc_trk_g0_4
T_6_29_input_2_0
T_6_29_wire_logic_cluster/lc_0/in_2

T_5_32_wire_logic_cluster/lc_6/out
T_5_29_sp4_v_t_36
T_6_29_sp4_h_l_1
T_6_29_lc_trk_g0_4
T_6_29_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n2870
T_6_21_wire_logic_cluster/lc_7/out
T_6_20_sp4_v_t_46
T_7_24_sp4_h_l_11
T_7_24_lc_trk_g1_6
T_7_24_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n10819
T_6_21_wire_logic_cluster/lc_6/cout
T_6_21_wire_logic_cluster/lc_7/in_3

Net : nx.n3209
T_2_26_wire_logic_cluster/lc_3/out
T_2_25_lc_trk_g1_3
T_2_25_wire_logic_cluster/lc_4/in_0

T_2_26_wire_logic_cluster/lc_3/out
T_2_17_sp12_v_t_22
T_2_22_lc_trk_g3_6
T_2_22_wire_logic_cluster/lc_3/in_0

End 

Net : nx.n10632
T_9_27_wire_logic_cluster/lc_4/cout
T_9_27_wire_logic_cluster/lc_5/in_3

Net : nx.n1904
T_6_25_wire_logic_cluster/lc_7/out
T_6_25_lc_trk_g3_7
T_6_25_input_2_0
T_6_25_wire_logic_cluster/lc_0/in_2

T_6_25_wire_logic_cluster/lc_7/out
T_7_25_lc_trk_g0_7
T_7_25_wire_logic_cluster/lc_6/in_1

T_6_25_wire_logic_cluster/lc_7/out
T_7_25_lc_trk_g1_7
T_7_25_wire_logic_cluster/lc_6/in_0

End 

Net : nx.n1872
T_9_27_wire_logic_cluster/lc_5/out
T_10_26_sp4_v_t_43
T_7_26_sp4_h_l_6
T_6_22_sp4_v_t_46
T_6_25_lc_trk_g1_6
T_6_25_input_2_7
T_6_25_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n1807
T_9_26_wire_logic_cluster/lc_5/out
T_9_27_lc_trk_g0_5
T_9_27_input_2_3
T_9_27_wire_logic_cluster/lc_3/in_2

T_9_26_wire_logic_cluster/lc_5/out
T_7_26_sp4_h_l_7
T_6_26_lc_trk_g1_7
T_6_26_wire_logic_cluster/lc_4/in_0

T_9_26_wire_logic_cluster/lc_5/out
T_7_26_sp4_h_l_7
T_6_26_lc_trk_g1_7
T_6_26_input_2_6
T_6_26_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n2990
T_4_24_wire_logic_cluster/lc_3/out
T_4_24_lc_trk_g0_3
T_4_24_wire_logic_cluster/lc_5/in_0

T_4_24_wire_logic_cluster/lc_3/out
T_4_24_sp4_h_l_11
T_3_24_sp4_v_t_46
T_3_28_lc_trk_g1_3
T_3_28_input_2_4
T_3_28_wire_logic_cluster/lc_4/in_2

T_4_24_wire_logic_cluster/lc_3/out
T_4_23_sp4_v_t_38
T_4_26_lc_trk_g0_6
T_4_26_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n2958
T_5_24_wire_logic_cluster/lc_3/out
T_4_24_lc_trk_g2_3
T_4_24_input_2_3
T_4_24_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n10855
T_5_24_wire_logic_cluster/lc_2/cout
T_5_24_wire_logic_cluster/lc_3/in_3

Net : nx.n26_adj_611_cascade_
T_12_19_wire_logic_cluster/lc_2/ltout
T_12_19_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n1801
T_7_28_wire_logic_cluster/lc_4/out
T_8_28_sp4_h_l_8
T_9_28_lc_trk_g3_0
T_9_28_input_2_1
T_9_28_wire_logic_cluster/lc_1/in_2

T_7_28_wire_logic_cluster/lc_4/out
T_7_26_sp4_v_t_37
T_8_26_sp4_h_l_0
T_9_26_lc_trk_g2_0
T_9_26_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n10901
T_1_27_wire_logic_cluster/lc_5/cout
T_1_27_wire_logic_cluster/lc_6/in_3

Net : nx.n3163
T_1_27_wire_logic_cluster/lc_6/out
T_2_24_sp4_v_t_37
T_1_25_lc_trk_g2_5
T_1_25_input_2_1
T_1_25_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n3109
T_2_25_wire_logic_cluster/lc_3/out
T_1_26_lc_trk_g0_3
T_1_26_input_2_1
T_1_26_wire_logic_cluster/lc_1/in_2

T_2_25_wire_logic_cluster/lc_3/out
T_1_25_lc_trk_g3_3
T_1_25_wire_logic_cluster/lc_3/in_3

T_2_25_wire_logic_cluster/lc_3/out
T_1_24_lc_trk_g3_3
T_1_24_wire_logic_cluster/lc_6/in_0

End 

Net : nx.n3106
T_1_23_wire_logic_cluster/lc_4/out
T_1_22_sp4_v_t_40
T_1_26_lc_trk_g0_5
T_1_26_wire_logic_cluster/lc_4/in_1

T_1_23_wire_logic_cluster/lc_4/out
T_1_22_sp4_v_t_40
T_1_25_lc_trk_g0_0
T_1_25_wire_logic_cluster/lc_4/in_0

End 

Net : nx.n11617_cascade_
T_5_27_wire_logic_cluster/lc_5/ltout
T_5_27_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n2801
T_6_18_wire_logic_cluster/lc_6/out
T_6_12_sp12_v_t_23
T_6_22_lc_trk_g3_4
T_6_22_input_2_1
T_6_22_wire_logic_cluster/lc_1/in_2

T_6_18_wire_logic_cluster/lc_6/out
T_7_17_sp4_v_t_45
T_7_21_sp4_v_t_46
T_7_23_lc_trk_g3_3
T_7_23_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n2966
T_5_23_wire_logic_cluster/lc_3/out
T_4_22_lc_trk_g2_3
T_4_22_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n10847
T_5_23_wire_logic_cluster/lc_2/cout
T_5_23_wire_logic_cluster/lc_3/in_3

Net : nx.n10473
T_5_26_wire_logic_cluster/lc_5/cout
T_5_26_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n3164
T_1_27_wire_logic_cluster/lc_5/out
T_2_23_sp4_v_t_46
T_2_25_lc_trk_g3_3
T_2_25_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n10900
T_1_27_wire_logic_cluster/lc_4/cout
T_1_27_wire_logic_cluster/lc_5/in_3

Net : nx.n2963
T_5_23_wire_logic_cluster/lc_6/out
T_5_20_sp4_v_t_36
T_4_21_lc_trk_g2_4
T_4_21_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n2995
T_4_21_wire_logic_cluster/lc_1/out
T_4_19_sp4_v_t_47
T_4_23_sp4_v_t_47
T_3_27_lc_trk_g2_2
T_3_27_wire_logic_cluster/lc_7/in_1

T_4_21_wire_logic_cluster/lc_1/out
T_3_21_sp4_h_l_10
T_6_21_sp4_v_t_38
T_6_25_lc_trk_g1_3
T_6_25_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n10850
T_5_23_wire_logic_cluster/lc_5/cout
T_5_23_wire_logic_cluster/lc_6/in_3

Net : nx.n2760
T_7_21_wire_logic_cluster/lc_1/out
T_7_22_lc_trk_g1_1
T_7_22_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n1506_cascade_
T_5_31_wire_logic_cluster/lc_2/ltout
T_5_31_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n2792
T_7_22_wire_logic_cluster/lc_5/out
T_7_23_lc_trk_g1_5
T_7_23_input_2_0
T_7_23_wire_logic_cluster/lc_0/in_2

T_7_22_wire_logic_cluster/lc_5/out
T_6_23_lc_trk_g1_5
T_6_23_input_2_2
T_6_23_wire_logic_cluster/lc_2/in_2

T_7_22_wire_logic_cluster/lc_5/out
T_7_21_sp4_v_t_42
T_6_24_lc_trk_g3_2
T_6_24_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n10806
T_7_21_wire_logic_cluster/lc_0/cout
T_7_21_wire_logic_cluster/lc_1/in_3

Net : nx.n3101
T_2_24_wire_logic_cluster/lc_0/out
T_2_24_lc_trk_g1_0
T_2_24_wire_logic_cluster/lc_5/in_0

T_2_24_wire_logic_cluster/lc_0/out
T_2_24_sp4_h_l_5
T_1_24_sp4_v_t_46
T_1_27_lc_trk_g1_6
T_1_27_input_2_1
T_1_27_wire_logic_cluster/lc_1/in_2

T_2_24_wire_logic_cluster/lc_0/out
T_2_25_lc_trk_g1_0
T_2_25_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n1873
T_9_27_wire_logic_cluster/lc_4/out
T_9_23_sp4_v_t_45
T_9_25_lc_trk_g2_0
T_9_25_input_2_4
T_9_25_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n10631
T_9_27_wire_logic_cluster/lc_3/cout
T_9_27_wire_logic_cluster/lc_4/in_3

Net : nx.n2803
T_6_20_wire_logic_cluster/lc_7/out
T_6_21_lc_trk_g0_7
T_6_21_input_2_7
T_6_21_wire_logic_cluster/lc_7/in_2

T_6_20_wire_logic_cluster/lc_7/out
T_6_20_lc_trk_g1_7
T_6_20_wire_logic_cluster/lc_3/in_1

T_6_20_wire_logic_cluster/lc_7/out
T_7_18_sp4_v_t_42
T_7_22_sp4_v_t_42
T_7_24_lc_trk_g2_7
T_7_24_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n2495
T_13_20_wire_logic_cluster/lc_0/out
T_12_21_lc_trk_g1_0
T_12_21_input_2_7
T_12_21_wire_logic_cluster/lc_7/in_2

T_13_20_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g2_0
T_12_19_wire_logic_cluster/lc_3/in_1

T_13_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_5
T_12_16_sp4_v_t_40
T_11_19_lc_trk_g3_0
T_11_19_input_2_7
T_11_19_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n2699_cascade_
T_10_20_wire_logic_cluster/lc_5/ltout
T_10_20_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n2664
T_10_18_wire_logic_cluster/lc_5/out
T_10_16_sp4_v_t_39
T_7_20_sp4_h_l_2
T_6_20_sp4_v_t_45
T_6_24_lc_trk_g0_0
T_6_24_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n10780
T_10_18_wire_logic_cluster/lc_4/cout
T_10_18_wire_logic_cluster/lc_5/in_3

Net : nx.n10846
T_5_23_wire_logic_cluster/lc_1/cout
T_5_23_wire_logic_cluster/lc_2/in_3

Net : nx.n2967
T_5_23_wire_logic_cluster/lc_2/out
T_3_23_sp4_h_l_1
T_2_23_lc_trk_g1_1
T_2_23_input_2_4
T_2_23_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n1902
T_7_27_wire_logic_cluster/lc_6/out
T_6_26_lc_trk_g3_6
T_6_26_wire_logic_cluster/lc_1/in_0

T_7_27_wire_logic_cluster/lc_6/out
T_7_25_sp4_v_t_41
T_7_26_lc_trk_g2_1
T_7_26_wire_logic_cluster/lc_0/in_1

T_7_27_wire_logic_cluster/lc_6/out
T_7_25_sp4_v_t_41
T_7_26_lc_trk_g3_1
T_7_26_wire_logic_cluster/lc_0/in_0

End 

Net : nx.n10661
T_9_23_wire_logic_cluster/lc_4/cout
T_9_23_wire_logic_cluster/lc_5/in_3

Net : nx.n2072
T_9_23_wire_logic_cluster/lc_5/out
T_9_19_sp4_v_t_47
T_9_21_lc_trk_g3_2
T_9_21_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n2464
T_14_22_wire_logic_cluster/lc_5/out
T_14_21_sp4_v_t_42
T_11_21_sp4_h_l_1
T_10_21_lc_trk_g1_1
T_10_21_wire_logic_cluster/lc_0/in_0

End 

Net : nx.n10739
T_14_22_wire_logic_cluster/lc_4/cout
T_14_22_wire_logic_cluster/lc_5/in_3

Net : nx.n2400_cascade_
T_15_22_wire_logic_cluster/lc_4/ltout
T_15_22_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n2975
T_5_22_wire_logic_cluster/lc_2/out
T_5_19_sp4_v_t_44
T_2_23_sp4_h_l_2
T_1_23_lc_trk_g0_2
T_1_23_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n3108
T_2_25_wire_logic_cluster/lc_7/out
T_1_26_lc_trk_g1_7
T_1_26_input_2_2
T_1_26_wire_logic_cluster/lc_2/in_2

T_2_25_wire_logic_cluster/lc_7/out
T_2_22_sp4_v_t_38
T_2_23_lc_trk_g3_6
T_2_23_wire_logic_cluster/lc_6/in_3

T_2_25_wire_logic_cluster/lc_7/out
T_2_26_lc_trk_g1_7
T_2_26_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n2469
T_14_22_wire_logic_cluster/lc_0/out
T_13_22_sp4_h_l_8
T_12_18_sp4_v_t_36
T_11_21_lc_trk_g2_4
T_11_21_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_14_22_0_
T_14_22_wire_logic_cluster/carry_in_mux/cout
T_14_22_wire_logic_cluster/lc_0/in_3

Net : nx.n10738
T_14_22_wire_logic_cluster/lc_3/cout
T_14_22_wire_logic_cluster/lc_4/in_3

Net : nx.n2465
T_14_22_wire_logic_cluster/lc_4/out
T_13_22_sp4_h_l_0
T_12_18_sp4_v_t_40
T_12_19_lc_trk_g3_0
T_12_19_input_2_1
T_12_19_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n28_adj_599_cascade_
T_11_18_wire_logic_cluster/lc_1/ltout
T_11_18_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n2597
T_12_18_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g3_5
T_11_18_wire_logic_cluster/lc_1/in_3

T_12_18_wire_logic_cluster/lc_5/out
T_11_18_sp4_h_l_2
T_10_18_lc_trk_g1_2
T_10_18_input_2_5
T_10_18_wire_logic_cluster/lc_5/in_2

T_12_18_wire_logic_cluster/lc_5/out
T_11_18_sp4_h_l_2
T_10_18_sp4_v_t_45
T_7_22_sp4_h_l_1
T_6_22_sp4_v_t_36
T_6_24_lc_trk_g2_1
T_6_24_input_2_3
T_6_24_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n10457
T_1_31_wire_logic_cluster/lc_4/cout
T_1_31_wire_logic_cluster/lc_5/in_3

Net : nx.n1272
T_1_31_wire_logic_cluster/lc_5/out
T_1_30_sp4_v_t_42
T_2_30_sp4_h_l_7
T_3_30_lc_trk_g2_7
T_3_30_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n1304
T_3_30_wire_logic_cluster/lc_6/out
T_2_31_lc_trk_g1_6
T_2_31_wire_logic_cluster/lc_6/in_1

T_3_30_wire_logic_cluster/lc_6/out
T_3_30_lc_trk_g2_6
T_3_30_wire_logic_cluster/lc_2/in_0

T_3_30_wire_logic_cluster/lc_6/out
T_4_31_lc_trk_g2_6
T_4_31_input_2_2
T_4_31_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n2894_cascade_
T_4_22_wire_logic_cluster/lc_3/ltout
T_4_22_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n47_adj_694
T_2_23_wire_logic_cluster/lc_6/out
T_2_21_sp4_v_t_41
T_1_25_lc_trk_g1_4
T_1_25_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n3097
T_2_25_wire_logic_cluster/lc_0/out
T_2_22_sp4_v_t_40
T_2_23_lc_trk_g3_0
T_2_23_wire_logic_cluster/lc_6/in_1

T_2_25_wire_logic_cluster/lc_0/out
T_2_23_sp4_v_t_45
T_1_27_lc_trk_g2_0
T_1_27_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n2761
T_7_21_wire_logic_cluster/lc_0/out
T_7_22_lc_trk_g0_0
T_7_22_input_2_2
T_7_22_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n2793
T_7_22_wire_logic_cluster/lc_2/out
T_7_23_lc_trk_g0_2
T_7_23_wire_logic_cluster/lc_0/in_0

T_7_22_wire_logic_cluster/lc_2/out
T_6_23_lc_trk_g1_2
T_6_23_input_2_1
T_6_23_wire_logic_cluster/lc_1/in_2

End 

Net : bfn_7_21_0_
T_7_21_wire_logic_cluster/carry_in_mux/cout
T_7_21_wire_logic_cluster/lc_0/in_3

Net : nx.n2602
T_11_19_wire_logic_cluster/lc_3/out
T_10_18_lc_trk_g3_3
T_10_18_input_2_0
T_10_18_wire_logic_cluster/lc_0/in_2

T_11_19_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g1_3
T_11_19_wire_logic_cluster/lc_2/in_0

T_11_19_wire_logic_cluster/lc_3/out
T_11_16_sp4_v_t_46
T_8_20_sp4_h_l_4
T_9_20_lc_trk_g3_4
T_9_20_input_2_7
T_9_20_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n3105
T_1_24_wire_logic_cluster/lc_1/out
T_1_22_sp4_v_t_47
T_1_26_lc_trk_g1_2
T_1_26_input_2_5
T_1_26_wire_logic_cluster/lc_5/in_2

T_1_24_wire_logic_cluster/lc_1/out
T_1_24_lc_trk_g1_1
T_1_24_input_2_0
T_1_24_wire_logic_cluster/lc_0/in_2

End 

Net : nx.n10854
T_5_24_wire_logic_cluster/lc_1/cout
T_5_24_wire_logic_cluster/lc_2/in_3

Net : nx.n2959
T_5_24_wire_logic_cluster/lc_2/out
T_4_23_lc_trk_g3_2
T_4_23_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n2991
T_4_23_wire_logic_cluster/lc_6/out
T_4_24_lc_trk_g0_6
T_4_24_wire_logic_cluster/lc_5/in_1

T_4_23_wire_logic_cluster/lc_6/out
T_4_22_sp4_v_t_44
T_4_26_sp4_v_t_40
T_3_28_lc_trk_g0_5
T_3_28_input_2_3
T_3_28_wire_logic_cluster/lc_3/in_2

T_4_23_wire_logic_cluster/lc_6/out
T_4_22_sp4_v_t_44
T_4_25_lc_trk_g1_4
T_4_25_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n2475
T_14_21_wire_logic_cluster/lc_2/out
T_14_18_sp4_v_t_44
T_11_22_sp4_h_l_9
T_11_22_lc_trk_g0_4
T_11_22_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n10728
T_14_21_wire_logic_cluster/lc_1/cout
T_14_21_wire_logic_cluster/lc_2/in_3

Net : nx.n42_adj_684
T_4_24_wire_logic_cluster/lc_7/out
T_3_24_sp4_h_l_6
T_2_24_lc_trk_g0_6
T_2_24_wire_logic_cluster/lc_2/in_0

End 

Net : nx.n2992
T_4_25_wire_logic_cluster/lc_1/out
T_4_24_lc_trk_g0_1
T_4_24_wire_logic_cluster/lc_7/in_0

T_4_25_wire_logic_cluster/lc_1/out
T_4_25_sp4_h_l_7
T_3_25_sp4_v_t_42
T_3_28_lc_trk_g0_2
T_3_28_input_2_2
T_3_28_wire_logic_cluster/lc_2/in_2

T_4_25_wire_logic_cluster/lc_1/out
T_4_25_sp4_h_l_7
T_3_25_sp4_v_t_42
T_2_27_lc_trk_g1_7
T_2_27_input_2_0
T_2_27_wire_logic_cluster/lc_0/in_2

End 

Net : nx.n10853
T_5_24_wire_logic_cluster/lc_0/cout
T_5_24_wire_logic_cluster/lc_1/in_3

Net : nx.n2960
T_5_24_wire_logic_cluster/lc_1/out
T_4_25_lc_trk_g1_1
T_4_25_wire_logic_cluster/lc_1/in_3

End 

Net : nx.n10789
T_10_19_wire_logic_cluster/lc_5/cout
T_10_19_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n2819_cascade_
T_7_23_wire_logic_cluster/lc_2/ltout
T_7_23_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n10878
T_3_28_wire_logic_cluster/lc_0/cout
T_3_28_wire_logic_cluster/lc_1/in_3

Net : nx.n3060
T_3_28_wire_logic_cluster/lc_1/out
T_4_25_sp4_v_t_43
T_5_25_sp4_h_l_11
T_5_25_lc_trk_g0_6
T_5_25_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n3092_cascade_
T_5_25_wire_logic_cluster/lc_3/ltout
T_5_25_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n1306
T_2_30_wire_logic_cluster/lc_6/out
T_2_31_lc_trk_g0_6
T_2_31_input_2_4
T_2_31_wire_logic_cluster/lc_4/in_2

T_2_30_wire_logic_cluster/lc_6/out
T_2_30_sp4_h_l_1
T_5_30_sp4_v_t_43
T_4_31_lc_trk_g3_3
T_4_31_wire_logic_cluster/lc_1/in_3

End 

Net : nx.n2324_cascade_
T_13_22_wire_logic_cluster/lc_5/ltout
T_13_22_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n2405
T_13_22_wire_logic_cluster/lc_6/out
T_12_22_sp4_h_l_4
T_8_22_sp4_h_l_7
T_7_22_lc_trk_g0_7
T_7_22_wire_logic_cluster/lc_7/in_0

T_13_22_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g3_6
T_14_21_input_2_5
T_14_21_wire_logic_cluster/lc_5/in_2

T_13_22_wire_logic_cluster/lc_6/out
T_12_22_sp4_h_l_4
T_11_18_sp4_v_t_41
T_11_20_lc_trk_g3_4
T_11_20_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n10620
T_10_28_wire_logic_cluster/lc_5/cout
T_10_28_wire_logic_cluster/lc_6/in_3

Net : nx.n1771
T_10_28_wire_logic_cluster/lc_6/out
T_10_27_lc_trk_g1_6
T_10_27_wire_logic_cluster/lc_0/in_3

End 

Net : nx.n2693
T_10_20_wire_logic_cluster/lc_4/out
T_10_19_sp4_v_t_40
T_7_19_sp4_h_l_5
T_6_19_lc_trk_g0_5
T_6_19_wire_logic_cluster/lc_4/in_1

T_10_20_wire_logic_cluster/lc_4/out
T_9_20_sp4_h_l_0
T_8_20_sp4_v_t_37
T_7_21_lc_trk_g2_5
T_7_21_input_2_1
T_7_21_wire_logic_cluster/lc_1/in_2

T_10_20_wire_logic_cluster/lc_4/out
T_9_20_sp4_h_l_0
T_8_20_sp4_v_t_43
T_7_22_lc_trk_g1_6
T_7_22_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n2661
T_10_19_wire_logic_cluster/lc_0/out
T_10_20_lc_trk_g1_0
T_10_20_wire_logic_cluster/lc_4/in_3

End 

Net : bfn_10_19_0_
T_10_19_wire_logic_cluster/carry_in_mux/cout
T_10_19_wire_logic_cluster/lc_0/in_3

Net : nx.n1901
T_9_25_wire_logic_cluster/lc_2/out
T_7_25_sp4_h_l_1
T_6_25_lc_trk_g1_1
T_6_25_wire_logic_cluster/lc_4/in_0

T_9_25_wire_logic_cluster/lc_2/out
T_9_22_sp4_v_t_44
T_6_26_sp4_h_l_2
T_7_26_lc_trk_g2_2
T_7_26_wire_logic_cluster/lc_1/in_1

T_9_25_wire_logic_cluster/lc_2/out
T_9_22_sp4_v_t_44
T_6_26_sp4_h_l_2
T_7_26_lc_trk_g3_2
T_7_26_wire_logic_cluster/lc_1/in_0

End 

Net : nx.n10478
T_6_28_wire_logic_cluster/lc_4/cout
T_6_28_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n2867
T_6_22_wire_logic_cluster/lc_2/out
T_4_22_sp4_h_l_1
T_4_22_lc_trk_g1_4
T_4_22_input_2_1
T_4_22_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n10822
T_6_22_wire_logic_cluster/lc_1/cout
T_6_22_wire_logic_cluster/lc_2/in_3

Net : nx.n1907
T_6_26_wire_logic_cluster/lc_2/out
T_6_26_lc_trk_g2_2
T_6_26_wire_logic_cluster/lc_1/in_1

T_6_26_wire_logic_cluster/lc_2/out
T_7_25_lc_trk_g2_2
T_7_25_wire_logic_cluster/lc_3/in_1

T_6_26_wire_logic_cluster/lc_2/out
T_7_25_lc_trk_g3_2
T_7_25_wire_logic_cluster/lc_3/in_0

End 

Net : nx.n2400
T_15_22_wire_logic_cluster/lc_4/out
T_14_22_lc_trk_g2_4
T_14_22_input_2_2
T_14_22_wire_logic_cluster/lc_2/in_2

T_15_22_wire_logic_cluster/lc_4/out
T_16_21_sp4_v_t_41
T_13_21_sp4_h_l_4
T_9_21_sp4_h_l_4
T_9_21_lc_trk_g0_1
T_9_21_input_2_5
T_9_21_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n2769
T_7_20_wire_logic_cluster/lc_0/out
T_7_17_sp4_v_t_40
T_6_18_lc_trk_g3_0
T_6_18_wire_logic_cluster/lc_6/in_1

End 

Net : bfn_7_20_0_
T_7_20_wire_logic_cluster/carry_in_mux/cout
T_7_20_wire_logic_cluster/lc_0/in_3

Net : nx.n2786
T_7_21_wire_logic_cluster/lc_7/out
T_7_20_sp4_v_t_46
T_7_23_lc_trk_g1_6
T_7_23_wire_logic_cluster/lc_1/in_0

T_7_21_wire_logic_cluster/lc_7/out
T_7_20_sp4_v_t_46
T_6_24_lc_trk_g2_3
T_6_24_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n10812
T_7_21_wire_logic_cluster/lc_6/cout
T_7_21_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n1501
T_4_32_wire_logic_cluster/lc_6/out
T_4_32_sp4_h_l_1
T_6_32_lc_trk_g3_4
T_6_32_input_2_1
T_6_32_wire_logic_cluster/lc_1/in_2

T_4_32_wire_logic_cluster/lc_6/out
T_4_32_sp4_h_l_1
T_7_28_sp4_v_t_36
T_6_30_lc_trk_g1_1
T_6_30_wire_logic_cluster/lc_2/in_0

End 

Net : nx.n2809_cascade_
T_5_20_wire_logic_cluster/lc_2/ltout
T_5_20_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n10666
T_9_24_wire_logic_cluster/lc_1/cout
T_9_24_wire_logic_cluster/lc_2/in_3

Net : nx.n2067
T_9_24_wire_logic_cluster/lc_2/out
T_9_21_sp4_v_t_44
T_9_22_lc_trk_g3_4
T_9_22_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n10634
T_9_27_wire_logic_cluster/lc_6/cout
T_9_27_wire_logic_cluster/lc_7/in_3

Net : nx.n1870
T_9_27_wire_logic_cluster/lc_7/out
T_8_27_sp4_h_l_6
T_7_27_lc_trk_g1_6
T_7_27_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n3099
T_2_27_wire_logic_cluster/lc_6/out
T_2_24_sp4_v_t_36
T_1_25_lc_trk_g2_4
T_1_25_wire_logic_cluster/lc_0/in_0

T_2_27_wire_logic_cluster/lc_6/out
T_1_27_lc_trk_g3_6
T_1_27_input_2_3
T_1_27_wire_logic_cluster/lc_3/in_2

T_2_27_wire_logic_cluster/lc_6/out
T_2_24_sp4_v_t_36
T_2_26_lc_trk_g2_1
T_2_26_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n10838
T_5_22_wire_logic_cluster/lc_1/cout
T_5_22_wire_logic_cluster/lc_2/in_3

Net : nx.n2698_cascade_
T_9_19_wire_logic_cluster/lc_4/ltout
T_9_19_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n2557
T_12_22_wire_logic_cluster/lc_4/out
T_12_18_sp4_v_t_45
T_11_20_lc_trk_g0_3
T_11_20_input_2_3
T_11_20_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n10766
T_12_22_wire_logic_cluster/lc_3/cout
T_12_22_wire_logic_cluster/lc_4/in_3

Net : nx.n2589
T_11_20_wire_logic_cluster/lc_3/out
T_10_20_lc_trk_g2_3
T_10_20_input_2_1
T_10_20_wire_logic_cluster/lc_1/in_2

T_11_20_wire_logic_cluster/lc_3/out
T_10_19_lc_trk_g2_3
T_10_19_input_2_5
T_10_19_wire_logic_cluster/lc_5/in_2

T_11_20_wire_logic_cluster/lc_3/out
T_10_20_lc_trk_g2_3
T_10_20_wire_logic_cluster/lc_7/in_0

End 

Net : nx.n10604
T_7_30_wire_logic_cluster/lc_1/cout
T_7_30_wire_logic_cluster/lc_2/in_3

Net : nx.n2621_cascade_
T_10_20_wire_logic_cluster/lc_3/ltout
T_10_20_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n2993
T_5_25_wire_logic_cluster/lc_2/out
T_4_24_lc_trk_g2_2
T_4_24_wire_logic_cluster/lc_7/in_1

T_5_25_wire_logic_cluster/lc_2/out
T_5_24_sp4_v_t_36
T_2_28_sp4_h_l_1
T_3_28_lc_trk_g2_1
T_3_28_input_2_1
T_3_28_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n2961
T_5_24_wire_logic_cluster/lc_0/out
T_5_25_lc_trk_g0_0
T_5_25_wire_logic_cluster/lc_2/in_0

End 

Net : bfn_5_24_0_
T_5_24_wire_logic_cluster/carry_in_mux/cout
T_5_24_wire_logic_cluster/lc_0/in_3

Net : nx.n2970
T_5_22_wire_logic_cluster/lc_7/out
T_5_20_sp4_v_t_43
T_4_24_lc_trk_g1_6
T_4_24_input_2_1
T_4_24_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n10843
T_5_22_wire_logic_cluster/lc_6/cout
T_5_22_wire_logic_cluster/lc_7/in_3

Net : nx.n2558
T_12_22_wire_logic_cluster/lc_3/out
T_12_19_sp4_v_t_46
T_11_20_lc_trk_g3_6
T_11_20_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n10765
T_12_22_wire_logic_cluster/lc_2/cout
T_12_22_wire_logic_cluster/lc_3/in_3

Net : nx.n2590
T_11_20_wire_logic_cluster/lc_6/out
T_10_20_lc_trk_g3_6
T_10_20_wire_logic_cluster/lc_1/in_0

T_11_20_wire_logic_cluster/lc_6/out
T_10_19_lc_trk_g2_6
T_10_19_input_2_4
T_10_19_wire_logic_cluster/lc_4/in_2

T_11_20_wire_logic_cluster/lc_6/out
T_10_20_sp12_h_l_0
T_9_20_lc_trk_g1_0
T_9_20_input_2_5
T_9_20_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n10586
T_3_31_wire_logic_cluster/lc_4/cout
T_3_31_wire_logic_cluster/lc_5/in_3

Net : nx.n2898
T_5_21_wire_logic_cluster/lc_5/out
T_5_20_sp4_v_t_42
T_5_23_lc_trk_g0_2
T_5_23_input_2_4
T_5_23_wire_logic_cluster/lc_4/in_2

T_5_21_wire_logic_cluster/lc_5/out
T_5_19_sp4_v_t_39
T_4_23_lc_trk_g1_2
T_4_23_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n1472
T_3_31_wire_logic_cluster/lc_5/out
T_2_31_sp4_h_l_2
T_5_31_sp4_v_t_39
T_5_32_lc_trk_g3_7
T_5_32_wire_logic_cluster/lc_6/in_0

End 

Net : nx.n2871
T_6_21_wire_logic_cluster/lc_6/out
T_7_20_sp4_v_t_45
T_7_24_lc_trk_g0_0
T_7_24_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n10596
T_6_31_wire_logic_cluster/lc_4/cout
T_6_31_wire_logic_cluster/lc_5/in_3

Net : nx.n1572
T_6_31_wire_logic_cluster/lc_5/out
T_6_27_sp4_v_t_47
T_6_29_lc_trk_g3_2
T_6_29_wire_logic_cluster/lc_7/in_0

End 

Net : nx.n10726
T_15_25_wire_logic_cluster/lc_2/cout
T_15_25_wire_logic_cluster/lc_3/in_3

End 

Net : nx.n10581
T_2_32_wire_logic_cluster/lc_0/cout
T_2_32_wire_logic_cluster/lc_1/in_3

End 

Net : bfn_9_25_0_
T_9_25_wire_logic_cluster/carry_in_mux/cout
T_9_25_wire_logic_cluster/lc_0/in_3

End 

Net : nx.n2522_cascade_
T_12_19_wire_logic_cluster/lc_4/ltout
T_12_19_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n2600
T_12_19_wire_logic_cluster/lc_5/out
T_12_18_sp4_v_t_42
T_9_18_sp4_h_l_7
T_10_18_lc_trk_g3_7
T_10_18_input_2_2
T_10_18_wire_logic_cluster/lc_2/in_2

T_12_19_wire_logic_cluster/lc_5/out
T_11_19_sp4_h_l_2
T_10_19_sp4_v_t_39
T_10_20_lc_trk_g2_7
T_10_20_wire_logic_cluster/lc_2/in_1

T_12_19_wire_logic_cluster/lc_5/out
T_11_19_sp4_h_l_2
T_10_19_sp4_v_t_39
T_10_20_lc_trk_g2_7
T_10_20_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n1773
T_10_28_wire_logic_cluster/lc_4/out
T_10_27_sp4_v_t_40
T_7_27_sp4_h_l_11
T_7_27_lc_trk_g0_6
T_7_27_wire_logic_cluster/lc_2/in_0

End 

Net : nx.n10618
T_10_28_wire_logic_cluster/lc_3/cout
T_10_28_wire_logic_cluster/lc_4/in_3

Net : nx.n10894
T_1_26_wire_logic_cluster/lc_6/cout
T_1_26_wire_logic_cluster/lc_7/in_3

Net : nx.n3170
T_1_26_wire_logic_cluster/lc_7/out
T_1_25_lc_trk_g1_7
T_1_25_wire_logic_cluster/lc_6/in_0

End 

Net : nx.n2773
T_7_19_wire_logic_cluster/lc_4/out
T_6_19_sp4_h_l_0
T_5_19_lc_trk_g0_0
T_5_19_input_2_6
T_5_19_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n10711
T_15_23_wire_logic_cluster/lc_3/cout
T_15_23_wire_logic_cluster/lc_4/in_3

Net : nx.n2373
T_15_23_wire_logic_cluster/lc_4/out
T_16_22_sp4_v_t_41
T_13_22_sp4_h_l_4
T_13_22_lc_trk_g0_1
T_13_22_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n10793
T_7_19_wire_logic_cluster/lc_3/cout
T_7_19_wire_logic_cluster/lc_4/in_3

Net : nx.n2956
T_5_24_wire_logic_cluster/lc_5/out
T_4_24_lc_trk_g2_5
T_4_24_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n2988_cascade_
T_4_24_wire_logic_cluster/lc_4/ltout
T_4_24_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n10857
T_5_24_wire_logic_cluster/lc_4/cout
T_5_24_wire_logic_cluster/lc_5/in_3

Net : nx.n1575
T_6_31_wire_logic_cluster/lc_2/out
T_6_27_sp4_v_t_41
T_6_29_lc_trk_g3_4
T_6_29_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n10593
T_6_31_wire_logic_cluster/lc_1/cout
T_6_31_wire_logic_cluster/lc_2/in_3

Net : nx.n1235_cascade_
T_2_30_wire_logic_cluster/lc_3/ltout
T_2_30_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n1307
T_2_30_wire_logic_cluster/lc_4/out
T_2_30_lc_trk_g3_4
T_2_30_wire_logic_cluster/lc_7/in_0

T_2_30_wire_logic_cluster/lc_4/out
T_2_31_lc_trk_g0_4
T_2_31_wire_logic_cluster/lc_3/in_1

T_2_30_wire_logic_cluster/lc_4/out
T_3_30_lc_trk_g1_4
T_3_30_wire_logic_cluster/lc_3/in_0

End 

Net : nx.n1776
T_10_28_wire_logic_cluster/lc_1/out
T_10_28_sp4_h_l_7
T_6_28_sp4_h_l_10
T_5_24_sp4_v_t_38
T_5_27_lc_trk_g1_6
T_5_27_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n2801_cascade_
T_6_18_wire_logic_cluster/lc_6/ltout
T_6_18_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n1303
T_2_30_wire_logic_cluster/lc_2/out
T_3_30_lc_trk_g1_2
T_3_30_input_2_1
T_3_30_wire_logic_cluster/lc_1/in_2

T_2_30_wire_logic_cluster/lc_2/out
T_2_31_lc_trk_g1_2
T_2_31_input_2_7
T_2_31_wire_logic_cluster/lc_7/in_2

T_2_30_wire_logic_cluster/lc_2/out
T_0_30_span4_horz_12
T_3_30_sp4_v_t_36
T_3_32_lc_trk_g2_1
T_3_32_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n11_adj_628_cascade_
T_3_30_wire_logic_cluster/lc_1/ltout
T_3_30_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n38
T_11_19_wire_logic_cluster/lc_2/out
T_10_20_lc_trk_g0_2
T_10_20_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n2559
T_12_22_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_41
T_11_20_lc_trk_g1_4
T_11_20_wire_logic_cluster/lc_7/in_0

End 

Net : nx.n10764
T_12_22_wire_logic_cluster/lc_1/cout
T_12_22_wire_logic_cluster/lc_2/in_3

Net : nx.n2591
T_11_20_wire_logic_cluster/lc_7/out
T_10_20_lc_trk_g3_7
T_10_20_wire_logic_cluster/lc_1/in_1

T_11_20_wire_logic_cluster/lc_7/out
T_10_19_lc_trk_g2_7
T_10_19_input_2_3
T_10_19_wire_logic_cluster/lc_3/in_2

T_11_20_wire_logic_cluster/lc_7/out
T_10_20_sp4_h_l_6
T_9_20_lc_trk_g1_6
T_9_20_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n3103
T_2_24_wire_logic_cluster/lc_7/out
T_2_22_sp4_v_t_43
T_1_26_lc_trk_g1_6
T_1_26_input_2_7
T_1_26_wire_logic_cluster/lc_7/in_2

T_2_24_wire_logic_cluster/lc_7/out
T_1_25_lc_trk_g0_7
T_1_25_wire_logic_cluster/lc_4/in_1

T_2_24_wire_logic_cluster/lc_7/out
T_1_25_lc_trk_g0_7
T_1_25_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n1574
T_6_31_wire_logic_cluster/lc_3/out
T_6_28_sp4_v_t_46
T_6_29_lc_trk_g2_6
T_6_29_input_2_2
T_6_29_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n10594
T_6_31_wire_logic_cluster/lc_2/cout
T_6_31_wire_logic_cluster/lc_3/in_3

Net : nx.n2988
T_4_24_wire_logic_cluster/lc_4/out
T_4_23_sp4_v_t_40
T_4_27_sp4_v_t_45
T_3_28_lc_trk_g3_5
T_3_28_input_2_6
T_3_28_wire_logic_cluster/lc_6/in_2

T_4_24_wire_logic_cluster/lc_4/out
T_4_20_sp4_v_t_45
T_0_24_span4_horz_1
T_2_24_lc_trk_g3_1
T_2_24_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n10845
T_5_23_wire_logic_cluster/lc_0/cout
T_5_23_wire_logic_cluster/lc_1/in_3

Net : nx.n2968
T_5_23_wire_logic_cluster/lc_1/out
T_4_23_lc_trk_g2_1
T_4_23_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n3000
T_4_23_wire_logic_cluster/lc_2/out
T_4_23_sp4_h_l_9
T_3_23_sp4_v_t_44
T_3_27_lc_trk_g1_1
T_3_27_input_2_2
T_3_27_wire_logic_cluster/lc_2/in_2

T_4_23_wire_logic_cluster/lc_2/out
T_5_20_sp4_v_t_45
T_4_21_lc_trk_g3_5
T_4_21_wire_logic_cluster/lc_3/in_1

T_4_23_wire_logic_cluster/lc_2/out
T_4_23_sp4_h_l_9
T_3_23_sp4_v_t_44
T_2_27_lc_trk_g2_1
T_2_27_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n10840
T_5_22_wire_logic_cluster/lc_3/cout
T_5_22_wire_logic_cluster/lc_4/in_3

Net : nx.n2972
T_5_22_wire_logic_cluster/lc_5/out
T_5_21_sp4_v_t_42
T_4_24_lc_trk_g3_2
T_4_24_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n2973
T_5_22_wire_logic_cluster/lc_4/out
T_4_21_lc_trk_g3_4
T_4_21_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n10841
T_5_22_wire_logic_cluster/lc_4/cout
T_5_22_wire_logic_cluster/lc_5/in_3

Net : nx.n2974
T_5_22_wire_logic_cluster/lc_3/out
T_4_21_lc_trk_g3_3
T_4_21_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n10839
T_5_22_wire_logic_cluster/lc_2/cout
T_5_22_wire_logic_cluster/lc_3/in_3

Net : nx.n2297
T_14_24_wire_logic_cluster/lc_1/out
T_15_24_lc_trk_g0_1
T_15_24_input_2_5
T_15_24_wire_logic_cluster/lc_5/in_2

T_14_24_wire_logic_cluster/lc_1/out
T_14_24_lc_trk_g0_1
T_14_24_input_2_7
T_14_24_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n2900
T_7_23_wire_logic_cluster/lc_7/out
T_5_23_sp4_h_l_11
T_4_23_lc_trk_g0_3
T_4_23_wire_logic_cluster/lc_0/in_1

T_7_23_wire_logic_cluster/lc_7/out
T_5_23_sp4_h_l_11
T_5_23_lc_trk_g0_6
T_5_23_input_2_2
T_5_23_wire_logic_cluster/lc_2/in_2

T_7_23_wire_logic_cluster/lc_7/out
T_5_23_sp4_h_l_11
T_0_23_span4_horz_7
T_2_23_lc_trk_g2_7
T_2_23_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n2367
T_15_24_wire_logic_cluster/lc_2/out
T_16_21_sp4_v_t_45
T_13_21_sp4_h_l_8
T_13_21_lc_trk_g1_5
T_13_21_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n2399
T_13_21_wire_logic_cluster/lc_7/out
T_13_21_lc_trk_g3_7
T_13_21_wire_logic_cluster/lc_3/in_3

T_13_21_wire_logic_cluster/lc_7/out
T_14_22_lc_trk_g2_7
T_14_22_input_2_3
T_14_22_wire_logic_cluster/lc_3/in_2

T_13_21_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g1_7
T_13_20_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n10717
T_15_24_wire_logic_cluster/lc_1/cout
T_15_24_wire_logic_cluster/lc_2/in_3

Net : nx.n2503_cascade_
T_13_20_wire_logic_cluster/lc_1/ltout
T_13_20_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n10619
T_10_28_wire_logic_cluster/lc_4/cout
T_10_28_wire_logic_cluster/lc_5/in_3

Net : nx.n1772
T_10_28_wire_logic_cluster/lc_5/out
T_10_27_sp4_v_t_42
T_7_27_sp4_h_l_7
T_6_27_lc_trk_g1_7
T_6_27_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n2069
T_9_24_wire_logic_cluster/lc_0/out
T_10_23_lc_trk_g3_0
T_10_23_input_2_1
T_10_23_wire_logic_cluster/lc_1/in_2

End 

Net : bfn_9_24_0_
T_9_24_wire_logic_cluster/carry_in_mux/cout
T_9_24_wire_logic_cluster/lc_0/in_3

Net : nx.n2473
T_14_21_wire_logic_cluster/lc_4/out
T_13_21_sp4_h_l_0
T_9_21_sp4_h_l_8
T_11_21_lc_trk_g3_5
T_11_21_wire_logic_cluster/lc_6/in_0

End 

Net : nx.n10730
T_14_21_wire_logic_cluster/lc_3/cout
T_14_21_wire_logic_cluster/lc_4/in_3

Net : nx.n2996
T_4_23_wire_logic_cluster/lc_4/out
T_4_15_sp12_v_t_23
T_0_27_span12_horz_16
T_3_27_lc_trk_g1_7
T_3_27_input_2_6
T_3_27_wire_logic_cluster/lc_6/in_2

T_4_23_wire_logic_cluster/lc_4/out
T_3_23_sp4_h_l_0
T_2_23_lc_trk_g1_0
T_2_23_wire_logic_cluster/lc_3/in_0

T_4_23_wire_logic_cluster/lc_4/out
T_2_23_sp4_h_l_5
T_1_23_lc_trk_g1_5
T_1_23_input_2_0
T_1_23_wire_logic_cluster/lc_0/in_2

End 

Net : nx.n2964
T_5_23_wire_logic_cluster/lc_5/out
T_4_23_lc_trk_g2_5
T_4_23_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n10849
T_5_23_wire_logic_cluster/lc_4/cout
T_5_23_wire_logic_cluster/lc_5/in_3

Net : nx.n1306_cascade_
T_2_30_wire_logic_cluster/lc_6/ltout
T_2_30_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n3098
T_2_24_wire_logic_cluster/lc_6/out
T_2_23_lc_trk_g0_6
T_2_23_wire_logic_cluster/lc_6/in_0

T_2_24_wire_logic_cluster/lc_6/out
T_2_23_sp4_v_t_44
T_1_27_lc_trk_g2_1
T_1_27_wire_logic_cluster/lc_4/in_1

T_2_24_wire_logic_cluster/lc_6/out
T_2_23_sp4_v_t_44
T_2_26_lc_trk_g1_4
T_2_26_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n2869
T_6_22_wire_logic_cluster/lc_0/out
T_5_21_lc_trk_g3_0
T_5_21_wire_logic_cluster/lc_4/in_1

End 

Net : bfn_6_22_0_
T_6_22_wire_logic_cluster/carry_in_mux/cout
T_6_22_wire_logic_cluster/lc_0/in_3

Net : nx.n2472
T_14_21_wire_logic_cluster/lc_5/out
T_14_20_sp4_v_t_42
T_11_20_sp4_h_l_7
T_11_20_lc_trk_g0_2
T_11_20_input_2_0
T_11_20_wire_logic_cluster/lc_0/in_2

End 

Net : nx.n10731
T_14_21_wire_logic_cluster/lc_4/cout
T_14_21_wire_logic_cluster/lc_5/in_3

Net : nx.n3065
T_3_27_wire_logic_cluster/lc_4/out
T_3_23_sp4_v_t_45
T_2_25_lc_trk_g2_0
T_2_25_input_2_0
T_2_25_wire_logic_cluster/lc_0/in_2

End 

Net : nx.n10873
T_3_27_wire_logic_cluster/lc_3/cout
T_3_27_wire_logic_cluster/lc_4/in_3

Net : nx.n10755
T_12_21_wire_logic_cluster/lc_0/cout
T_12_21_wire_logic_cluster/lc_1/in_3

Net : nx.n2568
T_12_21_wire_logic_cluster/lc_1/out
T_13_18_sp4_v_t_43
T_12_19_lc_trk_g3_3
T_12_19_wire_logic_cluster/lc_5/in_1

End 

Net : nx.bit_ctr_27
T_4_30_wire_logic_cluster/lc_3/out
T_4_27_sp4_v_t_46
T_5_27_sp4_h_l_11
T_6_27_lc_trk_g2_3
T_6_27_wire_logic_cluster/lc_4/in_1

T_4_30_wire_logic_cluster/lc_3/out
T_5_29_lc_trk_g3_3
T_5_29_wire_logic_cluster/lc_4/in_0

T_4_30_wire_logic_cluster/lc_3/out
T_5_29_lc_trk_g3_3
T_5_29_wire_logic_cluster/lc_2/in_0

T_4_30_wire_logic_cluster/lc_3/out
T_5_29_lc_trk_g3_3
T_5_29_input_2_0
T_5_29_wire_logic_cluster/lc_0/in_2

T_4_30_wire_logic_cluster/lc_3/out
T_5_29_lc_trk_g2_3
T_5_29_wire_logic_cluster/lc_5/in_0

T_4_30_wire_logic_cluster/lc_3/out
T_5_26_sp4_v_t_42
T_5_27_lc_trk_g3_2
T_5_27_wire_logic_cluster/lc_0/in_1

T_4_30_wire_logic_cluster/lc_3/out
T_4_30_lc_trk_g1_3
T_4_30_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n1906_cascade_
T_6_26_wire_logic_cluster/lc_6/ltout
T_6_26_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n2463
T_14_22_wire_logic_cluster/lc_6/out
T_14_22_sp4_h_l_1
T_13_18_sp4_v_t_36
T_13_20_lc_trk_g3_1
T_13_20_input_2_0
T_13_20_wire_logic_cluster/lc_0/in_2

End 

Net : nx.n2565
T_12_21_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_44
T_12_18_lc_trk_g3_4
T_12_18_input_2_5
T_12_18_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n10758
T_12_21_wire_logic_cluster/lc_3/cout
T_12_21_wire_logic_cluster/lc_4/in_3

Net : nx.n10740
T_14_22_wire_logic_cluster/lc_5/cout
T_14_22_wire_logic_cluster/lc_6/in_3

Net : nx.n2599
T_11_18_wire_logic_cluster/lc_7/out
T_10_18_lc_trk_g2_7
T_10_18_input_2_3
T_10_18_wire_logic_cluster/lc_3/in_2

T_11_18_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g1_7
T_11_19_wire_logic_cluster/lc_1/in_1

T_11_18_wire_logic_cluster/lc_7/out
T_11_15_sp4_v_t_38
T_8_19_sp4_h_l_8
T_9_19_lc_trk_g3_0
T_9_19_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n1676
T_7_30_wire_logic_cluster/lc_1/out
T_7_29_lc_trk_g1_1
T_7_29_wire_logic_cluster/lc_4/in_0

End 

Net : nx.n1476
T_3_31_wire_logic_cluster/lc_1/out
T_3_31_sp4_h_l_7
T_6_27_sp4_v_t_36
T_6_30_lc_trk_g1_4
T_6_30_input_2_3
T_6_30_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n2896
T_5_21_wire_logic_cluster/lc_1/out
T_6_19_sp4_v_t_46
T_5_23_lc_trk_g2_3
T_5_23_wire_logic_cluster/lc_6/in_1

T_5_21_wire_logic_cluster/lc_1/out
T_4_21_lc_trk_g2_1
T_4_21_input_2_1
T_4_21_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n1606_cascade_
T_6_29_wire_logic_cluster/lc_2/ltout
T_6_29_wire_logic_cluster/lc_3/in_2

End 

Net : bfn_9_28_0_
T_9_28_wire_logic_cluster/carry_in_mux/cout
T_9_28_wire_logic_cluster/lc_0/in_3

Net : nx.n1869
T_9_28_wire_logic_cluster/lc_0/out
T_9_24_sp4_v_t_37
T_9_25_lc_trk_g3_5
T_9_25_wire_logic_cluster/lc_2/in_0

End 

Net : nx.n1373
T_2_31_wire_logic_cluster/lc_4/out
T_3_31_sp4_h_l_8
T_4_31_lc_trk_g2_0
T_4_31_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n10576
T_2_31_wire_logic_cluster/lc_3/cout
T_2_31_wire_logic_cluster/lc_4/in_3

Net : nx.n2372
T_15_23_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_38
T_13_21_sp4_h_l_9
T_13_21_lc_trk_g1_4
T_13_21_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n2375
T_15_23_wire_logic_cluster/lc_2/out
T_15_22_sp4_v_t_36
T_12_22_sp4_h_l_7
T_13_22_lc_trk_g2_7
T_13_22_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n10709
T_15_23_wire_logic_cluster/lc_1/cout
T_15_23_wire_logic_cluster/lc_2/in_3

Net : nx.n10712
T_15_23_wire_logic_cluster/lc_4/cout
T_15_23_wire_logic_cluster/lc_5/in_3

Net : nx.n10782
T_10_18_wire_logic_cluster/lc_6/cout
T_10_18_wire_logic_cluster/lc_7/in_3

Net : nx.n2662
T_10_18_wire_logic_cluster/lc_7/out
T_9_19_lc_trk_g1_7
T_9_19_wire_logic_cluster/lc_0/in_0

End 

Net : nx.n3162
T_1_27_wire_logic_cluster/lc_7/out
T_2_26_lc_trk_g3_7
T_2_26_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n10902
T_1_27_wire_logic_cluster/lc_6/cout
T_1_27_wire_logic_cluster/lc_7/in_3

Net : nx.n10583
T_3_31_wire_logic_cluster/lc_1/cout
T_3_31_wire_logic_cluster/lc_2/in_3

Net : nx.n1475
T_3_31_wire_logic_cluster/lc_2/out
T_3_31_sp4_h_l_9
T_5_31_lc_trk_g3_4
T_5_31_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n2770
T_7_19_wire_logic_cluster/lc_7/out
T_6_19_lc_trk_g2_7
T_6_19_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n10796
T_7_19_wire_logic_cluster/lc_6/cout
T_7_19_wire_logic_cluster/lc_7/in_3

Net : nx.n10577
T_2_31_wire_logic_cluster/lc_4/cout
T_2_31_wire_logic_cluster/lc_5/in_3

Net : nx.n1372
T_2_31_wire_logic_cluster/lc_5/out
T_3_31_sp4_h_l_10
T_4_31_lc_trk_g2_2
T_4_31_input_2_4
T_4_31_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n2962
T_5_23_wire_logic_cluster/lc_7/out
T_4_24_lc_trk_g0_7
T_4_24_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n45
T_2_23_wire_logic_cluster/lc_3/out
T_2_24_lc_trk_g0_3
T_2_24_input_2_1
T_2_24_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n2994
T_4_24_wire_logic_cluster/lc_6/out
T_4_23_sp4_v_t_44
T_4_27_sp4_v_t_44
T_3_28_lc_trk_g3_4
T_3_28_wire_logic_cluster/lc_0/in_1

T_4_24_wire_logic_cluster/lc_6/out
T_4_23_sp4_v_t_44
T_4_25_lc_trk_g2_1
T_4_25_input_2_5
T_4_25_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n10851
T_5_23_wire_logic_cluster/lc_6/cout
T_5_23_wire_logic_cluster/lc_7/in_3

Net : nx.n1474
T_3_31_wire_logic_cluster/lc_3/out
T_3_31_sp4_h_l_11
T_5_31_lc_trk_g2_6
T_5_31_input_2_2
T_5_31_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n10584
T_3_31_wire_logic_cluster/lc_2/cout
T_3_31_wire_logic_cluster/lc_3/in_3

Net : nx.n2065
T_9_24_wire_logic_cluster/lc_4/out
T_10_24_lc_trk_g1_4
T_10_24_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n10668
T_9_24_wire_logic_cluster/lc_3/cout
T_9_24_wire_logic_cluster/lc_4/in_3

Net : nx.n2497_cascade_
T_12_19_wire_logic_cluster/lc_1/ltout
T_12_19_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n2071
T_9_23_wire_logic_cluster/lc_6/out
T_9_22_lc_trk_g1_6
T_9_22_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n10662
T_9_23_wire_logic_cluster/lc_5/cout
T_9_23_wire_logic_cluster/lc_6/in_3

Net : nx.n2995_cascade_
T_4_21_wire_logic_cluster/lc_1/ltout
T_4_21_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n3069
T_3_27_wire_logic_cluster/lc_0/out
T_3_24_sp4_v_t_40
T_0_24_span4_horz_22
T_2_24_lc_trk_g3_6
T_2_24_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_3_27_0_
T_3_27_wire_logic_cluster/carry_in_mux/cout
T_3_27_wire_logic_cluster/lc_0/in_3

Net : nx.n10629
T_9_27_wire_logic_cluster/lc_1/cout
T_9_27_wire_logic_cluster/lc_2/in_3

Net : nx.n1875
T_9_27_wire_logic_cluster/lc_2/out
T_9_26_sp4_v_t_36
T_6_26_sp4_h_l_7
T_6_26_lc_trk_g1_2
T_6_26_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n2663
T_10_18_wire_logic_cluster/lc_6/out
T_9_19_lc_trk_g1_6
T_9_19_input_2_3
T_9_19_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n10781
T_10_18_wire_logic_cluster/lc_5/cout
T_10_18_wire_logic_cluster/lc_6/in_3

Net : nx.n37
T_11_19_wire_logic_cluster/lc_1/out
T_10_20_lc_trk_g0_1
T_10_20_wire_logic_cluster/lc_3/in_0

End 

Net : nx.n2598
T_11_18_wire_logic_cluster/lc_4/out
T_10_18_lc_trk_g2_4
T_10_18_input_2_4
T_10_18_wire_logic_cluster/lc_4/in_2

T_11_18_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g0_4
T_11_19_input_2_2
T_11_19_wire_logic_cluster/lc_2/in_2

T_11_18_wire_logic_cluster/lc_4/out
T_10_18_sp4_h_l_0
T_9_18_sp4_v_t_37
T_9_19_lc_trk_g3_5
T_9_19_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n10458
T_1_31_wire_logic_cluster/lc_5/cout
T_1_31_wire_logic_cluster/lc_6/in_3

Net : nx.n1271
T_1_31_wire_logic_cluster/lc_6/out
T_2_30_lc_trk_g3_6
T_2_30_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n10827
T_6_22_wire_logic_cluster/lc_6/cout
T_6_22_wire_logic_cluster/lc_7/in_3

Net : nx.n2862
T_6_22_wire_logic_cluster/lc_7/out
T_5_22_sp4_h_l_6
T_4_22_lc_trk_g1_6
T_4_22_input_2_3
T_4_22_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n2797
T_6_20_wire_logic_cluster/lc_2/out
T_6_19_sp4_v_t_36
T_6_22_lc_trk_g1_4
T_6_22_input_2_5
T_6_22_wire_logic_cluster/lc_5/in_2

T_6_20_wire_logic_cluster/lc_2/out
T_6_19_sp4_v_t_36
T_5_21_lc_trk_g1_1
T_5_21_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n10818
T_6_21_wire_logic_cluster/lc_5/cout
T_6_21_wire_logic_cluster/lc_6/in_3

Net : nx.n1273
T_1_31_wire_logic_cluster/lc_4/out
T_1_32_lc_trk_g1_4
T_1_32_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n10456
T_1_31_wire_logic_cluster/lc_3/cout
T_1_31_wire_logic_cluster/lc_4/in_3

Net : nx.n2765
T_7_20_wire_logic_cluster/lc_4/out
T_6_20_lc_trk_g3_4
T_6_20_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n10801
T_7_20_wire_logic_cluster/lc_3/cout
T_7_20_wire_logic_cluster/lc_4/in_3

Net : nx.n10660
T_9_23_wire_logic_cluster/lc_3/cout
T_9_23_wire_logic_cluster/lc_4/in_3

Net : nx.n2073
T_9_23_wire_logic_cluster/lc_4/out
T_9_15_sp12_v_t_23
T_9_21_lc_trk_g3_4
T_9_21_wire_logic_cluster/lc_1/in_0

End 

Net : nx.n3017_cascade_
T_2_24_wire_logic_cluster/lc_2/ltout
T_2_24_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n2894
T_4_22_wire_logic_cluster/lc_3/out
T_2_22_sp4_h_l_3
T_5_22_sp4_v_t_45
T_5_24_lc_trk_g2_0
T_5_24_input_2_0
T_5_24_wire_logic_cluster/lc_0/in_2

T_4_22_wire_logic_cluster/lc_3/out
T_2_22_sp4_h_l_3
T_5_22_sp4_v_t_45
T_5_25_lc_trk_g0_5
T_5_25_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n3102
T_1_24_wire_logic_cluster/lc_3/out
T_1_23_sp4_v_t_38
T_1_27_lc_trk_g1_3
T_1_27_input_2_0
T_1_27_wire_logic_cluster/lc_0/in_2

T_1_24_wire_logic_cluster/lc_3/out
T_1_25_lc_trk_g1_3
T_1_25_wire_logic_cluster/lc_3/in_1

T_1_24_wire_logic_cluster/lc_3/out
T_1_23_sp4_v_t_38
T_1_25_lc_trk_g2_3
T_1_25_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n2866
T_6_22_wire_logic_cluster/lc_3/out
T_5_21_lc_trk_g3_3
T_5_21_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n10823
T_6_22_wire_logic_cluster/lc_2/cout
T_6_22_wire_logic_cluster/lc_3/in_3

Net : nx.n2918_cascade_
T_4_23_wire_logic_cluster/lc_1/ltout
T_4_23_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n3172
T_1_26_wire_logic_cluster/lc_5/out
T_2_22_sp4_v_t_46
T_1_24_lc_trk_g2_3
T_1_24_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n10892
T_1_26_wire_logic_cluster/lc_4/cout
T_1_26_wire_logic_cluster/lc_5/in_3

Net : nx.n2368
T_15_24_wire_logic_cluster/lc_1/out
T_16_20_sp4_v_t_38
T_15_22_lc_trk_g0_3
T_15_22_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n10716
T_15_24_wire_logic_cluster/lc_0/cout
T_15_24_wire_logic_cluster/lc_1/in_3

Net : nx.n1871
T_9_27_wire_logic_cluster/lc_6/out
T_9_26_sp4_v_t_44
T_6_26_sp4_h_l_9
T_6_26_lc_trk_g0_4
T_6_26_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n10633
T_9_27_wire_logic_cluster/lc_5/cout
T_9_27_wire_logic_cluster/lc_6/in_3

Net : nx.n1903
T_6_26_wire_logic_cluster/lc_5/out
T_6_25_lc_trk_g0_5
T_6_25_wire_logic_cluster/lc_3/in_0

T_6_26_wire_logic_cluster/lc_5/out
T_7_25_lc_trk_g3_5
T_7_25_wire_logic_cluster/lc_7/in_1

T_6_26_wire_logic_cluster/lc_5/out
T_7_25_lc_trk_g2_5
T_7_25_wire_logic_cluster/lc_7/in_0

End 

Net : nx.n10707
T_13_25_wire_logic_cluster/lc_1/cout
T_13_25_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n10791
T_7_19_wire_logic_cluster/lc_1/cout
T_7_19_wire_logic_cluster/lc_2/in_3

Net : nx.n2775
T_7_19_wire_logic_cluster/lc_2/out
T_6_19_lc_trk_g3_2
T_6_19_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n2609_cascade_
T_11_18_wire_logic_cluster/lc_0/ltout
T_11_18_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n2569
T_12_21_wire_logic_cluster/lc_0/out
T_13_17_sp4_v_t_36
T_12_18_lc_trk_g2_4
T_12_18_wire_logic_cluster/lc_7/in_1

End 

Net : bfn_12_21_0_
T_12_21_wire_logic_cluster/carry_in_mux/cout
T_12_21_wire_logic_cluster/lc_0/in_3

Net : nx.n2797_cascade_
T_6_20_wire_logic_cluster/lc_2/ltout
T_6_20_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n1375
T_2_31_wire_logic_cluster/lc_2/out
T_2_31_sp4_h_l_9
T_4_31_lc_trk_g2_4
T_4_31_input_2_0
T_4_31_wire_logic_cluster/lc_0/in_2

End 

Net : nx.n10574
T_2_31_wire_logic_cluster/lc_1/cout
T_2_31_wire_logic_cluster/lc_2/in_3

Net : nx.n2466
T_14_22_wire_logic_cluster/lc_3/out
T_14_18_sp4_v_t_43
T_13_20_lc_trk_g0_6
T_13_20_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n10737
T_14_22_wire_logic_cluster/lc_2/cout
T_14_22_wire_logic_cluster/lc_3/in_3

Net : nx.n1874
T_9_27_wire_logic_cluster/lc_3/out
T_9_26_sp4_v_t_38
T_6_26_sp4_h_l_3
T_6_26_lc_trk_g1_6
T_6_26_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n10630
T_9_27_wire_logic_cluster/lc_2/cout
T_9_27_wire_logic_cluster/lc_3/in_3

Net : nx.n1302
T_1_32_wire_logic_cluster/lc_2/out
T_2_32_lc_trk_g0_2
T_2_32_input_2_0
T_2_32_wire_logic_cluster/lc_0/in_2

T_1_32_wire_logic_cluster/lc_2/out
T_2_32_lc_trk_g0_2
T_2_32_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n2376
T_15_23_wire_logic_cluster/lc_1/out
T_15_23_sp4_h_l_7
T_14_19_sp4_v_t_42
T_13_22_lc_trk_g3_2
T_13_22_input_2_1
T_13_22_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n10750
T_12_20_wire_logic_cluster/lc_3/cout
T_12_20_wire_logic_cluster/lc_4/in_3

Net : nx.n2573
T_12_20_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g1_4
T_12_19_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n10756
T_12_21_wire_logic_cluster/lc_1/cout
T_12_21_wire_logic_cluster/lc_2/in_3

Net : nx.n2596
T_11_19_wire_logic_cluster/lc_0/out
T_10_18_lc_trk_g2_0
T_10_18_input_2_6
T_10_18_wire_logic_cluster/lc_6/in_2

T_11_19_wire_logic_cluster/lc_0/out
T_10_19_sp4_h_l_8
T_9_19_lc_trk_g0_0
T_9_19_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n2567
T_12_21_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_44
T_9_18_sp4_h_l_3
T_11_18_lc_trk_g2_6
T_11_18_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n10759
T_12_21_wire_logic_cluster/lc_4/cout
T_12_21_wire_logic_cluster/lc_5/in_3

Net : nx.n2564
T_12_21_wire_logic_cluster/lc_5/out
T_12_19_sp4_v_t_39
T_9_19_sp4_h_l_8
T_11_19_lc_trk_g2_5
T_11_19_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n2266
T_13_24_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g0_3
T_14_24_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n10700
T_13_24_wire_logic_cluster/lc_2/cout
T_13_24_wire_logic_cluster/lc_3/in_3

Net : nx.n1908_cascade_
T_6_26_wire_logic_cluster/lc_0/ltout
T_6_26_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n10767
T_12_22_wire_logic_cluster/lc_4/cout
T_12_22_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n10455
T_1_31_wire_logic_cluster/lc_2/cout
T_1_31_wire_logic_cluster/lc_3/in_3

Net : nx.n1274
T_1_31_wire_logic_cluster/lc_3/out
T_2_30_lc_trk_g3_3
T_2_30_wire_logic_cluster/lc_6/in_0

End 

Net : nx.n2976
T_5_22_wire_logic_cluster/lc_1/out
T_6_19_sp4_v_t_43
T_3_23_sp4_h_l_11
T_2_23_lc_trk_g1_3
T_2_23_input_2_2
T_2_23_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n10771
T_10_17_wire_logic_cluster/lc_3/cout
T_10_17_wire_logic_cluster/lc_4/in_3

Net : nx.n2673
T_10_17_wire_logic_cluster/lc_4/out
T_11_16_sp4_v_t_41
T_11_19_lc_trk_g1_1
T_11_19_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n3168
T_1_27_wire_logic_cluster/lc_1/out
T_2_23_sp4_v_t_38
T_2_25_lc_trk_g2_3
T_2_25_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n10896
T_1_27_wire_logic_cluster/lc_0/cout
T_1_27_wire_logic_cluster/lc_1/in_3

Net : nx.n3066
T_3_27_wire_logic_cluster/lc_3/out
T_3_23_sp4_v_t_43
T_2_24_lc_trk_g3_3
T_2_24_input_2_6
T_2_24_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n10872
T_3_27_wire_logic_cluster/lc_2/cout
T_3_27_wire_logic_cluster/lc_3/in_3

Net : nx.n10575
T_2_31_wire_logic_cluster/lc_2/cout
T_2_31_wire_logic_cluster/lc_3/in_3

Net : nx.n1374
T_2_31_wire_logic_cluster/lc_3/out
T_3_30_lc_trk_g3_3
T_3_30_wire_logic_cluster/lc_3/in_3

End 

Net : nx.n2668
T_10_18_wire_logic_cluster/lc_1/out
T_6_18_sp12_h_l_1
T_6_18_lc_trk_g1_2
T_6_18_input_2_1
T_6_18_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n10776
T_10_18_wire_logic_cluster/lc_0/cout
T_10_18_wire_logic_cluster/lc_1/in_3

Net : nx.n1275
T_1_31_wire_logic_cluster/lc_2/out
T_2_30_lc_trk_g3_2
T_2_30_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n10714
T_15_23_wire_logic_cluster/lc_6/cout
T_15_23_wire_logic_cluster/lc_7/in_3

Net : nx.n2370
T_15_23_wire_logic_cluster/lc_7/out
T_15_22_lc_trk_g1_7
T_15_22_input_2_6
T_15_22_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n2669
T_10_18_wire_logic_cluster/lc_0/out
T_10_16_sp4_v_t_45
T_9_20_lc_trk_g2_0
T_9_20_wire_logic_cluster/lc_7/in_1

End 

Net : bfn_10_18_0_
T_10_18_wire_logic_cluster/carry_in_mux/cout
T_10_18_wire_logic_cluster/lc_0/in_3

Net : nx.n3166
T_1_27_wire_logic_cluster/lc_3/out
T_2_26_lc_trk_g3_3
T_2_26_input_2_2
T_2_26_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n10898
T_1_27_wire_logic_cluster/lc_2/cout
T_1_27_wire_logic_cluster/lc_3/in_3

Net : nx.n2575
T_12_20_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g2_2
T_13_19_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n10748
T_12_20_wire_logic_cluster/lc_1/cout
T_12_20_wire_logic_cluster/lc_2/in_3

Net : nx.n2300_cascade_
T_13_22_wire_logic_cluster/lc_3/ltout
T_13_22_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n2666
T_10_18_wire_logic_cluster/lc_3/out
T_9_19_lc_trk_g0_3
T_9_19_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n10778
T_10_18_wire_logic_cluster/lc_2/cout
T_10_18_wire_logic_cluster/lc_3/in_3

Net : nx.n2671
T_10_17_wire_logic_cluster/lc_6/out
T_10_16_sp4_v_t_44
T_9_19_lc_trk_g3_4
T_9_19_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n10773
T_10_17_wire_logic_cluster/lc_5/cout
T_10_17_wire_logic_cluster/lc_6/in_3

Net : nx.n10772
T_10_17_wire_logic_cluster/lc_4/cout
T_10_17_wire_logic_cluster/lc_5/in_3

Net : nx.n2672
T_10_17_wire_logic_cluster/lc_5/out
T_10_16_sp4_v_t_42
T_9_19_lc_trk_g3_2
T_9_19_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n10777
T_10_18_wire_logic_cluster/lc_1/cout
T_10_18_wire_logic_cluster/lc_2/in_3

Net : nx.n2667
T_10_18_wire_logic_cluster/lc_2/out
T_10_17_sp4_v_t_36
T_10_20_lc_trk_g0_4
T_10_20_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n2771
T_7_19_wire_logic_cluster/lc_6/out
T_6_20_lc_trk_g0_6
T_6_20_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n10792
T_7_19_wire_logic_cluster/lc_2/cout
T_7_19_wire_logic_cluster/lc_3/in_3

Net : nx.n2774
T_7_19_wire_logic_cluster/lc_3/out
T_6_20_lc_trk_g1_3
T_6_20_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n10795
T_7_19_wire_logic_cluster/lc_5/cout
T_7_19_wire_logic_cluster/lc_6/in_3

Net : nx.n2267
T_13_24_wire_logic_cluster/lc_2/out
T_14_24_lc_trk_g1_2
T_14_24_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n2268
T_13_24_wire_logic_cluster/lc_1/out
T_14_20_sp4_v_t_38
T_13_22_lc_trk_g1_3
T_13_22_wire_logic_cluster/lc_3/in_3

End 

Net : nx.n10698
T_13_24_wire_logic_cluster/lc_0/cout
T_13_24_wire_logic_cluster/lc_1/in_3

Net : nx.n10699
T_13_24_wire_logic_cluster/lc_1/cout
T_13_24_wire_logic_cluster/lc_2/in_3

Net : nx.n2271
T_13_23_wire_logic_cluster/lc_6/out
T_14_21_sp4_v_t_40
T_14_23_lc_trk_g3_5
T_14_23_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n10695
T_13_23_wire_logic_cluster/lc_5/cout
T_13_23_wire_logic_cluster/lc_6/in_3

Net : nx.n10757
T_12_21_wire_logic_cluster/lc_2/cout
T_12_21_wire_logic_cluster/lc_3/in_3

Net : nx.n2566
T_12_21_wire_logic_cluster/lc_3/out
T_12_17_sp4_v_t_43
T_11_18_lc_trk_g3_3
T_11_18_wire_logic_cluster/lc_4/in_0

End 

Net : nx.n2468
T_14_22_wire_logic_cluster/lc_1/out
T_13_21_lc_trk_g2_1
T_13_21_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n10735
T_14_22_wire_logic_cluster/lc_0/cout
T_14_22_wire_logic_cluster/lc_1/in_3

Net : nx.n2665
T_10_18_wire_logic_cluster/lc_4/out
T_9_19_lc_trk_g1_4
T_9_19_input_2_1
T_9_19_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n10779
T_10_18_wire_logic_cluster/lc_3/cout
T_10_18_wire_logic_cluster/lc_4/in_3

Net : nx.n10897
T_1_27_wire_logic_cluster/lc_1/cout
T_1_27_wire_logic_cluster/lc_2/in_3

Net : nx.n3167
T_1_27_wire_logic_cluster/lc_2/out
T_1_23_sp4_v_t_41
T_1_24_lc_trk_g3_1
T_1_24_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n3064
T_3_27_wire_logic_cluster/lc_5/out
T_4_23_sp4_v_t_46
T_0_23_span4_horz_11
T_2_23_lc_trk_g2_3
T_2_23_input_2_5
T_2_23_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n10874
T_3_27_wire_logic_cluster/lc_4/cout
T_3_27_wire_logic_cluster/lc_5/in_3

Net : nx.n3096_cascade_
T_2_23_wire_logic_cluster/lc_5/ltout
T_2_23_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n3073
T_3_26_wire_logic_cluster/lc_4/out
T_3_24_sp4_v_t_37
T_0_24_span4_horz_13
T_1_24_lc_trk_g3_0
T_1_24_input_2_1
T_1_24_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n10865
T_3_26_wire_logic_cluster/lc_3/cout
T_3_26_wire_logic_cluster/lc_4/in_3

Net : nx.n2404_cascade_
T_13_21_wire_logic_cluster/lc_2/ltout
T_13_21_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n2670
T_10_17_wire_logic_cluster/lc_7/out
T_8_17_sp4_h_l_11
T_7_17_lc_trk_g1_3
T_7_17_input_2_0
T_7_17_wire_logic_cluster/lc_0/in_2

End 

Net : nx.n10774
T_10_17_wire_logic_cluster/lc_6/cout
T_10_17_wire_logic_cluster/lc_7/in_3

Net : nx.n10454
T_1_31_wire_logic_cluster/lc_1/cout
T_1_31_wire_logic_cluster/lc_2/in_3

Net : nx.n10749
T_12_20_wire_logic_cluster/lc_2/cout
T_12_20_wire_logic_cluster/lc_3/in_3

Net : nx.n2574
T_12_20_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g2_3
T_11_19_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n10752
T_12_20_wire_logic_cluster/lc_5/cout
T_12_20_wire_logic_cluster/lc_6/in_3

Net : nx.n2571
T_12_20_wire_logic_cluster/lc_6/out
T_11_20_lc_trk_g2_6
T_11_20_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n10729
T_14_21_wire_logic_cluster/lc_2/cout
T_14_21_wire_logic_cluster/lc_3/in_3

Net : nx.n2474
T_14_21_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g3_3
T_13_20_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n10732
T_14_21_wire_logic_cluster/lc_5/cout
T_14_21_wire_logic_cluster/lc_6/in_3

Net : nx.n2471
T_14_21_wire_logic_cluster/lc_6/out
T_13_20_lc_trk_g2_6
T_13_20_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n3169
T_1_27_wire_logic_cluster/lc_0/out
T_1_23_sp4_v_t_37
T_1_25_lc_trk_g3_0
T_1_25_wire_logic_cluster/lc_2/in_3

End 

Net : bfn_1_27_0_
T_1_27_wire_logic_cluster/carry_in_mux/cout
T_1_27_wire_logic_cluster/lc_0/in_3

Net : nx.n10751
T_12_20_wire_logic_cluster/lc_4/cout
T_12_20_wire_logic_cluster/lc_5/in_3

Net : nx.n2572
T_12_20_wire_logic_cluster/lc_5/out
T_12_16_sp4_v_t_47
T_11_18_lc_trk_g2_2
T_11_18_input_2_6
T_11_18_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n2876
T_6_21_wire_logic_cluster/lc_1/out
T_2_21_sp12_h_l_1
T_1_21_sp12_v_t_22
T_1_23_lc_trk_g2_5
T_1_23_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n2689
T_9_20_wire_logic_cluster/lc_5/out
T_8_20_sp4_h_l_2
T_7_20_sp4_v_t_39
T_7_21_lc_trk_g2_7
T_7_21_input_2_5
T_7_21_wire_logic_cluster/lc_5/in_2

T_9_20_wire_logic_cluster/lc_5/out
T_7_20_sp4_h_l_7
T_6_20_lc_trk_g0_7
T_6_20_wire_logic_cluster/lc_1/in_0

End 

Net : nx.n31_adj_691_cascade_
T_1_25_wire_logic_cluster/lc_3/ltout
T_1_25_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n2374
T_15_23_wire_logic_cluster/lc_3/out
T_15_22_lc_trk_g1_3
T_15_22_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n10710
T_15_23_wire_logic_cluster/lc_2/cout
T_15_23_wire_logic_cluster/lc_3/in_3

Net : nx.n10616
T_10_28_wire_logic_cluster/lc_1/cout
T_10_28_wire_logic_cluster/lc_2/in_3

Net : nx.n1775
T_10_28_wire_logic_cluster/lc_2/out
T_10_24_sp4_v_t_41
T_9_26_lc_trk_g0_4
T_9_26_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n2985
T_4_22_wire_logic_cluster/lc_6/out
T_4_21_sp4_v_t_44
T_4_25_sp4_v_t_44
T_3_29_lc_trk_g2_1
T_3_29_input_2_1
T_3_29_wire_logic_cluster/lc_1/in_2

T_4_22_wire_logic_cluster/lc_6/out
T_4_16_sp12_v_t_23
T_0_28_span12_horz_16
T_2_28_lc_trk_g1_4
T_2_28_input_2_7
T_2_28_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n1276
T_1_31_wire_logic_cluster/lc_1/out
T_1_32_lc_trk_g0_1
T_1_32_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n2596_cascade_
T_11_19_wire_logic_cluster/lc_0/ltout
T_11_19_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n2994_cascade_
T_4_24_wire_logic_cluster/lc_6/ltout
T_4_24_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n10659
T_9_23_wire_logic_cluster/lc_2/cout
T_9_23_wire_logic_cluster/lc_3/in_3

Net : nx.n2074
T_9_23_wire_logic_cluster/lc_3/out
T_10_23_lc_trk_g0_3
T_10_23_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n2470
T_14_21_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g3_7
T_13_20_wire_logic_cluster/lc_3/in_3

End 

Net : nx.n10733
T_14_21_wire_logic_cluster/lc_6/cout
T_14_21_wire_logic_cluster/lc_7/in_3

Net : nx.n10821
T_6_22_wire_logic_cluster/lc_0/cout
T_6_22_wire_logic_cluster/lc_1/in_3

Net : nx.n2868
T_6_22_wire_logic_cluster/lc_1/out
T_7_23_lc_trk_g3_1
T_7_23_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n3096
T_2_23_wire_logic_cluster/lc_5/out
T_2_22_sp4_v_t_42
T_2_26_sp4_v_t_47
T_1_27_lc_trk_g3_7
T_1_27_input_2_6
T_1_27_wire_logic_cluster/lc_6/in_2

T_2_23_wire_logic_cluster/lc_5/out
T_2_22_sp4_v_t_42
T_1_25_lc_trk_g3_2
T_1_25_wire_logic_cluster/lc_1/in_0

End 

Net : nx.n2674
T_10_17_wire_logic_cluster/lc_3/out
T_10_14_sp4_v_t_46
T_7_18_sp4_h_l_11
T_6_18_lc_trk_g0_3
T_6_18_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n10663
T_9_23_wire_logic_cluster/lc_6/cout
T_9_23_wire_logic_cluster/lc_7/in_3

Net : nx.n2070
T_9_23_wire_logic_cluster/lc_7/out
T_10_23_lc_trk_g0_7
T_10_23_wire_logic_cluster/lc_0/in_3

End 

Net : nx.n1376
T_2_31_wire_logic_cluster/lc_1/out
T_3_30_lc_trk_g3_1
T_3_30_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n10769
T_10_17_wire_logic_cluster/lc_1/cout
T_10_17_wire_logic_cluster/lc_2/in_3

Net : nx.n2675
T_10_17_wire_logic_cluster/lc_2/out
T_8_17_sp4_h_l_1
T_7_17_sp4_v_t_42
T_6_18_lc_trk_g3_2
T_6_18_wire_logic_cluster/lc_0/in_3

End 

Net : nx.n1005_cascade_
T_5_28_wire_logic_cluster/lc_5/ltout
T_5_28_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n10701
T_13_24_wire_logic_cluster/lc_3/cout
T_13_24_wire_logic_cluster/lc_4/in_3

Net : nx.n2265
T_13_24_wire_logic_cluster/lc_4/out
T_14_24_lc_trk_g0_4
T_14_24_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n3008_cascade_
T_2_23_wire_logic_cluster/lc_2/ltout
T_2_23_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n2476
T_14_21_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g2_1
T_13_20_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n1829_cascade_
T_6_26_wire_logic_cluster/lc_4/ltout
T_6_26_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n3165
T_1_27_wire_logic_cluster/lc_4/out
T_2_26_lc_trk_g2_4
T_2_26_wire_logic_cluster/lc_6/in_0

End 

Net : nx.n10899
T_1_27_wire_logic_cluster/lc_3/cout
T_1_27_wire_logic_cluster/lc_4/in_3

Net : nx.n10770
T_10_17_wire_logic_cluster/lc_2/cout
T_10_17_wire_logic_cluster/lc_3/in_3

Net : nx.n3067
T_3_27_wire_logic_cluster/lc_2/out
T_2_27_lc_trk_g2_2
T_2_27_input_2_6
T_2_27_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n10871
T_3_27_wire_logic_cluster/lc_1/cout
T_3_27_wire_logic_cluster/lc_2/in_3

Net : nx.n2293
T_11_22_wire_logic_cluster/lc_4/out
T_12_21_sp4_v_t_41
T_13_25_sp4_h_l_4
T_15_25_lc_trk_g2_1
T_15_25_input_2_1
T_15_25_wire_logic_cluster/lc_1/in_2

T_11_22_wire_logic_cluster/lc_4/out
T_10_22_lc_trk_g3_4
T_10_22_input_2_3
T_10_22_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n2776
T_7_19_wire_logic_cluster/lc_1/out
T_6_20_lc_trk_g1_1
T_6_20_input_2_6
T_6_20_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n2576
T_12_20_wire_logic_cluster/lc_1/out
T_12_16_sp4_v_t_39
T_11_18_lc_trk_g0_2
T_11_18_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n1876
T_9_27_wire_logic_cluster/lc_1/out
T_8_27_sp4_h_l_10
T_7_23_sp4_v_t_47
T_6_26_lc_trk_g3_7
T_6_26_wire_logic_cluster/lc_0/in_0

End 

Net : nx.n3173
T_1_26_wire_logic_cluster/lc_4/out
T_1_18_sp12_v_t_23
T_1_23_lc_trk_g2_7
T_1_23_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n10891
T_1_26_wire_logic_cluster/lc_3/cout
T_1_26_wire_logic_cluster/lc_4/in_3

Net : nx.n10753
T_12_20_wire_logic_cluster/lc_6/cout
T_12_20_wire_logic_cluster/lc_7/in_3

Net : nx.n2570
T_12_20_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g3_7
T_11_19_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n10696
T_13_23_wire_logic_cluster/lc_6/cout
T_13_23_wire_logic_cluster/lc_7/in_3

Net : nx.n2270
T_13_23_wire_logic_cluster/lc_7/out
T_13_22_lc_trk_g0_7
T_13_22_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n1707_cascade_
T_10_27_wire_logic_cluster/lc_4/ltout
T_10_27_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n10694
T_13_23_wire_logic_cluster/lc_4/cout
T_13_23_wire_logic_cluster/lc_5/in_3

Net : nx.n2272
T_13_23_wire_logic_cluster/lc_5/out
T_12_23_lc_trk_g2_5
T_12_23_input_2_7
T_12_23_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n2872
T_6_21_wire_logic_cluster/lc_5/out
T_5_21_lc_trk_g2_5
T_5_21_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n10817
T_6_21_wire_logic_cluster/lc_4/cout
T_6_21_wire_logic_cluster/lc_5/in_3

Net : nx.n2105
T_9_21_wire_logic_cluster/lc_1/out
T_10_19_sp4_v_t_46
T_11_23_sp4_h_l_5
T_11_23_lc_trk_g0_0
T_11_23_wire_logic_cluster/lc_5/in_1

T_9_21_wire_logic_cluster/lc_1/out
T_10_19_sp4_v_t_46
T_11_23_sp4_h_l_5
T_11_23_lc_trk_g1_0
T_11_23_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n2676
T_10_17_wire_logic_cluster/lc_1/out
T_10_14_sp4_v_t_42
T_7_18_sp4_h_l_7
T_6_18_lc_trk_g0_7
T_6_18_input_2_3
T_6_18_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n3171
T_1_26_wire_logic_cluster/lc_6/out
T_2_26_lc_trk_g1_6
T_2_26_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n10893
T_1_26_wire_logic_cluster/lc_5/cout
T_1_26_wire_logic_cluster/lc_6/in_3

Net : nx.n3070
T_3_26_wire_logic_cluster/lc_7/out
T_3_26_sp4_h_l_3
T_2_22_sp4_v_t_45
T_1_24_lc_trk_g0_3
T_1_24_input_2_3
T_1_24_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n2491
T_10_21_wire_logic_cluster/lc_5/out
T_9_21_sp4_h_l_2
T_12_21_sp4_v_t_39
T_12_22_lc_trk_g2_7
T_12_22_input_2_3
T_12_22_wire_logic_cluster/lc_3/in_2

T_10_21_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g2_5
T_11_20_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n2107
T_10_24_wire_logic_cluster/lc_2/out
T_11_23_lc_trk_g2_2
T_11_23_wire_logic_cluster/lc_3/in_1

T_10_24_wire_logic_cluster/lc_2/out
T_11_23_lc_trk_g3_2
T_11_23_wire_logic_cluster/lc_3/in_0

End 

Net : nx.n10868
T_3_26_wire_logic_cluster/lc_6/cout
T_3_26_wire_logic_cluster/lc_7/in_3

Net : nx.n3075
T_3_26_wire_logic_cluster/lc_2/out
T_2_25_lc_trk_g2_2
T_2_25_input_2_6
T_2_25_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n10863
T_3_26_wire_logic_cluster/lc_1/cout
T_3_26_wire_logic_cluster/lc_2/in_3

Net : nx.n2273
T_13_23_wire_logic_cluster/lc_4/out
T_12_23_lc_trk_g3_4
T_12_23_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n10693
T_13_23_wire_logic_cluster/lc_3/cout
T_13_23_wire_logic_cluster/lc_4/in_3

Net : nx.n3174
T_1_26_wire_logic_cluster/lc_3/out
T_2_26_lc_trk_g1_3
T_2_26_wire_logic_cluster/lc_0/in_0

End 

Net : nx.n10890
T_1_26_wire_logic_cluster/lc_2/cout
T_1_26_wire_logic_cluster/lc_3/in_3

Net : nx.n2269
T_13_24_wire_logic_cluster/lc_0/out
T_14_24_lc_trk_g0_0
T_14_24_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_13_24_0_
T_13_24_wire_logic_cluster/carry_in_mux/cout
T_13_24_wire_logic_cluster/lc_0/in_3

Net : nx.n3071
T_3_26_wire_logic_cluster/lc_6/out
T_3_23_sp4_v_t_36
T_2_24_lc_trk_g2_4
T_2_24_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n2887
T_7_24_wire_logic_cluster/lc_2/out
T_5_24_sp4_h_l_1
T_5_24_lc_trk_g0_4
T_5_24_wire_logic_cluster/lc_7/in_1

T_7_24_wire_logic_cluster/lc_2/out
T_5_24_sp4_h_l_1
T_4_20_sp4_v_t_36
T_4_22_lc_trk_g2_1
T_4_22_wire_logic_cluster/lc_0/in_3

End 

Net : nx.n10867
T_3_26_wire_logic_cluster/lc_5/cout
T_3_26_wire_logic_cluster/lc_6/in_3

Net : nx.n3074
T_3_26_wire_logic_cluster/lc_3/out
T_3_23_sp4_v_t_46
T_0_23_span4_horz_22
T_1_23_lc_trk_g3_3
T_1_23_wire_logic_cluster/lc_4/in_0

End 

Net : nx.n3072
T_3_26_wire_logic_cluster/lc_5/out
T_2_25_lc_trk_g3_5
T_2_25_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n10866
T_3_26_wire_logic_cluster/lc_4/cout
T_3_26_wire_logic_cluster/lc_5/in_3

Net : nx.n10691
T_13_23_wire_logic_cluster/lc_1/cout
T_13_23_wire_logic_cluster/lc_2/in_3

Net : nx.n2275
T_13_23_wire_logic_cluster/lc_2/out
T_12_23_lc_trk_g3_2
T_12_23_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n10864
T_3_26_wire_logic_cluster/lc_2/cout
T_3_26_wire_logic_cluster/lc_3/in_3

Net : nx.n2874
T_6_21_wire_logic_cluster/lc_3/out
T_5_21_lc_trk_g2_3
T_5_21_wire_logic_cluster/lc_3/in_0

End 

Net : nx.n10815
T_6_21_wire_logic_cluster/lc_2/cout
T_6_21_wire_logic_cluster/lc_3/in_3

Net : nx.n2076
T_9_23_wire_logic_cluster/lc_1/out
T_10_23_lc_trk_g0_1
T_10_23_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n10692
T_13_23_wire_logic_cluster/lc_2/cout
T_13_23_wire_logic_cluster/lc_3/in_3

Net : nx.n2274
T_13_23_wire_logic_cluster/lc_3/out
T_14_23_lc_trk_g0_3
T_14_23_input_2_5
T_14_23_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n2875
T_6_21_wire_logic_cluster/lc_2/out
T_5_20_lc_trk_g2_2
T_5_20_input_2_6
T_5_20_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n10814
T_6_21_wire_logic_cluster/lc_1/cout
T_6_21_wire_logic_cluster/lc_2/in_3

Net : nx.n2873
T_6_21_wire_logic_cluster/lc_4/out
T_7_22_lc_trk_g3_4
T_7_22_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n10816
T_6_21_wire_logic_cluster/lc_3/cout
T_6_21_wire_logic_cluster/lc_4/in_3

Net : nx.n1701_cascade_
T_7_28_wire_logic_cluster/lc_1/ltout
T_7_28_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n2075
T_9_23_wire_logic_cluster/lc_2/out
T_10_24_lc_trk_g2_2
T_10_24_input_2_2
T_10_24_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n10658
T_9_23_wire_logic_cluster/lc_1/cout
T_9_23_wire_logic_cluster/lc_2/in_3

Net : nx.n2276
T_13_23_wire_logic_cluster/lc_1/out
T_12_23_lc_trk_g2_1
T_12_23_input_2_1
T_12_23_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n1599_cascade_
T_6_30_wire_logic_cluster/lc_6/ltout
T_6_30_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n1206_cascade_
T_1_32_wire_logic_cluster/lc_5/ltout
T_1_32_wire_logic_cluster/lc_6/in_2

End 

Net : nx.bit_ctr_26
T_4_30_wire_logic_cluster/lc_2/out
T_4_30_sp4_h_l_9
T_7_26_sp4_v_t_38
T_6_28_lc_trk_g1_3
T_6_28_input_2_0
T_6_28_wire_logic_cluster/lc_0/in_2

T_4_30_wire_logic_cluster/lc_2/out
T_5_29_lc_trk_g2_2
T_5_29_wire_logic_cluster/lc_5/in_1

T_4_30_wire_logic_cluster/lc_2/out
T_5_27_sp4_v_t_45
T_5_28_lc_trk_g3_5
T_5_28_input_2_2
T_5_28_wire_logic_cluster/lc_2/in_2

T_4_30_wire_logic_cluster/lc_2/out
T_4_30_sp4_h_l_9
T_3_26_sp4_v_t_44
T_2_28_lc_trk_g2_1
T_2_28_wire_logic_cluster/lc_2/in_1

T_4_30_wire_logic_cluster/lc_2/out
T_4_30_lc_trk_g1_2
T_4_30_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n3175
T_1_26_wire_logic_cluster/lc_2/out
T_2_26_lc_trk_g0_2
T_2_26_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n10889
T_1_26_wire_logic_cluster/lc_1/cout
T_1_26_wire_logic_cluster/lc_2/in_3

Net : nx.n3161
T_1_28_wire_logic_cluster/lc_0/out
T_1_25_sp4_v_t_40
T_2_25_sp4_h_l_5
T_4_25_lc_trk_g3_0
T_4_25_wire_logic_cluster/lc_7/in_0

End 

Net : bfn_1_28_0_
T_1_28_wire_logic_cluster/carry_in_mux/cout
T_1_28_wire_logic_cluster/lc_0/in_3

Net : nx.n2099
T_9_22_wire_logic_cluster/lc_4/out
T_9_20_sp4_v_t_37
T_10_24_sp4_h_l_6
T_11_24_lc_trk_g2_6
T_11_24_wire_logic_cluster/lc_3/in_1

T_9_22_wire_logic_cluster/lc_4/out
T_9_20_sp4_v_t_37
T_10_24_sp4_h_l_6
T_11_24_lc_trk_g3_6
T_11_24_wire_logic_cluster/lc_3/in_0

End 

Net : nx.n3176
T_1_26_wire_logic_cluster/lc_1/out
T_1_24_sp4_v_t_47
T_2_24_sp4_h_l_10
T_1_24_lc_trk_g1_2
T_1_24_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n1908
T_6_26_wire_logic_cluster/lc_0/out
T_7_25_lc_trk_g3_0
T_7_25_wire_logic_cluster/lc_2/in_1

T_6_26_wire_logic_cluster/lc_0/out
T_7_25_lc_trk_g2_0
T_7_25_wire_logic_cluster/lc_2/in_0

End 

Net : nx.n2789_cascade_
T_6_24_wire_logic_cluster/lc_5/ltout
T_6_24_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n1207_cascade_
T_2_30_wire_logic_cluster/lc_5/ltout
T_2_30_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n10474
T_6_28_wire_logic_cluster/lc_0/cout
T_6_28_wire_logic_cluster/lc_1/in_3

Net : nx.n2592_cascade_
T_9_20_wire_logic_cluster/lc_3/ltout
T_9_20_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n2494_cascade_
T_11_21_wire_logic_cluster/lc_3/ltout
T_11_21_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n1906
T_6_26_wire_logic_cluster/lc_6/out
T_7_25_lc_trk_g3_6
T_7_25_wire_logic_cluster/lc_4/in_1

T_6_26_wire_logic_cluster/lc_6/out
T_7_25_lc_trk_g2_6
T_7_25_wire_logic_cluster/lc_4/in_0

End 

Net : nx.n1797_cascade_
T_9_26_wire_logic_cluster/lc_6/ltout
T_9_26_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n1309_cascade_
T_3_30_wire_logic_cluster/lc_4/ltout
T_3_30_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n1204_cascade_
T_2_30_wire_logic_cluster/lc_1/ltout
T_2_30_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n2908_cascade_
T_1_23_wire_logic_cluster/lc_2/ltout
T_1_23_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n2705_cascade_
T_11_19_wire_logic_cluster/lc_5/ltout
T_11_19_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n2791_cascade_
T_6_24_wire_logic_cluster/lc_1/ltout
T_6_24_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n977
T_6_28_wire_logic_cluster/lc_0/out
T_5_28_lc_trk_g3_0
T_5_28_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n2097
T_10_24_wire_logic_cluster/lc_4/out
T_11_24_lc_trk_g0_4
T_11_24_wire_logic_cluster/lc_5/in_1

T_10_24_wire_logic_cluster/lc_4/out
T_11_24_sp4_h_l_8
T_11_24_lc_trk_g0_5
T_11_24_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n3160
T_1_28_wire_logic_cluster/lc_1/out
T_1_26_sp4_v_t_47
T_2_26_sp4_h_l_10
T_4_26_lc_trk_g2_7
T_4_26_input_2_1
T_4_26_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n10904
T_1_28_wire_logic_cluster/lc_0/cout
T_1_28_wire_logic_cluster/lc_1/in_3

Net : nx.n3076
T_3_26_wire_logic_cluster/lc_1/out
T_2_25_lc_trk_g3_1
T_2_25_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n2394_cascade_
T_10_22_wire_logic_cluster/lc_5/ltout
T_10_22_wire_logic_cluster/lc_6/in_2

End 

Net : nx.n10905
T_1_28_wire_logic_cluster/lc_1/cout
T_1_28_wire_logic_cluster/lc_2/in_3

Net : nx.n3159
T_1_28_wire_logic_cluster/lc_2/out
T_0_28_span4_horz_9
T_4_24_sp4_v_t_38
T_4_26_lc_trk_g2_3
T_4_26_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n1799_cascade_
T_9_26_wire_logic_cluster/lc_2/ltout
T_9_26_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n2899_cascade_
T_4_22_wire_logic_cluster/lc_1/ltout
T_4_22_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n10906
T_1_28_wire_logic_cluster/lc_2/cout
T_1_28_wire_logic_cluster/lc_3/in_3

Net : nx.n3158
T_1_28_wire_logic_cluster/lc_3/out
T_2_28_sp4_h_l_6
T_5_24_sp4_v_t_37
T_4_26_lc_trk_g0_0
T_4_26_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n2606_cascade_
T_11_19_wire_logic_cluster/lc_4/ltout
T_11_19_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n3097_cascade_
T_2_25_wire_logic_cluster/lc_0/ltout
T_2_25_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n2395_cascade_
T_11_21_wire_logic_cluster/lc_2/ltout
T_11_21_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n3157
T_1_28_wire_logic_cluster/lc_4/out
T_1_26_sp4_v_t_37
T_2_26_sp4_h_l_5
T_4_26_lc_trk_g3_0
T_4_26_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n10907
T_1_28_wire_logic_cluster/lc_3/cout
T_1_28_wire_logic_cluster/lc_4/in_3

Net : nx.n2793_cascade_
T_7_22_wire_logic_cluster/lc_2/ltout
T_7_22_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n2504_cascade_
T_11_20_wire_logic_cluster/lc_0/ltout
T_11_20_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n2296_cascade_
T_11_21_wire_logic_cluster/lc_1/ltout
T_11_21_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n3156
T_1_28_wire_logic_cluster/lc_5/out
T_1_26_sp4_v_t_39
T_2_26_sp4_h_l_7
T_4_26_lc_trk_g3_2
T_4_26_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n10908
T_1_28_wire_logic_cluster/lc_4/cout
T_1_28_wire_logic_cluster/lc_5/in_3

Net : nx.n3106_cascade_
T_1_23_wire_logic_cluster/lc_4/ltout
T_1_23_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n3155
T_1_28_wire_logic_cluster/lc_6/out
T_2_26_sp4_v_t_40
T_3_26_sp4_h_l_5
T_4_26_lc_trk_g2_5
T_4_26_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n10909
T_1_28_wire_logic_cluster/lc_5/cout
T_1_28_wire_logic_cluster/lc_6/in_3

Net : nx.n3100_cascade_
T_1_24_wire_logic_cluster/lc_4/ltout
T_1_24_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n3092
T_5_25_wire_logic_cluster/lc_3/out
T_5_16_sp12_v_t_22
T_0_28_span12_horz_14
T_1_28_lc_trk_g0_1
T_1_28_wire_logic_cluster/lc_2/in_1

T_5_25_wire_logic_cluster/lc_3/out
T_4_26_lc_trk_g0_3
T_4_26_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n3007_cascade_
T_1_23_wire_logic_cluster/lc_3/ltout
T_1_23_wire_logic_cluster/lc_4/in_2

End 

Net : nx.bit_ctr_25
T_4_30_wire_logic_cluster/lc_1/out
T_5_28_sp4_v_t_46
T_5_24_sp4_v_t_46
T_5_26_lc_trk_g2_3
T_5_26_wire_logic_cluster/lc_0/in_1

T_4_30_wire_logic_cluster/lc_1/out
T_5_27_sp4_v_t_43
T_5_28_lc_trk_g3_3
T_5_28_wire_logic_cluster/lc_3/in_1

T_4_30_wire_logic_cluster/lc_1/out
T_3_30_sp4_h_l_10
T_2_26_sp4_v_t_38
T_1_29_lc_trk_g2_6
T_1_29_wire_logic_cluster/lc_7/in_1

T_4_30_wire_logic_cluster/lc_1/out
T_3_30_sp4_h_l_10
T_6_26_sp4_v_t_47
T_5_27_lc_trk_g3_7
T_5_27_input_2_0
T_5_27_wire_logic_cluster/lc_0/in_2

T_4_30_wire_logic_cluster/lc_1/out
T_4_30_lc_trk_g3_1
T_4_30_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n2993_cascade_
T_5_25_wire_logic_cluster/lc_2/ltout
T_5_25_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n13042
T_1_29_wire_logic_cluster/lc_3/out
T_2_25_sp4_v_t_42
T_2_21_sp4_v_t_42
T_2_22_lc_trk_g3_2
T_2_22_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n3151
T_1_29_wire_logic_cluster/lc_2/out
T_2_25_sp4_v_t_40
T_2_27_lc_trk_g3_5
T_2_27_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n61
T_2_27_wire_logic_cluster/lc_3/out
T_2_18_sp12_v_t_22
T_2_22_lc_trk_g2_1
T_2_22_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n10913
T_1_29_wire_logic_cluster/lc_1/cout
T_1_29_wire_logic_cluster/lc_2/in_3

Net : nx.n10468
T_5_26_wire_logic_cluster/lc_0/cout
T_5_26_wire_logic_cluster/lc_1/in_3

Net : nx.n1077
T_5_26_wire_logic_cluster/lc_0/out
T_2_26_sp12_h_l_0
T_1_26_sp12_v_t_23
T_1_29_lc_trk_g2_3
T_1_29_wire_logic_cluster/lc_7/in_0

End 

Net : bfn_1_29_0_
T_1_29_wire_logic_cluster/carry_in_mux/cout
T_1_29_wire_logic_cluster/lc_0/in_3

Net : nx.n10910
T_1_28_wire_logic_cluster/lc_6/cout
T_1_28_wire_logic_cluster/lc_7/in_3

Net : nx.n3154
T_1_28_wire_logic_cluster/lc_7/out
T_1_25_sp4_v_t_38
T_1_21_sp4_v_t_43
T_1_22_lc_trk_g3_3
T_1_22_input_2_0
T_1_22_wire_logic_cluster/lc_0/in_2

End 

Net : nx.n3153
T_1_29_wire_logic_cluster/lc_0/out
T_1_25_sp4_v_t_37
T_1_21_sp4_v_t_38
T_1_22_lc_trk_g2_6
T_1_22_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n59
T_1_23_wire_logic_cluster/lc_6/out
T_2_22_lc_trk_g2_6
T_2_22_wire_logic_cluster/lc_6/in_0

End 

Net : nx.n3152
T_1_29_wire_logic_cluster/lc_1/out
T_1_18_sp12_v_t_22
T_1_23_lc_trk_g3_6
T_1_23_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n10912
T_1_29_wire_logic_cluster/lc_0/cout
T_1_29_wire_logic_cluster/lc_1/in_3

Net : nx.n3088
T_4_25_wire_logic_cluster/lc_2/out
T_2_25_sp4_h_l_1
T_1_25_sp4_v_t_36
T_1_28_lc_trk_g1_4
T_1_28_wire_logic_cluster/lc_6/in_1

T_4_25_wire_logic_cluster/lc_2/out
T_4_26_lc_trk_g1_2
T_4_26_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n10914
T_1_29_wire_logic_cluster/lc_2/cout
T_1_29_wire_logic_cluster/lc_3/in_3

End 

Net : nx.n3086
T_2_24_wire_logic_cluster/lc_4/out
T_2_23_sp4_v_t_40
T_2_27_sp4_v_t_40
T_1_29_lc_trk_g0_5
T_1_29_wire_logic_cluster/lc_0/in_1

T_2_24_wire_logic_cluster/lc_4/out
T_2_20_sp4_v_t_45
T_1_22_lc_trk_g0_3
T_1_22_wire_logic_cluster/lc_1/in_0

End 

Net : nx.bit_ctr_24
T_4_30_wire_logic_cluster/lc_0/out
T_3_30_sp4_h_l_8
T_2_26_sp4_v_t_45
T_2_29_lc_trk_g0_5
T_2_29_wire_logic_cluster/lc_0/in_1

T_4_30_wire_logic_cluster/lc_0/out
T_3_30_sp4_h_l_8
T_0_30_span4_horz_32
T_1_30_lc_trk_g3_5
T_1_30_wire_logic_cluster/lc_1/in_1

T_4_30_wire_logic_cluster/lc_0/out
T_3_30_sp4_h_l_8
T_0_30_span4_horz_32
T_1_30_lc_trk_g3_5
T_1_30_wire_logic_cluster/lc_3/in_3

T_4_30_wire_logic_cluster/lc_0/out
T_3_30_sp4_h_l_8
T_2_26_sp4_v_t_45
T_2_28_lc_trk_g2_0
T_2_28_input_2_2
T_2_28_wire_logic_cluster/lc_2/in_2

T_4_30_wire_logic_cluster/lc_0/out
T_4_30_lc_trk_g3_0
T_4_30_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n10461
T_2_29_wire_logic_cluster/lc_0/cout
T_2_29_wire_logic_cluster/lc_1/in_3

Net : nx.n1177
T_2_29_wire_logic_cluster/lc_0/out
T_1_30_lc_trk_g0_0
T_1_30_wire_logic_cluster/lc_3/in_1

End 

Net : nx.bit_ctr_23
T_4_29_wire_logic_cluster/lc_7/out
T_4_26_sp4_v_t_38
T_0_30_span4_horz_8
T_1_30_lc_trk_g1_5
T_1_30_wire_logic_cluster/lc_7/in_1

T_4_29_wire_logic_cluster/lc_7/out
T_4_27_sp4_v_t_43
T_0_31_span4_horz_11
T_1_31_lc_trk_g1_6
T_1_31_wire_logic_cluster/lc_0/in_1

T_4_29_wire_logic_cluster/lc_7/out
T_3_30_lc_trk_g1_7
T_3_30_wire_logic_cluster/lc_4/in_0

T_4_29_wire_logic_cluster/lc_7/out
T_4_27_sp4_v_t_43
T_4_31_lc_trk_g1_6
T_4_31_wire_logic_cluster/lc_6/in_1

T_4_29_wire_logic_cluster/lc_7/out
T_4_29_lc_trk_g3_7
T_4_29_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n10453
T_1_31_wire_logic_cluster/lc_0/cout
T_1_31_wire_logic_cluster/lc_1/in_3

Net : nx.n1277
T_1_31_wire_logic_cluster/lc_0/out
T_0_31_span4_horz_21
T_3_27_sp4_v_t_45
T_3_30_lc_trk_g0_5
T_3_30_wire_logic_cluster/lc_4/in_1

End 

Net : nx.bit_ctr_22
T_4_29_wire_logic_cluster/lc_6/out
T_4_27_sp4_v_t_41
T_0_31_span4_horz_9
T_2_31_lc_trk_g2_1
T_2_31_wire_logic_cluster/lc_0/in_1

T_4_29_wire_logic_cluster/lc_6/out
T_3_30_lc_trk_g0_6
T_3_30_wire_logic_cluster/lc_1/in_1

T_4_29_wire_logic_cluster/lc_6/out
T_3_30_lc_trk_g0_6
T_3_30_wire_logic_cluster/lc_7/in_1

T_4_29_wire_logic_cluster/lc_6/out
T_4_27_sp4_v_t_41
T_5_27_sp4_h_l_4
T_9_27_sp4_h_l_7
T_9_27_lc_trk_g1_2
T_9_27_wire_logic_cluster/lc_0/in_3

T_4_29_wire_logic_cluster/lc_6/out
T_4_29_lc_trk_g1_6
T_4_29_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n10573
T_2_31_wire_logic_cluster/lc_0/cout
T_2_31_wire_logic_cluster/lc_1/in_3

Net : nx.n1377
T_2_31_wire_logic_cluster/lc_0/out
T_3_30_lc_trk_g3_0
T_3_30_wire_logic_cluster/lc_7/in_0

End 

Net : nx.bit_ctr_21
T_4_29_wire_logic_cluster/lc_5/out
T_4_27_sp4_v_t_39
T_3_31_lc_trk_g1_2
T_3_31_wire_logic_cluster/lc_0/in_1

T_4_29_wire_logic_cluster/lc_5/out
T_4_27_sp4_v_t_39
T_4_31_lc_trk_g0_2
T_4_31_wire_logic_cluster/lc_5/in_1

T_4_29_wire_logic_cluster/lc_5/out
T_4_27_sp4_v_t_39
T_4_31_sp4_v_t_39
T_4_32_lc_trk_g3_7
T_4_32_wire_logic_cluster/lc_2/in_0

T_4_29_wire_logic_cluster/lc_5/out
T_3_29_lc_trk_g3_5
T_3_29_wire_logic_cluster/lc_6/in_0

T_4_29_wire_logic_cluster/lc_5/out
T_4_29_lc_trk_g3_5
T_4_29_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n1477
T_3_31_wire_logic_cluster/lc_0/out
T_4_32_lc_trk_g3_0
T_4_32_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n10582
T_3_31_wire_logic_cluster/lc_0/cout
T_3_31_wire_logic_cluster/lc_1/in_3

Net : nx.bit_ctr_20
T_4_29_wire_logic_cluster/lc_4/out
T_4_21_sp12_v_t_23
T_4_32_lc_trk_g3_3
T_4_32_wire_logic_cluster/lc_3/in_3

T_4_29_wire_logic_cluster/lc_4/out
T_4_27_sp4_v_t_37
T_5_31_sp4_h_l_0
T_6_31_lc_trk_g3_0
T_6_31_wire_logic_cluster/lc_0/in_1

T_4_29_wire_logic_cluster/lc_4/out
T_5_29_sp4_h_l_8
T_7_29_lc_trk_g3_5
T_7_29_wire_logic_cluster/lc_1/in_3

T_4_29_wire_logic_cluster/lc_4/out
T_4_27_sp4_v_t_37
T_5_31_sp4_h_l_0
T_5_31_lc_trk_g1_5
T_5_31_wire_logic_cluster/lc_1/in_1

T_4_29_wire_logic_cluster/lc_4/out
T_4_29_lc_trk_g3_4
T_4_29_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n10592
T_6_31_wire_logic_cluster/lc_0/cout
T_6_31_wire_logic_cluster/lc_1/in_3

Net : nx.n1577
T_6_31_wire_logic_cluster/lc_0/out
T_7_28_sp4_v_t_41
T_7_29_lc_trk_g3_1
T_7_29_wire_logic_cluster/lc_1/in_1

End 

Net : nx.bit_ctr_19
T_4_29_wire_logic_cluster/lc_3/out
T_5_26_sp4_v_t_47
T_6_30_sp4_h_l_10
T_7_30_lc_trk_g3_2
T_7_30_wire_logic_cluster/lc_0/in_1

T_4_29_wire_logic_cluster/lc_3/out
T_5_29_sp4_h_l_6
T_7_29_lc_trk_g2_3
T_7_29_wire_logic_cluster/lc_2/in_3

T_4_29_wire_logic_cluster/lc_3/out
T_4_28_sp4_v_t_38
T_5_28_sp4_h_l_3
T_6_28_lc_trk_g2_3
T_6_28_wire_logic_cluster/lc_6/in_1

T_4_29_wire_logic_cluster/lc_3/out
T_4_29_sp4_h_l_11
T_3_29_lc_trk_g0_3
T_3_29_wire_logic_cluster/lc_6/in_1

T_4_29_wire_logic_cluster/lc_3/out
T_4_29_lc_trk_g1_3
T_4_29_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n1677
T_7_30_wire_logic_cluster/lc_0/out
T_7_28_sp4_v_t_45
T_4_28_sp4_h_l_8
T_6_28_lc_trk_g3_5
T_6_28_wire_logic_cluster/lc_6/in_0

End 

Net : nx.n10603
T_7_30_wire_logic_cluster/lc_0/cout
T_7_30_wire_logic_cluster/lc_1/in_3

Net : nx.bit_ctr_18
T_4_29_wire_logic_cluster/lc_2/out
T_4_28_sp4_v_t_36
T_5_28_sp4_h_l_1
T_7_28_lc_trk_g3_4
T_7_28_wire_logic_cluster/lc_6/in_1

T_4_29_wire_logic_cluster/lc_2/out
T_4_28_sp4_v_t_36
T_5_28_sp4_h_l_1
T_9_28_sp4_h_l_9
T_10_28_lc_trk_g2_1
T_10_28_wire_logic_cluster/lc_0/in_1

T_4_29_wire_logic_cluster/lc_2/out
T_4_28_sp4_v_t_36
T_5_28_sp4_h_l_1
T_8_24_sp4_v_t_42
T_7_27_lc_trk_g3_2
T_7_27_wire_logic_cluster/lc_0/in_1

T_4_29_wire_logic_cluster/lc_2/out
T_4_28_sp4_v_t_36
T_5_28_sp4_h_l_1
T_0_28_span4_horz_4
T_2_28_lc_trk_g2_4
T_2_28_wire_logic_cluster/lc_2/in_0

T_4_29_wire_logic_cluster/lc_2/out
T_4_29_lc_trk_g1_2
T_4_29_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n10615
T_10_28_wire_logic_cluster/lc_0/cout
T_10_28_wire_logic_cluster/lc_1/in_3

Net : nx.n1777
T_10_28_wire_logic_cluster/lc_0/out
T_9_28_sp4_h_l_8
T_8_24_sp4_v_t_45
T_7_27_lc_trk_g3_5
T_7_27_wire_logic_cluster/lc_0/in_0

End 

Net : nx.bit_ctr_17
T_4_29_wire_logic_cluster/lc_1/out
T_4_27_sp4_v_t_47
T_5_27_sp4_h_l_3
T_9_27_sp4_h_l_3
T_5_27_sp4_h_l_6
T_6_27_lc_trk_g3_6
T_6_27_wire_logic_cluster/lc_2/in_1

T_4_29_wire_logic_cluster/lc_1/out
T_4_27_sp4_v_t_47
T_5_27_sp4_h_l_3
T_9_27_sp4_h_l_3
T_9_27_lc_trk_g1_6
T_9_27_wire_logic_cluster/lc_0/in_1

T_4_29_wire_logic_cluster/lc_1/out
T_4_26_sp4_v_t_42
T_5_26_sp4_h_l_0
T_5_26_lc_trk_g1_5
T_5_26_wire_logic_cluster/lc_7/in_3

T_4_29_wire_logic_cluster/lc_1/out
T_4_26_sp4_v_t_42
T_5_26_sp4_h_l_0
T_6_26_lc_trk_g2_0
T_6_26_wire_logic_cluster/lc_3/in_1

T_4_29_wire_logic_cluster/lc_1/out
T_4_29_lc_trk_g3_1
T_4_29_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n10628
T_9_27_wire_logic_cluster/lc_0/cout
T_9_27_wire_logic_cluster/lc_1/in_3

Net : nx.n1877
T_5_26_wire_logic_cluster/lc_7/out
T_6_26_lc_trk_g0_7
T_6_26_wire_logic_cluster/lc_3/in_0

End 

Net : nx.bit_ctr_16
T_4_29_wire_logic_cluster/lc_0/out
T_3_29_sp4_h_l_8
T_6_25_sp4_v_t_45
T_6_26_lc_trk_g3_5
T_6_26_wire_logic_cluster/lc_7/in_1

T_4_29_wire_logic_cluster/lc_0/out
T_4_25_sp4_v_t_37
T_0_25_span4_horz_6
T_5_25_sp4_h_l_9
T_7_25_lc_trk_g3_4
T_7_25_wire_logic_cluster/lc_0/in_1

T_4_29_wire_logic_cluster/lc_0/out
T_4_25_sp4_v_t_37
T_0_25_span4_horz_6
T_5_25_sp4_h_l_9
T_7_25_lc_trk_g2_4
T_7_25_wire_logic_cluster/lc_0/in_0

T_4_29_wire_logic_cluster/lc_0/out
T_5_27_sp4_v_t_44
T_5_31_lc_trk_g0_1
T_5_31_input_2_1
T_5_31_wire_logic_cluster/lc_1/in_2

T_4_29_wire_logic_cluster/lc_0/out
T_4_29_lc_trk_g3_0
T_4_29_wire_logic_cluster/lc_0/in_1

End 

Net : nx.bit_ctr_15
T_4_28_wire_logic_cluster/lc_7/out
T_4_23_sp12_v_t_22
T_5_23_sp12_h_l_1
T_9_23_lc_trk_g1_2
T_9_23_wire_logic_cluster/lc_0/in_1

T_4_28_wire_logic_cluster/lc_7/out
T_4_23_sp12_v_t_22
T_5_23_sp12_h_l_1
T_10_23_lc_trk_g0_5
T_10_23_wire_logic_cluster/lc_3/in_0

T_4_28_wire_logic_cluster/lc_7/out
T_4_23_sp12_v_t_22
T_5_23_sp12_h_l_1
T_7_23_sp4_h_l_2
T_10_19_sp4_v_t_45
T_10_22_lc_trk_g1_5
T_10_22_wire_logic_cluster/lc_7/in_1

T_4_28_wire_logic_cluster/lc_7/out
T_4_23_sp12_v_t_22
T_4_31_lc_trk_g3_1
T_4_31_wire_logic_cluster/lc_6/in_0

T_4_28_wire_logic_cluster/lc_7/out
T_4_28_lc_trk_g3_7
T_4_28_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n10657
T_9_23_wire_logic_cluster/lc_0/cout
T_9_23_wire_logic_cluster/lc_1/in_3

Net : nx.n2077
T_9_23_wire_logic_cluster/lc_0/out
T_10_22_lc_trk_g3_0
T_10_22_wire_logic_cluster/lc_7/in_0

End 

Net : nx.bit_ctr_14
T_4_28_wire_logic_cluster/lc_6/out
T_4_28_sp4_h_l_1
T_7_24_sp4_v_t_36
T_8_24_sp4_h_l_6
T_10_24_lc_trk_g2_3
T_10_24_wire_logic_cluster/lc_0/in_1

T_4_28_wire_logic_cluster/lc_6/out
T_4_28_sp4_h_l_1
T_7_24_sp4_v_t_36
T_8_24_sp4_h_l_6
T_11_20_sp4_v_t_43
T_11_23_lc_trk_g0_3
T_11_23_wire_logic_cluster/lc_0/in_1

T_4_28_wire_logic_cluster/lc_6/out
T_4_28_sp4_h_l_1
T_7_24_sp4_v_t_36
T_8_24_sp4_h_l_6
T_11_20_sp4_v_t_43
T_11_23_lc_trk_g1_3
T_11_23_wire_logic_cluster/lc_0/in_0

T_4_28_wire_logic_cluster/lc_6/out
T_3_29_lc_trk_g1_6
T_3_29_wire_logic_cluster/lc_6/in_3

T_4_28_wire_logic_cluster/lc_6/out
T_4_28_sp4_h_l_1
T_4_28_lc_trk_g1_4
T_4_28_wire_logic_cluster/lc_6/in_1

End 

Net : nx.bit_ctr_13
T_4_28_wire_logic_cluster/lc_5/out
T_5_26_sp4_v_t_38
T_6_26_sp4_h_l_8
T_10_26_sp4_h_l_11
T_13_22_sp4_v_t_46
T_13_23_lc_trk_g3_6
T_13_23_wire_logic_cluster/lc_0/in_1

T_4_28_wire_logic_cluster/lc_5/out
T_5_26_sp4_v_t_38
T_6_26_sp4_h_l_8
T_10_26_sp4_h_l_11
T_13_22_sp4_v_t_46
T_12_24_lc_trk_g2_3
T_12_24_wire_logic_cluster/lc_7/in_0

T_4_28_wire_logic_cluster/lc_5/out
T_5_26_sp4_v_t_38
T_6_26_sp4_h_l_8
T_10_26_sp4_h_l_4
T_13_22_sp4_v_t_47
T_12_23_lc_trk_g3_7
T_12_23_wire_logic_cluster/lc_5/in_1

T_4_28_wire_logic_cluster/lc_5/out
T_3_28_sp4_h_l_2
T_2_28_lc_trk_g1_2
T_2_28_input_2_3
T_2_28_wire_logic_cluster/lc_3/in_2

T_4_28_wire_logic_cluster/lc_5/out
T_4_28_lc_trk_g1_5
T_4_28_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n2277
T_13_23_wire_logic_cluster/lc_0/out
T_12_23_lc_trk_g3_0
T_12_23_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n10690
T_13_23_wire_logic_cluster/lc_0/cout
T_13_23_wire_logic_cluster/lc_1/in_3

Net : nx.bit_ctr_12
T_4_28_wire_logic_cluster/lc_4/out
T_4_24_sp4_v_t_45
T_5_24_sp4_h_l_8
T_9_24_sp4_h_l_8
T_13_24_sp4_h_l_4
T_12_24_lc_trk_g1_4
T_12_24_wire_logic_cluster/lc_0/in_1

T_4_28_wire_logic_cluster/lc_4/out
T_4_24_sp4_v_t_45
T_5_24_sp4_h_l_8
T_9_24_sp4_h_l_8
T_13_24_sp4_h_l_11
T_16_20_sp4_v_t_40
T_15_23_lc_trk_g3_0
T_15_23_wire_logic_cluster/lc_0/in_1

T_4_28_wire_logic_cluster/lc_4/out
T_3_28_sp4_h_l_0
T_7_28_sp4_h_l_3
T_11_28_sp4_h_l_3
T_14_24_sp4_v_t_38
T_13_25_lc_trk_g2_6
T_13_25_wire_logic_cluster/lc_5/in_3

T_4_28_wire_logic_cluster/lc_4/out
T_5_27_sp4_v_t_41
T_4_31_lc_trk_g1_4
T_4_31_wire_logic_cluster/lc_6/in_3

T_4_28_wire_logic_cluster/lc_4/out
T_4_28_lc_trk_g3_4
T_4_28_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n2377
T_15_23_wire_logic_cluster/lc_0/out
T_15_21_sp4_v_t_45
T_12_25_sp4_h_l_1
T_13_25_lc_trk_g3_1
T_13_25_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n10708
T_15_23_wire_logic_cluster/lc_0/cout
T_15_23_wire_logic_cluster/lc_1/in_3

Net : nx.bit_ctr_11
T_4_28_wire_logic_cluster/lc_3/out
T_4_25_sp4_v_t_46
T_5_25_sp4_h_l_4
T_9_25_sp4_h_l_4
T_12_21_sp4_v_t_47
T_13_21_sp4_h_l_10
T_14_21_lc_trk_g3_2
T_14_21_wire_logic_cluster/lc_0/in_1

T_4_28_wire_logic_cluster/lc_3/out
T_4_25_sp4_v_t_46
T_5_25_sp4_h_l_4
T_8_25_sp4_v_t_44
T_7_27_lc_trk_g0_2
T_7_27_wire_logic_cluster/lc_1/in_1

T_4_28_wire_logic_cluster/lc_3/out
T_0_28_span12_horz_6
T_9_16_sp12_v_t_22
T_9_20_lc_trk_g2_1
T_9_20_wire_logic_cluster/lc_0/in_1

T_4_28_wire_logic_cluster/lc_3/out
T_5_28_lc_trk_g1_3
T_5_28_input_2_4
T_5_28_wire_logic_cluster/lc_4/in_2

T_4_28_wire_logic_cluster/lc_3/out
T_4_28_lc_trk_g1_3
T_4_28_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n2477
T_14_21_wire_logic_cluster/lc_0/out
T_11_21_sp12_h_l_0
T_10_21_sp12_v_t_23
T_10_19_sp4_v_t_47
T_9_20_lc_trk_g3_7
T_9_20_wire_logic_cluster/lc_0/in_0

End 

Net : nx.n10727
T_14_21_wire_logic_cluster/lc_0/cout
T_14_21_wire_logic_cluster/lc_1/in_3

Net : nx.bit_ctr_10
T_4_28_wire_logic_cluster/lc_2/out
T_0_28_span12_horz_4
T_10_16_sp12_v_t_23
T_10_20_sp4_v_t_41
T_11_20_sp4_h_l_4
T_12_20_lc_trk_g3_4
T_12_20_wire_logic_cluster/lc_0/in_1

T_4_28_wire_logic_cluster/lc_2/out
T_5_27_sp4_v_t_37
T_6_27_sp4_h_l_0
T_9_23_sp4_v_t_43
T_9_19_sp4_v_t_43
T_10_19_sp4_h_l_11
T_12_19_lc_trk_g3_6
T_12_19_wire_logic_cluster/lc_2/in_1

T_4_28_wire_logic_cluster/lc_2/out
T_0_28_span12_horz_4
T_10_16_sp12_v_t_23
T_10_18_sp4_v_t_43
T_11_18_sp4_h_l_11
T_11_18_lc_trk_g1_6
T_11_18_wire_logic_cluster/lc_0/in_1

T_4_28_wire_logic_cluster/lc_2/out
T_5_27_sp4_v_t_37
T_6_27_sp4_h_l_0
T_5_27_lc_trk_g1_0
T_5_27_wire_logic_cluster/lc_0/in_3

T_4_28_wire_logic_cluster/lc_2/out
T_4_28_lc_trk_g1_2
T_4_28_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n10747
T_12_20_wire_logic_cluster/lc_0/cout
T_12_20_wire_logic_cluster/lc_1/in_3

Net : nx.n2577
T_12_20_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_37
T_11_18_lc_trk_g0_0
T_11_18_wire_logic_cluster/lc_0/in_0

End 

Net : nx.bit_ctr_9
T_4_28_wire_logic_cluster/lc_1/out
T_0_28_span12_horz_2
T_11_16_sp12_v_t_22
T_11_17_sp4_v_t_44
T_8_17_sp4_h_l_3
T_10_17_lc_trk_g3_6
T_10_17_wire_logic_cluster/lc_0/in_1

T_4_28_wire_logic_cluster/lc_1/out
T_0_28_span12_horz_2
T_11_16_sp12_v_t_22
T_11_17_sp4_v_t_44
T_11_18_lc_trk_g2_4
T_11_18_wire_logic_cluster/lc_1/in_1

T_4_28_wire_logic_cluster/lc_1/out
T_4_17_sp12_v_t_22
T_5_17_sp12_h_l_1
T_7_17_sp4_h_l_2
T_10_17_sp4_v_t_39
T_9_19_lc_trk_g1_2
T_9_19_wire_logic_cluster/lc_7/in_0

T_4_28_wire_logic_cluster/lc_1/out
T_5_27_lc_trk_g3_1
T_5_27_wire_logic_cluster/lc_0/in_0

T_4_28_wire_logic_cluster/lc_1/out
T_4_28_lc_trk_g3_1
T_4_28_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n10768
T_10_17_wire_logic_cluster/lc_0/cout
T_10_17_wire_logic_cluster/lc_1/in_3

Net : nx.n2677
T_10_17_wire_logic_cluster/lc_0/out
T_10_15_sp4_v_t_45
T_9_19_lc_trk_g2_0
T_9_19_wire_logic_cluster/lc_7/in_1

End 

Net : nx.bit_ctr_8
T_4_28_wire_logic_cluster/lc_0/out
T_4_26_sp4_v_t_45
T_5_26_sp4_h_l_1
T_8_22_sp4_v_t_36
T_8_18_sp4_v_t_44
T_7_19_lc_trk_g3_4
T_7_19_wire_logic_cluster/lc_0/in_1

T_4_28_wire_logic_cluster/lc_0/out
T_5_26_sp4_v_t_44
T_5_22_sp4_v_t_44
T_5_18_sp4_v_t_44
T_5_19_lc_trk_g2_4
T_5_19_wire_logic_cluster/lc_1/in_1

T_4_28_wire_logic_cluster/lc_0/out
T_5_26_sp4_v_t_44
T_5_22_sp4_v_t_44
T_5_18_sp4_v_t_40
T_5_20_lc_trk_g2_5
T_5_20_wire_logic_cluster/lc_2/in_1

T_4_28_wire_logic_cluster/lc_0/out
T_3_28_sp4_h_l_8
T_2_28_lc_trk_g1_0
T_2_28_wire_logic_cluster/lc_2/in_3

T_4_28_wire_logic_cluster/lc_0/out
T_4_28_lc_trk_g3_0
T_4_28_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n2777
T_7_19_wire_logic_cluster/lc_0/out
T_7_16_sp4_v_t_40
T_4_20_sp4_h_l_5
T_5_20_lc_trk_g3_5
T_5_20_wire_logic_cluster/lc_2/in_0

End 

Net : nx.n10790
T_7_19_wire_logic_cluster/lc_0/cout
T_7_19_wire_logic_cluster/lc_1/in_3

Net : nx.bit_ctr_7
T_4_27_wire_logic_cluster/lc_7/out
T_4_27_sp4_h_l_3
T_7_23_sp4_v_t_44
T_7_19_sp4_v_t_44
T_6_21_lc_trk_g2_1
T_6_21_wire_logic_cluster/lc_0/in_1

T_4_27_wire_logic_cluster/lc_7/out
T_0_27_span12_horz_14
T_5_15_sp12_v_t_22
T_5_20_lc_trk_g3_6
T_5_20_wire_logic_cluster/lc_3/in_0

T_4_27_wire_logic_cluster/lc_7/out
T_4_27_sp4_h_l_3
T_7_23_sp4_v_t_44
T_7_19_sp4_v_t_44
T_7_23_lc_trk_g0_1
T_7_23_wire_logic_cluster/lc_6/in_1

T_4_27_wire_logic_cluster/lc_7/out
T_0_27_span12_horz_14
T_5_27_sp12_v_t_22
T_5_31_lc_trk_g2_1
T_5_31_wire_logic_cluster/lc_1/in_0

T_4_27_wire_logic_cluster/lc_7/out
T_4_27_lc_trk_g3_7
T_4_27_wire_logic_cluster/lc_7/in_1

End 

Net : neo_pixel_transmitter_t0_0
T_7_17_wire_logic_cluster/lc_2/out
T_7_18_lc_trk_g1_2
T_7_18_wire_logic_cluster/lc_0/in_3

T_7_17_wire_logic_cluster/lc_2/out
T_7_17_lc_trk_g3_2
T_7_17_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n33_adj_652
T_7_18_wire_logic_cluster/lc_0/out
T_4_18_sp12_h_l_0
T_3_18_sp12_v_t_23
T_3_21_lc_trk_g2_3
T_3_21_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n12967
T_3_24_wire_logic_cluster/lc_2/out
T_4_23_sp4_v_t_37
T_3_24_lc_trk_g2_5
T_3_24_wire_logic_cluster/lc_3/in_0

End 

Net : nx.n12953
T_3_23_wire_logic_cluster/lc_1/out
T_3_23_lc_trk_g3_1
T_3_23_wire_logic_cluster/lc_2/in_0

End 

Net : nx.n12951
T_3_23_wire_logic_cluster/lc_0/out
T_3_23_lc_trk_g3_0
T_3_23_wire_logic_cluster/lc_1/in_0

End 

Net : nx.n12959
T_3_23_wire_logic_cluster/lc_4/out
T_3_23_lc_trk_g1_4
T_3_23_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n12949
T_3_22_wire_logic_cluster/lc_6/out
T_3_23_lc_trk_g0_6
T_3_23_wire_logic_cluster/lc_0/in_0

End 

Net : nx.n12957
T_3_23_wire_logic_cluster/lc_3/out
T_3_23_lc_trk_g1_3
T_3_23_wire_logic_cluster/lc_4/in_0

End 

Net : nx.n12961
T_3_23_wire_logic_cluster/lc_5/out
T_3_24_lc_trk_g1_5
T_3_24_wire_logic_cluster/lc_0/in_0

End 

Net : nx.n12965
T_3_24_wire_logic_cluster/lc_1/out
T_3_24_lc_trk_g1_1
T_3_24_wire_logic_cluster/lc_2/in_0

End 

Net : nx.n12963
T_3_24_wire_logic_cluster/lc_0/out
T_3_24_lc_trk_g1_0
T_3_24_wire_logic_cluster/lc_1/in_0

End 

Net : nx.one_wire_N_528_11
T_3_22_wire_logic_cluster/lc_3/out
T_3_22_lc_trk_g3_3
T_3_22_wire_logic_cluster/lc_4/in_0

End 

Net : nx.n12945
T_3_22_wire_logic_cluster/lc_4/out
T_3_22_lc_trk_g1_4
T_3_22_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n12947
T_3_22_wire_logic_cluster/lc_5/out
T_3_22_lc_trk_g3_5
T_3_22_wire_logic_cluster/lc_6/in_0

End 

Net : nx.n10432
T_3_22_wire_logic_cluster/lc_2/cout
T_3_22_wire_logic_cluster/lc_3/in_3

Net : nx.n7
T_1_20_wire_logic_cluster/lc_4/out
T_2_18_sp4_v_t_36
T_0_18_span4_horz_25
T_2_14_sp4_v_t_42
T_2_15_lc_trk_g2_2
T_2_15_wire_logic_cluster/lc_1/cen

End 

Net : nx.n11606
T_1_20_wire_logic_cluster/lc_7/out
T_1_20_lc_trk_g2_7
T_1_20_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n9702
T_1_19_wire_logic_cluster/lc_6/out
T_1_20_lc_trk_g1_6
T_1_20_wire_logic_cluster/lc_7/in_0

T_1_19_wire_logic_cluster/lc_6/out
T_1_20_lc_trk_g1_6
T_1_20_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n7181
T_3_25_wire_logic_cluster/lc_4/out
T_4_23_sp4_v_t_36
T_4_19_sp4_v_t_41
T_0_19_span4_horz_4
T_1_19_lc_trk_g1_1
T_1_19_wire_logic_cluster/lc_1/in_3

T_3_25_wire_logic_cluster/lc_4/out
T_4_24_sp4_v_t_41
T_4_20_sp4_v_t_37
T_0_20_span4_horz_6
T_1_20_lc_trk_g0_3
T_1_20_wire_logic_cluster/lc_0/in_3

T_3_25_wire_logic_cluster/lc_4/out
T_4_23_sp4_v_t_36
T_4_19_sp4_v_t_41
T_0_19_span4_horz_4
T_2_19_lc_trk_g2_4
T_2_19_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n7120
T_1_19_wire_logic_cluster/lc_1/out
T_1_19_lc_trk_g2_1
T_1_19_wire_logic_cluster/lc_6/in_3

T_1_19_wire_logic_cluster/lc_1/out
T_1_18_lc_trk_g0_1
T_1_18_wire_logic_cluster/lc_6/in_1

T_1_19_wire_logic_cluster/lc_1/out
T_1_16_sp4_v_t_42
T_1_17_lc_trk_g2_2
T_1_17_wire_logic_cluster/lc_1/in_1

T_1_19_wire_logic_cluster/lc_1/out
T_1_16_sp4_v_t_42
T_1_17_lc_trk_g2_2
T_1_17_wire_logic_cluster/lc_2/in_0

T_1_19_wire_logic_cluster/lc_1/out
T_1_18_lc_trk_g0_1
T_1_18_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n12955
T_3_23_wire_logic_cluster/lc_2/out
T_3_23_lc_trk_g3_2
T_3_23_wire_logic_cluster/lc_3/in_0

End 

Net : nx.n12973
T_3_24_wire_logic_cluster/lc_5/out
T_3_25_lc_trk_g1_5
T_3_25_wire_logic_cluster/lc_0/in_0

End 

Net : nx.n12979
T_3_25_wire_logic_cluster/lc_2/out
T_3_25_lc_trk_g3_2
T_3_25_wire_logic_cluster/lc_3/in_0

End 

Net : nx.n12971
T_3_24_wire_logic_cluster/lc_4/out
T_3_24_lc_trk_g3_4
T_3_24_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n12975
T_3_25_wire_logic_cluster/lc_0/out
T_3_25_lc_trk_g1_0
T_3_25_wire_logic_cluster/lc_1/in_0

End 

Net : nx.n12977
T_3_25_wire_logic_cluster/lc_1/out
T_3_25_lc_trk_g3_1
T_3_25_wire_logic_cluster/lc_2/in_0

End 

Net : nx.n12969
T_3_24_wire_logic_cluster/lc_3/out
T_3_24_sp4_h_l_11
T_3_24_lc_trk_g0_6
T_3_24_wire_logic_cluster/lc_4/in_0

End 

Net : nx.n12981
T_3_25_wire_logic_cluster/lc_3/out
T_3_25_lc_trk_g3_3
T_3_25_input_2_4
T_3_25_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n7392
T_2_21_wire_logic_cluster/lc_2/out
T_2_20_sp4_v_t_36
T_1_21_lc_trk_g2_4
T_1_21_wire_logic_cluster/lc_5/s_r

End 

Net : n7239
T_1_20_wire_logic_cluster/lc_2/out
T_2_21_lc_trk_g3_2
T_2_21_wire_logic_cluster/lc_2/in_3

T_1_20_wire_logic_cluster/lc_2/out
T_1_21_lc_trk_g0_2
T_1_21_wire_logic_cluster/lc_2/cen

End 

Net : nx.n7120_cascade_
T_1_19_wire_logic_cluster/lc_1/ltout
T_1_19_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n7230
T_1_18_wire_logic_cluster/lc_7/out
T_1_17_sp4_v_t_46
T_1_21_sp4_v_t_39
T_2_25_sp4_h_l_2
T_5_25_sp4_v_t_39
T_2_29_sp4_h_l_7
T_4_29_lc_trk_g2_2
T_4_29_wire_logic_cluster/lc_5/cen

T_1_18_wire_logic_cluster/lc_7/out
T_1_17_sp4_v_t_46
T_1_21_sp4_v_t_39
T_2_25_sp4_h_l_2
T_5_25_sp4_v_t_39
T_2_29_sp4_h_l_7
T_4_29_lc_trk_g2_2
T_4_29_wire_logic_cluster/lc_5/cen

T_1_18_wire_logic_cluster/lc_7/out
T_1_17_sp4_v_t_46
T_1_21_sp4_v_t_39
T_2_25_sp4_h_l_2
T_5_25_sp4_v_t_39
T_2_29_sp4_h_l_7
T_4_29_lc_trk_g2_2
T_4_29_wire_logic_cluster/lc_5/cen

T_1_18_wire_logic_cluster/lc_7/out
T_1_17_sp4_v_t_46
T_1_21_sp4_v_t_39
T_2_25_sp4_h_l_2
T_5_25_sp4_v_t_39
T_2_29_sp4_h_l_7
T_4_29_lc_trk_g2_2
T_4_29_wire_logic_cluster/lc_5/cen

T_1_18_wire_logic_cluster/lc_7/out
T_1_17_sp4_v_t_46
T_1_21_sp4_v_t_39
T_2_25_sp4_h_l_2
T_5_25_sp4_v_t_39
T_2_29_sp4_h_l_7
T_4_29_lc_trk_g2_2
T_4_29_wire_logic_cluster/lc_5/cen

T_1_18_wire_logic_cluster/lc_7/out
T_1_17_sp4_v_t_46
T_1_21_sp4_v_t_39
T_2_25_sp4_h_l_2
T_5_25_sp4_v_t_39
T_2_29_sp4_h_l_7
T_4_29_lc_trk_g2_2
T_4_29_wire_logic_cluster/lc_5/cen

T_1_18_wire_logic_cluster/lc_7/out
T_1_17_sp4_v_t_46
T_1_21_sp4_v_t_39
T_2_25_sp4_h_l_2
T_5_25_sp4_v_t_39
T_2_29_sp4_h_l_7
T_4_29_lc_trk_g2_2
T_4_29_wire_logic_cluster/lc_5/cen

T_1_18_wire_logic_cluster/lc_7/out
T_1_17_sp4_v_t_46
T_1_21_sp4_v_t_39
T_2_25_sp4_h_l_2
T_5_25_sp4_v_t_39
T_2_29_sp4_h_l_7
T_4_29_lc_trk_g2_2
T_4_29_wire_logic_cluster/lc_5/cen

T_1_18_wire_logic_cluster/lc_7/out
T_0_18_span4_horz_3
T_4_18_sp4_v_t_38
T_4_22_sp4_v_t_43
T_4_26_sp4_v_t_39
T_4_30_lc_trk_g0_2
T_4_30_wire_logic_cluster/lc_3/cen

T_1_18_wire_logic_cluster/lc_7/out
T_0_18_span4_horz_3
T_4_18_sp4_v_t_38
T_4_22_sp4_v_t_43
T_4_26_sp4_v_t_39
T_4_30_lc_trk_g0_2
T_4_30_wire_logic_cluster/lc_3/cen

T_1_18_wire_logic_cluster/lc_7/out
T_0_18_span4_horz_3
T_4_18_sp4_v_t_38
T_4_22_sp4_v_t_43
T_4_26_sp4_v_t_39
T_4_30_lc_trk_g0_2
T_4_30_wire_logic_cluster/lc_3/cen

T_1_18_wire_logic_cluster/lc_7/out
T_0_18_span4_horz_3
T_4_18_sp4_v_t_38
T_4_22_sp4_v_t_43
T_4_26_sp4_v_t_39
T_4_30_lc_trk_g0_2
T_4_30_wire_logic_cluster/lc_3/cen

T_1_18_wire_logic_cluster/lc_7/out
T_0_18_span4_horz_3
T_4_18_sp4_v_t_38
T_4_22_sp4_v_t_43
T_4_26_sp4_v_t_39
T_4_30_lc_trk_g0_2
T_4_30_wire_logic_cluster/lc_3/cen

T_1_18_wire_logic_cluster/lc_7/out
T_0_18_span4_horz_3
T_4_18_sp4_v_t_38
T_4_22_sp4_v_t_43
T_4_26_sp4_v_t_39
T_4_30_lc_trk_g0_2
T_4_30_wire_logic_cluster/lc_3/cen

T_1_18_wire_logic_cluster/lc_7/out
T_0_18_span4_horz_3
T_4_18_sp4_v_t_38
T_4_22_sp4_v_t_43
T_4_26_sp4_v_t_39
T_4_30_lc_trk_g0_2
T_4_30_wire_logic_cluster/lc_3/cen

T_1_18_wire_logic_cluster/lc_7/out
T_0_18_span4_horz_3
T_4_18_sp4_v_t_38
T_4_22_sp4_v_t_43
T_4_26_sp4_v_t_39
T_4_30_lc_trk_g0_2
T_4_30_wire_logic_cluster/lc_3/cen

T_1_18_wire_logic_cluster/lc_7/out
T_1_17_sp4_v_t_46
T_1_21_sp4_v_t_39
T_2_25_sp4_h_l_2
T_5_25_sp4_v_t_39
T_4_27_lc_trk_g0_2
T_4_27_wire_logic_cluster/lc_1/cen

T_1_18_wire_logic_cluster/lc_7/out
T_1_17_sp4_v_t_46
T_1_21_sp4_v_t_39
T_2_25_sp4_h_l_2
T_5_25_sp4_v_t_39
T_4_27_lc_trk_g0_2
T_4_27_wire_logic_cluster/lc_1/cen

T_1_18_wire_logic_cluster/lc_7/out
T_1_17_sp4_v_t_46
T_1_21_sp4_v_t_39
T_2_25_sp4_h_l_2
T_5_25_sp4_v_t_39
T_4_27_lc_trk_g0_2
T_4_27_wire_logic_cluster/lc_1/cen

T_1_18_wire_logic_cluster/lc_7/out
T_1_17_sp4_v_t_46
T_1_21_sp4_v_t_39
T_2_25_sp4_h_l_2
T_5_25_sp4_v_t_39
T_4_27_lc_trk_g0_2
T_4_27_wire_logic_cluster/lc_1/cen

T_1_18_wire_logic_cluster/lc_7/out
T_1_17_sp4_v_t_46
T_1_21_sp4_v_t_39
T_2_25_sp4_h_l_2
T_5_25_sp4_v_t_39
T_4_27_lc_trk_g0_2
T_4_27_wire_logic_cluster/lc_1/cen

T_1_18_wire_logic_cluster/lc_7/out
T_1_17_sp4_v_t_46
T_1_21_sp4_v_t_39
T_2_25_sp4_h_l_2
T_5_25_sp4_v_t_39
T_4_27_lc_trk_g0_2
T_4_27_wire_logic_cluster/lc_1/cen

T_1_18_wire_logic_cluster/lc_7/out
T_1_17_sp4_v_t_46
T_1_21_sp4_v_t_39
T_2_25_sp4_h_l_2
T_5_25_sp4_v_t_39
T_4_27_lc_trk_g0_2
T_4_27_wire_logic_cluster/lc_1/cen

T_1_18_wire_logic_cluster/lc_7/out
T_1_17_sp4_v_t_46
T_1_21_sp4_v_t_39
T_2_25_sp4_h_l_2
T_5_25_sp4_v_t_39
T_4_27_lc_trk_g0_2
T_4_27_wire_logic_cluster/lc_1/cen

T_1_18_wire_logic_cluster/lc_7/out
T_2_16_sp4_v_t_42
T_2_20_sp4_v_t_47
T_2_24_sp4_v_t_47
T_3_28_sp4_h_l_10
T_4_28_lc_trk_g2_2
T_4_28_wire_logic_cluster/lc_0/cen

T_1_18_wire_logic_cluster/lc_7/out
T_2_16_sp4_v_t_42
T_2_20_sp4_v_t_47
T_2_24_sp4_v_t_47
T_3_28_sp4_h_l_10
T_4_28_lc_trk_g2_2
T_4_28_wire_logic_cluster/lc_0/cen

T_1_18_wire_logic_cluster/lc_7/out
T_2_16_sp4_v_t_42
T_2_20_sp4_v_t_47
T_2_24_sp4_v_t_47
T_3_28_sp4_h_l_10
T_4_28_lc_trk_g2_2
T_4_28_wire_logic_cluster/lc_0/cen

T_1_18_wire_logic_cluster/lc_7/out
T_2_16_sp4_v_t_42
T_2_20_sp4_v_t_47
T_2_24_sp4_v_t_47
T_3_28_sp4_h_l_10
T_4_28_lc_trk_g2_2
T_4_28_wire_logic_cluster/lc_0/cen

T_1_18_wire_logic_cluster/lc_7/out
T_2_16_sp4_v_t_42
T_2_20_sp4_v_t_47
T_2_24_sp4_v_t_47
T_3_28_sp4_h_l_10
T_4_28_lc_trk_g2_2
T_4_28_wire_logic_cluster/lc_0/cen

T_1_18_wire_logic_cluster/lc_7/out
T_2_16_sp4_v_t_42
T_2_20_sp4_v_t_47
T_2_24_sp4_v_t_47
T_3_28_sp4_h_l_10
T_4_28_lc_trk_g2_2
T_4_28_wire_logic_cluster/lc_0/cen

T_1_18_wire_logic_cluster/lc_7/out
T_2_16_sp4_v_t_42
T_2_20_sp4_v_t_47
T_2_24_sp4_v_t_47
T_3_28_sp4_h_l_10
T_4_28_lc_trk_g2_2
T_4_28_wire_logic_cluster/lc_0/cen

T_1_18_wire_logic_cluster/lc_7/out
T_2_16_sp4_v_t_42
T_2_20_sp4_v_t_47
T_2_24_sp4_v_t_47
T_3_28_sp4_h_l_10
T_4_28_lc_trk_g2_2
T_4_28_wire_logic_cluster/lc_0/cen

End 

Net : nx.n3739
T_1_19_wire_logic_cluster/lc_3/out
T_1_18_lc_trk_g1_3
T_1_18_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n13262_cascade_
T_1_19_wire_logic_cluster/lc_2/ltout
T_1_19_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n2877
T_6_21_wire_logic_cluster/lc_0/out
T_5_21_sp4_h_l_8
T_8_21_sp4_v_t_45
T_7_23_lc_trk_g2_0
T_7_23_wire_logic_cluster/lc_6/in_0

End 

Net : nx.n31_adj_650
T_4_17_wire_logic_cluster/lc_3/out
T_4_17_sp4_h_l_11
T_3_17_sp4_v_t_46
T_3_21_lc_trk_g0_3
T_3_21_wire_logic_cluster/lc_2/in_1

End 

Net : neo_pixel_transmitter_t0_2
T_4_17_wire_logic_cluster/lc_7/out
T_4_17_lc_trk_g1_7
T_4_17_wire_logic_cluster/lc_3/in_3

T_4_17_wire_logic_cluster/lc_7/out
T_4_17_lc_trk_g2_7
T_4_17_wire_logic_cluster/lc_7/in_0

End 

Net : nx.n10813
T_6_21_wire_logic_cluster/lc_0/cout
T_6_21_wire_logic_cluster/lc_1/in_3

Net : nx.n32_adj_651
T_3_15_wire_logic_cluster/lc_6/out
T_3_9_sp12_v_t_23
T_3_21_lc_trk_g2_0
T_3_21_wire_logic_cluster/lc_1/in_1

End 

Net : neo_pixel_transmitter_t0_1
T_3_15_wire_logic_cluster/lc_2/out
T_3_15_lc_trk_g3_2
T_3_15_wire_logic_cluster/lc_6/in_3

T_3_15_wire_logic_cluster/lc_2/out
T_3_15_lc_trk_g3_2
T_3_15_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n7411
T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_6_27_sp4_h_l_11
T_5_27_sp4_v_t_40
T_4_29_lc_trk_g1_5
T_4_29_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_6_27_sp4_h_l_11
T_5_27_sp4_v_t_40
T_4_29_lc_trk_g1_5
T_4_29_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_6_27_sp4_h_l_11
T_5_27_sp4_v_t_40
T_4_29_lc_trk_g1_5
T_4_29_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_6_27_sp4_h_l_11
T_5_27_sp4_v_t_40
T_4_29_lc_trk_g1_5
T_4_29_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_6_27_sp4_h_l_11
T_5_27_sp4_v_t_40
T_4_29_lc_trk_g1_5
T_4_29_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_6_27_sp4_h_l_11
T_5_27_sp4_v_t_40
T_4_29_lc_trk_g1_5
T_4_29_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_6_27_sp4_h_l_11
T_5_27_sp4_v_t_40
T_4_29_lc_trk_g1_5
T_4_29_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_6_27_sp4_h_l_11
T_5_27_sp4_v_t_40
T_4_29_lc_trk_g1_5
T_4_29_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_5_27_sp4_v_t_36
T_4_28_lc_trk_g2_4
T_4_28_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_5_27_sp4_v_t_36
T_4_28_lc_trk_g2_4
T_4_28_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_5_27_sp4_v_t_36
T_4_28_lc_trk_g2_4
T_4_28_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_5_27_sp4_v_t_36
T_4_28_lc_trk_g2_4
T_4_28_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_5_27_sp4_v_t_36
T_4_28_lc_trk_g2_4
T_4_28_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_5_27_sp4_v_t_36
T_4_28_lc_trk_g2_4
T_4_28_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_5_27_sp4_v_t_36
T_4_28_lc_trk_g2_4
T_4_28_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_5_27_sp4_v_t_36
T_4_28_lc_trk_g2_4
T_4_28_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_5_27_sp4_v_t_36
T_4_30_lc_trk_g2_4
T_4_30_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_5_27_sp4_v_t_36
T_4_30_lc_trk_g2_4
T_4_30_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_5_27_sp4_v_t_36
T_4_30_lc_trk_g2_4
T_4_30_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_5_27_sp4_v_t_36
T_4_30_lc_trk_g2_4
T_4_30_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_5_27_sp4_v_t_36
T_4_30_lc_trk_g2_4
T_4_30_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_5_27_sp4_v_t_36
T_4_30_lc_trk_g2_4
T_4_30_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_5_27_sp4_v_t_36
T_4_30_lc_trk_g2_4
T_4_30_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_5_27_sp4_v_t_36
T_4_30_lc_trk_g2_4
T_4_30_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_4_27_lc_trk_g3_5
T_4_27_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_4_27_lc_trk_g3_5
T_4_27_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_4_27_lc_trk_g3_5
T_4_27_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_4_27_lc_trk_g3_5
T_4_27_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_4_27_lc_trk_g3_5
T_4_27_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_4_27_lc_trk_g3_5
T_4_27_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_4_27_lc_trk_g3_5
T_4_27_wire_logic_cluster/lc_5/s_r

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_sp4_h_l_8
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_45
T_2_27_sp4_h_l_8
T_4_27_lc_trk_g3_5
T_4_27_wire_logic_cluster/lc_5/s_r

End 

Net : nx.n3739_cascade_
T_1_19_wire_logic_cluster/lc_3/ltout
T_1_19_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n13263_cascade_
T_1_18_wire_logic_cluster/lc_6/ltout
T_1_18_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n10433
T_3_22_wire_logic_cluster/lc_3/cout
T_3_22_wire_logic_cluster/lc_4/in_3

Net : nx.n11692
T_1_17_wire_logic_cluster/lc_4/out
T_1_9_sp12_v_t_23
T_1_16_lc_trk_g3_3
T_1_16_wire_logic_cluster/lc_7/cen

End 

Net : nx.n13326
T_1_17_wire_logic_cluster/lc_1/out
T_1_17_lc_trk_g2_1
T_1_17_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n29
T_3_16_wire_logic_cluster/lc_7/out
T_3_11_sp12_v_t_22
T_3_21_lc_trk_g2_5
T_3_21_wire_logic_cluster/lc_4/in_1

End 

Net : neo_pixel_transmitter_t0_4
T_3_15_wire_logic_cluster/lc_1/out
T_3_16_lc_trk_g1_1
T_3_16_wire_logic_cluster/lc_7/in_3

T_3_15_wire_logic_cluster/lc_1/out
T_3_15_lc_trk_g0_1
T_3_15_wire_logic_cluster/lc_1/in_0

End 

Net : nx.n11535_cascade_
T_1_17_wire_logic_cluster/lc_2/ltout
T_1_17_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n11672_cascade_
T_1_17_wire_logic_cluster/lc_3/ltout
T_1_17_wire_logic_cluster/lc_4/in_2

End 

Net : neo_pixel_transmitter_t0_5
T_1_22_wire_logic_cluster/lc_7/out
T_2_19_sp4_v_t_39
T_2_20_lc_trk_g2_7
T_2_20_wire_logic_cluster/lc_0/in_3

T_1_22_wire_logic_cluster/lc_7/out
T_1_22_lc_trk_g1_7
T_1_22_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n28
T_2_20_wire_logic_cluster/lc_0/out
T_3_21_lc_trk_g3_0
T_3_21_input_2_5
T_3_21_wire_logic_cluster/lc_5/in_2

End 

Net : timer_0
T_3_17_wire_logic_cluster/lc_0/out
T_4_17_sp4_h_l_0
T_3_17_sp4_v_t_37
T_3_21_lc_trk_g0_0
T_3_21_input_2_0
T_3_21_wire_logic_cluster/lc_0/in_2

T_3_17_wire_logic_cluster/lc_0/out
T_3_17_lc_trk_g3_0
T_3_17_wire_logic_cluster/lc_0/in_1

T_3_17_wire_logic_cluster/lc_0/out
T_0_17_span12_horz_3
T_7_17_lc_trk_g1_0
T_7_17_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n30_adj_598
T_2_20_wire_logic_cluster/lc_2/out
T_3_21_lc_trk_g2_2
T_3_21_wire_logic_cluster/lc_3/in_1

End 

Net : neo_pixel_transmitter_t0_3
T_2_20_wire_logic_cluster/lc_3/out
T_2_20_lc_trk_g0_3
T_2_20_wire_logic_cluster/lc_2/in_3

T_2_20_wire_logic_cluster/lc_3/out
T_2_20_lc_trk_g0_3
T_2_20_wire_logic_cluster/lc_3/in_0

End 

Net : nx.n23_adj_617
T_4_18_wire_logic_cluster/lc_3/out
T_4_18_sp4_h_l_11
T_3_18_sp4_v_t_46
T_3_22_lc_trk_g0_3
T_3_22_wire_logic_cluster/lc_2/in_1

End 

Net : neo_pixel_transmitter_t0_10
T_3_16_wire_logic_cluster/lc_3/out
T_4_15_sp4_v_t_39
T_4_18_lc_trk_g1_7
T_4_18_wire_logic_cluster/lc_3/in_3

T_3_16_wire_logic_cluster/lc_3/out
T_3_16_lc_trk_g1_3
T_3_16_wire_logic_cluster/lc_3/in_3

End 

Net : neo_pixel_transmitter_t0_9
T_4_18_wire_logic_cluster/lc_2/out
T_5_18_lc_trk_g1_2
T_5_18_wire_logic_cluster/lc_4/in_3

T_4_18_wire_logic_cluster/lc_2/out
T_4_18_lc_trk_g3_2
T_4_18_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n24
T_5_18_wire_logic_cluster/lc_4/out
T_4_18_sp4_h_l_0
T_0_18_span4_horz_14
T_3_18_sp4_v_t_45
T_3_22_lc_trk_g0_0
T_3_22_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n27
T_2_19_wire_logic_cluster/lc_3/out
T_3_18_sp4_v_t_39
T_3_21_lc_trk_g1_7
T_3_21_input_2_6
T_3_21_wire_logic_cluster/lc_6/in_2

End 

Net : neo_pixel_transmitter_t0_6
T_2_19_wire_logic_cluster/lc_6/out
T_2_19_lc_trk_g0_6
T_2_19_wire_logic_cluster/lc_3/in_3

T_2_19_wire_logic_cluster/lc_6/out
T_2_19_lc_trk_g0_6
T_2_19_wire_logic_cluster/lc_6/in_0

End 

Net : nx.n26
T_4_21_wire_logic_cluster/lc_6/out
T_3_21_lc_trk_g2_6
T_3_21_wire_logic_cluster/lc_7/in_1

End 

Net : neo_pixel_transmitter_t0_7
T_4_19_wire_logic_cluster/lc_5/out
T_4_18_sp4_v_t_42
T_4_21_lc_trk_g0_2
T_4_21_wire_logic_cluster/lc_6/in_0

T_4_19_wire_logic_cluster/lc_5/out
T_4_18_sp4_v_t_42
T_4_19_lc_trk_g3_2
T_4_19_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n9700_cascade_
T_1_20_wire_logic_cluster/lc_0/ltout
T_1_20_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n12117_cascade_
T_1_20_wire_logic_cluster/lc_1/ltout
T_1_20_wire_logic_cluster/lc_2/in_2

End 

Net : n11683
T_1_18_wire_logic_cluster/lc_2/out
T_0_18_span4_horz_9
T_5_18_sp4_h_l_0
T_8_14_sp4_v_t_43
T_7_17_lc_trk_g3_3
T_7_17_wire_logic_cluster/lc_2/in_0

T_1_18_wire_logic_cluster/lc_2/out
T_2_18_sp4_h_l_4
T_5_14_sp4_v_t_41
T_5_18_sp4_v_t_42
T_5_19_lc_trk_g2_2
T_5_19_wire_logic_cluster/lc_7/in_3

T_1_18_wire_logic_cluster/lc_2/out
T_2_18_sp4_h_l_4
T_5_14_sp4_v_t_41
T_5_18_sp4_v_t_42
T_4_20_lc_trk_g1_7
T_4_20_wire_logic_cluster/lc_5/in_3

T_1_18_wire_logic_cluster/lc_2/out
T_1_17_sp4_v_t_36
T_1_21_sp4_v_t_44
T_2_25_sp4_h_l_9
T_3_25_lc_trk_g2_1
T_3_25_wire_logic_cluster/lc_6/in_3

T_1_18_wire_logic_cluster/lc_2/out
T_0_18_span4_horz_9
T_4_14_sp4_v_t_44
T_3_16_lc_trk_g2_1
T_3_16_wire_logic_cluster/lc_3/in_0

T_1_18_wire_logic_cluster/lc_2/out
T_0_18_span4_horz_9
T_4_14_sp4_v_t_44
T_3_16_lc_trk_g2_1
T_3_16_wire_logic_cluster/lc_1/in_0

T_1_18_wire_logic_cluster/lc_2/out
T_0_18_span4_horz_9
T_4_14_sp4_v_t_38
T_3_15_lc_trk_g2_6
T_3_15_wire_logic_cluster/lc_2/in_0

T_1_18_wire_logic_cluster/lc_2/out
T_1_17_sp4_v_t_36
T_1_21_sp4_v_t_44
T_1_22_lc_trk_g3_4
T_1_22_wire_logic_cluster/lc_7/in_0

T_1_18_wire_logic_cluster/lc_2/out
T_0_18_span4_horz_9
T_4_14_sp4_v_t_44
T_4_17_lc_trk_g1_4
T_4_17_wire_logic_cluster/lc_6/in_1

T_1_18_wire_logic_cluster/lc_2/out
T_0_18_span4_horz_9
T_4_18_sp4_v_t_39
T_4_19_lc_trk_g2_7
T_4_19_wire_logic_cluster/lc_0/in_1

T_1_18_wire_logic_cluster/lc_2/out
T_2_18_sp4_h_l_4
T_5_14_sp4_v_t_41
T_5_17_lc_trk_g0_1
T_5_17_wire_logic_cluster/lc_6/in_1

T_1_18_wire_logic_cluster/lc_2/out
T_1_17_sp4_v_t_36
T_1_21_sp4_v_t_44
T_1_22_lc_trk_g3_4
T_1_22_wire_logic_cluster/lc_6/in_1

T_1_18_wire_logic_cluster/lc_2/out
T_0_18_span4_horz_9
T_4_14_sp4_v_t_44
T_4_17_lc_trk_g1_4
T_4_17_input_2_7
T_4_17_wire_logic_cluster/lc_7/in_2

T_1_18_wire_logic_cluster/lc_2/out
T_0_18_span4_horz_9
T_4_18_sp4_v_t_39
T_4_20_lc_trk_g3_2
T_4_20_input_2_1
T_4_20_wire_logic_cluster/lc_1/in_2

T_1_18_wire_logic_cluster/lc_2/out
T_0_18_span4_horz_9
T_4_14_sp4_v_t_44
T_4_16_lc_trk_g2_1
T_4_16_wire_logic_cluster/lc_4/in_3

T_1_18_wire_logic_cluster/lc_2/out
T_2_18_sp4_h_l_4
T_5_14_sp4_v_t_41
T_5_16_lc_trk_g3_4
T_5_16_wire_logic_cluster/lc_2/in_3

T_1_18_wire_logic_cluster/lc_2/out
T_0_18_span4_horz_9
T_4_18_sp4_v_t_39
T_4_20_lc_trk_g3_2
T_4_20_wire_logic_cluster/lc_0/in_3

T_1_18_wire_logic_cluster/lc_2/out
T_0_18_span4_horz_9
T_4_18_sp4_v_t_39
T_4_19_lc_trk_g3_7
T_4_19_wire_logic_cluster/lc_1/in_3

T_1_18_wire_logic_cluster/lc_2/out
T_0_18_span4_horz_9
T_4_18_sp4_v_t_39
T_4_19_lc_trk_g3_7
T_4_19_wire_logic_cluster/lc_5/in_3

T_1_18_wire_logic_cluster/lc_2/out
T_0_18_span4_horz_9
T_4_14_sp4_v_t_38
T_3_15_lc_trk_g2_6
T_3_15_wire_logic_cluster/lc_1/in_3

T_1_18_wire_logic_cluster/lc_2/out
T_1_17_sp4_v_t_36
T_1_21_sp4_v_t_44
T_1_22_lc_trk_g3_4
T_1_22_wire_logic_cluster/lc_4/in_3

T_1_18_wire_logic_cluster/lc_2/out
T_2_18_sp4_h_l_4
T_4_18_lc_trk_g3_1
T_4_18_wire_logic_cluster/lc_0/in_0

T_1_18_wire_logic_cluster/lc_2/out
T_2_18_sp4_h_l_4
T_4_18_lc_trk_g3_1
T_4_18_wire_logic_cluster/lc_2/in_0

T_1_18_wire_logic_cluster/lc_2/out
T_2_17_sp4_v_t_37
T_2_21_lc_trk_g1_0
T_2_21_wire_logic_cluster/lc_3/in_0

T_1_18_wire_logic_cluster/lc_2/out
T_2_18_sp4_h_l_4
T_4_18_lc_trk_g3_1
T_4_18_wire_logic_cluster/lc_7/in_1

T_1_18_wire_logic_cluster/lc_2/out
T_2_17_sp4_v_t_37
T_2_20_lc_trk_g1_5
T_2_20_wire_logic_cluster/lc_3/in_1

T_1_18_wire_logic_cluster/lc_2/out
T_2_17_sp4_v_t_37
T_2_20_lc_trk_g1_5
T_2_20_wire_logic_cluster/lc_5/in_3

T_1_18_wire_logic_cluster/lc_2/out
T_2_17_sp4_v_t_37
T_2_21_lc_trk_g1_0
T_2_21_wire_logic_cluster/lc_4/in_3

T_1_18_wire_logic_cluster/lc_2/out
T_2_17_lc_trk_g2_2
T_2_17_wire_logic_cluster/lc_5/in_1

T_1_18_wire_logic_cluster/lc_2/out
T_2_19_lc_trk_g3_2
T_2_19_wire_logic_cluster/lc_6/in_1

T_1_18_wire_logic_cluster/lc_2/out
T_2_19_lc_trk_g3_2
T_2_19_wire_logic_cluster/lc_2/in_3

T_1_18_wire_logic_cluster/lc_2/out
T_2_17_lc_trk_g3_2
T_2_17_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n9700
T_1_20_wire_logic_cluster/lc_0/out
T_1_16_sp4_v_t_37
T_1_17_lc_trk_g3_5
T_1_17_wire_logic_cluster/lc_3/in_3

T_1_20_wire_logic_cluster/lc_0/out
T_1_16_sp4_v_t_37
T_1_17_lc_trk_g3_5
T_1_17_wire_logic_cluster/lc_6/in_0

T_1_20_wire_logic_cluster/lc_0/out
T_1_20_lc_trk_g1_0
T_1_20_wire_logic_cluster/lc_4/in_1

End 

Net : timer_1
T_3_17_wire_logic_cluster/lc_1/out
T_3_14_sp12_v_t_22
T_3_21_lc_trk_g3_2
T_3_21_input_2_1
T_3_21_wire_logic_cluster/lc_1/in_2

T_3_17_wire_logic_cluster/lc_1/out
T_3_17_lc_trk_g3_1
T_3_17_wire_logic_cluster/lc_1/in_1

T_3_17_wire_logic_cluster/lc_1/out
T_3_14_sp12_v_t_22
T_3_15_lc_trk_g3_6
T_3_15_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n12204
T_1_17_wire_logic_cluster/lc_6/out
T_2_16_sp4_v_t_45
T_0_16_span4_horz_32
T_1_16_lc_trk_g3_5
T_1_16_wire_logic_cluster/lc_5/s_r

End 

Net : timer_2
T_3_17_wire_logic_cluster/lc_2/out
T_3_15_sp12_v_t_23
T_3_21_lc_trk_g2_4
T_3_21_input_2_2
T_3_21_wire_logic_cluster/lc_2/in_2

T_3_17_wire_logic_cluster/lc_2/out
T_3_17_lc_trk_g1_2
T_3_17_wire_logic_cluster/lc_2/in_1

T_3_17_wire_logic_cluster/lc_2/out
T_4_17_lc_trk_g0_2
T_4_17_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n10434
T_3_22_wire_logic_cluster/lc_4/cout
T_3_22_wire_logic_cluster/lc_5/in_3

Net : nx.n25
T_1_22_wire_logic_cluster/lc_2/out
T_0_22_span4_horz_9
T_3_22_lc_trk_g3_4
T_3_22_wire_logic_cluster/lc_0/in_1

End 

Net : neo_pixel_transmitter_t0_8
T_1_22_wire_logic_cluster/lc_6/out
T_1_22_lc_trk_g0_6
T_1_22_wire_logic_cluster/lc_2/in_0

T_1_22_wire_logic_cluster/lc_6/out
T_1_22_lc_trk_g0_6
T_1_22_wire_logic_cluster/lc_6/in_0

End 

Net : timer_4
T_3_17_wire_logic_cluster/lc_4/out
T_4_17_sp4_h_l_8
T_3_17_sp4_v_t_39
T_3_21_lc_trk_g0_2
T_3_21_input_2_4
T_3_21_wire_logic_cluster/lc_4/in_2

T_3_17_wire_logic_cluster/lc_4/out
T_3_17_lc_trk_g3_4
T_3_17_wire_logic_cluster/lc_4/in_1

T_3_17_wire_logic_cluster/lc_4/out
T_4_17_sp4_h_l_8
T_3_17_sp4_v_t_39
T_3_13_sp4_v_t_47
T_3_15_lc_trk_g2_2
T_3_15_wire_logic_cluster/lc_1/in_1

End 

Net : timer_3
T_3_17_wire_logic_cluster/lc_3/out
T_3_16_sp12_v_t_22
T_3_21_lc_trk_g3_6
T_3_21_input_2_3
T_3_21_wire_logic_cluster/lc_3/in_2

T_3_17_wire_logic_cluster/lc_3/out
T_3_17_lc_trk_g1_3
T_3_17_wire_logic_cluster/lc_3/in_1

T_3_17_wire_logic_cluster/lc_3/out
T_3_16_sp4_v_t_38
T_2_20_lc_trk_g1_3
T_2_20_wire_logic_cluster/lc_3/in_3

End 

Net : timer_5
T_3_17_wire_logic_cluster/lc_5/out
T_4_17_sp4_h_l_10
T_3_17_sp4_v_t_41
T_3_21_lc_trk_g0_4
T_3_21_wire_logic_cluster/lc_5/in_1

T_3_17_wire_logic_cluster/lc_5/out
T_3_17_lc_trk_g1_5
T_3_17_wire_logic_cluster/lc_5/in_1

T_3_17_wire_logic_cluster/lc_5/out
T_3_10_sp12_v_t_22
T_0_22_span12_horz_18
T_1_22_lc_trk_g1_5
T_1_22_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n22_adj_618
T_4_19_wire_logic_cluster/lc_3/out
T_5_18_sp4_v_t_39
T_2_22_sp4_h_l_2
T_3_22_lc_trk_g2_2
T_3_22_wire_logic_cluster/lc_3/in_1

End 

Net : neo_pixel_transmitter_t0_11
T_4_18_wire_logic_cluster/lc_7/out
T_4_19_lc_trk_g0_7
T_4_19_wire_logic_cluster/lc_3/in_0

T_4_18_wire_logic_cluster/lc_7/out
T_4_18_lc_trk_g3_7
T_4_18_wire_logic_cluster/lc_7/in_3

End 

Net : timer_7
T_3_17_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_46
T_3_20_sp4_v_t_39
T_3_21_lc_trk_g2_7
T_3_21_input_2_7
T_3_21_wire_logic_cluster/lc_7/in_2

T_3_17_wire_logic_cluster/lc_7/out
T_3_17_lc_trk_g3_7
T_3_17_wire_logic_cluster/lc_7/in_1

T_3_17_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_47
T_4_19_lc_trk_g1_7
T_4_19_wire_logic_cluster/lc_5/in_1

End 

Net : timer_6
T_3_17_wire_logic_cluster/lc_6/out
T_3_11_sp12_v_t_23
T_3_21_lc_trk_g3_4
T_3_21_wire_logic_cluster/lc_6/in_1

T_3_17_wire_logic_cluster/lc_6/out
T_3_17_lc_trk_g1_6
T_3_17_wire_logic_cluster/lc_6/in_1

T_3_17_wire_logic_cluster/lc_6/out
T_3_15_sp4_v_t_41
T_2_19_lc_trk_g1_4
T_2_19_wire_logic_cluster/lc_6/in_3

End 

Net : n7239_cascade_
T_1_20_wire_logic_cluster/lc_2/ltout
T_1_20_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n10435
T_3_22_wire_logic_cluster/lc_5/cout
T_3_22_wire_logic_cluster/lc_6/in_3

Net : timer_8
T_3_18_wire_logic_cluster/lc_0/out
T_3_14_sp12_v_t_23
T_3_22_lc_trk_g2_0
T_3_22_input_2_0
T_3_22_wire_logic_cluster/lc_0/in_2

T_3_18_wire_logic_cluster/lc_0/out
T_3_18_lc_trk_g3_0
T_3_18_wire_logic_cluster/lc_0/in_1

T_3_18_wire_logic_cluster/lc_0/out
T_3_18_sp4_h_l_5
T_2_18_sp4_v_t_46
T_1_22_lc_trk_g2_3
T_1_22_wire_logic_cluster/lc_6/in_3

End 

Net : timer_10
T_3_18_wire_logic_cluster/lc_2/out
T_4_18_sp4_h_l_4
T_3_18_sp4_v_t_41
T_3_22_lc_trk_g0_4
T_3_22_input_2_2
T_3_22_wire_logic_cluster/lc_2/in_2

T_3_18_wire_logic_cluster/lc_2/out
T_3_18_lc_trk_g1_2
T_3_18_wire_logic_cluster/lc_2/in_1

T_3_18_wire_logic_cluster/lc_2/out
T_4_18_sp4_h_l_4
T_3_18_sp4_v_t_41
T_3_14_sp4_v_t_42
T_3_16_lc_trk_g3_7
T_3_16_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n13491
T_2_18_wire_logic_cluster/lc_2/out
T_2_18_lc_trk_g2_2
T_2_18_wire_logic_cluster/lc_1/cen

End 

Net : nx.n20_adj_712
T_2_19_wire_logic_cluster/lc_5/out
T_2_18_lc_trk_g0_5
T_2_18_wire_logic_cluster/lc_2/in_3

End 

Net : timer_9
T_3_18_wire_logic_cluster/lc_1/out
T_3_15_sp12_v_t_22
T_3_22_lc_trk_g3_2
T_3_22_input_2_1
T_3_22_wire_logic_cluster/lc_1/in_2

T_3_18_wire_logic_cluster/lc_1/out
T_3_18_lc_trk_g3_1
T_3_18_wire_logic_cluster/lc_1/in_1

T_3_18_wire_logic_cluster/lc_1/out
T_4_18_lc_trk_g0_1
T_4_18_wire_logic_cluster/lc_2/in_1

End 

Net : neo_pixel_transmitter_t0_12
T_2_20_wire_logic_cluster/lc_5/out
T_2_19_lc_trk_g0_5
T_2_19_wire_logic_cluster/lc_0/in_3

T_2_20_wire_logic_cluster/lc_5/out
T_2_20_lc_trk_g3_5
T_2_20_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n21_adj_620
T_2_19_wire_logic_cluster/lc_0/out
T_3_15_sp4_v_t_36
T_0_19_span4_horz_19
T_3_19_sp4_v_t_46
T_3_22_lc_trk_g0_6
T_3_22_input_2_4
T_3_22_wire_logic_cluster/lc_4/in_2

End 

Net : bfn_3_23_0_
T_3_23_wire_logic_cluster/carry_in_mux/cout
T_3_23_wire_logic_cluster/lc_0/in_3

Net : timer_11
T_3_18_wire_logic_cluster/lc_3/out
T_3_17_sp12_v_t_22
T_3_22_lc_trk_g3_6
T_3_22_input_2_3
T_3_22_wire_logic_cluster/lc_3/in_2

T_3_18_wire_logic_cluster/lc_3/out
T_3_18_lc_trk_g1_3
T_3_18_wire_logic_cluster/lc_3/in_1

T_3_18_wire_logic_cluster/lc_3/out
T_4_18_lc_trk_g0_3
T_4_18_wire_logic_cluster/lc_7/in_0

End 

Net : nx.bit_ctr_6
T_4_27_wire_logic_cluster/lc_6/out
T_3_27_sp4_h_l_4
T_6_23_sp4_v_t_41
T_6_19_sp4_v_t_37
T_5_21_lc_trk_g1_0
T_5_21_wire_logic_cluster/lc_2/in_1

T_4_27_wire_logic_cluster/lc_6/out
T_3_27_sp4_h_l_4
T_6_23_sp4_v_t_41
T_6_19_sp4_v_t_37
T_5_22_lc_trk_g2_5
T_5_22_wire_logic_cluster/lc_0/in_1

T_4_27_wire_logic_cluster/lc_6/out
T_4_26_sp4_v_t_44
T_4_22_sp4_v_t_37
T_4_25_lc_trk_g0_5
T_4_25_wire_logic_cluster/lc_0/in_1

T_4_27_wire_logic_cluster/lc_6/out
T_5_28_lc_trk_g3_6
T_5_28_wire_logic_cluster/lc_4/in_3

T_4_27_wire_logic_cluster/lc_6/out
T_4_27_lc_trk_g1_6
T_4_27_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n10437
T_3_23_wire_logic_cluster/lc_0/cout
T_3_23_wire_logic_cluster/lc_1/in_3

Net : timer_12
T_3_18_wire_logic_cluster/lc_4/out
T_3_10_sp12_v_t_23
T_3_22_lc_trk_g3_0
T_3_22_wire_logic_cluster/lc_4/in_1

T_3_18_wire_logic_cluster/lc_4/out
T_3_18_lc_trk_g3_4
T_3_18_wire_logic_cluster/lc_4/in_1

T_3_18_wire_logic_cluster/lc_4/out
T_3_17_sp4_v_t_40
T_2_20_lc_trk_g3_0
T_2_20_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n20
T_4_19_wire_logic_cluster/lc_4/out
T_4_18_sp4_v_t_40
T_3_22_lc_trk_g1_5
T_3_22_wire_logic_cluster/lc_5/in_1

End 

Net : neo_pixel_transmitter_t0_13
T_4_19_wire_logic_cluster/lc_1/out
T_4_19_lc_trk_g2_1
T_4_19_wire_logic_cluster/lc_4/in_3

T_4_19_wire_logic_cluster/lc_1/out
T_4_19_lc_trk_g2_1
T_4_19_wire_logic_cluster/lc_1/in_0

End 

Net : nx.n10438
T_3_23_wire_logic_cluster/lc_1/cout
T_3_23_wire_logic_cluster/lc_2/in_3

Net : timer_13
T_3_18_wire_logic_cluster/lc_5/out
T_3_17_sp4_v_t_42
T_3_21_sp4_v_t_47
T_3_22_lc_trk_g2_7
T_3_22_input_2_5
T_3_22_wire_logic_cluster/lc_5/in_2

T_3_18_wire_logic_cluster/lc_5/out
T_3_18_lc_trk_g1_5
T_3_18_wire_logic_cluster/lc_5/in_1

T_3_18_wire_logic_cluster/lc_5/out
T_4_19_lc_trk_g3_5
T_4_19_wire_logic_cluster/lc_1/in_1

End 

Net : neo_pixel_transmitter_t0_14
T_2_19_wire_logic_cluster/lc_2/out
T_2_19_lc_trk_g0_2
T_2_19_wire_logic_cluster/lc_7/in_3

T_2_19_wire_logic_cluster/lc_2/out
T_2_19_lc_trk_g0_2
T_2_19_wire_logic_cluster/lc_2/in_0

End 

Net : nx.n19_adj_622
T_2_19_wire_logic_cluster/lc_7/out
T_3_18_sp4_v_t_47
T_3_22_lc_trk_g1_2
T_3_22_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n10439
T_3_23_wire_logic_cluster/lc_2/cout
T_3_23_wire_logic_cluster/lc_3/in_3

Net : nx.n10837
T_5_22_wire_logic_cluster/lc_0/cout
T_5_22_wire_logic_cluster/lc_1/in_3

Net : nx.n18_adj_623
T_1_22_wire_logic_cluster/lc_5/out
T_0_22_span4_horz_15
T_3_22_sp4_v_t_39
T_3_23_lc_trk_g2_7
T_3_23_wire_logic_cluster/lc_0/in_1

End 

Net : neo_pixel_transmitter_t0_15
T_1_22_wire_logic_cluster/lc_4/out
T_1_22_lc_trk_g0_4
T_1_22_wire_logic_cluster/lc_5/in_3

T_1_22_wire_logic_cluster/lc_4/out
T_1_22_lc_trk_g0_4
T_1_22_wire_logic_cluster/lc_4/in_0

End 

Net : timer_14
T_3_18_wire_logic_cluster/lc_6/out
T_3_16_sp4_v_t_41
T_3_20_sp4_v_t_42
T_3_22_lc_trk_g3_7
T_3_22_input_2_6
T_3_22_wire_logic_cluster/lc_6/in_2

T_3_18_wire_logic_cluster/lc_6/out
T_3_18_lc_trk_g1_6
T_3_18_wire_logic_cluster/lc_6/in_1

T_3_18_wire_logic_cluster/lc_6/out
T_2_19_lc_trk_g1_6
T_2_19_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n2977
T_5_22_wire_logic_cluster/lc_0/out
T_5_22_sp4_h_l_5
T_4_22_sp4_v_t_40
T_4_25_lc_trk_g0_0
T_4_25_wire_logic_cluster/lc_0/in_0

End 

Net : nx.n10440
T_3_23_wire_logic_cluster/lc_3/cout
T_3_23_wire_logic_cluster/lc_4/in_3

Net : timer_15
T_3_18_wire_logic_cluster/lc_7/out
T_3_13_sp12_v_t_22
T_3_23_lc_trk_g3_5
T_3_23_input_2_0
T_3_23_wire_logic_cluster/lc_0/in_2

T_3_18_wire_logic_cluster/lc_7/out
T_3_18_lc_trk_g3_7
T_3_18_wire_logic_cluster/lc_7/in_1

T_3_18_wire_logic_cluster/lc_7/out
T_3_18_sp4_h_l_3
T_2_18_sp4_v_t_44
T_1_22_lc_trk_g2_1
T_1_22_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n10441
T_3_23_wire_logic_cluster/lc_4/cout
T_3_23_wire_logic_cluster/lc_5/in_3

Net : nx.n17
T_2_22_wire_logic_cluster/lc_2/out
T_3_23_lc_trk_g2_2
T_3_23_wire_logic_cluster/lc_1/in_1

End 

Net : neo_pixel_transmitter_t0_16
T_2_21_wire_logic_cluster/lc_4/out
T_2_22_lc_trk_g1_4
T_2_22_wire_logic_cluster/lc_2/in_3

T_2_21_wire_logic_cluster/lc_4/out
T_2_21_lc_trk_g1_4
T_2_21_wire_logic_cluster/lc_4/in_1

End 

Net : bfn_3_24_0_
T_3_24_wire_logic_cluster/carry_in_mux/cout
T_3_24_wire_logic_cluster/lc_0/in_3

Net : nx.n16_adj_661
T_4_17_wire_logic_cluster/lc_5/out
T_4_16_sp4_v_t_42
T_4_20_sp4_v_t_47
T_3_23_lc_trk_g3_7
T_3_23_input_2_2
T_3_23_wire_logic_cluster/lc_2/in_2

End 

Net : neo_pixel_transmitter_t0_17
T_4_17_wire_logic_cluster/lc_6/out
T_4_17_lc_trk_g2_6
T_4_17_wire_logic_cluster/lc_5/in_3

T_4_17_wire_logic_cluster/lc_6/out
T_4_17_lc_trk_g2_6
T_4_17_input_2_6
T_4_17_wire_logic_cluster/lc_6/in_2

End 

Net : timer_16
T_3_19_wire_logic_cluster/lc_0/out
T_4_19_sp4_h_l_0
T_3_19_sp4_v_t_37
T_3_23_lc_trk_g1_0
T_3_23_input_2_1
T_3_23_wire_logic_cluster/lc_1/in_2

T_3_19_wire_logic_cluster/lc_0/out
T_3_19_lc_trk_g3_0
T_3_19_wire_logic_cluster/lc_0/in_1

T_3_19_wire_logic_cluster/lc_0/out
T_4_19_sp4_h_l_0
T_3_19_sp4_v_t_37
T_3_15_sp4_v_t_45
T_3_19_sp4_v_t_45
T_2_21_lc_trk_g2_0
T_2_21_wire_logic_cluster/lc_4/in_0

End 

Net : nx.n10443
T_3_24_wire_logic_cluster/lc_0/cout
T_3_24_wire_logic_cluster/lc_1/in_3

Net : timer_17
T_3_19_wire_logic_cluster/lc_1/out
T_4_19_sp4_h_l_2
T_3_19_sp4_v_t_39
T_3_23_lc_trk_g1_2
T_3_23_wire_logic_cluster/lc_2/in_1

T_3_19_wire_logic_cluster/lc_1/out
T_3_19_lc_trk_g3_1
T_3_19_wire_logic_cluster/lc_1/in_1

T_3_19_wire_logic_cluster/lc_1/out
T_4_16_sp4_v_t_43
T_4_17_lc_trk_g2_3
T_4_17_wire_logic_cluster/lc_6/in_3

End 

Net : nx.n15
T_4_20_wire_logic_cluster/lc_4/out
T_4_18_sp4_v_t_37
T_4_22_sp4_v_t_38
T_3_23_lc_trk_g2_6
T_3_23_wire_logic_cluster/lc_3/in_1

End 

Net : neo_pixel_transmitter_t0_18
T_4_20_wire_logic_cluster/lc_1/out
T_4_20_lc_trk_g2_1
T_4_20_wire_logic_cluster/lc_4/in_3

T_4_20_wire_logic_cluster/lc_1/out
T_4_20_lc_trk_g2_1
T_4_20_wire_logic_cluster/lc_1/in_0

End 

Net : nx.n10444
T_3_24_wire_logic_cluster/lc_1/cout
T_3_24_wire_logic_cluster/lc_2/in_3

Net : nx.n14
T_5_18_wire_logic_cluster/lc_7/out
T_5_15_sp4_v_t_38
T_5_19_sp4_v_t_38
T_2_23_sp4_h_l_8
T_3_23_lc_trk_g2_0
T_3_23_input_2_4
T_3_23_wire_logic_cluster/lc_4/in_2

End 

Net : neo_pixel_transmitter_t0_19
T_5_17_wire_logic_cluster/lc_6/out
T_5_18_lc_trk_g0_6
T_5_18_wire_logic_cluster/lc_7/in_3

T_5_17_wire_logic_cluster/lc_6/out
T_5_17_lc_trk_g3_6
T_5_17_wire_logic_cluster/lc_6/in_3

End 

Net : nx.bit_ctr_5
T_4_27_wire_logic_cluster/lc_5/out
T_3_26_lc_trk_g2_5
T_3_26_wire_logic_cluster/lc_0/in_1

T_4_27_wire_logic_cluster/lc_5/out
T_4_20_sp12_v_t_22
T_4_21_lc_trk_g3_6
T_4_21_wire_logic_cluster/lc_2/in_1

T_4_27_wire_logic_cluster/lc_5/out
T_3_27_sp4_h_l_2
T_2_23_sp4_v_t_42
T_2_25_lc_trk_g3_7
T_2_25_wire_logic_cluster/lc_3/in_3

T_4_27_wire_logic_cluster/lc_5/out
T_5_28_lc_trk_g2_5
T_5_28_wire_logic_cluster/lc_4/in_1

T_4_27_wire_logic_cluster/lc_5/out
T_4_27_lc_trk_g1_5
T_4_27_wire_logic_cluster/lc_5/in_1

End 

Net : timer_18
T_3_19_wire_logic_cluster/lc_2/out
T_3_17_sp12_v_t_23
T_3_23_lc_trk_g3_4
T_3_23_input_2_3
T_3_23_wire_logic_cluster/lc_3/in_2

T_3_19_wire_logic_cluster/lc_2/out
T_3_19_lc_trk_g1_2
T_3_19_wire_logic_cluster/lc_2/in_1

T_3_19_wire_logic_cluster/lc_2/out
T_4_20_lc_trk_g2_2
T_4_20_wire_logic_cluster/lc_1/in_1

End 

Net : neo_pixel_transmitter_t0_20
T_5_19_wire_logic_cluster/lc_7/out
T_5_19_lc_trk_g1_7
T_5_19_wire_logic_cluster/lc_5/in_3

T_5_19_wire_logic_cluster/lc_7/out
T_5_19_lc_trk_g1_7
T_5_19_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n13_adj_649
T_5_19_wire_logic_cluster/lc_5/out
T_5_15_sp4_v_t_47
T_5_19_sp4_v_t_43
T_2_23_sp4_h_l_11
T_3_23_lc_trk_g3_3
T_3_23_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n10445
T_3_24_wire_logic_cluster/lc_2/cout
T_3_24_wire_logic_cluster/lc_3/in_3

Net : timer_19
T_3_19_wire_logic_cluster/lc_3/out
T_3_18_sp12_v_t_22
T_3_23_lc_trk_g3_6
T_3_23_wire_logic_cluster/lc_4/in_1

T_3_19_wire_logic_cluster/lc_3/out
T_3_19_lc_trk_g1_3
T_3_19_wire_logic_cluster/lc_3/in_1

T_3_19_wire_logic_cluster/lc_3/out
T_3_19_sp4_h_l_11
T_6_15_sp4_v_t_46
T_5_17_lc_trk_g0_0
T_5_17_wire_logic_cluster/lc_6/in_0

End 

Net : neo_pixel_transmitter_t0_22
T_5_16_wire_logic_cluster/lc_2/out
T_5_16_sp4_h_l_9
T_8_16_sp4_v_t_39
T_8_20_sp4_v_t_40
T_7_22_lc_trk_g0_5
T_7_22_wire_logic_cluster/lc_1/in_0

T_5_16_wire_logic_cluster/lc_2/out
T_5_16_lc_trk_g3_2
T_5_16_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n11
T_7_22_wire_logic_cluster/lc_1/out
T_8_22_sp4_h_l_2
T_4_22_sp4_h_l_5
T_3_22_sp4_v_t_46
T_3_24_lc_trk_g2_3
T_3_24_input_2_1
T_3_24_wire_logic_cluster/lc_1/in_2

End 

Net : neo_pixel_transmitter_t0_21
T_4_19_wire_logic_cluster/lc_0/out
T_4_19_lc_trk_g2_0
T_4_19_wire_logic_cluster/lc_7/in_3

T_4_19_wire_logic_cluster/lc_0/out
T_4_19_lc_trk_g2_0
T_4_19_input_2_0
T_4_19_wire_logic_cluster/lc_0/in_2

End 

Net : nx.n12
T_4_19_wire_logic_cluster/lc_7/out
T_4_18_sp4_v_t_46
T_4_22_sp4_v_t_39
T_3_24_lc_trk_g1_2
T_3_24_wire_logic_cluster/lc_0/in_1

End 

Net : timer_20
T_3_19_wire_logic_cluster/lc_4/out
T_4_15_sp4_v_t_44
T_4_19_sp4_v_t_44
T_3_23_lc_trk_g2_1
T_3_23_input_2_5
T_3_23_wire_logic_cluster/lc_5/in_2

T_3_19_wire_logic_cluster/lc_4/out
T_3_19_lc_trk_g3_4
T_3_19_wire_logic_cluster/lc_4/in_1

T_3_19_wire_logic_cluster/lc_4/out
T_4_19_sp4_h_l_8
T_5_19_lc_trk_g3_0
T_5_19_wire_logic_cluster/lc_7/in_0

End 

Net : nx.n10446
T_3_24_wire_logic_cluster/lc_3/cout
T_3_24_wire_logic_cluster/lc_4/in_3

Net : nx.n10447
T_3_24_wire_logic_cluster/lc_4/cout
T_3_24_wire_logic_cluster/lc_5/in_3

Net : timer_21
T_3_19_wire_logic_cluster/lc_5/out
T_3_12_sp12_v_t_22
T_3_24_lc_trk_g3_1
T_3_24_input_2_0
T_3_24_wire_logic_cluster/lc_0/in_2

T_3_19_wire_logic_cluster/lc_5/out
T_3_19_lc_trk_g1_5
T_3_19_wire_logic_cluster/lc_5/in_1

T_3_19_wire_logic_cluster/lc_5/out
T_4_19_lc_trk_g0_5
T_4_19_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_3_25_0_
T_3_25_wire_logic_cluster/carry_in_mux/cout
T_3_25_wire_logic_cluster/lc_0/in_3

Net : nx.n10
T_2_17_wire_logic_cluster/lc_1/out
T_0_17_span4_horz_10
T_4_17_sp4_v_t_38
T_4_21_sp4_v_t_46
T_3_24_lc_trk_g3_6
T_3_24_wire_logic_cluster/lc_2/in_1

End 

Net : neo_pixel_transmitter_t0_23
T_2_17_wire_logic_cluster/lc_2/out
T_2_17_lc_trk_g0_2
T_2_17_wire_logic_cluster/lc_1/in_3

T_2_17_wire_logic_cluster/lc_2/out
T_2_17_lc_trk_g0_2
T_2_17_wire_logic_cluster/lc_2/in_0

End 

Net : nx.n3077
T_3_26_wire_logic_cluster/lc_0/out
T_3_23_sp4_v_t_40
T_2_25_lc_trk_g0_5
T_2_25_wire_logic_cluster/lc_3/in_0

End 

Net : nx.n10862
T_3_26_wire_logic_cluster/lc_0/cout
T_3_26_wire_logic_cluster/lc_1/in_3

Net : timer_22
T_3_19_wire_logic_cluster/lc_6/out
T_3_13_sp12_v_t_23
T_3_24_lc_trk_g3_3
T_3_24_wire_logic_cluster/lc_1/in_1

T_3_19_wire_logic_cluster/lc_6/out
T_3_19_lc_trk_g1_6
T_3_19_wire_logic_cluster/lc_6/in_1

T_3_19_wire_logic_cluster/lc_6/out
T_3_16_sp4_v_t_36
T_4_16_sp4_h_l_1
T_5_16_lc_trk_g3_1
T_5_16_wire_logic_cluster/lc_2/in_0

End 

Net : nx.n10449
T_3_25_wire_logic_cluster/lc_0/cout
T_3_25_wire_logic_cluster/lc_1/in_3

Net : timer_23
T_3_19_wire_logic_cluster/lc_7/out
T_4_18_sp4_v_t_47
T_4_22_sp4_v_t_47
T_3_24_lc_trk_g2_2
T_3_24_input_2_2
T_3_24_wire_logic_cluster/lc_2/in_2

T_3_19_wire_logic_cluster/lc_7/out
T_3_19_lc_trk_g3_7
T_3_19_wire_logic_cluster/lc_7/in_1

T_3_19_wire_logic_cluster/lc_7/out
T_3_17_sp4_v_t_43
T_0_17_span4_horz_13
T_2_17_lc_trk_g2_5
T_2_17_wire_logic_cluster/lc_2/in_1

End 

Net : nx.bit_ctr_4
T_4_27_wire_logic_cluster/lc_4/out
T_3_27_sp4_h_l_0
T_2_23_sp4_v_t_37
T_1_26_lc_trk_g2_5
T_1_26_wire_logic_cluster/lc_0/in_1

T_4_27_wire_logic_cluster/lc_4/out
T_3_27_sp4_h_l_0
T_0_27_span4_horz_32
T_2_23_sp4_v_t_39
T_1_25_lc_trk_g1_2
T_1_25_wire_logic_cluster/lc_3/in_0

T_4_27_wire_logic_cluster/lc_4/out
T_3_27_sp4_h_l_0
T_2_23_sp4_v_t_37
T_2_26_lc_trk_g0_5
T_2_26_wire_logic_cluster/lc_3/in_0

T_4_27_wire_logic_cluster/lc_4/out
T_3_27_sp4_h_l_0
T_2_27_sp4_v_t_37
T_2_28_lc_trk_g3_5
T_2_28_wire_logic_cluster/lc_3/in_1

T_4_27_wire_logic_cluster/lc_4/out
T_4_27_lc_trk_g3_4
T_4_27_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n10450
T_3_25_wire_logic_cluster/lc_1/cout
T_3_25_wire_logic_cluster/lc_2/in_3

Net : neo_pixel_transmitter_t0_24
T_2_17_wire_logic_cluster/lc_5/out
T_2_17_lc_trk_g0_5
T_2_17_wire_logic_cluster/lc_6/in_3

T_2_17_wire_logic_cluster/lc_5/out
T_2_17_lc_trk_g0_5
T_2_17_input_2_5
T_2_17_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n9
T_2_17_wire_logic_cluster/lc_6/out
T_3_16_sp4_v_t_45
T_3_20_sp4_v_t_46
T_3_24_lc_trk_g1_3
T_3_24_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n10451
T_3_25_wire_logic_cluster/lc_2/cout
T_3_25_wire_logic_cluster/lc_3/in_3

Net : timer_24
T_3_20_wire_logic_cluster/lc_0/out
T_3_16_sp12_v_t_23
T_3_24_lc_trk_g3_0
T_3_24_input_2_3
T_3_24_wire_logic_cluster/lc_3/in_2

T_3_20_wire_logic_cluster/lc_0/out
T_3_20_lc_trk_g3_0
T_3_20_wire_logic_cluster/lc_0/in_1

T_3_20_wire_logic_cluster/lc_0/out
T_3_16_sp12_v_t_23
T_3_14_sp4_v_t_47
T_2_17_lc_trk_g3_7
T_2_17_wire_logic_cluster/lc_5/in_3

End 

Net : current_pin_0
T_17_17_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_40
T_14_18_sp4_h_l_10
T_10_18_sp4_h_l_10
T_6_18_sp4_h_l_10
T_7_18_lc_trk_g3_2
T_7_18_wire_logic_cluster/lc_4/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_40
T_14_18_sp4_h_l_10
T_10_18_sp4_h_l_10
T_9_14_sp4_v_t_47
T_9_17_lc_trk_g1_7
T_9_17_wire_logic_cluster/lc_6/in_0

T_17_17_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_40
T_14_14_sp4_h_l_5
T_10_14_sp4_h_l_1
T_12_14_lc_trk_g2_4
T_12_14_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_40
T_14_18_sp4_h_l_10
T_10_18_sp4_h_l_10
T_9_14_sp4_v_t_47
T_9_17_lc_trk_g1_7
T_9_17_wire_logic_cluster/lc_2/in_0

T_17_17_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_40
T_14_18_sp4_h_l_10
T_10_18_sp4_h_l_10
T_9_18_lc_trk_g0_2
T_9_18_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g1_0
T_17_16_wire_logic_cluster/lc_7/in_0

T_17_17_wire_logic_cluster/lc_0/out
T_14_17_sp12_h_l_0
T_2_17_sp12_h_l_0
T_5_17_lc_trk_g1_0
T_5_17_wire_logic_cluster/lc_2/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_14_17_sp12_h_l_0
T_2_17_sp12_h_l_0
T_5_17_lc_trk_g1_0
T_5_17_wire_logic_cluster/lc_0/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g1_0
T_17_16_wire_logic_cluster/lc_1/in_0

T_17_17_wire_logic_cluster/lc_0/out
T_17_17_sp4_h_l_5
T_16_13_sp4_v_t_47
T_15_16_lc_trk_g3_7
T_15_16_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_40
T_14_18_sp4_h_l_10
T_10_18_sp4_h_l_10
T_9_14_sp4_v_t_47
T_9_17_lc_trk_g1_7
T_9_17_wire_logic_cluster/lc_5/in_1

T_17_17_wire_logic_cluster/lc_0/out
T_17_17_sp4_h_l_5
T_16_17_sp4_v_t_46
T_15_20_lc_trk_g3_6
T_15_20_wire_logic_cluster/lc_4/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_14_17_sp12_h_l_0
T_13_17_lc_trk_g1_0
T_13_17_wire_logic_cluster/lc_6/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_17_17_sp4_h_l_5
T_16_17_sp4_v_t_46
T_15_20_lc_trk_g3_6
T_15_20_wire_logic_cluster/lc_5/in_0

T_17_17_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_45
T_14_19_sp4_h_l_1
T_14_19_lc_trk_g1_4
T_14_19_input_2_1
T_14_19_wire_logic_cluster/lc_1/in_2

T_17_17_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_40
T_14_18_sp4_h_l_10
T_10_18_sp4_h_l_10
T_9_18_lc_trk_g0_2
T_9_18_wire_logic_cluster/lc_5/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_45
T_17_19_lc_trk_g1_0
T_17_19_wire_logic_cluster/lc_7/in_0

T_17_17_wire_logic_cluster/lc_0/out
T_17_17_sp4_h_l_5
T_16_17_sp4_v_t_46
T_15_19_lc_trk_g0_0
T_15_19_wire_logic_cluster/lc_1/in_1

T_17_17_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_45
T_17_19_lc_trk_g1_0
T_17_19_wire_logic_cluster/lc_0/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_17_17_sp4_h_l_5
T_16_17_sp4_v_t_46
T_16_19_lc_trk_g3_3
T_16_19_wire_logic_cluster/lc_5/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_17_17_sp4_h_l_5
T_16_17_sp4_v_t_46
T_15_20_lc_trk_g3_6
T_15_20_wire_logic_cluster/lc_6/in_1

T_17_17_wire_logic_cluster/lc_0/out
T_14_17_sp12_h_l_0
T_14_17_lc_trk_g0_3
T_14_17_wire_logic_cluster/lc_0/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_17_17_sp4_h_l_5
T_16_17_sp4_v_t_46
T_16_19_lc_trk_g3_3
T_16_19_wire_logic_cluster/lc_7/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g1_0
T_17_16_wire_logic_cluster/lc_4/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_40
T_17_15_lc_trk_g3_0
T_17_15_wire_logic_cluster/lc_6/in_1

T_17_17_wire_logic_cluster/lc_0/out
T_17_17_sp4_h_l_5
T_16_17_sp4_v_t_46
T_15_20_lc_trk_g3_6
T_15_20_wire_logic_cluster/lc_0/in_1

T_17_17_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_45
T_17_19_lc_trk_g1_0
T_17_19_wire_logic_cluster/lc_4/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_17_17_sp4_h_l_5
T_13_17_sp4_h_l_8
T_14_17_lc_trk_g2_0
T_14_17_wire_logic_cluster/lc_5/in_1

T_17_17_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_40
T_14_18_sp4_h_l_10
T_14_18_lc_trk_g0_7
T_14_18_wire_logic_cluster/lc_6/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_14_17_sp12_h_l_0
T_14_17_lc_trk_g0_3
T_14_17_input_2_1
T_14_17_wire_logic_cluster/lc_1/in_2

T_17_17_wire_logic_cluster/lc_0/out
T_17_17_sp4_h_l_5
T_16_17_sp4_v_t_46
T_16_19_lc_trk_g3_3
T_16_19_wire_logic_cluster/lc_0/in_0

T_17_17_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_45
T_14_19_sp4_h_l_1
T_14_19_lc_trk_g1_4
T_14_19_wire_logic_cluster/lc_4/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_14_17_sp12_h_l_0
T_13_17_lc_trk_g1_0
T_13_17_wire_logic_cluster/lc_2/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_45
T_14_19_sp4_h_l_1
T_14_19_lc_trk_g0_4
T_14_19_wire_logic_cluster/lc_5/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_40
T_14_18_sp4_h_l_10
T_14_18_lc_trk_g0_7
T_14_18_wire_logic_cluster/lc_0/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_40
T_14_18_sp4_h_l_10
T_10_18_sp4_h_l_10
T_9_14_sp4_v_t_47
T_9_17_lc_trk_g1_7
T_9_17_input_2_0
T_9_17_wire_logic_cluster/lc_0/in_2

T_17_17_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_40
T_14_18_sp4_h_l_10
T_13_14_sp4_v_t_38
T_12_15_lc_trk_g2_6
T_12_15_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_45
T_14_15_sp4_h_l_8
T_13_15_lc_trk_g1_0
T_13_15_wire_logic_cluster/lc_4/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_45
T_14_19_sp4_h_l_1
T_13_19_lc_trk_g1_1
T_13_19_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_17_17_sp4_h_l_5
T_13_17_sp4_h_l_8
T_12_13_sp4_v_t_36
T_11_15_lc_trk_g1_1
T_11_15_input_2_0
T_11_15_wire_logic_cluster/lc_0/in_2

T_17_17_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g1_0
T_17_16_wire_logic_cluster/lc_0/in_1

T_17_17_wire_logic_cluster/lc_0/out
T_17_17_sp4_h_l_5
T_16_17_lc_trk_g1_5
T_16_17_wire_logic_cluster/lc_5/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_17_17_sp4_h_l_5
T_13_17_sp4_h_l_8
T_12_13_sp4_v_t_36
T_11_16_lc_trk_g2_4
T_11_16_input_2_0
T_11_16_wire_logic_cluster/lc_0/in_2

T_17_17_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g3_0
T_17_17_wire_logic_cluster/lc_0/in_1

End 

Net : n52_adj_770
T_14_19_wire_logic_cluster/lc_6/out
T_14_20_lc_trk_g1_6
T_14_20_wire_logic_cluster/lc_4/in_3

End 

Net : n55_adj_767
T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp4_h_l_8
T_17_20_lc_trk_g2_5
T_17_20_wire_logic_cluster/lc_6/in_3

End 

Net : n149
T_15_19_wire_logic_cluster/lc_4/out
T_14_19_sp4_h_l_0
T_13_19_lc_trk_g0_0
T_13_19_wire_logic_cluster/lc_1/in_1

T_15_19_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_40
T_12_18_sp4_h_l_11
T_11_14_sp4_v_t_46
T_12_14_sp4_h_l_4
T_13_14_lc_trk_g3_4
T_13_14_wire_logic_cluster/lc_2/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_14_19_sp4_h_l_0
T_10_19_sp4_h_l_0
T_9_15_sp4_v_t_40
T_10_15_sp4_h_l_10
T_9_15_lc_trk_g1_2
T_9_15_wire_logic_cluster/lc_6/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_40
T_12_18_sp4_h_l_5
T_8_18_sp4_h_l_5
T_7_14_sp4_v_t_47
T_7_16_lc_trk_g2_2
T_7_16_wire_logic_cluster/lc_5/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_40
T_12_18_sp4_h_l_11
T_11_14_sp4_v_t_46
T_10_16_lc_trk_g2_3
T_10_16_wire_logic_cluster/lc_0/in_1

T_15_19_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_40
T_12_18_sp4_h_l_11
T_11_14_sp4_v_t_46
T_11_17_lc_trk_g0_6
T_11_17_wire_logic_cluster/lc_1/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_40
T_12_18_sp4_h_l_5
T_11_14_sp4_v_t_40
T_11_16_lc_trk_g2_5
T_11_16_wire_logic_cluster/lc_2/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_40
T_12_18_sp4_h_l_11
T_11_14_sp4_v_t_46
T_10_16_lc_trk_g2_3
T_10_16_wire_logic_cluster/lc_4/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_14_19_sp4_h_l_0
T_10_19_sp4_h_l_0
T_9_15_sp4_v_t_40
T_9_16_lc_trk_g3_0
T_9_16_wire_logic_cluster/lc_6/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_8_19_sp12_h_l_0
T_7_7_sp12_v_t_23
T_7_17_lc_trk_g3_4
T_7_17_wire_logic_cluster/lc_4/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_40
T_12_18_sp4_h_l_5
T_8_18_sp4_h_l_5
T_9_18_lc_trk_g2_5
T_9_18_wire_logic_cluster/lc_0/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_44
T_16_17_lc_trk_g3_1
T_16_17_wire_logic_cluster/lc_3/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_13_19_sp4_h_l_5
T_12_15_sp4_v_t_40
T_12_16_lc_trk_g3_0
T_12_16_wire_logic_cluster/lc_4/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_44
T_13_15_sp4_h_l_9
T_14_15_lc_trk_g3_1
T_14_15_wire_logic_cluster/lc_7/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_44
T_13_15_sp4_h_l_9
T_14_15_lc_trk_g3_1
T_14_15_wire_logic_cluster/lc_1/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_44
T_15_16_lc_trk_g3_4
T_15_16_wire_logic_cluster/lc_7/in_0

T_15_19_wire_logic_cluster/lc_4/out
T_15_11_sp12_v_t_23
T_15_15_lc_trk_g2_0
T_15_15_wire_logic_cluster/lc_3/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_15_11_sp12_v_t_23
T_15_21_lc_trk_g2_4
T_15_21_wire_logic_cluster/lc_5/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_44
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_3/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_44
T_15_16_lc_trk_g3_4
T_15_16_wire_logic_cluster/lc_2/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g1_4
T_15_18_wire_logic_cluster/lc_4/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g1_4
T_15_18_wire_logic_cluster/lc_6/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g1_4
T_15_18_wire_logic_cluster/lc_0/in_3

End 

Net : n150
T_13_19_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g0_1
T_13_18_wire_logic_cluster/lc_2/in_1

End 

Net : n45_adj_772
T_13_18_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g3_2
T_14_19_wire_logic_cluster/lc_6/in_3

End 

Net : n13465
T_9_17_wire_logic_cluster/lc_4/out
T_10_17_sp12_h_l_0
T_15_17_lc_trk_g1_4
T_15_17_wire_logic_cluster/lc_4/in_3

End 

Net : n13362
T_15_17_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_40
T_15_19_lc_trk_g1_0
T_15_19_wire_logic_cluster/lc_4/in_3

End 

Net : n13146
T_7_18_wire_logic_cluster/lc_4/out
T_8_17_sp4_v_t_41
T_9_17_sp4_h_l_9
T_9_17_lc_trk_g0_4
T_9_17_wire_logic_cluster/lc_4/in_0

End 

Net : n7249
T_17_20_wire_logic_cluster/lc_6/out
T_17_17_sp4_v_t_36
T_17_18_lc_trk_g2_4
T_17_18_wire_logic_cluster/lc_1/in_3

T_17_20_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_40
T_15_18_sp4_h_l_11
T_16_18_lc_trk_g3_3
T_16_18_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_6/out
T_16_20_sp12_h_l_0
T_16_20_lc_trk_g1_3
T_16_20_wire_logic_cluster/lc_0/cen

T_17_20_wire_logic_cluster/lc_6/out
T_16_20_sp12_h_l_0
T_16_20_lc_trk_g1_3
T_16_20_wire_logic_cluster/lc_0/cen

End 

Net : n7409
T_17_18_wire_logic_cluster/lc_1/out
T_13_18_sp12_h_l_1
T_17_18_sp4_h_l_4
T_16_18_lc_trk_g0_4
T_16_18_wire_logic_cluster/lc_5/s_r

End 

Net : nx.n8
T_4_20_wire_logic_cluster/lc_3/out
T_4_17_sp4_v_t_46
T_4_21_sp4_v_t_39
T_3_24_lc_trk_g2_7
T_3_24_wire_logic_cluster/lc_4/in_1

End 

Net : neo_pixel_transmitter_t0_25
T_4_20_wire_logic_cluster/lc_0/out
T_4_20_lc_trk_g0_0
T_4_20_wire_logic_cluster/lc_3/in_1

T_4_20_wire_logic_cluster/lc_0/out
T_4_20_lc_trk_g0_0
T_4_20_input_2_0
T_4_20_wire_logic_cluster/lc_0/in_2

End 

Net : n13471
T_15_16_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g0_4
T_15_17_wire_logic_cluster/lc_4/in_0

End 

Net : pin_out_15
T_15_21_wire_logic_cluster/lc_5/out
T_16_20_sp4_v_t_43
T_16_16_sp4_v_t_39
T_17_16_sp4_h_l_7
T_17_16_lc_trk_g0_2
T_17_16_wire_logic_cluster/lc_7/in_1

T_15_21_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g3_5
T_15_21_wire_logic_cluster/lc_5/in_1

T_15_21_wire_logic_cluster/lc_5/out
T_15_21_sp12_h_l_1
T_27_21_sp12_h_l_1
T_33_21_lc_trk_g0_5
T_33_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : nx.n10452
T_3_25_wire_logic_cluster/lc_3/cout
T_3_25_wire_logic_cluster/lc_4/in_3

End 

Net : n13165
T_17_16_wire_logic_cluster/lc_7/out
T_17_16_lc_trk_g2_7
T_17_16_wire_logic_cluster/lc_2/in_3

End 

Net : n13468
T_17_16_wire_logic_cluster/lc_2/out
T_15_16_sp4_h_l_1
T_15_16_lc_trk_g1_4
T_15_16_wire_logic_cluster/lc_4/in_3

End 

Net : n13462_cascade_
T_9_17_wire_logic_cluster/lc_3/ltout
T_9_17_wire_logic_cluster/lc_4/in_2

End 

Net : n13153
T_9_17_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g2_6
T_9_17_wire_logic_cluster/lc_3/in_3

End 

Net : neo_pixel_transmitter_t0_26
T_2_21_wire_logic_cluster/lc_3/out
T_2_22_lc_trk_g1_3
T_2_22_wire_logic_cluster/lc_1/in_3

T_2_21_wire_logic_cluster/lc_3/out
T_2_21_lc_trk_g1_3
T_2_21_wire_logic_cluster/lc_3/in_3

End 

Net : nx.n7_adj_597
T_2_22_wire_logic_cluster/lc_1/out
T_0_22_span4_horz_10
T_5_22_sp4_h_l_1
T_4_22_sp4_v_t_42
T_3_24_lc_trk_g1_7
T_3_24_wire_logic_cluster/lc_5/in_1

End 

Net : n13162
T_12_14_wire_logic_cluster/lc_3/out
T_12_14_sp4_h_l_11
T_15_14_sp4_v_t_46
T_15_16_lc_trk_g2_3
T_15_16_wire_logic_cluster/lc_4/in_1

End 

Net : pin_out_0
T_7_16_wire_logic_cluster/lc_5/out
T_7_15_sp4_v_t_42
T_7_18_lc_trk_g0_2
T_7_18_wire_logic_cluster/lc_4/in_0

T_7_16_wire_logic_cluster/lc_5/out
T_7_16_lc_trk_g2_5
T_7_16_input_2_5
T_7_16_wire_logic_cluster/lc_5/in_2

T_7_16_wire_logic_cluster/lc_5/out
T_7_16_sp12_h_l_1
T_18_16_sp12_v_t_22
T_7_28_sp12_h_l_1
T_6_28_sp12_v_t_22
T_6_33_lc_trk_g0_6
T_6_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : pin_out_14
T_15_16_wire_logic_cluster/lc_2/out
T_15_16_sp4_h_l_9
T_17_16_lc_trk_g2_4
T_17_16_wire_logic_cluster/lc_7/in_3

T_15_16_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g3_2
T_15_16_wire_logic_cluster/lc_2/in_1

T_15_16_wire_logic_cluster/lc_2/out
T_15_6_sp12_v_t_23
T_16_6_sp12_h_l_0
T_28_6_sp12_h_l_0
T_33_6_lc_trk_g1_3
T_33_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : n13152_cascade_
T_9_17_wire_logic_cluster/lc_2/ltout
T_9_17_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n10888
T_1_26_wire_logic_cluster/lc_0/cout
T_1_26_wire_logic_cluster/lc_1/in_3

Net : timer_25
T_3_20_wire_logic_cluster/lc_1/out
T_4_20_sp4_h_l_2
T_3_20_sp4_v_t_45
T_3_24_lc_trk_g0_0
T_3_24_input_2_4
T_3_24_wire_logic_cluster/lc_4/in_2

T_3_20_wire_logic_cluster/lc_1/out
T_3_20_lc_trk_g3_1
T_3_20_wire_logic_cluster/lc_1/in_1

T_3_20_wire_logic_cluster/lc_1/out
T_4_20_lc_trk_g0_1
T_4_20_wire_logic_cluster/lc_0/in_1

End 

Net : n13147
T_9_18_wire_logic_cluster/lc_3/out
T_9_17_lc_trk_g0_3
T_9_17_wire_logic_cluster/lc_4/in_3

End 

Net : n13164_cascade_
T_17_16_wire_logic_cluster/lc_1/ltout
T_17_16_wire_logic_cluster/lc_2/in_2

End 

Net : pin_out_12
T_15_15_wire_logic_cluster/lc_3/out
T_15_12_sp4_v_t_46
T_16_16_sp4_h_l_11
T_17_16_lc_trk_g3_3
T_17_16_wire_logic_cluster/lc_1/in_3

T_15_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g1_3
T_15_15_wire_logic_cluster/lc_3/in_1

T_15_15_wire_logic_cluster/lc_3/out
T_15_14_sp12_v_t_22
T_15_2_sp12_v_t_22
T_16_2_sp12_h_l_1
T_28_2_sp12_h_l_1
T_33_2_lc_trk_g1_2
T_33_2_wire_io_cluster/io_1/D_OUT_0

End 

Net : pin_out_13
T_14_15_wire_logic_cluster/lc_7/out
T_14_12_sp4_v_t_38
T_15_16_sp4_h_l_3
T_17_16_lc_trk_g2_6
T_17_16_wire_logic_cluster/lc_1/in_1

T_14_15_wire_logic_cluster/lc_7/out
T_14_15_lc_trk_g0_7
T_14_15_input_2_7
T_14_15_wire_logic_cluster/lc_7/in_2

T_14_15_wire_logic_cluster/lc_7/out
T_12_15_sp12_h_l_1
T_24_15_sp12_h_l_1
T_30_15_sp4_h_l_6
T_33_15_span4_vert_t_15
T_33_17_lc_trk_g1_3
T_33_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : pin_out_1
T_7_17_wire_logic_cluster/lc_4/out
T_7_18_lc_trk_g1_4
T_7_18_wire_logic_cluster/lc_4/in_1

T_7_17_wire_logic_cluster/lc_4/out
T_7_17_lc_trk_g0_4
T_7_17_input_2_4
T_7_17_wire_logic_cluster/lc_4/in_2

T_7_17_wire_logic_cluster/lc_4/out
T_6_17_sp4_h_l_0
T_5_17_sp4_v_t_37
T_5_21_sp4_v_t_45
T_5_25_sp4_v_t_46
T_5_29_sp4_v_t_42
T_1_33_span4_horz_r_1
T_2_33_lc_trk_g0_5
T_2_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : n13364_cascade_
T_13_19_wire_logic_cluster/lc_0/ltout
T_13_19_wire_logic_cluster/lc_1/in_2

End 

Net : n13453
T_9_18_wire_logic_cluster/lc_6/out
T_10_15_sp4_v_t_37
T_11_19_sp4_h_l_0
T_13_19_lc_trk_g2_5
T_13_19_wire_logic_cluster/lc_0/in_1

End 

Net : n13450
T_5_18_wire_logic_cluster/lc_1/out
T_0_18_span12_horz_1
T_9_18_lc_trk_g1_2
T_9_18_wire_logic_cluster/lc_6/in_3

End 

Net : n13171
T_5_17_wire_logic_cluster/lc_2/out
T_5_16_sp4_v_t_36
T_5_18_lc_trk_g2_1
T_5_18_wire_logic_cluster/lc_1/in_0

End 

Net : pin_out_11
T_12_16_wire_logic_cluster/lc_4/out
T_12_12_sp4_v_t_45
T_12_14_lc_trk_g3_0
T_12_14_wire_logic_cluster/lc_3/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g1_4
T_12_16_wire_logic_cluster/lc_4/in_1

T_12_16_wire_logic_cluster/lc_4/out
T_13_16_sp12_h_l_0
T_12_4_sp12_v_t_23
T_0_4_span12_horz_0
T_2_4_sp4_h_l_3
T_0_4_span4_horz_43
T_0_1_span4_vert_t_11
T_0_3_lc_trk_g1_7
T_0_3_wire_io_cluster/io_0/D_OUT_0

End 

Net : n7249_cascade_
T_17_20_wire_logic_cluster/lc_6/ltout
T_17_20_wire_logic_cluster/lc_7/in_2

End 

Net : n7395
T_17_20_wire_logic_cluster/lc_7/out
T_15_20_sp12_h_l_1
T_16_20_lc_trk_g1_5
T_16_20_wire_logic_cluster/lc_5/s_r

T_17_20_wire_logic_cluster/lc_7/out
T_15_20_sp12_h_l_1
T_16_20_lc_trk_g1_5
T_16_20_wire_logic_cluster/lc_5/s_r

End 

Net : current_pin_1
T_17_17_wire_logic_cluster/lc_1/out
T_13_17_sp12_h_l_1
T_0_17_span12_horz_1
T_9_17_lc_trk_g0_2
T_9_17_wire_logic_cluster/lc_3/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_16_lc_trk_g0_1
T_17_16_wire_logic_cluster/lc_2/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_14_sp12_v_t_22
T_6_14_sp12_h_l_1
T_5_14_sp12_v_t_22
T_5_18_lc_trk_g3_1
T_5_18_wire_logic_cluster/lc_1/in_3

T_17_17_wire_logic_cluster/lc_1/out
T_13_17_sp12_h_l_1
T_13_17_lc_trk_g1_2
T_13_17_wire_logic_cluster/lc_6/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_17_sp4_h_l_7
T_13_17_sp4_h_l_3
T_13_17_lc_trk_g0_6
T_13_17_wire_logic_cluster/lc_7/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_47
T_14_19_sp4_h_l_10
T_14_19_lc_trk_g1_7
T_14_19_wire_logic_cluster/lc_1/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_17_sp4_h_l_7
T_16_17_sp4_v_t_36
T_15_20_lc_trk_g2_4
T_15_20_wire_logic_cluster/lc_5/in_3

T_17_17_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_47
T_17_19_lc_trk_g1_2
T_17_19_wire_logic_cluster/lc_0/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_47
T_14_19_sp4_h_l_10
T_14_19_lc_trk_g1_7
T_14_19_wire_logic_cluster/lc_2/in_0

T_17_17_wire_logic_cluster/lc_1/out
T_17_17_sp4_h_l_7
T_16_17_sp4_v_t_36
T_15_19_lc_trk_g1_1
T_15_19_wire_logic_cluster/lc_1/in_3

T_17_17_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_47
T_17_19_lc_trk_g1_2
T_17_19_wire_logic_cluster/lc_1/in_0

T_17_17_wire_logic_cluster/lc_1/out
T_17_17_sp4_h_l_7
T_16_17_sp4_v_t_36
T_15_19_lc_trk_g1_1
T_15_19_wire_logic_cluster/lc_2/in_0

T_17_17_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_47
T_16_19_lc_trk_g2_2
T_16_19_wire_logic_cluster/lc_5/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_17_sp4_h_l_7
T_16_17_sp4_v_t_36
T_15_20_lc_trk_g2_4
T_15_20_wire_logic_cluster/lc_6/in_0

T_17_17_wire_logic_cluster/lc_1/out
T_13_17_sp12_h_l_1
T_14_17_lc_trk_g0_5
T_14_17_wire_logic_cluster/lc_0/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_47
T_16_19_lc_trk_g2_2
T_16_19_wire_logic_cluster/lc_7/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_16_lc_trk_g0_1
T_17_16_wire_logic_cluster/lc_4/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_14_sp12_v_t_22
T_17_15_lc_trk_g2_6
T_17_15_input_2_6
T_17_15_wire_logic_cluster/lc_6/in_2

T_17_17_wire_logic_cluster/lc_1/out
T_17_17_sp4_h_l_7
T_16_17_sp4_v_t_36
T_15_20_lc_trk_g2_4
T_15_20_wire_logic_cluster/lc_0/in_0

T_17_17_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_47
T_17_19_lc_trk_g1_2
T_17_19_wire_logic_cluster/lc_4/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_14_sp4_v_t_42
T_14_18_sp4_h_l_0
T_14_18_lc_trk_g0_5
T_14_18_wire_logic_cluster/lc_6/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_13_17_sp12_h_l_1
T_14_17_lc_trk_g0_5
T_14_17_wire_logic_cluster/lc_1/in_0

T_17_17_wire_logic_cluster/lc_1/out
T_13_17_sp12_h_l_1
T_14_17_lc_trk_g0_5
T_14_17_wire_logic_cluster/lc_5/in_0

T_17_17_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_47
T_16_19_lc_trk_g2_2
T_16_19_input_2_0
T_16_19_wire_logic_cluster/lc_0/in_2

T_17_17_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_47
T_14_19_sp4_h_l_10
T_14_19_lc_trk_g1_7
T_14_19_wire_logic_cluster/lc_4/in_0

T_17_17_wire_logic_cluster/lc_1/out
T_17_17_sp4_h_l_7
T_13_17_sp4_h_l_3
T_13_17_lc_trk_g0_6
T_13_17_input_2_2
T_13_17_wire_logic_cluster/lc_2/in_2

T_17_17_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_47
T_14_19_sp4_h_l_10
T_14_19_lc_trk_g1_7
T_14_19_wire_logic_cluster/lc_5/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_14_sp4_v_t_42
T_14_18_sp4_h_l_0
T_14_18_lc_trk_g0_5
T_14_18_wire_logic_cluster/lc_0/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_7
T_10_15_lc_trk_g1_2
T_10_15_wire_logic_cluster/lc_0/in_3

T_17_17_wire_logic_cluster/lc_1/out
T_16_17_sp4_h_l_10
T_15_13_sp4_v_t_38
T_14_16_lc_trk_g2_6
T_14_16_wire_logic_cluster/lc_2/in_0

T_17_17_wire_logic_cluster/lc_1/out
T_16_17_sp4_h_l_10
T_15_13_sp4_v_t_38
T_14_16_lc_trk_g2_6
T_14_16_wire_logic_cluster/lc_6/in_0

T_17_17_wire_logic_cluster/lc_1/out
T_13_17_sp12_h_l_1
T_0_17_span12_horz_1
T_9_17_lc_trk_g0_2
T_9_17_wire_logic_cluster/lc_0/in_0

T_17_17_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_47
T_14_19_sp4_h_l_10
T_13_19_lc_trk_g1_2
T_13_19_wire_logic_cluster/lc_3/in_0

T_17_17_wire_logic_cluster/lc_1/out
T_18_16_lc_trk_g3_1
T_18_16_wire_logic_cluster/lc_5/in_3

T_17_17_wire_logic_cluster/lc_1/out
T_17_17_sp4_h_l_7
T_16_17_lc_trk_g1_7
T_16_17_wire_logic_cluster/lc_5/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_15_15_lc_trk_g3_4
T_15_15_wire_logic_cluster/lc_4/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_17_sp4_h_l_7
T_17_17_lc_trk_g0_2
T_17_17_wire_logic_cluster/lc_1/in_1

End 

Net : current_pin_2
T_17_17_wire_logic_cluster/lc_2/out
T_17_17_sp4_h_l_9
T_13_17_sp4_h_l_0
T_9_17_sp4_h_l_0
T_9_17_lc_trk_g0_5
T_9_17_wire_logic_cluster/lc_3/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_17_16_lc_trk_g3_1
T_17_16_wire_logic_cluster/lc_2/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_17_sp4_h_l_9
T_13_17_sp4_h_l_0
T_9_17_sp4_h_l_0
T_9_17_lc_trk_g0_5
T_9_17_wire_logic_cluster/lc_4/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_17_15_sp12_v_t_23
T_6_15_sp12_h_l_0
T_5_15_sp12_v_t_23
T_5_18_lc_trk_g2_3
T_5_18_input_2_1
T_5_18_wire_logic_cluster/lc_1/in_2

T_17_17_wire_logic_cluster/lc_2/out
T_17_17_sp4_h_l_9
T_13_17_sp4_h_l_0
T_16_13_sp4_v_t_43
T_15_16_lc_trk_g3_3
T_15_16_wire_logic_cluster/lc_4/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_14_18_sp4_h_l_9
T_10_18_sp4_h_l_9
T_9_18_lc_trk_g0_1
T_9_18_wire_logic_cluster/lc_6/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_17_17_sp4_h_l_9
T_13_17_sp4_h_l_0
T_9_17_sp4_h_l_0
T_11_17_lc_trk_g3_5
T_11_17_wire_logic_cluster/lc_5/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_18_16_lc_trk_g3_2
T_18_16_wire_logic_cluster/lc_2/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_14_18_sp4_h_l_9
T_13_18_sp4_v_t_44
T_13_19_lc_trk_g2_4
T_13_19_wire_logic_cluster/lc_4/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_17_sp4_h_l_9
T_16_17_sp4_v_t_38
T_15_19_lc_trk_g1_3
T_15_19_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_17_sp4_h_l_9
T_16_17_sp4_v_t_38
T_16_19_lc_trk_g2_3
T_16_19_wire_logic_cluster/lc_6/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_37
T_15_20_sp4_h_l_5
T_14_20_lc_trk_g0_5
T_14_20_wire_logic_cluster/lc_6/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_17_sp4_h_l_9
T_16_17_sp4_v_t_38
T_15_20_lc_trk_g2_6
T_15_20_input_2_6
T_15_20_wire_logic_cluster/lc_6/in_2

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_17_15_lc_trk_g2_4
T_17_15_wire_logic_cluster/lc_6/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_17_sp4_h_l_9
T_13_17_sp4_h_l_0
T_14_17_lc_trk_g3_0
T_14_17_wire_logic_cluster/lc_4/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_17_17_sp4_h_l_9
T_16_17_sp4_v_t_38
T_15_20_lc_trk_g2_6
T_15_20_input_2_0
T_15_20_wire_logic_cluster/lc_0/in_2

T_17_17_wire_logic_cluster/lc_2/out
T_17_17_sp4_h_l_9
T_13_17_sp4_h_l_9
T_14_17_lc_trk_g3_1
T_14_17_wire_logic_cluster/lc_1/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_15_sp12_v_t_23
T_6_15_sp12_h_l_0
T_10_15_lc_trk_g0_3
T_10_15_wire_logic_cluster/lc_0/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_37
T_15_16_sp4_h_l_0
T_14_16_lc_trk_g1_0
T_14_16_wire_logic_cluster/lc_2/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_37
T_15_16_sp4_h_l_0
T_14_16_lc_trk_g1_0
T_14_16_wire_logic_cluster/lc_6/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_15_sp12_v_t_23
T_6_15_sp12_h_l_0
T_11_15_lc_trk_g1_4
T_11_15_wire_logic_cluster/lc_2/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_17_sp4_h_l_9
T_13_17_sp4_h_l_0
T_13_17_lc_trk_g1_5
T_13_17_wire_logic_cluster/lc_5/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_37
T_15_16_sp4_h_l_0
T_11_16_sp4_h_l_3
T_12_16_lc_trk_g2_3
T_12_16_wire_logic_cluster/lc_2/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_18_16_lc_trk_g3_2
T_18_16_wire_logic_cluster/lc_5/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_17_sp4_h_l_9
T_13_17_sp4_h_l_0
T_12_17_lc_trk_g1_0
T_12_17_wire_logic_cluster/lc_0/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_17_sp4_h_l_9
T_13_17_sp4_h_l_0
T_14_17_lc_trk_g3_0
T_14_17_wire_logic_cluster/lc_3/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_44
T_17_16_lc_trk_g3_1
T_17_16_wire_logic_cluster/lc_0/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_17_sp4_h_l_9
T_13_17_sp4_h_l_0
T_15_17_lc_trk_g2_5
T_15_17_wire_logic_cluster/lc_6/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_17_sp4_h_l_9
T_17_17_lc_trk_g1_4
T_17_17_wire_logic_cluster/lc_2/in_1

End 

Net : pin_out_6
T_10_16_wire_logic_cluster/lc_0/out
T_9_17_lc_trk_g1_0
T_9_17_wire_logic_cluster/lc_6/in_3

T_10_16_wire_logic_cluster/lc_0/out
T_10_16_lc_trk_g0_0
T_10_16_input_2_0
T_10_16_wire_logic_cluster/lc_0/in_2

T_10_16_wire_logic_cluster/lc_0/out
T_10_12_sp12_v_t_23
T_0_24_span12_horz_4
T_4_24_sp4_h_l_7
T_3_24_sp4_v_t_36
T_0_28_span4_horz_12
T_0_28_lc_trk_g0_4
T_0_28_wire_io_cluster/io_0/D_OUT_0

End 

Net : pin_out_2
T_9_15_wire_logic_cluster/lc_6/out
T_9_14_sp4_v_t_44
T_9_18_lc_trk_g1_1
T_9_18_wire_logic_cluster/lc_3/in_1

T_9_15_wire_logic_cluster/lc_6/out
T_9_15_lc_trk_g3_6
T_9_15_wire_logic_cluster/lc_6/in_1

T_9_15_wire_logic_cluster/lc_6/out
T_9_14_sp4_v_t_44
T_6_18_sp4_h_l_9
T_2_18_sp4_h_l_0
T_0_18_span4_horz_37
T_0_18_span4_vert_t_14
T_0_20_lc_trk_g1_2
T_0_20_wire_io_cluster/io_1/D_OUT_0

End 

Net : n13170
T_5_17_wire_logic_cluster/lc_0/out
T_5_18_lc_trk_g0_0
T_5_18_wire_logic_cluster/lc_1/in_1

End 

Net : pin_out_7
T_10_16_wire_logic_cluster/lc_4/out
T_9_17_lc_trk_g1_4
T_9_17_wire_logic_cluster/lc_6/in_1

T_10_16_wire_logic_cluster/lc_4/out
T_10_16_lc_trk_g2_4
T_10_16_input_2_4
T_10_16_wire_logic_cluster/lc_4/in_2

T_10_16_wire_logic_cluster/lc_4/out
T_3_16_sp12_h_l_0
T_2_16_sp12_v_t_23
T_0_28_span12_horz_20
T_0_28_lc_trk_g1_4
T_0_28_wire_io_cluster/io_1/D_OUT_0

End 

Net : pin_out_10
T_13_14_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g2_2
T_12_14_wire_logic_cluster/lc_3/in_1

T_13_14_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g3_2
T_13_14_wire_logic_cluster/lc_2/in_1

T_13_14_wire_logic_cluster/lc_2/out
T_8_14_sp12_h_l_0
T_7_2_sp12_v_t_23
T_7_4_sp4_v_t_43
T_4_4_sp4_h_l_6
T_3_0_span4_vert_43
T_3_0_lc_trk_g0_3
T_3_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : pin_out_4
T_11_17_wire_logic_cluster/lc_1/out
T_10_17_sp4_h_l_10
T_9_17_lc_trk_g1_2
T_9_17_wire_logic_cluster/lc_2/in_3

T_11_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g3_1
T_11_17_wire_logic_cluster/lc_1/in_1

T_11_17_wire_logic_cluster/lc_1/out
T_11_6_sp12_v_t_22
T_11_5_sp4_v_t_46
T_8_5_sp4_h_l_11
T_4_5_sp4_h_l_7
T_0_5_span4_horz_14
T_0_5_lc_trk_g0_6
T_0_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : pin_out_3
T_9_18_wire_logic_cluster/lc_0/out
T_9_18_lc_trk_g1_0
T_9_18_wire_logic_cluster/lc_3/in_0

T_9_18_wire_logic_cluster/lc_0/out
T_9_18_lc_trk_g1_0
T_9_18_wire_logic_cluster/lc_0/in_1

T_9_18_wire_logic_cluster/lc_0/out
T_9_18_sp4_h_l_5
T_5_18_sp4_h_l_1
T_0_18_span4_horz_1
T_0_18_span4_vert_t_12
T_0_20_lc_trk_g0_0
T_0_20_wire_io_cluster/io_0/D_OUT_0

End 

Net : timer_26
T_3_20_wire_logic_cluster/lc_2/out
T_4_20_sp4_h_l_4
T_3_20_sp4_v_t_41
T_3_24_lc_trk_g1_4
T_3_24_input_2_5
T_3_24_wire_logic_cluster/lc_5/in_2

T_3_20_wire_logic_cluster/lc_2/out
T_3_20_lc_trk_g1_2
T_3_20_wire_logic_cluster/lc_2/in_1

T_3_20_wire_logic_cluster/lc_2/out
T_4_20_sp4_h_l_4
T_3_20_sp4_v_t_41
T_2_21_lc_trk_g3_1
T_2_21_wire_logic_cluster/lc_3/in_1

End 

Net : pin_out_5
T_9_16_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g1_6
T_9_17_wire_logic_cluster/lc_2/in_1

T_9_16_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g3_6
T_9_16_wire_logic_cluster/lc_6/in_1

T_9_16_wire_logic_cluster/lc_6/out
T_8_16_sp12_h_l_0
T_7_16_sp12_v_t_23
T_0_28_span12_horz_11
T_0_28_span4_horz_7
T_0_28_span4_vert_t_13
T_0_30_lc_trk_g0_1
T_0_30_wire_io_cluster/io_1/D_OUT_0

End 

Net : nx.n3177
T_1_26_wire_logic_cluster/lc_0/out
T_2_26_lc_trk_g0_0
T_2_26_wire_logic_cluster/lc_3/in_1

End 

Net : n13161_cascade_
T_15_16_wire_logic_cluster/lc_3/ltout
T_15_16_wire_logic_cluster/lc_4/in_2

End 

Net : n13168
T_9_17_wire_logic_cluster/lc_5/out
T_9_18_lc_trk_g1_5
T_9_18_wire_logic_cluster/lc_6/in_0

End 

Net : nx.n6
T_3_25_wire_logic_cluster/lc_7/out
T_3_25_lc_trk_g2_7
T_3_25_wire_logic_cluster/lc_0/in_1

End 

Net : neo_pixel_transmitter_t0_27
T_3_25_wire_logic_cluster/lc_6/out
T_3_25_lc_trk_g2_6
T_3_25_wire_logic_cluster/lc_7/in_3

T_3_25_wire_logic_cluster/lc_6/out
T_3_25_lc_trk_g2_6
T_3_25_wire_logic_cluster/lc_6/in_0

End 

Net : neo_pixel_transmitter_t0_28
T_4_20_wire_logic_cluster/lc_5/out
T_4_20_lc_trk_g2_5
T_4_20_wire_logic_cluster/lc_2/in_3

T_4_20_wire_logic_cluster/lc_5/out
T_4_20_lc_trk_g2_5
T_4_20_input_2_5
T_4_20_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n5
T_4_20_wire_logic_cluster/lc_2/out
T_4_19_sp4_v_t_36
T_5_23_sp4_h_l_1
T_4_23_sp4_v_t_42
T_3_25_lc_trk_g0_7
T_3_25_input_2_1
T_3_25_wire_logic_cluster/lc_1/in_2

End 

Net : pin_out_9
T_14_15_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g2_1
T_15_16_wire_logic_cluster/lc_3/in_0

T_14_15_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g0_1
T_14_15_input_2_1
T_14_15_wire_logic_cluster/lc_1/in_2

T_14_15_wire_logic_cluster/lc_1/out
T_10_15_sp12_h_l_1
T_9_3_sp12_v_t_22
T_0_3_span12_horz_6
T_4_3_sp4_h_l_6
T_3_0_span4_vert_30
T_3_0_lc_trk_g0_6
T_3_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : pin_out_8
T_15_16_wire_logic_cluster/lc_7/out
T_15_16_lc_trk_g1_7
T_15_16_wire_logic_cluster/lc_3/in_1

T_15_16_wire_logic_cluster/lc_7/out
T_15_16_lc_trk_g1_7
T_15_16_wire_logic_cluster/lc_7/in_3

T_15_16_wire_logic_cluster/lc_7/out
T_5_16_sp12_h_l_1
T_4_16_sp12_v_t_22
T_4_28_sp12_v_t_22
T_4_33_lc_trk_g0_6
T_4_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : n13142_cascade_
T_15_19_wire_logic_cluster/lc_3/ltout
T_15_19_wire_logic_cluster/lc_4/in_2

End 

Net : pin_out_21
T_11_16_wire_logic_cluster/lc_2/out
T_12_16_sp4_h_l_4
T_15_16_sp4_v_t_41
T_15_20_lc_trk_g0_4
T_15_20_wire_logic_cluster/lc_4/in_0

T_11_16_wire_logic_cluster/lc_2/out
T_12_16_sp4_h_l_4
T_11_16_lc_trk_g0_4
T_11_16_input_2_2
T_11_16_wire_logic_cluster/lc_2/in_2

T_11_16_wire_logic_cluster/lc_2/out
T_11_14_sp12_v_t_23
T_12_26_sp12_h_l_0
T_21_26_sp4_h_l_11
T_24_26_sp4_v_t_46
T_24_30_sp4_v_t_39
T_24_33_lc_trk_g1_7
T_24_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : n19_adj_735_cascade_
T_15_20_wire_logic_cluster/lc_4/ltout
T_15_20_wire_logic_cluster/lc_5/in_2

End 

Net : n13141
T_15_20_wire_logic_cluster/lc_5/out
T_15_19_lc_trk_g1_5
T_15_19_wire_logic_cluster/lc_3/in_1

End 

Net : n13037_cascade_
T_17_20_wire_logic_cluster/lc_5/ltout
T_17_20_wire_logic_cluster/lc_6/in_2

End 

Net : n24_adj_720_cascade_
T_11_27_wire_logic_cluster/lc_0/ltout
T_11_27_wire_logic_cluster/lc_1/in_2

End 

Net : n11898
T_11_27_wire_logic_cluster/lc_1/out
T_11_24_sp4_v_t_42
T_11_25_lc_trk_g3_2
T_11_25_wire_logic_cluster/lc_6/in_3

End 

Net : n12091
T_11_26_wire_logic_cluster/lc_1/out
T_11_27_lc_trk_g0_1
T_11_27_wire_logic_cluster/lc_0/in_1

End 

Net : n12171
T_11_25_wire_logic_cluster/lc_6/out
T_11_25_lc_trk_g1_6
T_11_25_input_2_3
T_11_25_wire_logic_cluster/lc_3/in_2

End 

Net : n11612
T_11_25_wire_logic_cluster/lc_3/out
T_12_22_sp4_v_t_47
T_13_22_sp4_h_l_3
T_16_18_sp4_v_t_38
T_16_20_lc_trk_g3_3
T_16_20_wire_logic_cluster/lc_1/in_3

T_11_25_wire_logic_cluster/lc_3/out
T_12_25_lc_trk_g1_3
T_12_25_wire_logic_cluster/lc_5/in_3

End 

Net : n6_adj_766
T_16_20_wire_logic_cluster/lc_1/out
T_17_20_lc_trk_g1_1
T_17_20_wire_logic_cluster/lc_5/in_3

End 

Net : n14
T_11_26_wire_logic_cluster/lc_4/out
T_11_26_lc_trk_g0_4
T_11_26_wire_logic_cluster/lc_1/in_3

End 

Net : delay_counter_3
T_12_26_wire_logic_cluster/lc_3/out
T_11_26_lc_trk_g2_3
T_11_26_wire_logic_cluster/lc_4/in_3

T_12_26_wire_logic_cluster/lc_3/out
T_12_26_lc_trk_g1_3
T_12_26_wire_logic_cluster/lc_3/in_1

End 

Net : delay_counter_4
T_12_26_wire_logic_cluster/lc_4/out
T_11_26_lc_trk_g2_4
T_11_26_wire_logic_cluster/lc_4/in_0

T_12_26_wire_logic_cluster/lc_4/out
T_12_26_lc_trk_g3_4
T_12_26_wire_logic_cluster/lc_4/in_1

End 

Net : delay_counter_5
T_12_26_wire_logic_cluster/lc_5/out
T_11_26_lc_trk_g2_5
T_11_26_wire_logic_cluster/lc_4/in_1

T_12_26_wire_logic_cluster/lc_5/out
T_12_26_lc_trk_g3_5
T_12_26_wire_logic_cluster/lc_5/in_1

End 

Net : timer_27
T_3_20_wire_logic_cluster/lc_3/out
T_3_19_sp12_v_t_22
T_3_25_lc_trk_g3_5
T_3_25_input_2_0
T_3_25_wire_logic_cluster/lc_0/in_2

T_3_20_wire_logic_cluster/lc_3/out
T_3_20_lc_trk_g1_3
T_3_20_wire_logic_cluster/lc_3/in_1

T_3_20_wire_logic_cluster/lc_3/out
T_3_19_sp12_v_t_22
T_3_25_lc_trk_g2_5
T_3_25_wire_logic_cluster/lc_6/in_1

End 

Net : n13480_cascade_
T_13_17_wire_logic_cluster/lc_6/ltout
T_13_17_wire_logic_cluster/lc_7/in_2

End 

Net : n13483
T_13_17_wire_logic_cluster/lc_7/out
T_13_16_sp4_v_t_46
T_13_19_lc_trk_g1_6
T_13_19_wire_logic_cluster/lc_4/in_3

End 

Net : n13360
T_13_19_wire_logic_cluster/lc_4/out
T_13_19_lc_trk_g3_4
T_13_19_wire_logic_cluster/lc_0/in_3

End 

Net : n53_adj_769
T_14_18_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_47
T_15_20_sp4_h_l_10
T_17_20_lc_trk_g2_7
T_17_20_wire_logic_cluster/lc_6/in_1

End 

Net : n48_adj_771
T_16_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_10
T_14_15_sp4_v_t_38
T_14_18_lc_trk_g0_6
T_14_18_wire_logic_cluster/lc_1/in_3

End 

Net : current_pin_7
T_17_17_wire_logic_cluster/lc_7/out
T_16_17_lc_trk_g3_7
T_16_17_wire_logic_cluster/lc_6/in_0

T_17_17_wire_logic_cluster/lc_7/out
T_7_17_sp12_h_l_1
T_12_17_lc_trk_g0_5
T_12_17_wire_logic_cluster/lc_4/in_1

T_17_17_wire_logic_cluster/lc_7/out
T_17_14_sp4_v_t_38
T_14_18_sp4_h_l_8
T_10_18_sp4_h_l_8
T_12_18_lc_trk_g2_5
T_12_18_input_2_1
T_12_18_wire_logic_cluster/lc_1/in_2

T_17_17_wire_logic_cluster/lc_7/out
T_17_17_lc_trk_g1_7
T_17_17_wire_logic_cluster/lc_7/in_1

End 

Net : n37
T_17_19_wire_logic_cluster/lc_5/out
T_16_19_lc_trk_g3_5
T_16_19_wire_logic_cluster/lc_1/in_3

End 

Net : n14_adj_752
T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_17_17_sp4_v_t_39
T_17_19_lc_trk_g2_2
T_17_19_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_17_13_sp4_v_t_38
T_17_16_lc_trk_g0_6
T_17_16_wire_logic_cluster/lc_5/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g2_2
T_15_18_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_17_17_sp4_v_t_39
T_16_20_lc_trk_g2_7
T_16_20_wire_logic_cluster/lc_0/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_15_16_sp4_v_t_37
T_15_20_lc_trk_g0_0
T_15_20_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_17_17_sp4_v_t_39
T_17_18_lc_trk_g3_7
T_17_18_wire_logic_cluster/lc_2/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_17_17_sp4_v_t_39
T_17_18_lc_trk_g3_7
T_17_18_wire_logic_cluster/lc_3/in_3

End 

Net : n15_adj_749_cascade_
T_17_19_wire_logic_cluster/lc_4/ltout
T_17_19_wire_logic_cluster/lc_5/in_2

End 

Net : n7142
T_16_17_wire_logic_cluster/lc_6/out
T_15_17_sp4_h_l_4
T_14_17_lc_trk_g1_4
T_14_17_wire_logic_cluster/lc_2/in_3

T_16_17_wire_logic_cluster/lc_6/out
T_16_16_sp4_v_t_44
T_13_20_sp4_h_l_2
T_14_20_lc_trk_g2_2
T_14_20_wire_logic_cluster/lc_6/in_0

T_16_17_wire_logic_cluster/lc_6/out
T_15_17_sp4_h_l_4
T_14_17_lc_trk_g1_4
T_14_17_wire_logic_cluster/lc_4/in_3

End 

Net : current_pin_5
T_17_17_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g2_5
T_16_17_wire_logic_cluster/lc_6/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_18_17_sp4_h_l_10
T_14_17_sp4_h_l_1
T_10_17_sp4_h_l_9
T_12_17_lc_trk_g2_4
T_12_17_wire_logic_cluster/lc_5/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_18_17_sp4_h_l_10
T_14_17_sp4_h_l_1
T_13_17_sp4_v_t_42
T_12_18_lc_trk_g3_2
T_12_18_wire_logic_cluster/lc_1/in_0

T_17_17_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g1_5
T_17_17_wire_logic_cluster/lc_5/in_1

End 

Net : current_pin_6
T_17_17_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g3_6
T_16_17_wire_logic_cluster/lc_6/in_1

T_17_17_wire_logic_cluster/lc_6/out
T_8_17_sp12_h_l_0
T_12_17_lc_trk_g0_3
T_12_17_wire_logic_cluster/lc_4/in_3

T_17_17_wire_logic_cluster/lc_6/out
T_17_14_sp4_v_t_36
T_14_18_sp4_h_l_1
T_10_18_sp4_h_l_4
T_12_18_lc_trk_g3_1
T_12_18_wire_logic_cluster/lc_1/in_3

T_17_17_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g1_6
T_17_17_wire_logic_cluster/lc_6/in_1

End 

Net : pin_out_20
T_15_18_wire_logic_cluster/lc_0/out
T_15_16_sp4_v_t_45
T_15_20_lc_trk_g1_0
T_15_20_wire_logic_cluster/lc_4/in_1

T_15_18_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_36
T_15_18_lc_trk_g1_1
T_15_18_input_2_0
T_15_18_wire_logic_cluster/lc_0/in_2

T_15_18_wire_logic_cluster/lc_0/out
T_15_14_sp12_v_t_23
T_16_26_sp12_h_l_0
T_27_26_sp12_v_t_23
T_27_33_lc_trk_g1_3
T_27_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : n13474_cascade_
T_14_19_wire_logic_cluster/lc_1/ltout
T_14_19_wire_logic_cluster/lc_2/in_2

End 

Net : n13477
T_14_19_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g3_2
T_13_19_wire_logic_cluster/lc_4/in_1

End 

Net : nx.one_wire_N_528_8
T_3_22_wire_logic_cluster/lc_0/out
T_4_18_sp4_v_t_36
T_0_18_span4_horz_7
T_2_18_lc_trk_g2_7
T_2_18_wire_logic_cluster/lc_4/in_3

T_3_22_wire_logic_cluster/lc_0/out
T_3_22_sp4_h_l_5
T_2_18_sp4_v_t_40
T_1_20_lc_trk_g0_5
T_1_20_wire_logic_cluster/lc_0/in_1

T_3_22_wire_logic_cluster/lc_0/out
T_3_22_sp4_h_l_5
T_2_18_sp4_v_t_40
T_2_19_lc_trk_g3_0
T_2_19_wire_logic_cluster/lc_4/in_3

End 

Net : nx.n12939
T_2_18_wire_logic_cluster/lc_4/out
T_1_19_lc_trk_g0_4
T_1_19_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_3_22_0_
T_3_22_wire_logic_cluster/carry_in_mux/cout
T_3_22_wire_logic_cluster/lc_0/in_3

Net : n13167_cascade_
T_9_18_wire_logic_cluster/lc_5/ltout
T_9_18_wire_logic_cluster/lc_6/in_2

End 

Net : n15_cascade_
T_11_26_wire_logic_cluster/lc_0/ltout
T_11_26_wire_logic_cluster/lc_1/in_2

End 

Net : delay_counter_1
T_12_26_wire_logic_cluster/lc_1/out
T_11_26_lc_trk_g3_1
T_11_26_wire_logic_cluster/lc_0/in_0

T_12_26_wire_logic_cluster/lc_1/out
T_12_26_lc_trk_g3_1
T_12_26_wire_logic_cluster/lc_1/in_1

End 

Net : delay_counter_7
T_12_26_wire_logic_cluster/lc_7/out
T_11_26_lc_trk_g2_7
T_11_26_wire_logic_cluster/lc_0/in_1

T_12_26_wire_logic_cluster/lc_7/out
T_12_26_lc_trk_g3_7
T_12_26_wire_logic_cluster/lc_7/in_1

End 

Net : n13279
T_16_19_wire_logic_cluster/lc_6/out
T_14_19_sp4_h_l_9
T_13_19_lc_trk_g0_1
T_13_19_wire_logic_cluster/lc_1/in_0

End 

Net : n19_adj_715
T_17_19_wire_logic_cluster/lc_7/out
T_16_19_lc_trk_g2_7
T_16_19_wire_logic_cluster/lc_5/in_0

End 

Net : n13144_cascade_
T_16_19_wire_logic_cluster/lc_5/ltout
T_16_19_wire_logic_cluster/lc_6/in_2

End 

Net : n7145
T_14_20_wire_logic_cluster/lc_6/out
T_14_17_sp4_v_t_36
T_14_18_lc_trk_g2_4
T_14_18_wire_logic_cluster/lc_6/in_0

T_14_20_wire_logic_cluster/lc_6/out
T_15_17_sp4_v_t_37
T_15_18_lc_trk_g2_5
T_15_18_wire_logic_cluster/lc_2/in_3

T_14_20_wire_logic_cluster/lc_6/out
T_14_19_lc_trk_g0_6
T_14_19_input_2_4
T_14_19_wire_logic_cluster/lc_4/in_2

T_14_20_wire_logic_cluster/lc_6/out
T_14_17_sp4_v_t_36
T_14_19_lc_trk_g2_1
T_14_19_wire_logic_cluster/lc_5/in_0

End 

Net : n2361
T_14_18_wire_logic_cluster/lc_6/out
T_14_19_lc_trk_g1_6
T_14_19_wire_logic_cluster/lc_0/in_3

End 

Net : n33
T_14_19_wire_logic_cluster/lc_0/out
T_14_19_lc_trk_g1_0
T_14_19_wire_logic_cluster/lc_6/in_1

End 

Net : delay_counter_0
T_12_26_wire_logic_cluster/lc_0/out
T_11_26_lc_trk_g2_0
T_11_26_input_2_0
T_11_26_wire_logic_cluster/lc_0/in_2

T_12_26_wire_logic_cluster/lc_0/out
T_12_26_lc_trk_g3_0
T_12_26_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n4
T_4_18_wire_logic_cluster/lc_6/out
T_4_17_sp4_v_t_44
T_4_21_sp4_v_t_40
T_0_25_span4_horz_5
T_3_25_lc_trk_g2_0
T_3_25_input_2_2
T_3_25_wire_logic_cluster/lc_2/in_2

End 

Net : neo_pixel_transmitter_t0_29
T_4_18_wire_logic_cluster/lc_0/out
T_4_18_lc_trk_g1_0
T_4_18_wire_logic_cluster/lc_6/in_3

T_4_18_wire_logic_cluster/lc_0/out
T_4_18_lc_trk_g1_0
T_4_18_wire_logic_cluster/lc_0/in_3

End 

Net : n13441_cascade_
T_15_19_wire_logic_cluster/lc_2/ltout
T_15_19_wire_logic_cluster/lc_3/in_2

End 

Net : n13438_cascade_
T_15_19_wire_logic_cluster/lc_1/ltout
T_15_19_wire_logic_cluster/lc_2/in_2

End 

Net : n13447
T_17_19_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g2_1
T_16_19_wire_logic_cluster/lc_6/in_1

End 

Net : n13444_cascade_
T_17_19_wire_logic_cluster/lc_0/ltout
T_17_19_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n10918
T_2_19_wire_logic_cluster/lc_1/out
T_1_19_lc_trk_g3_1
T_1_19_wire_logic_cluster/lc_6/in_0

T_2_19_wire_logic_cluster/lc_1/out
T_1_18_lc_trk_g2_1
T_1_18_wire_logic_cluster/lc_6/in_3

T_2_19_wire_logic_cluster/lc_1/out
T_2_15_sp4_v_t_39
T_1_17_lc_trk_g1_2
T_1_17_wire_logic_cluster/lc_0/in_3

T_2_19_wire_logic_cluster/lc_1/out
T_1_18_lc_trk_g2_1
T_1_18_input_2_1
T_1_18_wire_logic_cluster/lc_1/in_2

End 

Net : nx.n11533
T_3_21_wire_logic_cluster/lc_1/out
T_3_19_sp4_v_t_47
T_0_19_span4_horz_23
T_2_19_lc_trk_g3_7
T_2_19_wire_logic_cluster/lc_1/in_3

T_3_21_wire_logic_cluster/lc_1/out
T_2_20_lc_trk_g3_1
T_2_20_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n10424
T_3_21_wire_logic_cluster/lc_2/cout
T_3_21_wire_logic_cluster/lc_3/in_3

Net : nx.one_wire_N_528_3
T_3_21_wire_logic_cluster/lc_3/out
T_3_21_sp4_h_l_11
T_3_21_lc_trk_g1_6
T_3_21_wire_logic_cluster/lc_1/in_0

T_3_21_wire_logic_cluster/lc_3/out
T_2_22_lc_trk_g0_3
T_2_22_wire_logic_cluster/lc_0/in_3

T_3_21_wire_logic_cluster/lc_3/out
T_2_20_lc_trk_g3_3
T_2_20_wire_logic_cluster/lc_7/in_3

End 

Net : delay_counter_8
T_12_27_wire_logic_cluster/lc_0/out
T_11_26_lc_trk_g3_0
T_11_26_wire_logic_cluster/lc_0/in_3

T_12_27_wire_logic_cluster/lc_0/out
T_12_27_lc_trk_g3_0
T_12_27_wire_logic_cluster/lc_0/in_1

End 

Net : timer_28
T_3_20_wire_logic_cluster/lc_4/out
T_3_12_sp12_v_t_23
T_3_24_sp12_v_t_23
T_3_25_lc_trk_g3_7
T_3_25_wire_logic_cluster/lc_1/in_1

T_3_20_wire_logic_cluster/lc_4/out
T_3_20_lc_trk_g3_4
T_3_20_wire_logic_cluster/lc_4/in_1

T_3_20_wire_logic_cluster/lc_4/out
T_4_20_lc_trk_g1_4
T_4_20_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n10428
T_3_21_wire_logic_cluster/lc_6/cout
T_3_21_wire_logic_cluster/lc_7/in_3

Net : nx.one_wire_N_528_7
T_3_21_wire_logic_cluster/lc_7/out
T_3_18_sp4_v_t_38
T_0_18_span4_horz_20
T_2_18_lc_trk_g3_4
T_2_18_wire_logic_cluster/lc_4/in_1

T_3_21_wire_logic_cluster/lc_7/out
T_3_18_sp4_v_t_38
T_2_19_lc_trk_g2_6
T_2_19_wire_logic_cluster/lc_5/in_1

End 

Net : pin_out_22
T_16_17_wire_logic_cluster/lc_4/out
T_16_16_sp4_v_t_40
T_15_20_lc_trk_g1_5
T_15_20_wire_logic_cluster/lc_5/in_1

T_16_17_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g3_4
T_16_17_input_2_3
T_16_17_wire_logic_cluster/lc_3/in_2

T_16_17_wire_logic_cluster/lc_4/out
T_17_17_sp12_h_l_0
T_16_17_sp12_v_t_23
T_17_29_sp12_h_l_0
T_20_29_sp4_h_l_5
T_23_29_sp4_v_t_47
T_23_33_lc_trk_g0_2
T_23_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : nx.one_wire_N_528_6
T_3_21_wire_logic_cluster/lc_6/out
T_3_18_sp4_v_t_36
T_0_18_span4_horz_12
T_2_18_lc_trk_g2_4
T_2_18_wire_logic_cluster/lc_4/in_0

T_3_21_wire_logic_cluster/lc_6/out
T_3_18_sp4_v_t_36
T_0_18_span4_horz_12
T_2_18_lc_trk_g2_4
T_2_18_wire_logic_cluster/lc_1/in_3

End 

Net : nx.n10427
T_3_21_wire_logic_cluster/lc_5/cout
T_3_21_wire_logic_cluster/lc_6/in_3

Net : nx.n12933_cascade_
T_2_18_wire_logic_cluster/lc_3/ltout
T_2_18_wire_logic_cluster/lc_4/in_2

End 

Net : nx.one_wire_N_528_5
T_3_21_wire_logic_cluster/lc_5/out
T_3_17_sp4_v_t_47
T_2_18_lc_trk_g3_7
T_2_18_wire_logic_cluster/lc_3/in_3

T_3_21_wire_logic_cluster/lc_5/out
T_3_21_sp12_h_l_1
T_2_9_sp12_v_t_22
T_2_18_lc_trk_g3_6
T_2_18_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n10426
T_3_21_wire_logic_cluster/lc_4/cout
T_3_21_wire_logic_cluster/lc_5/in_3

Net : current_pin_3
T_17_17_wire_logic_cluster/lc_3/out
T_15_17_sp4_h_l_3
T_15_17_lc_trk_g1_6
T_15_17_wire_logic_cluster/lc_4/in_1

T_17_17_wire_logic_cluster/lc_3/out
T_18_16_lc_trk_g2_3
T_18_16_wire_logic_cluster/lc_2/in_1

T_17_17_wire_logic_cluster/lc_3/out
T_11_17_sp12_h_l_1
T_11_17_lc_trk_g0_2
T_11_17_wire_logic_cluster/lc_5/in_1

T_17_17_wire_logic_cluster/lc_3/out
T_15_17_sp4_h_l_3
T_14_17_sp4_v_t_44
T_14_20_lc_trk_g1_4
T_14_20_wire_logic_cluster/lc_6/in_1

T_17_17_wire_logic_cluster/lc_3/out
T_17_17_sp4_h_l_11
T_16_17_sp4_v_t_40
T_15_19_lc_trk_g0_5
T_15_19_wire_logic_cluster/lc_4/in_1

T_17_17_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_38
T_16_19_lc_trk_g2_6
T_16_19_wire_logic_cluster/lc_6/in_0

T_17_17_wire_logic_cluster/lc_3/out
T_17_17_sp4_h_l_11
T_16_17_sp4_v_t_40
T_15_20_lc_trk_g3_0
T_15_20_wire_logic_cluster/lc_6/in_3

T_17_17_wire_logic_cluster/lc_3/out
T_15_17_sp4_h_l_3
T_14_17_sp4_v_t_44
T_13_19_lc_trk_g0_2
T_13_19_wire_logic_cluster/lc_0/in_0

T_17_17_wire_logic_cluster/lc_3/out
T_17_14_sp4_v_t_46
T_17_15_lc_trk_g3_6
T_17_15_wire_logic_cluster/lc_6/in_3

T_17_17_wire_logic_cluster/lc_3/out
T_17_17_sp4_h_l_11
T_16_17_sp4_v_t_40
T_15_20_lc_trk_g3_0
T_15_20_wire_logic_cluster/lc_0/in_3

T_17_17_wire_logic_cluster/lc_3/out
T_15_17_sp4_h_l_3
T_14_17_lc_trk_g1_3
T_14_17_wire_logic_cluster/lc_4/in_0

T_17_17_wire_logic_cluster/lc_3/out
T_15_17_sp4_h_l_3
T_14_17_lc_trk_g1_3
T_14_17_wire_logic_cluster/lc_1/in_1

T_17_17_wire_logic_cluster/lc_3/out
T_17_17_sp4_h_l_11
T_13_17_sp4_h_l_2
T_12_13_sp4_v_t_39
T_11_15_lc_trk_g0_2
T_11_15_wire_logic_cluster/lc_5/in_3

T_17_17_wire_logic_cluster/lc_3/out
T_15_17_sp4_h_l_3
T_14_17_lc_trk_g1_3
T_14_17_input_2_6
T_14_17_wire_logic_cluster/lc_6/in_2

T_17_17_wire_logic_cluster/lc_3/out
T_17_17_sp4_h_l_11
T_13_17_sp4_h_l_2
T_12_13_sp4_v_t_39
T_11_15_lc_trk_g0_2
T_11_15_input_2_2
T_11_15_wire_logic_cluster/lc_2/in_2

T_17_17_wire_logic_cluster/lc_3/out
T_17_17_sp4_h_l_11
T_13_17_sp4_h_l_2
T_13_17_lc_trk_g1_7
T_13_17_wire_logic_cluster/lc_5/in_1

T_17_17_wire_logic_cluster/lc_3/out
T_15_17_sp4_h_l_3
T_14_13_sp4_v_t_45
T_14_15_lc_trk_g3_0
T_14_15_wire_logic_cluster/lc_4/in_3

T_17_17_wire_logic_cluster/lc_3/out
T_17_17_sp4_h_l_11
T_13_17_sp4_h_l_2
T_13_17_lc_trk_g1_7
T_13_17_wire_logic_cluster/lc_0/in_0

T_17_17_wire_logic_cluster/lc_3/out
T_17_17_sp4_h_l_11
T_13_17_sp4_h_l_2
T_12_13_sp4_v_t_39
T_12_16_lc_trk_g0_7
T_12_16_wire_logic_cluster/lc_2/in_1

T_17_17_wire_logic_cluster/lc_3/out
T_17_17_sp4_h_l_11
T_13_17_sp4_h_l_2
T_12_17_lc_trk_g1_2
T_12_17_wire_logic_cluster/lc_0/in_1

T_17_17_wire_logic_cluster/lc_3/out
T_15_17_sp4_h_l_3
T_14_17_lc_trk_g1_3
T_14_17_wire_logic_cluster/lc_3/in_1

T_17_17_wire_logic_cluster/lc_3/out
T_15_17_sp4_h_l_3
T_15_17_lc_trk_g1_6
T_15_17_wire_logic_cluster/lc_6/in_1

T_17_17_wire_logic_cluster/lc_3/out
T_17_16_lc_trk_g1_3
T_17_16_input_2_0
T_17_16_wire_logic_cluster/lc_0/in_2

T_17_17_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g1_3
T_17_17_wire_logic_cluster/lc_3/in_1

End 

Net : n2385
T_15_18_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g3_1
T_16_19_wire_logic_cluster/lc_1/in_1

End 

Net : n10_adj_736
T_11_17_wire_logic_cluster/lc_5/out
T_12_17_sp4_h_l_10
T_15_17_sp4_v_t_47
T_15_18_lc_trk_g2_7
T_15_18_wire_logic_cluster/lc_1/in_0

T_11_17_wire_logic_cluster/lc_5/out
T_10_17_sp4_h_l_2
T_13_17_sp4_v_t_39
T_13_18_lc_trk_g2_7
T_13_18_wire_logic_cluster/lc_4/in_3

End 

Net : delay_counter_6
T_12_26_wire_logic_cluster/lc_6/out
T_11_26_lc_trk_g3_6
T_11_26_wire_logic_cluster/lc_1/in_0

T_12_26_wire_logic_cluster/lc_6/out
T_12_26_lc_trk_g1_6
T_12_26_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n10425
T_3_21_wire_logic_cluster/lc_3/cout
T_3_21_wire_logic_cluster/lc_4/in_3

Net : nx.one_wire_N_528_4
T_3_21_wire_logic_cluster/lc_4/out
T_3_17_sp4_v_t_45
T_2_18_lc_trk_g3_5
T_2_18_wire_logic_cluster/lc_3/in_1

T_3_21_wire_logic_cluster/lc_4/out
T_3_17_sp4_v_t_45
T_2_18_lc_trk_g3_5
T_2_18_wire_logic_cluster/lc_2/in_0

End 

Net : delay_counter_2
T_12_26_wire_logic_cluster/lc_2/out
T_11_26_lc_trk_g2_2
T_11_26_wire_logic_cluster/lc_1/in_1

T_12_26_wire_logic_cluster/lc_2/out
T_12_26_lc_trk_g1_2
T_12_26_wire_logic_cluster/lc_2/in_1

End 

Net : n7142_cascade_
T_16_17_wire_logic_cluster/lc_6/ltout
T_16_17_wire_logic_cluster/lc_7/in_2

End 

Net : n15_adj_750
T_16_19_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g1_7
T_17_19_wire_logic_cluster/lc_5/in_3

End 

Net : n14_adj_717
T_16_17_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_46
T_16_19_lc_trk_g1_6
T_16_19_wire_logic_cluster/lc_7/in_0

T_16_17_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_46
T_16_19_lc_trk_g1_6
T_16_19_wire_logic_cluster/lc_2/in_3

T_16_17_wire_logic_cluster/lc_7/out
T_16_14_sp4_v_t_38
T_13_18_sp4_h_l_8
T_13_18_lc_trk_g1_5
T_13_18_wire_logic_cluster/lc_7/in_3

T_16_17_wire_logic_cluster/lc_7/out
T_16_14_sp4_v_t_38
T_13_18_sp4_h_l_8
T_13_18_lc_trk_g1_5
T_13_18_wire_logic_cluster/lc_4/in_0

T_16_17_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_46
T_16_19_lc_trk_g1_6
T_16_19_wire_logic_cluster/lc_0/in_1

T_16_17_wire_logic_cluster/lc_7/out
T_16_15_sp4_v_t_43
T_13_19_sp4_h_l_6
T_14_19_lc_trk_g3_6
T_14_19_wire_logic_cluster/lc_0/in_1

T_16_17_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_46
T_13_16_sp4_h_l_11
T_14_16_lc_trk_g3_3
T_14_16_wire_logic_cluster/lc_3/in_3

T_16_17_wire_logic_cluster/lc_7/out
T_16_14_sp4_v_t_38
T_13_18_sp4_h_l_8
T_14_18_lc_trk_g3_0
T_14_18_wire_logic_cluster/lc_4/in_3

End 

Net : nx.bit_ctr_3
T_4_27_wire_logic_cluster/lc_3/out
T_4_27_sp4_h_l_11
T_3_23_sp4_v_t_41
T_2_25_lc_trk_g1_4
T_2_25_wire_logic_cluster/lc_4/in_1

T_4_27_wire_logic_cluster/lc_3/out
T_4_27_sp4_h_l_11
T_3_23_sp4_v_t_41
T_3_27_sp4_v_t_37
T_2_28_lc_trk_g2_5
T_2_28_wire_logic_cluster/lc_3/in_0

T_4_27_wire_logic_cluster/lc_3/out
T_4_27_sp4_h_l_11
T_4_27_lc_trk_g0_6
T_4_27_wire_logic_cluster/lc_3/in_1

T_4_27_wire_logic_cluster/lc_3/out
T_4_27_sp4_h_l_11
T_3_23_sp4_v_t_41
T_3_19_sp4_v_t_41
T_2_22_lc_trk_g3_1
T_2_22_wire_logic_cluster/lc_7/in_3

T_4_27_wire_logic_cluster/lc_3/out
T_4_27_sp4_h_l_11
T_3_23_sp4_v_t_41
T_3_19_sp4_v_t_41
T_2_22_lc_trk_g3_1
T_2_22_wire_logic_cluster/lc_3/in_1

End 

Net : pin_out_18
T_15_17_wire_logic_cluster/lc_3/out
T_15_16_sp4_v_t_38
T_15_19_lc_trk_g1_6
T_15_19_wire_logic_cluster/lc_1/in_0

T_15_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g3_3
T_15_17_wire_logic_cluster/lc_3/in_1

T_15_17_wire_logic_cluster/lc_3/out
T_15_8_sp12_v_t_22
T_16_20_sp12_h_l_1
T_27_20_sp12_v_t_22
T_27_29_sp4_v_t_36
T_27_33_span4_horz_r_0
T_28_33_lc_trk_g1_4
T_28_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : nx.one_wire_N_528_10
T_3_22_wire_logic_cluster/lc_2/out
T_3_19_sp4_v_t_44
T_0_19_span4_horz_14
T_1_19_lc_trk_g2_3
T_1_19_wire_logic_cluster/lc_1/in_0

T_3_22_wire_logic_cluster/lc_2/out
T_3_20_sp12_v_t_23
T_0_20_span12_horz_19
T_1_20_lc_trk_g0_4
T_1_20_wire_logic_cluster/lc_0/in_0

T_3_22_wire_logic_cluster/lc_2/out
T_3_19_sp4_v_t_44
T_3_15_sp4_v_t_40
T_2_18_lc_trk_g3_0
T_2_18_wire_logic_cluster/lc_1/in_0

End 

Net : nx.n10431
T_3_22_wire_logic_cluster/lc_1/cout
T_3_22_wire_logic_cluster/lc_2/in_3

Net : n10
T_18_16_wire_logic_cluster/lc_2/out
T_18_15_sp4_v_t_36
T_15_19_sp4_h_l_6
T_16_19_lc_trk_g3_6
T_16_19_input_2_7
T_16_19_wire_logic_cluster/lc_7/in_2

T_18_16_wire_logic_cluster/lc_2/out
T_18_15_sp4_v_t_36
T_17_19_lc_trk_g1_1
T_17_19_input_2_4
T_17_19_wire_logic_cluster/lc_4/in_2

T_18_16_wire_logic_cluster/lc_2/out
T_18_15_sp4_v_t_36
T_15_19_sp4_h_l_6
T_14_15_sp4_v_t_43
T_13_18_lc_trk_g3_3
T_13_18_wire_logic_cluster/lc_7/in_1

T_18_16_wire_logic_cluster/lc_2/out
T_18_15_sp4_v_t_36
T_15_19_sp4_h_l_6
T_16_19_lc_trk_g3_6
T_16_19_wire_logic_cluster/lc_0/in_3

T_18_16_wire_logic_cluster/lc_2/out
T_17_16_lc_trk_g2_2
T_17_16_wire_logic_cluster/lc_5/in_1

End 

Net : n54_adj_768
T_17_18_wire_logic_cluster/lc_4/out
T_17_17_sp4_v_t_40
T_17_20_lc_trk_g0_0
T_17_20_wire_logic_cluster/lc_6/in_0

End 

Net : n42
T_17_18_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g3_2
T_17_18_wire_logic_cluster/lc_4/in_1

End 

Net : n2421
T_17_16_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_42
T_17_18_lc_trk_g1_2
T_17_18_wire_logic_cluster/lc_2/in_3

End 

Net : current_pin_4
T_17_17_wire_logic_cluster/lc_4/out
T_15_17_sp4_h_l_5
T_14_17_lc_trk_g1_5
T_14_17_wire_logic_cluster/lc_2/in_0

T_17_17_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g2_4
T_16_17_wire_logic_cluster/lc_7/in_3

T_17_17_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_37
T_14_19_sp4_h_l_5
T_15_19_lc_trk_g3_5
T_15_19_wire_logic_cluster/lc_4/in_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_40
T_14_20_sp4_h_l_10
T_14_20_lc_trk_g1_7
T_14_20_input_2_6
T_14_20_wire_logic_cluster/lc_6/in_2

T_17_17_wire_logic_cluster/lc_4/out
T_15_17_sp4_h_l_5
T_14_17_lc_trk_g1_5
T_14_17_input_2_4
T_14_17_wire_logic_cluster/lc_4/in_2

T_17_17_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_37
T_14_19_sp4_h_l_5
T_13_19_lc_trk_g1_5
T_13_19_wire_logic_cluster/lc_1/in_3

T_17_17_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_37
T_14_15_sp4_h_l_6
T_10_15_sp4_h_l_6
T_11_15_lc_trk_g2_6
T_11_15_wire_logic_cluster/lc_5/in_1

T_17_17_wire_logic_cluster/lc_4/out
T_15_17_sp4_h_l_5
T_14_17_lc_trk_g1_5
T_14_17_wire_logic_cluster/lc_6/in_0

T_17_17_wire_logic_cluster/lc_4/out
T_15_17_sp4_h_l_5
T_11_17_sp4_h_l_5
T_13_17_lc_trk_g3_0
T_13_17_wire_logic_cluster/lc_5/in_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_37
T_14_15_sp4_h_l_6
T_10_15_sp4_h_l_6
T_11_15_lc_trk_g2_6
T_11_15_wire_logic_cluster/lc_2/in_0

T_17_17_wire_logic_cluster/lc_4/out
T_15_17_sp4_h_l_5
T_11_17_sp4_h_l_5
T_13_17_lc_trk_g3_0
T_13_17_wire_logic_cluster/lc_0/in_3

T_17_17_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_37
T_14_15_sp4_h_l_6
T_14_15_lc_trk_g0_3
T_14_15_wire_logic_cluster/lc_4/in_1

T_17_17_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_37
T_14_19_sp4_h_l_5
T_13_15_sp4_v_t_47
T_12_16_lc_trk_g3_7
T_12_16_wire_logic_cluster/lc_2/in_0

T_17_17_wire_logic_cluster/lc_4/out
T_15_17_sp4_h_l_5
T_11_17_sp4_h_l_5
T_12_17_lc_trk_g3_5
T_12_17_wire_logic_cluster/lc_0/in_0

T_17_17_wire_logic_cluster/lc_4/out
T_15_17_sp4_h_l_5
T_14_17_lc_trk_g1_5
T_14_17_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_4/out
T_15_17_sp4_h_l_5
T_15_17_lc_trk_g0_0
T_15_17_wire_logic_cluster/lc_6/in_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_16_lc_trk_g1_4
T_17_16_wire_logic_cluster/lc_0/in_3

T_17_17_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g3_4
T_17_17_wire_logic_cluster/lc_4/in_1

End 

Net : counter_3
T_16_15_wire_logic_cluster/lc_3/out
T_17_15_lc_trk_g1_3
T_17_15_wire_logic_cluster/lc_0/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g1_3
T_16_15_wire_logic_cluster/lc_3/in_1

End 

Net : n10_adj_762_cascade_
T_17_15_wire_logic_cluster/lc_0/ltout
T_17_15_wire_logic_cluster/lc_1/in_2

End 

Net : state_7_N_167_0
T_12_15_wire_logic_cluster/lc_2/out
T_12_14_sp4_v_t_36
T_13_18_sp4_h_l_7
T_13_18_lc_trk_g0_2
T_13_18_wire_logic_cluster/lc_2/in_0

T_12_15_wire_logic_cluster/lc_2/out
T_12_14_sp4_v_t_36
T_13_18_sp4_h_l_7
T_16_14_sp4_v_t_42
T_16_15_lc_trk_g2_2
T_16_15_input_2_0
T_16_15_wire_logic_cluster/lc_0/in_2

T_12_15_wire_logic_cluster/lc_2/out
T_12_14_sp4_v_t_36
T_13_18_sp4_h_l_7
T_16_14_sp4_v_t_42
T_16_18_sp4_v_t_47
T_16_20_lc_trk_g3_2
T_16_20_wire_logic_cluster/lc_4/in_3

End 

Net : n18_adj_742
T_17_15_wire_logic_cluster/lc_1/out
T_13_15_sp12_h_l_1
T_12_15_lc_trk_g0_1
T_12_15_wire_logic_cluster/lc_2/in_1

T_17_15_wire_logic_cluster/lc_1/out
T_13_15_sp12_h_l_1
T_13_15_lc_trk_g1_2
T_13_15_wire_logic_cluster/lc_4/in_1

T_17_15_wire_logic_cluster/lc_1/out
T_13_15_sp12_h_l_1
T_12_15_lc_trk_g0_1
T_12_15_input_2_3
T_12_15_wire_logic_cluster/lc_3/in_2

T_17_15_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_42
T_14_16_sp4_h_l_7
T_14_16_lc_trk_g0_2
T_14_16_wire_logic_cluster/lc_7/in_3

T_17_15_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_42
T_14_16_sp4_h_l_7
T_13_16_lc_trk_g0_7
T_13_16_wire_logic_cluster/lc_4/in_3

T_17_15_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g1_1
T_16_16_wire_logic_cluster/lc_1/in_3

T_17_15_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_42
T_17_16_sp4_v_t_42
T_16_18_lc_trk_g0_7
T_16_18_wire_logic_cluster/lc_0/in_3

End 

Net : counter_4
T_16_15_wire_logic_cluster/lc_4/out
T_17_15_lc_trk_g1_4
T_17_15_wire_logic_cluster/lc_0/in_1

T_16_15_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g2_4
T_16_15_input_2_4
T_16_15_wire_logic_cluster/lc_4/in_2

End 

Net : counter_0
T_16_14_wire_logic_cluster/lc_0/out
T_17_15_lc_trk_g2_0
T_17_15_input_2_0
T_17_15_wire_logic_cluster/lc_0/in_2

T_16_14_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g1_0
T_16_15_wire_logic_cluster/lc_0/in_1

End 

Net : nx.one_wire_N_528_9
T_3_22_wire_logic_cluster/lc_1/out
T_3_19_sp4_v_t_42
T_0_19_span4_horz_18
T_1_19_lc_trk_g2_7
T_1_19_input_2_1
T_1_19_wire_logic_cluster/lc_1/in_2

T_3_22_wire_logic_cluster/lc_1/out
T_3_20_sp4_v_t_47
T_0_20_span4_horz_23
T_1_20_lc_trk_g2_2
T_1_20_input_2_0
T_1_20_wire_logic_cluster/lc_0/in_2

T_3_22_wire_logic_cluster/lc_1/out
T_3_19_sp4_v_t_42
T_0_19_span4_horz_18
T_2_19_lc_trk_g2_2
T_2_19_wire_logic_cluster/lc_4/in_0

End 

Net : nx.n10430
T_3_22_wire_logic_cluster/lc_0/cout
T_3_22_wire_logic_cluster/lc_1/in_3

Net : counter_2
T_16_15_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g1_2
T_17_15_wire_logic_cluster/lc_0/in_3

T_16_15_wire_logic_cluster/lc_2/out
T_16_15_sp4_h_l_9
T_16_15_lc_trk_g0_4
T_16_15_input_2_2
T_16_15_wire_logic_cluster/lc_2/in_2

End 

Net : pin_out_19
T_15_19_wire_logic_cluster/lc_5/out
T_15_19_lc_trk_g2_5
T_15_19_input_2_1
T_15_19_wire_logic_cluster/lc_1/in_2

T_15_19_wire_logic_cluster/lc_5/out
T_15_19_lc_trk_g2_5
T_15_19_wire_logic_cluster/lc_5/in_0

T_15_19_wire_logic_cluster/lc_5/out
T_15_19_sp12_h_l_1
T_26_19_sp12_v_t_22
T_26_26_sp4_v_t_38
T_26_30_sp4_v_t_43
T_22_33_span4_horz_r_3
T_25_33_lc_trk_g0_7
T_25_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : pin_out_17
T_15_18_wire_logic_cluster/lc_6/out
T_15_17_sp4_v_t_44
T_15_19_lc_trk_g2_1
T_15_19_wire_logic_cluster/lc_2/in_3

T_15_18_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g2_6
T_15_18_wire_logic_cluster/lc_6/in_0

T_15_18_wire_logic_cluster/lc_6/out
T_14_18_sp12_h_l_0
T_25_18_sp12_v_t_23
T_26_30_sp12_h_l_0
T_27_30_sp4_h_l_3
T_30_30_sp4_v_t_45
T_30_33_lc_trk_g0_5
T_30_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : counter_5
T_16_15_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g1_5
T_17_15_wire_logic_cluster/lc_1/in_3

T_16_15_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g1_5
T_16_15_wire_logic_cluster/lc_5/in_1

End 

Net : n2373
T_15_18_wire_logic_cluster/lc_2/out
T_10_18_sp12_h_l_0
T_17_18_lc_trk_g0_0
T_17_18_wire_logic_cluster/lc_3/in_1

End 

Net : n40_cascade_
T_17_18_wire_logic_cluster/lc_3/ltout
T_17_18_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n13325_cascade_
T_1_17_wire_logic_cluster/lc_0/ltout
T_1_17_wire_logic_cluster/lc_1/in_2

End 

Net : counter_1
T_16_15_wire_logic_cluster/lc_1/out
T_17_15_lc_trk_g1_1
T_17_15_wire_logic_cluster/lc_1/in_1

T_16_15_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g3_1
T_16_15_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n3
T_4_16_wire_logic_cluster/lc_0/out
T_4_13_sp4_v_t_40
T_4_17_sp4_v_t_45
T_4_21_sp4_v_t_41
T_3_25_lc_trk_g1_4
T_3_25_input_2_3
T_3_25_wire_logic_cluster/lc_3/in_2

End 

Net : neo_pixel_transmitter_t0_30
T_4_16_wire_logic_cluster/lc_4/out
T_4_16_lc_trk_g1_4
T_4_16_wire_logic_cluster/lc_0/in_3

T_4_16_wire_logic_cluster/lc_4/out
T_4_16_lc_trk_g1_4
T_4_16_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n54
T_2_28_wire_logic_cluster/lc_0/out
T_2_28_lc_trk_g0_0
T_2_28_wire_logic_cluster/lc_4/in_0

End 

Net : nx.n48_adj_704
T_5_31_wire_logic_cluster/lc_1/out
T_5_28_sp4_v_t_42
T_2_28_sp4_h_l_7
T_2_28_lc_trk_g0_2
T_2_28_input_2_0
T_2_28_wire_logic_cluster/lc_0/in_2

End 

Net : state_3_N_377_1
T_2_28_wire_logic_cluster/lc_4/out
T_2_24_sp4_v_t_45
T_2_20_sp4_v_t_46
T_1_21_lc_trk_g3_6
T_1_21_wire_logic_cluster/lc_2/in_3

T_2_28_wire_logic_cluster/lc_4/out
T_2_24_sp4_v_t_45
T_2_20_sp4_v_t_46
T_2_16_sp4_v_t_46
T_1_19_lc_trk_g3_6
T_1_19_wire_logic_cluster/lc_3/in_0

T_2_28_wire_logic_cluster/lc_4/out
T_2_24_sp4_v_t_45
T_2_20_sp4_v_t_46
T_2_16_sp4_v_t_46
T_1_20_lc_trk_g2_3
T_1_20_wire_logic_cluster/lc_3/in_0

T_2_28_wire_logic_cluster/lc_4/out
T_2_24_sp4_v_t_45
T_2_20_sp4_v_t_46
T_1_21_lc_trk_g3_6
T_1_21_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n10_adj_653
T_1_21_wire_logic_cluster/lc_2/out
T_1_18_sp4_v_t_44
T_1_19_lc_trk_g3_4
T_1_19_wire_logic_cluster/lc_4/in_3

End 

Net : pin_out_16
T_15_18_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g1_4
T_15_19_wire_logic_cluster/lc_2/in_1

T_15_18_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g3_4
T_15_18_wire_logic_cluster/lc_4/in_1

T_15_18_wire_logic_cluster/lc_4/out
T_8_18_sp12_h_l_0
T_20_18_sp12_h_l_0
T_31_6_sp12_v_t_23
T_31_4_sp4_v_t_47
T_32_4_sp4_h_l_3
T_33_4_lc_trk_g1_6
T_33_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : nx.n46_adj_705
T_5_27_wire_logic_cluster/lc_0/out
T_5_24_sp4_v_t_40
T_2_28_sp4_h_l_10
T_2_28_lc_trk_g1_7
T_2_28_wire_logic_cluster/lc_0/in_0

End 

Net : n39
T_13_18_wire_logic_cluster/lc_5/out
T_12_18_sp4_h_l_2
T_16_18_sp4_h_l_10
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_4/in_0

End 

Net : n2289_cascade_
T_13_18_wire_logic_cluster/lc_4/ltout
T_13_18_wire_logic_cluster/lc_5/in_2

End 

Net : n11
T_15_20_wire_logic_cluster/lc_6/out
T_16_18_sp4_v_t_40
T_16_19_lc_trk_g3_0
T_16_19_wire_logic_cluster/lc_2/in_1

T_15_20_wire_logic_cluster/lc_6/out
T_16_20_lc_trk_g0_6
T_16_20_wire_logic_cluster/lc_0/in_0

End 

Net : n2313
T_16_19_wire_logic_cluster/lc_2/out
T_15_20_lc_trk_g0_2
T_15_20_wire_logic_cluster/lc_1/in_3

End 

Net : n36_adj_773
T_15_20_wire_logic_cluster/lc_1/out
T_15_16_sp4_v_t_39
T_14_18_lc_trk_g0_2
T_14_18_wire_logic_cluster/lc_1/in_1

End 

Net : n2367
T_14_19_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g2_4
T_14_19_wire_logic_cluster/lc_6/in_0

End 

Net : timer_29
T_3_20_wire_logic_cluster/lc_5/out
T_4_19_sp4_v_t_43
T_4_23_sp4_v_t_39
T_3_25_lc_trk_g1_2
T_3_25_wire_logic_cluster/lc_2/in_1

T_3_20_wire_logic_cluster/lc_5/out
T_3_20_lc_trk_g1_5
T_3_20_wire_logic_cluster/lc_5/in_1

T_3_20_wire_logic_cluster/lc_5/out
T_4_16_sp4_v_t_46
T_4_18_lc_trk_g2_3
T_4_18_wire_logic_cluster/lc_0/in_1

End 

Net : n6_adj_761
T_11_25_wire_logic_cluster/lc_7/out
T_11_25_lc_trk_g2_7
T_11_25_wire_logic_cluster/lc_6/in_1

End 

Net : delay_counter_18
T_12_28_wire_logic_cluster/lc_2/out
T_12_25_sp4_v_t_44
T_9_25_sp4_h_l_9
T_11_25_lc_trk_g2_4
T_11_25_wire_logic_cluster/lc_7/in_3

T_12_28_wire_logic_cluster/lc_2/out
T_12_28_lc_trk_g1_2
T_12_28_wire_logic_cluster/lc_2/in_1

End 

Net : delay_counter_10
T_12_27_wire_logic_cluster/lc_2/out
T_11_27_lc_trk_g2_2
T_11_27_wire_logic_cluster/lc_0/in_0

T_12_27_wire_logic_cluster/lc_2/out
T_12_27_lc_trk_g1_2
T_12_27_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n47_adj_706
T_4_31_wire_logic_cluster/lc_6/out
T_5_28_sp4_v_t_37
T_2_28_sp4_h_l_0
T_2_28_lc_trk_g0_5
T_2_28_wire_logic_cluster/lc_0/in_1

End 

Net : n17_adj_765
T_11_28_wire_logic_cluster/lc_0/out
T_11_29_lc_trk_g0_0
T_11_29_wire_logic_cluster/lc_7/in_1

End 

Net : n10978
T_11_29_wire_logic_cluster/lc_7/out
T_11_24_sp12_v_t_22
T_11_25_lc_trk_g3_6
T_11_25_wire_logic_cluster/lc_3/in_0

End 

Net : delay_counter_26
T_12_29_wire_logic_cluster/lc_2/out
T_11_28_lc_trk_g2_2
T_11_28_wire_logic_cluster/lc_0/in_0

T_12_29_wire_logic_cluster/lc_2/out
T_12_29_lc_trk_g1_2
T_12_29_wire_logic_cluster/lc_2/in_1

End 

Net : nx.n43_adj_709_cascade_
T_2_28_wire_logic_cluster/lc_3/ltout
T_2_28_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n30_adj_703
T_9_27_wire_logic_cluster/lc_0/out
T_9_24_sp4_v_t_40
T_6_28_sp4_h_l_5
T_2_28_sp4_h_l_8
T_2_28_lc_trk_g1_5
T_2_28_wire_logic_cluster/lc_3/in_3

End 

Net : delay_counter_9
T_12_27_wire_logic_cluster/lc_1/out
T_11_27_lc_trk_g3_1
T_11_27_input_2_0
T_11_27_wire_logic_cluster/lc_0/in_2

T_12_27_wire_logic_cluster/lc_1/out
T_12_27_lc_trk_g3_1
T_12_27_wire_logic_cluster/lc_1/in_1

End 

Net : delay_counter_28
T_12_29_wire_logic_cluster/lc_4/out
T_11_28_lc_trk_g3_4
T_11_28_wire_logic_cluster/lc_0/in_1

T_12_29_wire_logic_cluster/lc_4/out
T_12_29_lc_trk_g3_4
T_12_29_wire_logic_cluster/lc_4/in_1

End 

Net : delay_counter_22
T_12_28_wire_logic_cluster/lc_6/out
T_11_28_lc_trk_g2_6
T_11_28_input_2_0
T_11_28_wire_logic_cluster/lc_0/in_2

T_12_28_wire_logic_cluster/lc_6/out
T_12_28_lc_trk_g1_6
T_12_28_wire_logic_cluster/lc_6/in_1

End 

Net : n30
T_16_20_wire_logic_cluster/lc_0/out
T_13_20_sp12_h_l_0
T_14_20_lc_trk_g0_4
T_14_20_wire_logic_cluster/lc_4/in_0

End 

Net : n9_adj_733
T_14_17_wire_logic_cluster/lc_0/out
T_15_18_lc_trk_g2_0
T_15_18_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g0_0
T_13_18_input_2_4
T_13_18_wire_logic_cluster/lc_4/in_2

T_14_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_5
T_10_17_sp4_h_l_1
T_9_13_sp4_v_t_43
T_9_16_lc_trk_g1_3
T_9_16_input_2_0
T_9_16_wire_logic_cluster/lc_0/in_2

T_14_17_wire_logic_cluster/lc_0/out
T_15_16_lc_trk_g2_0
T_15_16_input_2_0
T_15_16_wire_logic_cluster/lc_0/in_2

T_14_17_wire_logic_cluster/lc_0/out
T_15_14_sp4_v_t_41
T_15_15_lc_trk_g2_1
T_15_15_input_2_1
T_15_15_wire_logic_cluster/lc_1/in_2

T_14_17_wire_logic_cluster/lc_0/out
T_15_18_lc_trk_g2_0
T_15_18_wire_logic_cluster/lc_7/in_1

T_14_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_5
T_10_17_sp4_h_l_1
T_11_17_lc_trk_g2_1
T_11_17_wire_logic_cluster/lc_0/in_1

T_14_17_wire_logic_cluster/lc_0/out
T_15_16_lc_trk_g3_0
T_15_16_wire_logic_cluster/lc_6/in_3

End 

Net : delay_counter_11
T_12_27_wire_logic_cluster/lc_3/out
T_11_27_lc_trk_g2_3
T_11_27_wire_logic_cluster/lc_0/in_3

T_12_27_wire_logic_cluster/lc_3/out
T_12_27_lc_trk_g1_3
T_12_27_wire_logic_cluster/lc_3/in_1

End 

Net : delay_counter_23
T_12_28_wire_logic_cluster/lc_7/out
T_11_28_lc_trk_g2_7
T_11_28_wire_logic_cluster/lc_0/in_3

T_12_28_wire_logic_cluster/lc_7/out
T_12_28_lc_trk_g3_7
T_12_28_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n11696_cascade_
T_1_18_wire_logic_cluster/lc_1/ltout
T_1_18_wire_logic_cluster/lc_2/in_2

End 

Net : n2325
T_13_18_wire_logic_cluster/lc_7/out
T_14_18_lc_trk_g1_7
T_14_18_wire_logic_cluster/lc_4/in_0

End 

Net : n43
T_14_18_wire_logic_cluster/lc_4/out
T_14_17_sp4_v_t_40
T_14_20_lc_trk_g1_0
T_14_20_wire_logic_cluster/lc_4/in_1

End 

Net : delay_counter_16
T_12_28_wire_logic_cluster/lc_0/out
T_12_24_sp4_v_t_37
T_11_25_lc_trk_g2_5
T_11_25_wire_logic_cluster/lc_7/in_0

T_12_28_wire_logic_cluster/lc_0/out
T_12_28_lc_trk_g3_0
T_12_28_wire_logic_cluster/lc_0/in_1

End 

Net : n2355
T_14_17_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g1_5
T_14_16_wire_logic_cluster/lc_3/in_1

End 

Net : n7150_cascade_
T_14_17_wire_logic_cluster/lc_4/ltout
T_14_17_wire_logic_cluster/lc_5/in_2

End 

Net : n41
T_14_16_wire_logic_cluster/lc_3/out
T_14_16_sp4_h_l_11
T_17_16_sp4_v_t_41
T_17_18_lc_trk_g3_4
T_17_18_wire_logic_cluster/lc_4/in_3

End 

Net : n2379_cascade_
T_14_19_wire_logic_cluster/lc_5/ltout
T_14_19_wire_logic_cluster/lc_6/in_2

End 

Net : delay_counter_13
T_12_27_wire_logic_cluster/lc_5/out
T_11_27_lc_trk_g2_5
T_11_27_wire_logic_cluster/lc_1/in_0

T_12_27_wire_logic_cluster/lc_5/out
T_12_27_lc_trk_g1_5
T_12_27_wire_logic_cluster/lc_5/in_1

End 

Net : delay_counter_12
T_12_27_wire_logic_cluster/lc_4/out
T_11_27_lc_trk_g2_4
T_11_27_wire_logic_cluster/lc_1/in_1

T_12_27_wire_logic_cluster/lc_4/out
T_12_27_lc_trk_g3_4
T_12_27_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n4_adj_642
T_2_22_wire_logic_cluster/lc_0/out
T_2_18_sp4_v_t_37
T_1_19_lc_trk_g2_5
T_1_19_wire_logic_cluster/lc_6/in_1

T_2_22_wire_logic_cluster/lc_0/out
T_2_18_sp4_v_t_37
T_1_19_lc_trk_g2_5
T_1_19_wire_logic_cluster/lc_2/in_3

T_2_22_wire_logic_cluster/lc_0/out
T_2_19_sp4_v_t_40
T_2_15_sp4_v_t_45
T_1_17_lc_trk_g0_3
T_1_17_wire_logic_cluster/lc_0/in_1

T_2_22_wire_logic_cluster/lc_0/out
T_2_18_sp4_v_t_37
T_0_18_span4_horz_24
T_1_18_lc_trk_g2_5
T_1_18_wire_logic_cluster/lc_1/in_0

T_2_22_wire_logic_cluster/lc_0/out
T_2_19_sp4_v_t_40
T_2_15_sp4_v_t_45
T_1_17_lc_trk_g0_3
T_1_17_wire_logic_cluster/lc_3/in_0

End 

Net : nx.n10422
T_3_21_wire_logic_cluster/lc_0/cout
T_3_21_wire_logic_cluster/lc_1/in_3

Net : nx.one_wire_N_528_2
T_3_21_wire_logic_cluster/lc_2/out
T_3_18_sp4_v_t_44
T_2_19_lc_trk_g3_4
T_2_19_wire_logic_cluster/lc_1/in_0

T_3_21_wire_logic_cluster/lc_2/out
T_2_22_lc_trk_g1_2
T_2_22_wire_logic_cluster/lc_0/in_1

T_3_21_wire_logic_cluster/lc_2/out
T_2_20_lc_trk_g3_2
T_2_20_wire_logic_cluster/lc_7/in_0

End 

Net : nx.n10423
T_3_21_wire_logic_cluster/lc_1/cout
T_3_21_wire_logic_cluster/lc_2/in_3

Net : delay_counter_14
T_12_27_wire_logic_cluster/lc_6/out
T_11_27_lc_trk_g2_6
T_11_27_wire_logic_cluster/lc_1/in_3

T_12_27_wire_logic_cluster/lc_6/out
T_12_27_lc_trk_g1_6
T_12_27_wire_logic_cluster/lc_6/in_1

End 

Net : n6_adj_748
T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_14_18_sp4_h_l_5
T_13_18_lc_trk_g0_5
T_13_18_wire_logic_cluster/lc_7/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_14_18_sp4_h_l_5
T_15_18_lc_trk_g3_5
T_15_18_wire_logic_cluster/lc_2/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_14_18_sp4_h_l_5
T_13_18_lc_trk_g0_5
T_13_18_wire_logic_cluster/lc_5/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_10_16_sp12_h_l_0
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_7/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_10_16_sp12_h_l_0
T_9_4_sp12_v_t_23
T_9_15_lc_trk_g3_3
T_9_15_wire_logic_cluster/lc_5/in_1

T_17_16_wire_logic_cluster/lc_4/out
T_16_16_sp4_h_l_0
T_15_16_sp4_v_t_43
T_15_17_lc_trk_g2_3
T_15_17_wire_logic_cluster/lc_2/in_1

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_14_14_sp4_h_l_6
T_13_14_lc_trk_g0_6
T_13_14_wire_logic_cluster/lc_1/in_3

T_17_16_wire_logic_cluster/lc_4/out
T_16_16_sp4_h_l_0
T_15_16_lc_trk_g1_0
T_15_16_input_2_1
T_15_16_wire_logic_cluster/lc_1/in_2

End 

Net : n12123_cascade_
T_16_19_wire_logic_cluster/lc_0/ltout
T_16_19_wire_logic_cluster/lc_1/in_2

End 

Net : counter_6
T_16_15_wire_logic_cluster/lc_6/out
T_7_15_sp12_h_l_0
T_12_15_lc_trk_g0_4
T_12_15_wire_logic_cluster/lc_2/in_0

T_16_15_wire_logic_cluster/lc_6/out
T_7_15_sp12_h_l_0
T_12_15_lc_trk_g0_4
T_12_15_wire_logic_cluster/lc_3/in_1

T_16_15_wire_logic_cluster/lc_6/out
T_14_15_sp4_h_l_9
T_13_15_lc_trk_g1_1
T_13_15_input_2_4
T_13_15_wire_logic_cluster/lc_4/in_2

T_16_15_wire_logic_cluster/lc_6/out
T_14_15_sp4_h_l_9
T_13_15_sp4_v_t_44
T_13_16_lc_trk_g2_4
T_13_16_input_2_4
T_13_16_wire_logic_cluster/lc_4/in_2

T_16_15_wire_logic_cluster/lc_6/out
T_14_15_sp4_h_l_9
T_13_15_lc_trk_g1_1
T_13_15_wire_logic_cluster/lc_3/in_1

T_16_15_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g1_6
T_16_16_wire_logic_cluster/lc_1/in_0

T_16_15_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g2_6
T_16_15_input_2_6
T_16_15_wire_logic_cluster/lc_6/in_2

T_16_15_wire_logic_cluster/lc_6/out
T_16_14_sp4_v_t_44
T_16_18_lc_trk_g1_1
T_16_18_input_2_0
T_16_18_wire_logic_cluster/lc_0/in_2

End 

Net : n7150
T_14_17_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g0_4
T_13_18_wire_logic_cluster/lc_5/in_3

T_14_17_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g2_4
T_13_17_wire_logic_cluster/lc_2/in_0

T_14_17_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g0_4
T_14_18_wire_logic_cluster/lc_0/in_0

End 

Net : nx.n2
T_2_16_wire_logic_cluster/lc_2/out
T_3_15_sp4_v_t_37
T_3_19_sp4_v_t_38
T_3_23_sp4_v_t_38
T_3_25_lc_trk_g2_3
T_3_25_wire_logic_cluster/lc_4/in_1

End 

Net : neo_pixel_transmitter_t0_31
T_3_16_wire_logic_cluster/lc_1/out
T_2_16_lc_trk_g2_1
T_2_16_wire_logic_cluster/lc_2/in_3

T_3_16_wire_logic_cluster/lc_1/out
T_3_16_lc_trk_g3_1
T_3_16_wire_logic_cluster/lc_1/in_3

End 

Net : counter_7
T_16_15_wire_logic_cluster/lc_7/out
T_6_15_sp12_h_l_1
T_12_15_lc_trk_g1_6
T_12_15_wire_logic_cluster/lc_2/in_3

T_16_15_wire_logic_cluster/lc_7/out
T_6_15_sp12_h_l_1
T_12_15_lc_trk_g1_6
T_12_15_wire_logic_cluster/lc_3/in_0

T_16_15_wire_logic_cluster/lc_7/out
T_14_15_sp4_h_l_11
T_13_15_lc_trk_g1_3
T_13_15_wire_logic_cluster/lc_4/in_0

T_16_15_wire_logic_cluster/lc_7/out
T_16_12_sp4_v_t_38
T_13_16_sp4_h_l_3
T_13_16_lc_trk_g0_6
T_13_16_wire_logic_cluster/lc_4/in_0

T_16_15_wire_logic_cluster/lc_7/out
T_14_15_sp4_h_l_11
T_13_15_lc_trk_g1_3
T_13_15_wire_logic_cluster/lc_3/in_3

T_16_15_wire_logic_cluster/lc_7/out
T_16_16_lc_trk_g0_7
T_16_16_wire_logic_cluster/lc_2/in_1

T_16_15_wire_logic_cluster/lc_7/out
T_16_14_sp4_v_t_46
T_16_18_lc_trk_g1_3
T_16_18_wire_logic_cluster/lc_0/in_0

T_16_15_wire_logic_cluster/lc_7/out
T_16_15_lc_trk_g1_7
T_16_15_wire_logic_cluster/lc_7/in_1

End 

Net : delay_counter_30
T_12_29_wire_logic_cluster/lc_6/out
T_11_29_lc_trk_g2_6
T_11_29_wire_logic_cluster/lc_6/in_0

T_12_29_wire_logic_cluster/lc_6/out
T_12_29_lc_trk_g1_6
T_12_29_wire_logic_cluster/lc_6/in_1

End 

Net : n16_adj_764_cascade_
T_11_29_wire_logic_cluster/lc_6/ltout
T_11_29_wire_logic_cluster/lc_7/in_2

End 

Net : delay_counter_25
T_12_29_wire_logic_cluster/lc_1/out
T_11_29_lc_trk_g2_1
T_11_29_wire_logic_cluster/lc_6/in_1

T_12_29_wire_logic_cluster/lc_1/out
T_12_29_lc_trk_g3_1
T_12_29_wire_logic_cluster/lc_1/in_1

End 

Net : delay_counter_27
T_12_29_wire_logic_cluster/lc_3/out
T_11_29_lc_trk_g3_3
T_11_29_input_2_6
T_11_29_wire_logic_cluster/lc_6/in_2

T_12_29_wire_logic_cluster/lc_3/out
T_12_29_lc_trk_g1_3
T_12_29_wire_logic_cluster/lc_3/in_1

End 

Net : n11_adj_739
T_17_15_wire_logic_cluster/lc_6/out
T_17_12_sp4_v_t_36
T_14_16_sp4_h_l_6
T_14_16_lc_trk_g0_3
T_14_16_input_2_3
T_14_16_wire_logic_cluster/lc_3/in_2

T_17_15_wire_logic_cluster/lc_6/out
T_17_12_sp4_v_t_36
T_17_16_sp4_v_t_36
T_17_18_lc_trk_g2_1
T_17_18_input_2_3
T_17_18_wire_logic_cluster/lc_3/in_2

End 

Net : delay_counter_29
T_12_29_wire_logic_cluster/lc_5/out
T_11_29_lc_trk_g2_5
T_11_29_wire_logic_cluster/lc_6/in_3

T_12_29_wire_logic_cluster/lc_5/out
T_12_29_lc_trk_g1_5
T_12_29_wire_logic_cluster/lc_5/in_1

End 

Net : n2337
T_13_17_wire_logic_cluster/lc_2/out
T_14_18_lc_trk_g3_2
T_14_18_wire_logic_cluster/lc_1/in_0

End 

Net : nx.n18_adj_711_cascade_
T_2_19_wire_logic_cluster/lc_4/ltout
T_2_19_wire_logic_cluster/lc_5/in_2

End 

Net : nx.n103
T_2_20_wire_logic_cluster/lc_7/out
T_2_19_lc_trk_g0_7
T_2_19_wire_logic_cluster/lc_4/in_1

End 

Net : delay_counter_17
T_12_28_wire_logic_cluster/lc_1/out
T_12_25_sp4_v_t_42
T_9_25_sp4_h_l_7
T_11_25_lc_trk_g2_2
T_11_25_wire_logic_cluster/lc_6/in_0

T_12_28_wire_logic_cluster/lc_1/out
T_12_28_lc_trk_g3_1
T_12_28_wire_logic_cluster/lc_1/in_1

End 

Net : nx.n45_adj_707
T_3_29_wire_logic_cluster/lc_6/out
T_2_28_lc_trk_g3_6
T_2_28_wire_logic_cluster/lc_0/in_3

End 

Net : n11_adj_734
T_15_20_wire_logic_cluster/lc_0/out
T_14_19_lc_trk_g2_0
T_14_19_wire_logic_cluster/lc_0/in_0

End 

Net : delay_counter_15
T_12_27_wire_logic_cluster/lc_7/out
T_13_25_sp4_v_t_42
T_10_25_sp4_h_l_7
T_11_25_lc_trk_g3_7
T_11_25_input_2_6
T_11_25_wire_logic_cluster/lc_6/in_2

T_12_27_wire_logic_cluster/lc_7/out
T_12_27_lc_trk_g3_7
T_12_27_wire_logic_cluster/lc_7/in_1

End 

Net : timer_30
T_3_20_wire_logic_cluster/lc_6/out
T_3_17_sp4_v_t_36
T_3_21_sp4_v_t_36
T_3_25_lc_trk_g1_1
T_3_25_wire_logic_cluster/lc_3/in_1

T_3_20_wire_logic_cluster/lc_6/out
T_4_17_sp4_v_t_37
T_4_13_sp4_v_t_37
T_4_16_lc_trk_g1_5
T_4_16_wire_logic_cluster/lc_4/in_0

T_3_20_wire_logic_cluster/lc_6/out
T_3_20_lc_trk_g1_6
T_3_20_wire_logic_cluster/lc_6/in_1

End 

Net : delay_counter_21
T_12_28_wire_logic_cluster/lc_5/out
T_11_29_lc_trk_g0_5
T_11_29_wire_logic_cluster/lc_7/in_0

T_12_28_wire_logic_cluster/lc_5/out
T_12_28_lc_trk_g1_5
T_12_28_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n44_adj_708
T_5_28_wire_logic_cluster/lc_4/out
T_0_28_span12_horz_7
T_2_28_lc_trk_g0_3
T_2_28_wire_logic_cluster/lc_4/in_1

End 

Net : delay_counter_24
T_12_29_wire_logic_cluster/lc_0/out
T_11_29_lc_trk_g2_0
T_11_29_wire_logic_cluster/lc_7/in_3

T_12_29_wire_logic_cluster/lc_0/out
T_12_29_lc_trk_g3_0
T_12_29_wire_logic_cluster/lc_0/in_1

End 

Net : n11_adj_743
T_14_17_wire_logic_cluster/lc_1/out
T_15_14_sp4_v_t_43
T_16_18_sp4_h_l_0
T_17_18_lc_trk_g2_0
T_17_18_input_2_2
T_17_18_wire_logic_cluster/lc_2/in_2

T_14_17_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g1_1
T_14_18_input_2_4
T_14_18_wire_logic_cluster/lc_4/in_2

End 

Net : nx.n49_adj_710
T_2_28_wire_logic_cluster/lc_2/out
T_2_28_lc_trk_g3_2
T_2_28_wire_logic_cluster/lc_4/in_3

End 

Net : n2343_cascade_
T_14_18_wire_logic_cluster/lc_0/ltout
T_14_18_wire_logic_cluster/lc_1/in_2

End 

Net : current_pin_7__N_157_cascade_
T_13_18_wire_logic_cluster/lc_1/ltout
T_13_18_wire_logic_cluster/lc_2/in_2

End 

Net : state_1
T_16_20_wire_logic_cluster/lc_3/out
T_14_20_sp4_h_l_3
T_13_16_sp4_v_t_45
T_13_18_lc_trk_g2_0
T_13_18_wire_logic_cluster/lc_1/in_1

T_16_20_wire_logic_cluster/lc_3/out
T_16_20_sp4_h_l_11
T_19_16_sp4_v_t_46
T_18_18_lc_trk_g0_0
T_18_18_wire_logic_cluster/lc_5/in_1

T_16_20_wire_logic_cluster/lc_3/out
T_14_20_sp4_h_l_3
T_16_20_lc_trk_g2_6
T_16_20_input_2_0
T_16_20_wire_logic_cluster/lc_0/in_2

T_16_20_wire_logic_cluster/lc_3/out
T_16_20_sp4_h_l_11
T_15_20_lc_trk_g1_3
T_15_20_wire_logic_cluster/lc_7/in_1

T_16_20_wire_logic_cluster/lc_3/out
T_14_20_sp4_h_l_3
T_13_16_sp4_v_t_45
T_14_16_sp4_h_l_1
T_13_16_lc_trk_g0_1
T_13_16_wire_logic_cluster/lc_4/in_1

T_16_20_wire_logic_cluster/lc_3/out
T_16_20_sp4_h_l_11
T_12_20_sp4_h_l_7
T_14_20_lc_trk_g3_2
T_14_20_wire_logic_cluster/lc_1/in_0

T_16_20_wire_logic_cluster/lc_3/out
T_17_17_sp4_v_t_47
T_16_18_lc_trk_g3_7
T_16_18_wire_logic_cluster/lc_5/in_1

T_16_20_wire_logic_cluster/lc_3/out
T_14_20_sp4_h_l_3
T_13_16_sp4_v_t_45
T_12_18_lc_trk_g0_3
T_12_18_wire_logic_cluster/lc_2/in_1

T_16_20_wire_logic_cluster/lc_3/out
T_16_20_sp4_h_l_11
T_17_20_lc_trk_g2_3
T_17_20_input_2_5
T_17_20_wire_logic_cluster/lc_5/in_2

T_16_20_wire_logic_cluster/lc_3/out
T_16_20_sp4_h_l_11
T_12_20_sp4_h_l_7
T_11_20_sp4_v_t_36
T_11_24_sp4_v_t_41
T_11_28_lc_trk_g1_4
T_11_28_wire_logic_cluster/lc_4/in_3

T_16_20_wire_logic_cluster/lc_3/out
T_16_20_sp4_h_l_11
T_12_20_sp4_h_l_7
T_14_20_lc_trk_g3_2
T_14_20_wire_logic_cluster/lc_0/in_1

T_16_20_wire_logic_cluster/lc_3/out
T_14_20_sp4_h_l_3
T_13_16_sp4_v_t_45
T_14_16_sp4_h_l_1
T_13_12_sp4_v_t_43
T_12_14_lc_trk_g0_6
T_12_14_wire_logic_cluster/lc_1/in_1

T_16_20_wire_logic_cluster/lc_3/out
T_10_20_sp12_h_l_1
T_13_20_lc_trk_g1_1
T_13_20_wire_logic_cluster/lc_6/in_0

T_16_20_wire_logic_cluster/lc_3/out
T_14_20_sp4_h_l_3
T_13_16_sp4_v_t_45
T_14_16_sp4_h_l_1
T_16_16_lc_trk_g2_4
T_16_16_wire_logic_cluster/lc_7/in_3

T_16_20_wire_logic_cluster/lc_3/out
T_17_17_sp4_v_t_47
T_17_18_lc_trk_g2_7
T_17_18_wire_logic_cluster/lc_1/in_0

T_16_20_wire_logic_cluster/lc_3/out
T_16_20_sp4_h_l_11
T_12_20_sp4_h_l_7
T_14_20_lc_trk_g3_2
T_14_20_input_2_5
T_14_20_wire_logic_cluster/lc_5/in_2

T_16_20_wire_logic_cluster/lc_3/out
T_16_20_sp4_h_l_11
T_12_20_sp4_h_l_7
T_11_20_sp4_v_t_36
T_11_24_sp4_v_t_41
T_8_28_sp4_h_l_9
T_7_28_sp4_v_t_44
T_7_29_lc_trk_g3_4
T_7_29_wire_logic_cluster/lc_0/in_1

T_16_20_wire_logic_cluster/lc_3/out
T_14_20_sp4_h_l_3
T_13_16_sp4_v_t_45
T_14_16_sp4_h_l_1
T_10_16_sp4_h_l_9
T_6_16_sp4_h_l_5
T_6_16_lc_trk_g0_0
T_6_16_wire_logic_cluster/lc_1/in_1

T_16_20_wire_logic_cluster/lc_3/out
T_16_20_sp4_h_l_11
T_12_20_sp4_h_l_7
T_8_20_sp4_h_l_10
T_4_20_sp4_h_l_6
T_3_20_sp4_v_t_37
T_2_22_lc_trk_g1_0
T_2_22_input_2_5
T_2_22_wire_logic_cluster/lc_5/in_2

T_16_20_wire_logic_cluster/lc_3/out
T_10_20_sp12_h_l_1
T_9_20_sp12_v_t_22
T_9_27_sp4_v_t_38
T_9_29_lc_trk_g3_3
T_9_29_wire_logic_cluster/lc_0/in_0

T_16_20_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g1_3
T_17_20_wire_logic_cluster/lc_7/in_3

T_16_20_wire_logic_cluster/lc_3/out
T_16_20_sp4_h_l_11
T_12_20_sp4_h_l_7
T_8_20_sp4_h_l_10
T_7_16_sp4_v_t_47
T_7_17_lc_trk_g2_7
T_7_17_wire_logic_cluster/lc_1/in_0

T_16_20_wire_logic_cluster/lc_3/out
T_16_20_sp4_h_l_11
T_12_20_sp4_h_l_7
T_11_16_sp4_v_t_42
T_11_12_sp4_v_t_47
T_11_14_lc_trk_g3_2
T_11_14_wire_logic_cluster/lc_4/in_1

T_16_20_wire_logic_cluster/lc_3/out
T_16_20_sp4_h_l_11
T_12_20_sp4_h_l_7
T_11_20_sp4_v_t_36
T_11_21_lc_trk_g3_4
T_11_21_wire_logic_cluster/lc_0/in_3

T_16_20_wire_logic_cluster/lc_3/out
T_16_20_sp4_h_l_11
T_12_20_sp4_h_l_11
T_11_20_lc_trk_g1_3
T_11_20_input_2_2
T_11_20_wire_logic_cluster/lc_2/in_2

T_16_20_wire_logic_cluster/lc_3/out
T_16_20_sp4_h_l_11
T_16_20_lc_trk_g1_6
T_16_20_wire_logic_cluster/lc_3/in_0

T_16_20_wire_logic_cluster/lc_3/out
T_16_20_sp4_h_l_11
T_16_20_lc_trk_g1_6
T_16_20_wire_logic_cluster/lc_4/in_1

T_16_20_wire_logic_cluster/lc_3/out
T_15_21_lc_trk_g0_3
T_15_21_input_2_7
T_15_21_wire_logic_cluster/lc_7/in_2

End 

Net : n5907
T_11_15_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_36
T_8_16_sp4_h_l_1
T_9_16_lc_trk_g2_1
T_9_16_wire_logic_cluster/lc_0/in_1

T_11_15_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_36
T_8_16_sp4_h_l_1
T_7_16_lc_trk_g1_1
T_7_16_wire_logic_cluster/lc_5/in_1

End 

Net : n15_adj_721
T_18_18_wire_logic_cluster/lc_5/out
T_19_16_sp4_v_t_38
T_16_16_sp4_h_l_9
T_16_16_lc_trk_g0_4
T_16_16_wire_logic_cluster/lc_5/in_3

T_18_18_wire_logic_cluster/lc_5/out
T_18_17_sp4_v_t_42
T_15_17_sp4_h_l_1
T_16_17_lc_trk_g2_1
T_16_17_input_2_5
T_16_17_wire_logic_cluster/lc_5/in_2

T_18_18_wire_logic_cluster/lc_5/out
T_18_17_sp4_v_t_42
T_15_17_sp4_h_l_1
T_16_17_lc_trk_g2_1
T_16_17_wire_logic_cluster/lc_0/in_1

T_18_18_wire_logic_cluster/lc_5/out
T_18_14_sp4_v_t_47
T_15_14_sp4_h_l_4
T_16_14_lc_trk_g3_4
T_16_14_wire_logic_cluster/lc_0/in_1

T_18_18_wire_logic_cluster/lc_5/out
T_18_17_sp4_v_t_42
T_15_17_sp4_h_l_1
T_16_17_lc_trk_g2_1
T_16_17_wire_logic_cluster/lc_4/in_3

End 

Net : current_pin_7__N_155
T_16_16_wire_logic_cluster/lc_5/out
T_16_15_sp4_v_t_42
T_13_15_sp4_h_l_7
T_9_15_sp4_h_l_10
T_11_15_lc_trk_g2_7
T_11_15_wire_logic_cluster/lc_6/in_1

T_16_16_wire_logic_cluster/lc_5/out
T_16_15_sp4_v_t_42
T_13_15_sp4_h_l_7
T_9_15_sp4_h_l_10
T_10_15_lc_trk_g2_2
T_10_15_wire_logic_cluster/lc_1/in_1

T_16_16_wire_logic_cluster/lc_5/out
T_8_16_sp12_h_l_1
T_12_16_lc_trk_g1_2
T_12_16_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_43
T_14_19_sp4_h_l_11
T_13_15_sp4_v_t_41
T_13_17_lc_trk_g3_4
T_13_17_input_2_1
T_13_17_wire_logic_cluster/lc_1/in_2

T_16_16_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_43
T_14_19_sp4_h_l_11
T_13_15_sp4_v_t_41
T_13_17_lc_trk_g3_4
T_13_17_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_5/out
T_16_15_sp4_v_t_42
T_13_15_sp4_h_l_7
T_13_15_lc_trk_g0_2
T_13_15_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_5/out
T_8_16_sp12_h_l_1
T_14_16_lc_trk_g1_6
T_14_16_wire_logic_cluster/lc_0/in_1

T_16_16_wire_logic_cluster/lc_5/out
T_16_15_sp4_v_t_42
T_13_15_sp4_h_l_7
T_9_15_sp4_h_l_10
T_11_15_lc_trk_g2_7
T_11_15_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_43
T_14_19_sp4_h_l_11
T_13_15_sp4_v_t_41
T_13_16_lc_trk_g2_1
T_13_16_wire_logic_cluster/lc_0/in_1

T_16_16_wire_logic_cluster/lc_5/out
T_16_16_sp12_h_l_1
T_15_4_sp12_v_t_22
T_15_13_sp4_v_t_36
T_14_17_lc_trk_g1_1
T_14_17_wire_logic_cluster/lc_7/in_1

T_16_16_wire_logic_cluster/lc_5/out
T_16_15_sp4_v_t_42
T_13_15_sp4_h_l_7
T_14_15_lc_trk_g2_7
T_14_15_wire_logic_cluster/lc_0/in_1

T_16_16_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_43
T_14_19_sp4_h_l_11
T_13_15_sp4_v_t_41
T_13_11_sp4_v_t_42
T_13_14_lc_trk_g1_2
T_13_14_wire_logic_cluster/lc_0/in_1

T_16_16_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_43
T_14_19_sp4_h_l_11
T_13_15_sp4_v_t_41
T_13_16_lc_trk_g2_1
T_13_16_input_2_3
T_13_16_wire_logic_cluster/lc_3/in_2

T_16_16_wire_logic_cluster/lc_5/out
T_16_15_sp4_v_t_42
T_13_15_sp4_h_l_7
T_12_15_lc_trk_g0_7
T_12_15_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_5/out
T_16_15_sp4_v_t_42
T_13_15_sp4_h_l_7
T_14_15_lc_trk_g2_7
T_14_15_wire_logic_cluster/lc_2/in_1

T_16_16_wire_logic_cluster/lc_5/out
T_16_15_sp4_v_t_42
T_13_15_sp4_h_l_7
T_14_15_lc_trk_g2_7
T_14_15_wire_logic_cluster/lc_5/in_0

T_16_16_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g2_5
T_15_15_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_5/out
T_8_16_sp12_h_l_1
T_11_16_lc_trk_g0_1
T_11_16_input_2_5
T_11_16_wire_logic_cluster/lc_5/in_2

T_16_16_wire_logic_cluster/lc_5/out
T_8_16_sp12_h_l_1
T_10_16_lc_trk_g0_6
T_10_16_input_2_6
T_10_16_wire_logic_cluster/lc_6/in_2

T_16_16_wire_logic_cluster/lc_5/out
T_8_16_sp12_h_l_1
T_11_16_lc_trk_g1_1
T_11_16_wire_logic_cluster/lc_0/in_0

T_16_16_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g2_5
T_15_15_input_2_5
T_15_15_wire_logic_cluster/lc_5/in_2

T_16_16_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g0_5
T_16_15_input_2_1
T_16_15_wire_logic_cluster/lc_1/in_2

T_16_16_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g0_5
T_16_15_wire_logic_cluster/lc_2/in_1

T_16_16_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g0_5
T_16_15_input_2_3
T_16_15_wire_logic_cluster/lc_3/in_2

T_16_16_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g0_5
T_16_15_wire_logic_cluster/lc_4/in_1

T_16_16_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g0_5
T_16_15_input_2_5
T_16_15_wire_logic_cluster/lc_5/in_2

T_16_16_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g0_5
T_16_15_wire_logic_cluster/lc_6/in_1

T_16_16_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g0_5
T_16_15_input_2_7
T_16_15_wire_logic_cluster/lc_7/in_2

End 

Net : n7236
T_9_16_wire_logic_cluster/lc_0/out
T_8_16_sp4_h_l_8
T_7_16_lc_trk_g1_0
T_7_16_wire_logic_cluster/lc_5/in_0

End 

Net : state_0
T_16_20_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_37
T_13_18_sp4_h_l_6
T_13_18_lc_trk_g0_3
T_13_18_wire_logic_cluster/lc_1/in_0

T_16_20_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_37
T_17_18_sp4_h_l_0
T_18_18_lc_trk_g3_0
T_18_18_wire_logic_cluster/lc_5/in_0

T_16_20_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_37
T_13_18_sp4_h_l_6
T_13_18_lc_trk_g0_3
T_13_18_wire_logic_cluster/lc_2/in_3

T_16_20_wire_logic_cluster/lc_4/out
T_15_20_lc_trk_g3_4
T_15_20_wire_logic_cluster/lc_7/in_0

T_16_20_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_37
T_17_18_sp4_h_l_0
T_16_18_lc_trk_g1_0
T_16_18_wire_logic_cluster/lc_5/in_0

T_16_20_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_37
T_13_18_sp4_h_l_6
T_12_18_lc_trk_g0_6
T_12_18_wire_logic_cluster/lc_2/in_0

T_16_20_wire_logic_cluster/lc_4/out
T_15_20_sp4_h_l_0
T_14_20_lc_trk_g0_0
T_14_20_wire_logic_cluster/lc_1/in_1

T_16_20_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g0_4
T_17_20_wire_logic_cluster/lc_5/in_1

T_16_20_wire_logic_cluster/lc_4/out
T_15_20_sp4_h_l_0
T_14_20_sp4_v_t_37
T_14_24_sp4_v_t_45
T_11_28_sp4_h_l_8
T_11_28_lc_trk_g0_5
T_11_28_wire_logic_cluster/lc_4/in_1

T_16_20_wire_logic_cluster/lc_4/out
T_16_12_sp12_v_t_23
T_16_16_lc_trk_g2_0
T_16_16_wire_logic_cluster/lc_1/in_1

T_16_20_wire_logic_cluster/lc_4/out
T_15_20_sp4_h_l_0
T_14_20_lc_trk_g0_0
T_14_20_wire_logic_cluster/lc_0/in_0

T_16_20_wire_logic_cluster/lc_4/out
T_9_20_sp12_h_l_0
T_13_20_lc_trk_g0_3
T_13_20_wire_logic_cluster/lc_6/in_3

T_16_20_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_37
T_16_14_sp4_v_t_45
T_13_14_sp4_h_l_2
T_12_14_lc_trk_g1_2
T_12_14_wire_logic_cluster/lc_1/in_0

T_16_20_wire_logic_cluster/lc_4/out
T_16_12_sp12_v_t_23
T_16_16_lc_trk_g2_0
T_16_16_wire_logic_cluster/lc_7/in_1

T_16_20_wire_logic_cluster/lc_4/out
T_9_20_sp12_h_l_0
T_8_20_sp12_v_t_23
T_8_22_sp4_v_t_43
T_8_26_sp4_v_t_43
T_7_29_lc_trk_g3_3
T_7_29_wire_logic_cluster/lc_0/in_0

T_16_20_wire_logic_cluster/lc_4/out
T_15_20_sp4_h_l_0
T_14_20_lc_trk_g0_0
T_14_20_wire_logic_cluster/lc_5/in_1

T_16_20_wire_logic_cluster/lc_4/out
T_15_20_sp4_h_l_0
T_14_20_sp4_v_t_37
T_14_24_sp4_v_t_45
T_11_28_sp4_h_l_8
T_10_28_sp4_v_t_39
T_9_29_lc_trk_g2_7
T_9_29_wire_logic_cluster/lc_0/in_1

T_16_20_wire_logic_cluster/lc_4/out
T_15_20_sp4_h_l_0
T_11_20_sp4_h_l_0
T_7_20_sp4_h_l_8
T_3_20_sp4_h_l_8
T_2_20_sp4_v_t_39
T_2_22_lc_trk_g2_2
T_2_22_wire_logic_cluster/lc_5/in_1

T_16_20_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g0_4
T_17_20_wire_logic_cluster/lc_7/in_1

T_16_20_wire_logic_cluster/lc_4/out
T_15_20_sp4_h_l_0
T_11_20_sp4_h_l_0
T_10_16_sp4_v_t_40
T_7_16_sp4_h_l_11
T_6_16_lc_trk_g0_3
T_6_16_wire_logic_cluster/lc_1/in_0

T_16_20_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_37
T_16_14_sp4_v_t_45
T_13_14_sp4_h_l_2
T_9_14_sp4_h_l_2
T_11_14_lc_trk_g3_7
T_11_14_wire_logic_cluster/lc_4/in_0

T_16_20_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_37
T_13_18_sp4_h_l_6
T_9_18_sp4_h_l_6
T_8_14_sp4_v_t_46
T_7_17_lc_trk_g3_6
T_7_17_input_2_1
T_7_17_wire_logic_cluster/lc_1/in_2

T_16_20_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_37
T_13_18_sp4_h_l_6
T_12_18_sp4_v_t_43
T_11_21_lc_trk_g3_3
T_11_21_input_2_0
T_11_21_wire_logic_cluster/lc_0/in_2

T_16_20_wire_logic_cluster/lc_4/out
T_15_20_sp4_h_l_0
T_11_20_sp4_h_l_0
T_11_20_lc_trk_g0_5
T_11_20_wire_logic_cluster/lc_2/in_1

T_16_20_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_37
T_17_18_sp4_h_l_0
T_16_18_lc_trk_g1_0
T_16_18_wire_logic_cluster/lc_0/in_1

T_16_20_wire_logic_cluster/lc_4/out
T_16_20_lc_trk_g0_4
T_16_20_wire_logic_cluster/lc_4/in_0

T_16_20_wire_logic_cluster/lc_4/out
T_15_21_lc_trk_g0_4
T_15_21_wire_logic_cluster/lc_7/in_1

T_16_20_wire_logic_cluster/lc_4/out
T_16_20_lc_trk_g0_4
T_16_20_wire_logic_cluster/lc_3/in_1

End 

Net : n11_adj_734_cascade_
T_15_20_wire_logic_cluster/lc_0/ltout
T_15_20_wire_logic_cluster/lc_1/in_2

End 

Net : n6_adj_748_cascade_
T_17_16_wire_logic_cluster/lc_4/ltout
T_17_16_wire_logic_cluster/lc_5/in_2

End 

Net : n7500_cascade_
T_16_17_wire_logic_cluster/lc_3/ltout
T_16_17_wire_logic_cluster/lc_4/in_2

End 

Net : timer_31
T_3_20_wire_logic_cluster/lc_7/out
T_3_18_sp4_v_t_43
T_3_22_sp4_v_t_43
T_3_25_lc_trk_g1_3
T_3_25_wire_logic_cluster/lc_4/in_0

T_3_20_wire_logic_cluster/lc_7/out
T_3_18_sp4_v_t_43
T_3_14_sp4_v_t_43
T_3_16_lc_trk_g2_6
T_3_16_wire_logic_cluster/lc_1/in_1

T_3_20_wire_logic_cluster/lc_7/out
T_3_20_lc_trk_g1_7
T_3_20_wire_logic_cluster/lc_7/in_1

End 

Net : state_2
T_16_18_wire_logic_cluster/lc_0/out
T_13_18_sp12_h_l_0
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_1/in_3

T_16_18_wire_logic_cluster/lc_0/out
T_13_18_sp12_h_l_0
T_18_18_lc_trk_g0_4
T_18_18_wire_logic_cluster/lc_5/in_3

T_16_18_wire_logic_cluster/lc_0/out
T_16_16_sp4_v_t_45
T_15_20_lc_trk_g2_0
T_15_20_wire_logic_cluster/lc_7/in_3

T_16_18_wire_logic_cluster/lc_0/out
T_16_16_sp4_v_t_45
T_16_20_lc_trk_g0_0
T_16_20_wire_logic_cluster/lc_1/in_1

T_16_18_wire_logic_cluster/lc_0/out
T_16_16_sp4_v_t_45
T_13_20_sp4_h_l_1
T_14_20_lc_trk_g3_1
T_14_20_wire_logic_cluster/lc_1/in_3

T_16_18_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_44
T_17_20_lc_trk_g0_1
T_17_20_wire_logic_cluster/lc_5/in_0

T_16_18_wire_logic_cluster/lc_0/out
T_13_18_sp12_h_l_0
T_12_18_lc_trk_g1_0
T_12_18_wire_logic_cluster/lc_2/in_3

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g2_0
T_16_18_wire_logic_cluster/lc_5/in_3

T_16_18_wire_logic_cluster/lc_0/out
T_16_15_sp4_v_t_40
T_16_16_lc_trk_g3_0
T_16_16_wire_logic_cluster/lc_2/in_3

T_16_18_wire_logic_cluster/lc_0/out
T_16_14_sp12_v_t_23
T_5_14_sp12_h_l_0
T_12_14_lc_trk_g1_0
T_12_14_input_2_1
T_12_14_wire_logic_cluster/lc_1/in_2

T_16_18_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_44
T_17_20_lc_trk_g0_1
T_17_20_wire_logic_cluster/lc_7/in_0

T_16_18_wire_logic_cluster/lc_0/out
T_16_15_sp4_v_t_40
T_16_16_lc_trk_g3_0
T_16_16_wire_logic_cluster/lc_7/in_0

T_16_18_wire_logic_cluster/lc_0/out
T_13_18_sp12_h_l_0
T_0_18_span12_horz_0
T_4_18_sp4_h_l_5
T_7_14_sp4_v_t_40
T_7_17_lc_trk_g0_0
T_7_17_wire_logic_cluster/lc_1/in_1

T_16_18_wire_logic_cluster/lc_0/out
T_16_14_sp12_v_t_23
T_5_26_sp12_h_l_0
T_8_26_sp4_h_l_5
T_7_26_sp4_v_t_46
T_7_29_lc_trk_g0_6
T_7_29_input_2_0
T_7_29_wire_logic_cluster/lc_0/in_2

T_16_18_wire_logic_cluster/lc_0/out
T_16_14_sp12_v_t_23
T_5_26_sp12_h_l_0
T_10_26_sp4_h_l_7
T_9_26_sp4_v_t_42
T_9_29_lc_trk_g0_2
T_9_29_input_2_0
T_9_29_wire_logic_cluster/lc_0/in_2

T_16_18_wire_logic_cluster/lc_0/out
T_13_18_sp12_h_l_0
T_0_18_span12_horz_0
T_4_18_sp4_h_l_5
T_7_14_sp4_v_t_40
T_6_16_lc_trk_g0_5
T_6_16_input_2_1
T_6_16_wire_logic_cluster/lc_1/in_2

T_16_18_wire_logic_cluster/lc_0/out
T_13_18_sp12_h_l_0
T_0_18_span12_horz_0
T_4_18_sp4_h_l_5
T_3_18_sp4_v_t_40
T_2_22_lc_trk_g1_5
T_2_22_wire_logic_cluster/lc_5/in_3

T_16_18_wire_logic_cluster/lc_0/out
T_16_15_sp4_v_t_40
T_13_19_sp4_h_l_10
T_12_19_sp4_v_t_41
T_11_20_lc_trk_g3_1
T_11_20_wire_logic_cluster/lc_2/in_0

T_16_18_wire_logic_cluster/lc_0/out
T_16_15_sp4_v_t_40
T_13_19_sp4_h_l_10
T_12_19_sp4_v_t_41
T_11_21_lc_trk_g1_4
T_11_21_wire_logic_cluster/lc_0/in_1

T_16_18_wire_logic_cluster/lc_0/out
T_16_14_sp12_v_t_23
T_5_14_sp12_h_l_0
T_11_14_lc_trk_g0_7
T_11_14_wire_logic_cluster/lc_4/in_3

T_16_18_wire_logic_cluster/lc_0/out
T_16_16_sp4_v_t_45
T_16_20_sp4_v_t_46
T_15_21_lc_trk_g3_6
T_15_21_wire_logic_cluster/lc_7/in_0

End 

Net : n7442
T_12_25_wire_logic_cluster/lc_5/out
T_13_25_sp4_h_l_10
T_12_25_sp4_v_t_41
T_12_29_lc_trk_g0_4
T_12_29_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_13_25_sp4_h_l_10
T_12_25_sp4_v_t_41
T_12_29_lc_trk_g0_4
T_12_29_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_13_25_sp4_h_l_10
T_12_25_sp4_v_t_41
T_12_29_lc_trk_g0_4
T_12_29_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_13_25_sp4_h_l_10
T_12_25_sp4_v_t_41
T_12_29_lc_trk_g0_4
T_12_29_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_13_25_sp4_h_l_10
T_12_25_sp4_v_t_41
T_12_29_lc_trk_g0_4
T_12_29_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_13_25_sp4_h_l_10
T_12_25_sp4_v_t_41
T_12_29_lc_trk_g0_4
T_12_29_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_13_25_sp4_h_l_10
T_12_25_sp4_v_t_41
T_12_29_lc_trk_g0_4
T_12_29_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_13_25_sp4_h_l_10
T_12_25_sp4_v_t_41
T_12_29_lc_trk_g0_4
T_12_29_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_13_23_sp4_v_t_38
T_10_27_sp4_h_l_8
T_12_27_lc_trk_g3_5
T_12_27_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_13_23_sp4_v_t_38
T_10_27_sp4_h_l_8
T_12_27_lc_trk_g3_5
T_12_27_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_13_23_sp4_v_t_38
T_10_27_sp4_h_l_8
T_12_27_lc_trk_g3_5
T_12_27_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_13_23_sp4_v_t_38
T_10_27_sp4_h_l_8
T_12_27_lc_trk_g3_5
T_12_27_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_13_23_sp4_v_t_38
T_10_27_sp4_h_l_8
T_12_27_lc_trk_g3_5
T_12_27_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_13_23_sp4_v_t_38
T_10_27_sp4_h_l_8
T_12_27_lc_trk_g3_5
T_12_27_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_13_23_sp4_v_t_38
T_10_27_sp4_h_l_8
T_12_27_lc_trk_g3_5
T_12_27_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_13_23_sp4_v_t_38
T_10_27_sp4_h_l_8
T_12_27_lc_trk_g3_5
T_12_27_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_12_18_sp12_v_t_22
T_12_28_lc_trk_g3_5
T_12_28_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_12_18_sp12_v_t_22
T_12_28_lc_trk_g3_5
T_12_28_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_12_18_sp12_v_t_22
T_12_28_lc_trk_g3_5
T_12_28_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_12_18_sp12_v_t_22
T_12_28_lc_trk_g3_5
T_12_28_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_12_18_sp12_v_t_22
T_12_28_lc_trk_g3_5
T_12_28_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_12_18_sp12_v_t_22
T_12_28_lc_trk_g3_5
T_12_28_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_12_18_sp12_v_t_22
T_12_28_lc_trk_g3_5
T_12_28_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_12_18_sp12_v_t_22
T_12_28_lc_trk_g3_5
T_12_28_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_12_26_lc_trk_g1_5
T_12_26_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_12_26_lc_trk_g1_5
T_12_26_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_12_26_lc_trk_g1_5
T_12_26_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_12_26_lc_trk_g1_5
T_12_26_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_12_26_lc_trk_g1_5
T_12_26_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_12_26_lc_trk_g1_5
T_12_26_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_12_26_lc_trk_g1_5
T_12_26_wire_logic_cluster/lc_5/s_r

T_12_25_wire_logic_cluster/lc_5/out
T_12_26_lc_trk_g1_5
T_12_26_wire_logic_cluster/lc_5/s_r

End 

Net : n7254
T_9_16_wire_logic_cluster/lc_7/out
T_9_13_sp4_v_t_38
T_6_17_sp4_h_l_8
T_7_17_lc_trk_g2_0
T_7_17_wire_logic_cluster/lc_4/in_0

End 

Net : n6150
T_10_15_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g1_1
T_9_16_wire_logic_cluster/lc_7/in_3

T_10_15_wire_logic_cluster/lc_1/out
T_10_13_sp4_v_t_47
T_7_17_sp4_h_l_10
T_7_17_lc_trk_g0_7
T_7_17_wire_logic_cluster/lc_4/in_1

End 

Net : delay_counter_19
T_12_28_wire_logic_cluster/lc_3/out
T_12_24_sp4_v_t_43
T_11_25_lc_trk_g3_3
T_11_25_wire_logic_cluster/lc_3/in_1

T_12_28_wire_logic_cluster/lc_3/out
T_12_28_lc_trk_g1_3
T_12_28_wire_logic_cluster/lc_3/in_1

End 

Net : n7262
T_10_16_wire_logic_cluster/lc_2/out
T_10_15_sp4_v_t_36
T_9_18_lc_trk_g2_4
T_9_18_wire_logic_cluster/lc_0/in_0

End 

Net : n6154
T_12_16_wire_logic_cluster/lc_6/out
T_12_16_sp4_h_l_1
T_8_16_sp4_h_l_4
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_2/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_12_14_sp4_v_t_41
T_9_18_sp4_h_l_9
T_9_18_lc_trk_g0_4
T_9_18_input_2_0
T_9_18_wire_logic_cluster/lc_0/in_2

End 

Net : delay_counter_20
T_12_28_wire_logic_cluster/lc_4/out
T_12_24_sp4_v_t_45
T_11_25_lc_trk_g3_5
T_11_25_wire_logic_cluster/lc_3/in_3

T_12_28_wire_logic_cluster/lc_4/out
T_12_28_lc_trk_g3_4
T_12_28_wire_logic_cluster/lc_4/in_1

End 

Net : n7326
T_15_19_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g1_7
T_15_19_wire_logic_cluster/lc_5/in_3

End 

Net : n6186
T_13_17_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_46
T_15_19_sp4_h_l_11
T_15_19_lc_trk_g0_6
T_15_19_wire_logic_cluster/lc_7/in_3

T_13_17_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_46
T_15_19_sp4_h_l_11
T_15_19_lc_trk_g0_6
T_15_19_wire_logic_cluster/lc_5/in_1

End 

Net : nx.n7_adj_713_cascade_
T_2_18_wire_logic_cluster/lc_1/ltout
T_2_18_wire_logic_cluster/lc_2/in_2

End 

Net : n7318_cascade_
T_15_18_wire_logic_cluster/lc_5/ltout
T_15_18_wire_logic_cluster/lc_6/in_2

End 

Net : n6182
T_13_17_wire_logic_cluster/lc_4/out
T_12_17_sp4_h_l_0
T_16_17_sp4_h_l_0
T_15_17_sp4_v_t_43
T_15_18_lc_trk_g2_3
T_15_18_wire_logic_cluster/lc_5/in_0

T_13_17_wire_logic_cluster/lc_4/out
T_12_17_sp4_h_l_0
T_16_17_sp4_h_l_0
T_15_17_sp4_v_t_43
T_15_18_lc_trk_g2_3
T_15_18_wire_logic_cluster/lc_6/in_1

End 

Net : n7302
T_15_15_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g3_4
T_14_15_wire_logic_cluster/lc_7/in_0

End 

Net : n6174
T_13_15_wire_logic_cluster/lc_5/out
T_5_15_sp12_h_l_1
T_15_15_lc_trk_g0_6
T_15_15_input_2_4
T_15_15_wire_logic_cluster/lc_4/in_2

T_13_15_wire_logic_cluster/lc_5/out
T_14_15_lc_trk_g1_5
T_14_15_wire_logic_cluster/lc_7/in_1

End 

Net : n22_adj_740
T_11_15_wire_logic_cluster/lc_5/out
T_12_15_sp4_h_l_10
T_15_15_sp4_v_t_47
T_14_16_lc_trk_g3_7
T_14_16_wire_logic_cluster/lc_7/in_1

T_11_15_wire_logic_cluster/lc_5/out
T_12_16_lc_trk_g3_5
T_12_16_input_2_6
T_12_16_wire_logic_cluster/lc_6/in_2

T_11_15_wire_logic_cluster/lc_5/out
T_10_15_lc_trk_g2_5
T_10_15_wire_logic_cluster/lc_1/in_0

T_11_15_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g0_5
T_12_15_wire_logic_cluster/lc_4/in_1

T_11_15_wire_logic_cluster/lc_5/out
T_11_16_lc_trk_g0_5
T_11_16_wire_logic_cluster/lc_5/in_0

T_11_15_wire_logic_cluster/lc_5/out
T_10_16_lc_trk_g0_5
T_10_16_wire_logic_cluster/lc_6/in_1

End 

Net : n7270_cascade_
T_9_16_wire_logic_cluster/lc_5/ltout
T_9_16_wire_logic_cluster/lc_6/in_2

End 

Net : n6158
T_11_15_wire_logic_cluster/lc_0/out
T_11_12_sp4_v_t_40
T_8_16_sp4_h_l_5
T_9_16_lc_trk_g2_5
T_9_16_wire_logic_cluster/lc_5/in_0

T_11_15_wire_logic_cluster/lc_0/out
T_11_12_sp4_v_t_40
T_8_16_sp4_h_l_5
T_9_16_lc_trk_g3_5
T_9_16_wire_logic_cluster/lc_6/in_0

End 

Net : n7128
T_14_16_wire_logic_cluster/lc_7/out
T_12_16_sp4_h_l_11
T_11_12_sp4_v_t_46
T_11_15_lc_trk_g1_6
T_11_15_wire_logic_cluster/lc_0/in_1

T_14_16_wire_logic_cluster/lc_7/out
T_12_16_sp4_h_l_11
T_11_16_lc_trk_g0_3
T_11_16_wire_logic_cluster/lc_0/in_1

End 

Net : n6188
T_14_16_wire_logic_cluster/lc_0/out
T_15_14_sp4_v_t_44
T_15_18_lc_trk_g0_1
T_15_18_input_2_7
T_15_18_wire_logic_cluster/lc_7/in_2

T_14_16_wire_logic_cluster/lc_0/out
T_15_14_sp4_v_t_44
T_15_18_lc_trk_g0_1
T_15_18_wire_logic_cluster/lc_0/in_1

End 

Net : n7330
T_15_18_wire_logic_cluster/lc_7/out
T_15_18_lc_trk_g1_7
T_15_18_wire_logic_cluster/lc_0/in_0

End 

Net : n7334
T_13_16_wire_logic_cluster/lc_1/out
T_12_16_sp4_h_l_10
T_11_16_lc_trk_g0_2
T_11_16_wire_logic_cluster/lc_2/in_0

End 

Net : n6190_cascade_
T_13_16_wire_logic_cluster/lc_0/ltout
T_13_16_wire_logic_cluster/lc_1/in_2

End 

Net : n6184
T_14_17_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g1_7
T_15_17_input_2_2
T_15_17_wire_logic_cluster/lc_2/in_2

T_14_17_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g0_7
T_15_17_wire_logic_cluster/lc_3/in_0

End 

Net : n7322_cascade_
T_15_17_wire_logic_cluster/lc_2/ltout
T_15_17_wire_logic_cluster/lc_3/in_2

End 

Net : n149_cascade_
T_15_19_wire_logic_cluster/lc_4/ltout
T_15_19_wire_logic_cluster/lc_5/in_2

End 

Net : n7155
T_13_15_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_6/in_0

T_13_15_wire_logic_cluster/lc_4/out
T_11_15_sp4_h_l_5
T_10_15_lc_trk_g1_5
T_10_15_wire_logic_cluster/lc_1/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_14_14_sp4_v_t_41
T_13_17_lc_trk_g3_1
T_13_17_wire_logic_cluster/lc_4/in_0

T_13_15_wire_logic_cluster/lc_4/out
T_14_14_sp4_v_t_41
T_13_17_lc_trk_g3_1
T_13_17_wire_logic_cluster/lc_1/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_13_14_sp4_v_t_40
T_13_16_lc_trk_g3_5
T_13_16_input_2_0
T_13_16_wire_logic_cluster/lc_0/in_2

T_13_15_wire_logic_cluster/lc_4/out
T_12_15_sp4_h_l_0
T_11_15_sp4_v_t_37
T_11_16_lc_trk_g3_5
T_11_16_wire_logic_cluster/lc_5/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g1_4
T_14_15_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g1_4
T_14_15_wire_logic_cluster/lc_2/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g1_4
T_13_16_wire_logic_cluster/lc_3/in_0

End 

Net : delay_counter_31
T_12_29_wire_logic_cluster/lc_7/out
T_12_27_sp4_v_t_43
T_13_27_sp4_h_l_6
T_16_23_sp4_v_t_43
T_16_19_sp4_v_t_44
T_16_20_lc_trk_g3_4
T_16_20_wire_logic_cluster/lc_1/in_0

T_12_29_wire_logic_cluster/lc_7/out
T_12_24_sp12_v_t_22
T_12_25_lc_trk_g2_6
T_12_25_wire_logic_cluster/lc_5/in_1

T_12_29_wire_logic_cluster/lc_7/out
T_12_29_lc_trk_g1_7
T_12_29_wire_logic_cluster/lc_7/in_1

End 

Net : n6178
T_14_15_wire_logic_cluster/lc_0/out
T_15_13_sp4_v_t_44
T_15_17_sp4_v_t_40
T_15_21_lc_trk_g0_5
T_15_21_wire_logic_cluster/lc_4/in_3

T_14_15_wire_logic_cluster/lc_0/out
T_15_13_sp4_v_t_44
T_15_17_sp4_v_t_40
T_15_21_lc_trk_g0_5
T_15_21_wire_logic_cluster/lc_5/in_0

End 

Net : n7310_cascade_
T_15_21_wire_logic_cluster/lc_4/ltout
T_15_21_wire_logic_cluster/lc_5/in_2

End 

Net : n1
T_15_20_wire_logic_cluster/lc_7/out
T_14_20_lc_trk_g3_7
T_14_20_input_2_4
T_14_20_wire_logic_cluster/lc_4/in_2

End 

Net : n7166
T_12_15_wire_logic_cluster/lc_3/out
T_13_12_sp4_v_t_47
T_14_16_sp4_h_l_4
T_14_16_lc_trk_g1_1
T_14_16_input_2_0
T_14_16_wire_logic_cluster/lc_0/in_2

T_12_15_wire_logic_cluster/lc_3/out
T_13_12_sp4_v_t_47
T_14_16_sp4_h_l_4
T_16_16_lc_trk_g2_1
T_16_16_wire_logic_cluster/lc_6/in_3

T_12_15_wire_logic_cluster/lc_3/out
T_11_15_lc_trk_g2_3
T_11_15_wire_logic_cluster/lc_6/in_3

T_12_15_wire_logic_cluster/lc_3/out
T_13_15_sp4_h_l_6
T_15_15_lc_trk_g3_3
T_15_15_wire_logic_cluster/lc_2/in_0

T_12_15_wire_logic_cluster/lc_3/out
T_13_15_sp4_h_l_6
T_17_15_sp4_h_l_2
T_16_15_sp4_v_t_39
T_15_17_lc_trk_g1_2
T_15_17_input_2_7
T_15_17_wire_logic_cluster/lc_7/in_2

T_12_15_wire_logic_cluster/lc_3/out
T_13_12_sp4_v_t_47
T_10_16_sp4_h_l_10
T_10_16_lc_trk_g0_7
T_10_16_wire_logic_cluster/lc_6/in_3

T_12_15_wire_logic_cluster/lc_3/out
T_12_15_sp4_h_l_11
T_15_15_sp4_v_t_41
T_14_17_lc_trk_g0_4
T_14_17_wire_logic_cluster/lc_7/in_3

T_12_15_wire_logic_cluster/lc_3/out
T_13_12_sp4_v_t_47
T_14_16_sp4_h_l_4
T_16_16_lc_trk_g2_1
T_16_16_wire_logic_cluster/lc_4/in_3

T_12_15_wire_logic_cluster/lc_3/out
T_12_15_sp4_h_l_11
T_14_15_lc_trk_g2_6
T_14_15_wire_logic_cluster/lc_5/in_3

T_12_15_wire_logic_cluster/lc_3/out
T_13_15_sp4_h_l_6
T_15_15_lc_trk_g3_3
T_15_15_wire_logic_cluster/lc_5/in_3

T_12_15_wire_logic_cluster/lc_3/out
T_13_14_lc_trk_g2_3
T_13_14_wire_logic_cluster/lc_0/in_3

End 

Net : n10_adj_779
T_13_14_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g0_0
T_13_14_wire_logic_cluster/lc_2/in_0

End 

Net : n7314
T_15_16_wire_logic_cluster/lc_0/out
T_15_14_sp4_v_t_45
T_15_18_lc_trk_g0_0
T_15_18_wire_logic_cluster/lc_4/in_0

End 

Net : n6180
T_16_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g3_6
T_15_16_wire_logic_cluster/lc_0/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_14_sp4_v_t_41
T_13_18_sp4_h_l_4
T_15_18_lc_trk_g3_1
T_15_18_input_2_4
T_15_18_wire_logic_cluster/lc_4/in_2

End 

Net : n6190
T_13_16_wire_logic_cluster/lc_0/out
T_12_16_sp4_h_l_8
T_11_16_lc_trk_g1_0
T_11_16_wire_logic_cluster/lc_2/in_1

End 

Net : n7294_cascade_
T_12_16_wire_logic_cluster/lc_3/ltout
T_12_16_wire_logic_cluster/lc_4/in_2

End 

Net : n6170
T_13_16_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g3_3
T_12_16_wire_logic_cluster/lc_3/in_3

T_13_16_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g3_3
T_12_16_wire_logic_cluster/lc_4/in_0

End 

Net : n7258_cascade_
T_9_15_wire_logic_cluster/lc_5/ltout
T_9_15_wire_logic_cluster/lc_6/in_2

End 

Net : n6152
T_12_15_wire_logic_cluster/lc_4/out
T_10_15_sp4_h_l_5
T_9_15_lc_trk_g0_5
T_9_15_input_2_5
T_9_15_wire_logic_cluster/lc_5/in_2

T_12_15_wire_logic_cluster/lc_4/out
T_10_15_sp4_h_l_5
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_6/in_0

End 

Net : n7286
T_14_15_wire_logic_cluster/lc_3/out
T_14_15_lc_trk_g2_3
T_14_15_wire_logic_cluster/lc_1/in_0

End 

Net : n11481
T_13_16_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g0_4
T_12_17_wire_logic_cluster/lc_5/in_1

T_13_16_wire_logic_cluster/lc_4/out
T_13_8_sp12_v_t_23
T_14_20_sp12_h_l_0
T_16_20_lc_trk_g0_7
T_16_20_input_2_3
T_16_20_wire_logic_cluster/lc_3/in_2

End 

Net : n13264
T_12_17_wire_logic_cluster/lc_5/out
T_12_13_sp4_v_t_47
T_12_14_lc_trk_g3_7
T_12_14_wire_logic_cluster/lc_1/in_3

End 

Net : n6166_cascade_
T_14_15_wire_logic_cluster/lc_2/ltout
T_14_15_wire_logic_cluster/lc_3/in_2

End 

Net : n36
T_12_14_wire_logic_cluster/lc_1/out
T_12_12_sp4_v_t_47
T_11_14_lc_trk_g2_2
T_11_14_wire_logic_cluster/lc_3/cen

End 

Net : n7290_cascade_
T_13_14_wire_logic_cluster/lc_1/ltout
T_13_14_wire_logic_cluster/lc_2/in_2

End 

Net : n10_adj_779_cascade_
T_13_14_wire_logic_cluster/lc_0/ltout
T_13_14_wire_logic_cluster/lc_1/in_2

End 

Net : n6164
T_14_15_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g2_5
T_15_16_wire_logic_cluster/lc_6/in_1

T_14_15_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g3_5
T_15_16_wire_logic_cluster/lc_7/in_1

End 

Net : n7282_cascade_
T_15_16_wire_logic_cluster/lc_6/ltout
T_15_16_wire_logic_cluster/lc_7/in_2

End 

Net : n21
T_10_15_wire_logic_cluster/lc_0/out
T_10_12_sp4_v_t_40
T_11_16_sp4_h_l_11
T_15_16_sp4_h_l_7
T_16_16_lc_trk_g2_7
T_16_16_wire_logic_cluster/lc_6/in_1

T_10_15_wire_logic_cluster/lc_0/out
T_11_15_lc_trk_g0_0
T_11_15_wire_logic_cluster/lc_6/in_0

T_10_15_wire_logic_cluster/lc_0/out
T_11_15_sp4_h_l_0
T_14_15_sp4_v_t_37
T_13_17_lc_trk_g0_0
T_13_17_input_2_4
T_13_17_wire_logic_cluster/lc_4/in_2

T_10_15_wire_logic_cluster/lc_0/out
T_11_15_sp4_h_l_0
T_15_15_sp4_h_l_8
T_14_15_lc_trk_g0_0
T_14_15_input_2_2
T_14_15_wire_logic_cluster/lc_2/in_2

T_10_15_wire_logic_cluster/lc_0/out
T_11_15_sp4_h_l_0
T_15_15_sp4_h_l_8
T_14_15_lc_trk_g0_0
T_14_15_wire_logic_cluster/lc_5/in_1

End 

Net : n6156
T_11_16_wire_logic_cluster/lc_0/out
T_11_17_lc_trk_g0_0
T_11_17_input_2_0
T_11_17_wire_logic_cluster/lc_0/in_2

T_11_16_wire_logic_cluster/lc_0/out
T_11_17_lc_trk_g1_0
T_11_17_wire_logic_cluster/lc_1/in_0

End 

Net : n7266_cascade_
T_11_17_wire_logic_cluster/lc_0/ltout
T_11_17_wire_logic_cluster/lc_1/in_2

End 

Net : n7298
T_15_15_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g0_1
T_15_15_wire_logic_cluster/lc_3/in_0

End 

Net : n6172
T_15_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g2_2
T_15_15_wire_logic_cluster/lc_1/in_1

End 

Net : n21_adj_714
T_14_16_wire_logic_cluster/lc_2/out
T_9_16_sp12_h_l_0
T_12_16_lc_trk_g1_0
T_12_16_wire_logic_cluster/lc_6/in_1

T_14_16_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g0_2
T_13_17_wire_logic_cluster/lc_1/in_1

T_14_16_wire_logic_cluster/lc_2/out
T_14_15_sp4_v_t_36
T_11_15_sp4_h_l_7
T_12_15_lc_trk_g3_7
T_12_15_wire_logic_cluster/lc_4/in_0

T_14_16_wire_logic_cluster/lc_2/out
T_14_12_sp4_v_t_41
T_13_14_lc_trk_g0_4
T_13_14_input_2_0
T_13_14_wire_logic_cluster/lc_0/in_2

T_14_16_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g1_2
T_14_17_wire_logic_cluster/lc_7/in_0

T_14_16_wire_logic_cluster/lc_2/out
T_13_16_lc_trk_g2_2
T_13_16_wire_logic_cluster/lc_3/in_3

End 

Net : n7274
T_10_16_wire_logic_cluster/lc_7/out
T_10_16_lc_trk_g1_7
T_10_16_wire_logic_cluster/lc_0/in_0

End 

Net : n7278
T_11_16_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g2_6
T_10_16_wire_logic_cluster/lc_4/in_0

End 

Net : n8_adj_780_cascade_
T_10_16_wire_logic_cluster/lc_6/ltout
T_10_16_wire_logic_cluster/lc_7/in_2

End 

Net : n6162_cascade_
T_11_16_wire_logic_cluster/lc_5/ltout
T_11_16_wire_logic_cluster/lc_6/in_2

End 

Net : n12135
T_15_17_wire_logic_cluster/lc_7/out
T_16_17_lc_trk_g0_7
T_16_17_wire_logic_cluster/lc_3/in_0

End 

Net : current_pin_7__N_155_cascade_
T_16_16_wire_logic_cluster/lc_5/ltout
T_16_16_wire_logic_cluster/lc_6/in_2

End 

Net : n6166
T_14_15_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g0_2
T_14_15_wire_logic_cluster/lc_1/in_1

End 

Net : n10516
T_16_15_wire_logic_cluster/lc_6/cout
T_16_15_wire_logic_cluster/lc_7/in_3

End 

Net : n6
T_9_17_wire_logic_cluster/lc_0/out
T_9_15_sp4_v_t_45
T_10_15_sp4_h_l_1
T_13_15_sp4_v_t_43
T_10_15_sp4_h_l_0
T_14_15_sp4_h_l_3
T_14_15_lc_trk_g0_6
T_14_15_wire_logic_cluster/lc_3/in_3

T_9_17_wire_logic_cluster/lc_0/out
T_9_15_sp4_v_t_45
T_10_15_sp4_h_l_1
T_13_15_sp4_v_t_43
T_13_16_lc_trk_g3_3
T_13_16_wire_logic_cluster/lc_1/in_1

T_9_17_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g1_0
T_9_16_input_2_7
T_9_16_wire_logic_cluster/lc_7/in_2

T_9_17_wire_logic_cluster/lc_0/out
T_10_14_sp4_v_t_41
T_11_18_sp4_h_l_4
T_15_18_sp4_h_l_0
T_15_18_lc_trk_g0_5
T_15_18_input_2_5
T_15_18_wire_logic_cluster/lc_5/in_2

T_9_17_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g1_0
T_9_16_input_2_5
T_9_16_wire_logic_cluster/lc_5/in_2

End 

Net : n6162
T_11_16_wire_logic_cluster/lc_5/out
T_10_16_lc_trk_g2_5
T_10_16_wire_logic_cluster/lc_4/in_1

End 

Net : n10515
T_16_15_wire_logic_cluster/lc_5/cout
T_16_15_wire_logic_cluster/lc_6/in_3

Net : update_color
T_1_19_wire_logic_cluster/lc_5/out
T_1_12_sp12_v_t_22
T_1_21_lc_trk_g2_6
T_1_21_input_2_2
T_1_21_wire_logic_cluster/lc_2/in_2

T_1_19_wire_logic_cluster/lc_5/out
T_1_12_sp12_v_t_22
T_1_19_lc_trk_g2_2
T_1_19_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n10509
T_3_20_wire_logic_cluster/lc_6/cout
T_3_20_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n10421
T_4_30_wire_logic_cluster/lc_6/cout
T_4_30_wire_logic_cluster/lc_7/in_3

End 

Net : n10547
T_12_29_wire_logic_cluster/lc_6/cout
T_12_29_wire_logic_cluster/lc_7/in_3

End 

Net : nx.bit_ctr_0
T_4_27_wire_logic_cluster/lc_0/out
T_4_27_lc_trk_g3_0
T_4_27_wire_logic_cluster/lc_0/in_1

T_4_27_wire_logic_cluster/lc_0/out
T_4_23_sp12_v_t_23
T_4_11_sp12_v_t_23
T_4_19_lc_trk_g3_0
T_4_19_wire_logic_cluster/lc_6/in_1

T_4_27_wire_logic_cluster/lc_0/out
T_3_27_sp4_h_l_8
T_2_23_sp4_v_t_36
T_2_19_sp4_v_t_41
T_2_22_lc_trk_g0_1
T_2_22_wire_logic_cluster/lc_4/in_1

T_4_27_wire_logic_cluster/lc_0/out
T_3_27_sp4_h_l_8
T_2_23_sp4_v_t_36
T_2_19_sp4_v_t_44
T_2_21_lc_trk_g2_1
T_2_21_wire_logic_cluster/lc_5/in_0

T_4_27_wire_logic_cluster/lc_0/out
T_3_27_sp4_h_l_8
T_2_23_sp4_v_t_36
T_2_19_sp4_v_t_41
T_1_22_lc_trk_g3_1
T_1_22_wire_logic_cluster/lc_3/in_3

End 

Net : n21_adj_741_cascade_
T_14_16_wire_logic_cluster/lc_6/ltout
T_14_16_wire_logic_cluster/lc_7/in_2

End 

Net : n7155_cascade_
T_13_15_wire_logic_cluster/lc_4/ltout
T_13_15_wire_logic_cluster/lc_5/in_2

End 

Net : n8_adj_780
T_10_16_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g1_6
T_10_16_wire_logic_cluster/lc_0/in_3

End 

Net : n10514
T_16_15_wire_logic_cluster/lc_4/cout
T_16_15_wire_logic_cluster/lc_5/in_3

Net : n45
T_16_15_wire_logic_cluster/lc_0/out
T_16_14_lc_trk_g1_0
T_16_14_wire_logic_cluster/lc_0/in_3

End 

Net : n10546
T_12_29_wire_logic_cluster/lc_5/cout
T_12_29_wire_logic_cluster/lc_6/in_3

Net : nx.n10508
T_3_20_wire_logic_cluster/lc_5/cout
T_3_20_wire_logic_cluster/lc_6/in_3

Net : nx.n10420
T_4_30_wire_logic_cluster/lc_5/cout
T_4_30_wire_logic_cluster/lc_6/in_3

Net : nx.bit_ctr_1
T_4_27_wire_logic_cluster/lc_1/out
T_4_27_lc_trk_g3_1
T_4_27_wire_logic_cluster/lc_1/in_1

T_4_27_wire_logic_cluster/lc_1/out
T_4_25_sp4_v_t_47
T_4_21_sp4_v_t_43
T_0_21_span4_horz_6
T_2_21_lc_trk_g2_6
T_2_21_input_2_6
T_2_21_wire_logic_cluster/lc_6/in_2

End 

Net : n4_adj_778
T_16_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g3_5
T_15_17_wire_logic_cluster/lc_7/in_1

End 

Net : n7223
T_16_16_wire_logic_cluster/lc_2/out
T_16_17_lc_trk_g1_2
T_16_17_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_2/cen

T_16_16_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_2/cen

T_16_16_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_2/cen

T_16_16_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_2/cen

T_16_16_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_2/cen

T_16_16_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_2/cen

T_16_16_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_2/cen

T_16_16_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_2/cen

End 

Net : n73
T_16_18_wire_logic_cluster/lc_5/out
T_16_11_sp12_v_t_22
T_16_16_lc_trk_g2_6
T_16_16_wire_logic_cluster/lc_2/in_0

T_16_18_wire_logic_cluster/lc_5/out
T_8_18_sp12_h_l_1
T_0_18_span12_horz_10
T_2_18_sp4_h_l_6
T_1_18_sp4_v_t_37
T_1_19_lc_trk_g3_5
T_1_19_wire_logic_cluster/lc_5/s_r

End 

Net : n7401
T_16_17_wire_logic_cluster/lc_0/out
T_16_17_sp4_h_l_5
T_17_17_lc_trk_g3_5
T_17_17_wire_logic_cluster/lc_5/s_r

T_16_17_wire_logic_cluster/lc_0/out
T_16_17_sp4_h_l_5
T_17_17_lc_trk_g3_5
T_17_17_wire_logic_cluster/lc_5/s_r

T_16_17_wire_logic_cluster/lc_0/out
T_16_17_sp4_h_l_5
T_17_17_lc_trk_g3_5
T_17_17_wire_logic_cluster/lc_5/s_r

T_16_17_wire_logic_cluster/lc_0/out
T_16_17_sp4_h_l_5
T_17_17_lc_trk_g3_5
T_17_17_wire_logic_cluster/lc_5/s_r

T_16_17_wire_logic_cluster/lc_0/out
T_16_17_sp4_h_l_5
T_17_17_lc_trk_g3_5
T_17_17_wire_logic_cluster/lc_5/s_r

T_16_17_wire_logic_cluster/lc_0/out
T_16_17_sp4_h_l_5
T_17_17_lc_trk_g3_5
T_17_17_wire_logic_cluster/lc_5/s_r

T_16_17_wire_logic_cluster/lc_0/out
T_16_17_sp4_h_l_5
T_17_17_lc_trk_g3_5
T_17_17_wire_logic_cluster/lc_5/s_r

T_16_17_wire_logic_cluster/lc_0/out
T_16_17_sp4_h_l_5
T_17_17_lc_trk_g3_5
T_17_17_wire_logic_cluster/lc_5/s_r

End 

Net : n7306_cascade_
T_15_16_wire_logic_cluster/lc_1/ltout
T_15_16_wire_logic_cluster/lc_2/in_2

End 

Net : n6176
T_15_15_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g1_5
T_15_16_wire_logic_cluster/lc_1/in_3

T_15_15_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g1_5
T_15_16_wire_logic_cluster/lc_2/in_0

End 

Net : n10513
T_16_15_wire_logic_cluster/lc_3/cout
T_16_15_wire_logic_cluster/lc_4/in_3

Net : nx.start
T_2_15_wire_logic_cluster/lc_0/out
T_2_15_sp4_h_l_5
T_1_15_sp4_v_t_40
T_1_19_lc_trk_g1_5
T_1_19_wire_logic_cluster/lc_2/in_0

T_2_15_wire_logic_cluster/lc_0/out
T_2_15_sp4_h_l_5
T_1_15_sp4_v_t_40
T_1_18_lc_trk_g1_0
T_1_18_wire_logic_cluster/lc_5/in_0

T_2_15_wire_logic_cluster/lc_0/out
T_2_15_sp4_h_l_5
T_1_15_sp4_v_t_40
T_1_19_sp4_v_t_40
T_1_20_lc_trk_g2_0
T_1_20_wire_logic_cluster/lc_7/in_3

T_2_15_wire_logic_cluster/lc_0/out
T_2_15_sp4_h_l_5
T_1_15_sp4_v_t_40
T_1_17_lc_trk_g2_5
T_1_17_wire_logic_cluster/lc_1/in_0

T_2_15_wire_logic_cluster/lc_0/out
T_2_15_sp4_h_l_5
T_1_15_sp4_v_t_40
T_2_19_sp4_h_l_5
T_2_19_lc_trk_g1_0
T_2_19_wire_logic_cluster/lc_5/in_0

T_2_15_wire_logic_cluster/lc_0/out
T_2_15_sp4_h_l_5
T_1_15_sp4_v_t_40
T_1_17_lc_trk_g2_5
T_1_17_wire_logic_cluster/lc_2/in_3

T_2_15_wire_logic_cluster/lc_0/out
T_2_15_sp4_h_l_5
T_1_15_sp4_v_t_40
T_1_18_lc_trk_g1_0
T_1_18_wire_logic_cluster/lc_2/in_3

T_2_15_wire_logic_cluster/lc_0/out
T_2_11_sp12_v_t_23
T_2_18_lc_trk_g3_3
T_2_18_wire_logic_cluster/lc_0/in_0

T_2_15_wire_logic_cluster/lc_0/out
T_2_15_lc_trk_g1_0
T_2_15_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n10419
T_4_30_wire_logic_cluster/lc_4/cout
T_4_30_wire_logic_cluster/lc_5/in_3

Net : nx.n10507
T_3_20_wire_logic_cluster/lc_4/cout
T_3_20_wire_logic_cluster/lc_5/in_3

Net : n10545
T_12_29_wire_logic_cluster/lc_4/cout
T_12_29_wire_logic_cluster/lc_5/in_3

Net : nx.bit_ctr_2
T_4_27_wire_logic_cluster/lc_2/out
T_4_27_lc_trk_g1_2
T_4_27_wire_logic_cluster/lc_2/in_1

T_4_27_wire_logic_cluster/lc_2/out
T_2_27_sp4_h_l_1
T_1_23_sp4_v_t_43
T_1_19_sp4_v_t_39
T_1_21_lc_trk_g2_2
T_1_21_wire_logic_cluster/lc_0/in_0

End 

Net : n7232
T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_42
T_12_25_lc_trk_g3_2
T_12_25_wire_logic_cluster/lc_5/in_0

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_42
T_14_24_sp4_h_l_0
T_13_24_sp4_v_t_43
T_13_28_sp4_v_t_43
T_12_29_lc_trk_g3_3
T_12_29_wire_logic_cluster/lc_1/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_42
T_14_24_sp4_h_l_0
T_13_24_sp4_v_t_43
T_13_28_sp4_v_t_43
T_12_29_lc_trk_g3_3
T_12_29_wire_logic_cluster/lc_1/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_42
T_14_24_sp4_h_l_0
T_13_24_sp4_v_t_43
T_13_28_sp4_v_t_43
T_12_29_lc_trk_g3_3
T_12_29_wire_logic_cluster/lc_1/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_42
T_14_24_sp4_h_l_0
T_13_24_sp4_v_t_43
T_13_28_sp4_v_t_43
T_12_29_lc_trk_g3_3
T_12_29_wire_logic_cluster/lc_1/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_42
T_14_24_sp4_h_l_0
T_13_24_sp4_v_t_43
T_13_28_sp4_v_t_43
T_12_29_lc_trk_g3_3
T_12_29_wire_logic_cluster/lc_1/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_42
T_14_24_sp4_h_l_0
T_13_24_sp4_v_t_43
T_13_28_sp4_v_t_43
T_12_29_lc_trk_g3_3
T_12_29_wire_logic_cluster/lc_1/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_42
T_14_24_sp4_h_l_0
T_13_24_sp4_v_t_43
T_13_28_sp4_v_t_43
T_12_29_lc_trk_g3_3
T_12_29_wire_logic_cluster/lc_1/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_42
T_14_24_sp4_h_l_0
T_13_24_sp4_v_t_43
T_13_28_sp4_v_t_43
T_12_29_lc_trk_g3_3
T_12_29_wire_logic_cluster/lc_1/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_42
T_14_24_sp4_h_l_0
T_13_24_sp4_v_t_43
T_12_27_lc_trk_g3_3
T_12_27_wire_logic_cluster/lc_0/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_42
T_14_24_sp4_h_l_0
T_13_24_sp4_v_t_43
T_12_27_lc_trk_g3_3
T_12_27_wire_logic_cluster/lc_0/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_42
T_14_24_sp4_h_l_0
T_13_24_sp4_v_t_43
T_12_27_lc_trk_g3_3
T_12_27_wire_logic_cluster/lc_0/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_42
T_14_24_sp4_h_l_0
T_13_24_sp4_v_t_43
T_12_27_lc_trk_g3_3
T_12_27_wire_logic_cluster/lc_0/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_42
T_14_24_sp4_h_l_0
T_13_24_sp4_v_t_43
T_12_27_lc_trk_g3_3
T_12_27_wire_logic_cluster/lc_0/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_42
T_14_24_sp4_h_l_0
T_13_24_sp4_v_t_43
T_12_27_lc_trk_g3_3
T_12_27_wire_logic_cluster/lc_0/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_42
T_14_24_sp4_h_l_0
T_13_24_sp4_v_t_43
T_12_27_lc_trk_g3_3
T_12_27_wire_logic_cluster/lc_0/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_42
T_14_24_sp4_h_l_0
T_13_24_sp4_v_t_43
T_12_27_lc_trk_g3_3
T_12_27_wire_logic_cluster/lc_0/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_47
T_12_26_lc_trk_g2_2
T_12_26_wire_logic_cluster/lc_3/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_47
T_12_26_lc_trk_g2_2
T_12_26_wire_logic_cluster/lc_3/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_47
T_12_26_lc_trk_g2_2
T_12_26_wire_logic_cluster/lc_3/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_47
T_12_26_lc_trk_g2_2
T_12_26_wire_logic_cluster/lc_3/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_47
T_12_26_lc_trk_g2_2
T_12_26_wire_logic_cluster/lc_3/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_47
T_12_26_lc_trk_g2_2
T_12_26_wire_logic_cluster/lc_3/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_47
T_12_26_lc_trk_g2_2
T_12_26_wire_logic_cluster/lc_3/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_47
T_12_26_lc_trk_g2_2
T_12_26_wire_logic_cluster/lc_3/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_47
T_12_28_lc_trk_g2_2
T_12_28_wire_logic_cluster/lc_2/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_47
T_12_28_lc_trk_g2_2
T_12_28_wire_logic_cluster/lc_2/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_47
T_12_28_lc_trk_g2_2
T_12_28_wire_logic_cluster/lc_2/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_47
T_12_28_lc_trk_g2_2
T_12_28_wire_logic_cluster/lc_2/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_47
T_12_28_lc_trk_g2_2
T_12_28_wire_logic_cluster/lc_2/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_47
T_12_28_lc_trk_g2_2
T_12_28_wire_logic_cluster/lc_2/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_47
T_12_28_lc_trk_g2_2
T_12_28_wire_logic_cluster/lc_2/cen

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_13_20_sp4_v_t_42
T_13_24_sp4_v_t_47
T_12_28_lc_trk_g2_2
T_12_28_wire_logic_cluster/lc_2/cen

End 

Net : n7_adj_719
T_14_17_wire_logic_cluster/lc_6/out
T_14_16_sp4_v_t_44
T_15_16_sp4_h_l_2
T_16_16_lc_trk_g2_2
T_16_16_wire_logic_cluster/lc_6/in_0

T_14_17_wire_logic_cluster/lc_6/out
T_14_16_sp4_v_t_44
T_15_16_sp4_h_l_2
T_14_16_lc_trk_g1_2
T_14_16_wire_logic_cluster/lc_0/in_3

T_14_17_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g3_6
T_13_17_wire_logic_cluster/lc_1/in_0

T_14_17_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g3_6
T_13_17_wire_logic_cluster/lc_4/in_1

T_14_17_wire_logic_cluster/lc_6/out
T_14_16_sp4_v_t_44
T_15_16_sp4_h_l_2
T_16_16_lc_trk_g2_2
T_16_16_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_6/out
T_13_16_lc_trk_g3_6
T_13_16_wire_logic_cluster/lc_0/in_3

T_14_17_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g0_6
T_15_17_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n7131
T_1_18_wire_logic_cluster/lc_5/out
T_1_17_sp4_v_t_42
T_1_20_lc_trk_g1_2
T_1_20_wire_logic_cluster/lc_2/in_1

End 

Net : n8
T_11_15_wire_logic_cluster/lc_2/out
T_11_12_sp4_v_t_44
T_8_16_sp4_h_l_2
T_9_16_lc_trk_g3_2
T_9_16_wire_logic_cluster/lc_7/in_0

T_11_15_wire_logic_cluster/lc_2/out
T_11_12_sp4_v_t_44
T_8_16_sp4_h_l_2
T_10_16_lc_trk_g3_7
T_10_16_input_2_2
T_10_16_wire_logic_cluster/lc_2/in_2

T_11_15_wire_logic_cluster/lc_2/out
T_11_12_sp4_v_t_44
T_8_16_sp4_h_l_2
T_9_16_lc_trk_g3_2
T_9_16_wire_logic_cluster/lc_0/in_3

T_11_15_wire_logic_cluster/lc_2/out
T_9_15_sp4_h_l_1
T_9_15_lc_trk_g0_4
T_9_15_wire_logic_cluster/lc_5/in_3

End 

Net : n10512
T_16_15_wire_logic_cluster/lc_2/cout
T_16_15_wire_logic_cluster/lc_3/in_3

Net : n12208
T_16_16_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g1_4
T_16_17_wire_logic_cluster/lc_4/in_1

End 

Net : n22_adj_740_cascade_
T_11_15_wire_logic_cluster/lc_5/ltout
T_11_15_wire_logic_cluster/lc_6/in_2

End 

Net : n8_adj_723
T_13_17_wire_logic_cluster/lc_5/out
T_14_17_sp4_h_l_10
T_16_17_lc_trk_g2_7
T_16_17_wire_logic_cluster/lc_5/in_0

T_13_17_wire_logic_cluster/lc_5/out
T_12_17_sp4_h_l_2
T_15_17_sp4_v_t_42
T_15_18_lc_trk_g3_2
T_15_18_wire_logic_cluster/lc_7/in_0

T_13_17_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_1/in_3

End 

Net : nx.n10506
T_3_20_wire_logic_cluster/lc_3/cout
T_3_20_wire_logic_cluster/lc_4/in_3

Net : nx.n10418
T_4_30_wire_logic_cluster/lc_3/cout
T_4_30_wire_logic_cluster/lc_4/in_3

Net : n10544
T_12_29_wire_logic_cluster/lc_3/cout
T_12_29_wire_logic_cluster/lc_4/in_3

Net : state_1_adj_726
T_1_20_wire_logic_cluster/lc_3/out
T_1_21_lc_trk_g1_3
T_1_21_wire_logic_cluster/lc_2/in_0

T_1_20_wire_logic_cluster/lc_3/out
T_1_19_lc_trk_g1_3
T_1_19_wire_logic_cluster/lc_3/in_3

T_1_20_wire_logic_cluster/lc_3/out
T_1_16_sp4_v_t_43
T_1_18_lc_trk_g3_6
T_1_18_wire_logic_cluster/lc_7/in_0

T_1_20_wire_logic_cluster/lc_3/out
T_1_20_lc_trk_g3_3
T_1_20_wire_logic_cluster/lc_1/in_3

T_1_20_wire_logic_cluster/lc_3/out
T_1_16_sp4_v_t_43
T_1_17_lc_trk_g3_3
T_1_17_wire_logic_cluster/lc_1/in_3

T_1_20_wire_logic_cluster/lc_3/out
T_1_16_sp4_v_t_43
T_1_18_lc_trk_g2_6
T_1_18_wire_logic_cluster/lc_2/in_0

T_1_20_wire_logic_cluster/lc_3/out
T_1_20_lc_trk_g3_3
T_1_20_wire_logic_cluster/lc_2/in_0

T_1_20_wire_logic_cluster/lc_3/out
T_2_19_lc_trk_g3_3
T_2_19_input_2_4
T_2_19_wire_logic_cluster/lc_4/in_2

T_1_20_wire_logic_cluster/lc_3/out
T_1_16_sp4_v_t_43
T_1_17_lc_trk_g3_3
T_1_17_wire_logic_cluster/lc_3/in_1

T_1_20_wire_logic_cluster/lc_3/out
T_1_16_sp4_v_t_43
T_1_17_lc_trk_g2_3
T_1_17_wire_logic_cluster/lc_6/in_1

T_1_20_wire_logic_cluster/lc_3/out
T_1_20_lc_trk_g3_3
T_1_20_input_2_4
T_1_20_wire_logic_cluster/lc_4/in_2

T_1_20_wire_logic_cluster/lc_3/out
T_2_21_lc_trk_g2_3
T_2_21_wire_logic_cluster/lc_2/in_1

T_1_20_wire_logic_cluster/lc_3/out
T_0_20_span4_horz_27
T_2_16_sp4_v_t_44
T_2_12_sp4_v_t_44
T_2_15_lc_trk_g1_4
T_2_15_wire_logic_cluster/lc_0/in_3

T_1_20_wire_logic_cluster/lc_3/out
T_0_20_span4_horz_27
T_2_16_sp4_v_t_44
T_2_18_lc_trk_g2_1
T_2_18_wire_logic_cluster/lc_0/in_1

T_1_20_wire_logic_cluster/lc_3/out
T_1_20_lc_trk_g3_3
T_1_20_wire_logic_cluster/lc_3/in_3

End 

Net : state_0_adj_727
T_1_21_wire_logic_cluster/lc_0/out
T_1_21_lc_trk_g3_0
T_1_21_wire_logic_cluster/lc_2/in_1

T_1_21_wire_logic_cluster/lc_0/out
T_1_18_sp4_v_t_40
T_1_19_lc_trk_g2_0
T_1_19_input_2_6
T_1_19_wire_logic_cluster/lc_6/in_2

T_1_21_wire_logic_cluster/lc_0/out
T_2_20_lc_trk_g2_0
T_2_20_wire_logic_cluster/lc_6/in_0

T_1_21_wire_logic_cluster/lc_0/out
T_1_18_sp4_v_t_40
T_1_19_lc_trk_g2_0
T_1_19_wire_logic_cluster/lc_4/in_0

T_1_21_wire_logic_cluster/lc_0/out
T_1_18_sp4_v_t_40
T_1_14_sp4_v_t_45
T_1_17_lc_trk_g1_5
T_1_17_input_2_0
T_1_17_wire_logic_cluster/lc_0/in_2

T_1_21_wire_logic_cluster/lc_0/out
T_1_17_sp4_v_t_37
T_1_18_lc_trk_g3_5
T_1_18_wire_logic_cluster/lc_7/in_1

T_1_21_wire_logic_cluster/lc_0/out
T_1_21_lc_trk_g3_0
T_1_21_wire_logic_cluster/lc_3/in_0

T_1_21_wire_logic_cluster/lc_0/out
T_1_20_lc_trk_g0_0
T_1_20_wire_logic_cluster/lc_1/in_1

T_1_21_wire_logic_cluster/lc_0/out
T_1_17_sp4_v_t_37
T_1_18_lc_trk_g3_5
T_1_18_wire_logic_cluster/lc_1/in_3

T_1_21_wire_logic_cluster/lc_0/out
T_1_18_sp4_v_t_40
T_1_14_sp4_v_t_45
T_1_17_lc_trk_g1_5
T_1_17_input_2_6
T_1_17_wire_logic_cluster/lc_6/in_2

T_1_21_wire_logic_cluster/lc_0/out
T_1_18_sp4_v_t_40
T_1_14_sp4_v_t_45
T_1_17_lc_trk_g1_5
T_1_17_wire_logic_cluster/lc_4/in_0

T_1_21_wire_logic_cluster/lc_0/out
T_2_21_lc_trk_g0_0
T_2_21_wire_logic_cluster/lc_2/in_0

T_1_21_wire_logic_cluster/lc_0/out
T_1_20_lc_trk_g0_0
T_1_20_wire_logic_cluster/lc_3/in_1

End 

Net : n10511
T_16_15_wire_logic_cluster/lc_1/cout
T_16_15_wire_logic_cluster/lc_2/in_3

Net : n7_adj_753
T_14_15_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g3_4
T_13_15_wire_logic_cluster/lc_5/in_0

T_14_15_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g0_4
T_15_15_input_2_2
T_15_15_wire_logic_cluster/lc_2/in_2

T_14_15_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g0_4
T_14_15_input_2_0
T_14_15_wire_logic_cluster/lc_0/in_2

T_14_15_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g0_4
T_14_15_wire_logic_cluster/lc_2/in_0

T_14_15_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g0_4
T_15_15_wire_logic_cluster/lc_5/in_1

T_14_15_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g0_4
T_13_16_wire_logic_cluster/lc_3/in_1

T_14_15_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g2_4
T_13_14_wire_logic_cluster/lc_0/in_0

End 

Net : n9415
T_13_17_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g3_0
T_12_17_wire_logic_cluster/lc_5/in_0

T_13_17_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g0_0
T_12_18_wire_logic_cluster/lc_1/in_1

End 

Net : n10543
T_12_29_wire_logic_cluster/lc_2/cout
T_12_29_wire_logic_cluster/lc_3/in_3

Net : nx.n10417
T_4_30_wire_logic_cluster/lc_2/cout
T_4_30_wire_logic_cluster/lc_3/in_3

Net : nx.n10505
T_3_20_wire_logic_cluster/lc_2/cout
T_3_20_wire_logic_cluster/lc_3/in_3

Net : n21_adj_741
T_14_16_wire_logic_cluster/lc_6/out
T_13_15_lc_trk_g2_6
T_13_15_wire_logic_cluster/lc_5/in_1

T_14_16_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g0_6
T_14_16_wire_logic_cluster/lc_0/in_0

T_14_16_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g3_6
T_15_15_wire_logic_cluster/lc_2/in_1

T_14_16_wire_logic_cluster/lc_6/out
T_13_16_lc_trk_g2_6
T_13_16_wire_logic_cluster/lc_0/in_0

End 

Net : n10510
T_16_15_wire_logic_cluster/lc_0/cout
T_16_15_wire_logic_cluster/lc_1/in_3

Net : n7231
T_12_18_wire_logic_cluster/lc_2/out
T_12_18_sp4_h_l_9
T_16_18_sp4_h_l_5
T_15_14_sp4_v_t_47
T_15_16_lc_trk_g2_2
T_15_16_wire_logic_cluster/lc_0/in_0

T_12_18_wire_logic_cluster/lc_2/out
T_10_18_sp4_h_l_1
T_9_14_sp4_v_t_43
T_9_16_lc_trk_g2_6
T_9_16_wire_logic_cluster/lc_7/in_1

T_12_18_wire_logic_cluster/lc_2/out
T_10_18_sp4_h_l_1
T_9_14_sp4_v_t_43
T_9_16_lc_trk_g2_6
T_9_16_wire_logic_cluster/lc_0/in_0

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_sp4_h_l_9
T_11_14_sp4_v_t_44
T_10_16_lc_trk_g2_1
T_10_16_wire_logic_cluster/lc_2/in_1

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_sp4_h_l_9
T_16_18_sp4_h_l_5
T_15_14_sp4_v_t_47
T_15_15_lc_trk_g2_7
T_15_15_wire_logic_cluster/lc_1/in_0

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_sp4_h_l_9
T_16_18_sp4_h_l_5
T_15_14_sp4_v_t_47
T_15_15_lc_trk_g3_7
T_15_15_wire_logic_cluster/lc_4/in_0

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_sp4_h_l_9
T_16_18_sp4_h_l_5
T_15_14_sp4_v_t_47
T_14_15_lc_trk_g3_7
T_14_15_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_2/out
T_13_15_sp4_v_t_45
T_13_16_lc_trk_g2_5
T_13_16_wire_logic_cluster/lc_1/in_0

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_sp4_h_l_9
T_11_14_sp4_v_t_44
T_10_16_lc_trk_g2_1
T_10_16_wire_logic_cluster/lc_7/in_0

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_sp4_h_l_9
T_11_14_sp4_v_t_44
T_11_16_lc_trk_g2_1
T_11_16_wire_logic_cluster/lc_6/in_3

T_12_18_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_36
T_13_17_sp4_h_l_1
T_16_13_sp4_v_t_42
T_16_9_sp4_v_t_38
T_16_13_sp4_v_t_46
T_16_15_lc_trk_g3_3
T_16_15_wire_logic_cluster/lc_0/cen

T_12_18_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_36
T_13_17_sp4_h_l_1
T_16_13_sp4_v_t_42
T_16_9_sp4_v_t_38
T_16_13_sp4_v_t_46
T_16_15_lc_trk_g3_3
T_16_15_wire_logic_cluster/lc_0/cen

T_12_18_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_36
T_13_17_sp4_h_l_1
T_16_13_sp4_v_t_42
T_16_9_sp4_v_t_38
T_16_13_sp4_v_t_46
T_16_15_lc_trk_g3_3
T_16_15_wire_logic_cluster/lc_0/cen

T_12_18_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_36
T_13_17_sp4_h_l_1
T_16_13_sp4_v_t_42
T_16_9_sp4_v_t_38
T_16_13_sp4_v_t_46
T_16_15_lc_trk_g3_3
T_16_15_wire_logic_cluster/lc_0/cen

T_12_18_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_36
T_13_17_sp4_h_l_1
T_16_13_sp4_v_t_42
T_16_9_sp4_v_t_38
T_16_13_sp4_v_t_46
T_16_15_lc_trk_g3_3
T_16_15_wire_logic_cluster/lc_0/cen

T_12_18_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_36
T_13_17_sp4_h_l_1
T_16_13_sp4_v_t_42
T_16_9_sp4_v_t_38
T_16_13_sp4_v_t_46
T_16_15_lc_trk_g3_3
T_16_15_wire_logic_cluster/lc_0/cen

T_12_18_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_36
T_13_17_sp4_h_l_1
T_16_13_sp4_v_t_42
T_16_9_sp4_v_t_38
T_16_13_sp4_v_t_46
T_16_15_lc_trk_g3_3
T_16_15_wire_logic_cluster/lc_0/cen

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_sp4_h_l_9
T_16_18_sp4_h_l_5
T_15_18_lc_trk_g1_5
T_15_18_wire_logic_cluster/lc_7/in_3

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_sp4_h_l_9
T_15_18_sp4_v_t_39
T_15_19_lc_trk_g2_7
T_15_19_input_2_7
T_15_19_wire_logic_cluster/lc_7/in_2

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_sp4_h_l_9
T_16_18_sp4_h_l_5
T_15_14_sp4_v_t_47
T_15_16_lc_trk_g2_2
T_15_16_wire_logic_cluster/lc_1/in_1

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_sp4_h_l_9
T_16_18_sp4_h_l_5
T_15_14_sp4_v_t_47
T_15_16_lc_trk_g2_2
T_15_16_input_2_6
T_15_16_wire_logic_cluster/lc_6/in_2

T_12_18_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_36
T_13_17_sp4_h_l_1
T_17_17_sp4_h_l_1
T_16_17_lc_trk_g1_1
T_16_17_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_2/out
T_10_18_sp4_h_l_1
T_9_14_sp4_v_t_43
T_9_15_lc_trk_g2_3
T_9_15_wire_logic_cluster/lc_5/in_0

T_12_18_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_36
T_13_17_sp4_h_l_1
T_17_17_sp4_h_l_1
T_16_17_lc_trk_g1_1
T_16_17_wire_logic_cluster/lc_4/in_0

T_12_18_wire_logic_cluster/lc_2/out
T_10_18_sp4_h_l_1
T_9_14_sp4_v_t_43
T_9_16_lc_trk_g2_6
T_9_16_wire_logic_cluster/lc_5/in_1

T_12_18_wire_logic_cluster/lc_2/out
T_13_15_sp4_v_t_45
T_13_11_sp4_v_t_45
T_13_14_lc_trk_g1_5
T_13_14_wire_logic_cluster/lc_1/in_1

T_12_18_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_36
T_13_17_sp4_h_l_1
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_2/in_0

T_12_18_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_36
T_13_21_sp4_h_l_7
T_15_21_lc_trk_g2_2
T_15_21_wire_logic_cluster/lc_4/in_0

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_sp4_h_l_9
T_16_18_sp4_h_l_5
T_15_18_lc_trk_g1_5
T_15_18_wire_logic_cluster/lc_5/in_1

T_12_18_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_36
T_13_17_sp4_h_l_1
T_16_13_sp4_v_t_42
T_16_14_lc_trk_g2_2
T_16_14_wire_logic_cluster/lc_3/cen

T_12_18_wire_logic_cluster/lc_2/out
T_12_15_sp4_v_t_44
T_12_16_lc_trk_g3_4
T_12_16_wire_logic_cluster/lc_3/in_0

T_12_18_wire_logic_cluster/lc_2/out
T_11_17_lc_trk_g2_2
T_11_17_wire_logic_cluster/lc_0/in_0

End 

Net : nx.n10416
T_4_30_wire_logic_cluster/lc_1/cout
T_4_30_wire_logic_cluster/lc_2/in_3

Net : n10542
T_12_29_wire_logic_cluster/lc_1/cout
T_12_29_wire_logic_cluster/lc_2/in_3

Net : nx.n10504
T_3_20_wire_logic_cluster/lc_1/cout
T_3_20_wire_logic_cluster/lc_2/in_3

Net : n8_adj_763_cascade_
T_16_16_wire_logic_cluster/lc_1/ltout
T_16_16_wire_logic_cluster/lc_2/in_2

End 

Net : nx.n11487_cascade_
T_2_20_wire_logic_cluster/lc_6/ltout
T_2_20_wire_logic_cluster/lc_7/in_2

End 

Net : nx.neo_pixel_transmitter_done
T_2_18_wire_logic_cluster/lc_0/out
T_2_14_sp12_v_t_23
T_2_20_lc_trk_g3_4
T_2_20_wire_logic_cluster/lc_6/in_3

T_2_18_wire_logic_cluster/lc_0/out
T_1_19_lc_trk_g1_0
T_1_19_wire_logic_cluster/lc_2/in_1

T_2_18_wire_logic_cluster/lc_0/out
T_2_14_sp12_v_t_23
T_2_18_sp4_v_t_41
T_1_21_lc_trk_g3_1
T_1_21_wire_logic_cluster/lc_3/in_3

T_2_18_wire_logic_cluster/lc_0/out
T_1_18_lc_trk_g2_0
T_1_18_wire_logic_cluster/lc_5/in_3

T_2_18_wire_logic_cluster/lc_0/out
T_2_14_sp12_v_t_23
T_2_18_sp4_v_t_41
T_1_20_lc_trk_g1_4
T_1_20_wire_logic_cluster/lc_1/in_0

T_2_18_wire_logic_cluster/lc_0/out
T_2_14_sp12_v_t_23
T_2_18_sp4_v_t_41
T_1_20_lc_trk_g1_4
T_1_20_input_2_7
T_1_20_wire_logic_cluster/lc_7/in_2

T_2_18_wire_logic_cluster/lc_0/out
T_1_17_lc_trk_g2_0
T_1_17_wire_logic_cluster/lc_0/in_0

T_2_18_wire_logic_cluster/lc_0/out
T_1_18_lc_trk_g2_0
T_1_18_wire_logic_cluster/lc_1/in_1

T_2_18_wire_logic_cluster/lc_0/out
T_1_17_lc_trk_g3_0
T_1_17_wire_logic_cluster/lc_6/in_3

T_2_18_wire_logic_cluster/lc_0/out
T_1_17_lc_trk_g3_0
T_1_17_wire_logic_cluster/lc_4/in_1

T_2_18_wire_logic_cluster/lc_0/out
T_2_15_sp4_v_t_40
T_1_16_lc_trk_g3_0
T_1_16_wire_logic_cluster/lc_0/in_3

T_2_18_wire_logic_cluster/lc_0/out
T_2_18_lc_trk_g1_0
T_2_18_wire_logic_cluster/lc_0/in_3

End 

Net : n10572
T_15_29_wire_logic_cluster/lc_0/cout
T_15_29_wire_logic_cluster/lc_1/in_3

End 

Net : n10541
T_12_29_wire_logic_cluster/lc_0/cout
T_12_29_wire_logic_cluster/lc_1/in_3

Net : nx.n10415
T_4_30_wire_logic_cluster/lc_0/cout
T_4_30_wire_logic_cluster/lc_1/in_3

Net : nx.n10503
T_3_20_wire_logic_cluster/lc_0/cout
T_3_20_wire_logic_cluster/lc_1/in_3

Net : n26
T_15_26_wire_logic_cluster/lc_0/out
T_15_26_lc_trk_g3_0
T_15_26_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n7131_cascade_
T_1_18_wire_logic_cluster/lc_5/ltout
T_1_18_wire_logic_cluster/lc_6/in_2

End 

Net : n21_cascade_
T_10_15_wire_logic_cluster/lc_0/ltout
T_10_15_wire_logic_cluster/lc_1/in_2

End 

Net : bfn_4_30_0_
T_4_30_wire_logic_cluster/carry_in_mux/cout
T_4_30_wire_logic_cluster/lc_0/in_3

Net : bfn_15_29_0_
T_15_29_wire_logic_cluster/carry_in_mux/cout
T_15_29_wire_logic_cluster/lc_0/in_3

Net : bfn_3_20_0_
T_3_20_wire_logic_cluster/carry_in_mux/cout
T_3_20_wire_logic_cluster/lc_0/in_3

Net : bfn_12_29_0_
T_12_29_wire_logic_cluster/carry_in_mux/cout
T_12_29_wire_logic_cluster/lc_0/in_3

Net : n25
T_15_26_wire_logic_cluster/lc_1/out
T_15_26_lc_trk_g3_1
T_15_26_wire_logic_cluster/lc_1/in_1

End 

Net : neopxl_color_14
T_15_21_wire_logic_cluster/lc_7/out
T_5_21_sp12_h_l_1
T_4_9_sp12_v_t_22
T_4_19_lc_trk_g2_5
T_4_19_wire_logic_cluster/lc_6/in_3

T_15_21_wire_logic_cluster/lc_7/out
T_5_21_sp12_h_l_1
T_7_21_sp4_h_l_2
T_3_21_sp4_h_l_5
T_2_17_sp4_v_t_47
T_2_20_lc_trk_g0_7
T_2_20_wire_logic_cluster/lc_4/in_3

T_15_21_wire_logic_cluster/lc_7/out
T_15_16_sp12_v_t_22
T_15_22_lc_trk_g3_5
T_15_22_wire_logic_cluster/lc_3/in_3

T_15_21_wire_logic_cluster/lc_7/out
T_15_21_lc_trk_g1_7
T_15_21_wire_logic_cluster/lc_7/in_3

End 

Net : nx.n13159
T_4_19_wire_logic_cluster/lc_6/out
T_4_17_sp4_v_t_41
T_0_21_span4_horz_4
T_2_21_lc_trk_g3_4
T_2_21_wire_logic_cluster/lc_6/in_1

End 

Net : nx.n13271
T_1_21_wire_logic_cluster/lc_3/out
T_1_20_lc_trk_g1_3
T_1_20_wire_logic_cluster/lc_4/in_0

End 

Net : n8_adj_751
T_12_16_wire_logic_cluster/lc_2/out
T_12_15_sp4_v_t_36
T_13_15_sp4_h_l_1
T_14_15_lc_trk_g2_1
T_14_15_wire_logic_cluster/lc_3/in_0

T_12_16_wire_logic_cluster/lc_2/out
T_13_16_sp4_h_l_4
T_15_16_lc_trk_g3_1
T_15_16_wire_logic_cluster/lc_6/in_0

T_12_16_wire_logic_cluster/lc_2/out
T_13_13_sp4_v_t_45
T_13_14_lc_trk_g2_5
T_13_14_wire_logic_cluster/lc_1/in_0

End 

Net : n7166_cascade_
T_12_15_wire_logic_cluster/lc_3/ltout
T_12_15_wire_logic_cluster/lc_4/in_2

End 

Net : n7135
T_13_15_wire_logic_cluster/lc_3/out
T_11_15_sp4_h_l_3
T_11_15_lc_trk_g0_6
T_11_15_wire_logic_cluster/lc_0/in_0

T_13_15_wire_logic_cluster/lc_3/out
T_13_12_sp4_v_t_46
T_10_16_sp4_h_l_11
T_11_16_lc_trk_g2_3
T_11_16_wire_logic_cluster/lc_0/in_3

End 

Net : n24
T_15_26_wire_logic_cluster/lc_2/out
T_15_26_lc_trk_g1_2
T_15_26_wire_logic_cluster/lc_2/in_1

End 

Net : n9426
T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_10_15_sp4_v_t_38
T_10_16_lc_trk_g3_6
T_10_16_wire_logic_cluster/lc_2/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_12_15_sp4_v_t_41
T_11_16_lc_trk_g3_1
T_11_16_wire_logic_cluster/lc_6/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_15_19_lc_trk_g2_6
T_15_19_wire_logic_cluster/lc_7/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_12_15_sp4_v_t_41
T_12_16_lc_trk_g3_1
T_12_16_wire_logic_cluster/lc_3/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_16_19_sp4_v_t_46
T_15_21_lc_trk_g0_0
T_15_21_input_2_4
T_15_21_wire_logic_cluster/lc_4/in_2

End 

Net : n22_adj_732
T_14_20_wire_logic_cluster/lc_0/out
T_14_18_sp4_v_t_45
T_14_22_sp4_v_t_45
T_11_26_sp4_h_l_1
T_10_26_sp4_v_t_36
T_9_29_lc_trk_g2_4
T_9_29_wire_logic_cluster/lc_5/s_r

End 

Net : neopxl_color_4
T_9_29_wire_logic_cluster/lc_0/out
T_10_27_sp4_v_t_44
T_11_27_sp4_h_l_2
T_14_23_sp4_v_t_39
T_14_19_sp4_v_t_47
T_14_20_lc_trk_g2_7
T_14_20_wire_logic_cluster/lc_0/in_3

T_9_29_wire_logic_cluster/lc_0/out
T_10_25_sp4_v_t_36
T_10_21_sp4_v_t_41
T_7_21_sp4_h_l_10
T_3_21_sp4_h_l_6
T_2_21_lc_trk_g0_6
T_2_21_wire_logic_cluster/lc_5/in_1

T_9_29_wire_logic_cluster/lc_0/out
T_10_25_sp4_v_t_36
T_10_21_sp4_v_t_41
T_7_21_sp4_h_l_10
T_3_21_sp4_h_l_6
T_2_21_lc_trk_g0_6
T_2_21_wire_logic_cluster/lc_0/in_0

T_9_29_wire_logic_cluster/lc_0/out
T_10_25_sp4_v_t_36
T_10_21_sp4_v_t_41
T_7_21_sp4_h_l_10
T_3_21_sp4_h_l_6
T_2_21_lc_trk_g0_6
T_2_21_wire_logic_cluster/lc_1/in_3

T_9_29_wire_logic_cluster/lc_0/out
T_9_29_lc_trk_g1_0
T_9_29_wire_logic_cluster/lc_0/in_3

End 

Net : n9456
T_18_16_wire_logic_cluster/lc_5/out
T_18_15_sp4_v_t_42
T_15_15_sp4_h_l_1
T_14_15_lc_trk_g1_1
T_14_15_wire_logic_cluster/lc_0/in_0

T_18_16_wire_logic_cluster/lc_5/out
T_16_16_sp4_h_l_7
T_15_16_sp4_v_t_36
T_15_17_lc_trk_g3_4
T_15_17_wire_logic_cluster/lc_7/in_0

T_18_16_wire_logic_cluster/lc_5/out
T_18_15_sp4_v_t_42
T_15_15_sp4_h_l_1
T_15_15_lc_trk_g1_4
T_15_15_wire_logic_cluster/lc_5/in_0

T_18_16_wire_logic_cluster/lc_5/out
T_10_16_sp12_h_l_1
T_10_16_lc_trk_g0_2
T_10_16_wire_logic_cluster/lc_6/in_0

T_18_16_wire_logic_cluster/lc_5/out
T_10_16_sp12_h_l_1
T_11_16_lc_trk_g1_5
T_11_16_wire_logic_cluster/lc_5/in_1

T_18_16_wire_logic_cluster/lc_5/out
T_16_16_sp4_h_l_7
T_16_16_lc_trk_g1_2
T_16_16_wire_logic_cluster/lc_4/in_1

End 

Net : nx.n13156
T_1_22_wire_logic_cluster/lc_3/out
T_2_21_lc_trk_g3_3
T_2_21_wire_logic_cluster/lc_7/in_3

End 

Net : neopxl_color_7
T_7_29_wire_logic_cluster/lc_0/out
T_7_25_sp4_v_t_37
T_4_25_sp4_h_l_0
T_3_21_sp4_v_t_37
T_0_21_span4_horz_13
T_0_21_span4_horz_37
T_1_21_sp4_v_t_40
T_1_22_lc_trk_g2_0
T_1_22_wire_logic_cluster/lc_3/in_1

T_7_29_wire_logic_cluster/lc_0/out
T_7_27_sp4_v_t_45
T_8_27_sp4_h_l_8
T_11_27_sp4_v_t_45
T_11_28_lc_trk_g3_5
T_11_28_wire_logic_cluster/lc_4/in_0

T_7_29_wire_logic_cluster/lc_0/out
T_7_25_sp4_v_t_37
T_4_25_sp4_h_l_0
T_3_21_sp4_v_t_37
T_0_21_span4_horz_13
T_2_21_lc_trk_g3_5
T_2_21_input_2_0
T_2_21_wire_logic_cluster/lc_0/in_2

T_7_29_wire_logic_cluster/lc_0/out
T_7_25_sp4_v_t_37
T_4_25_sp4_h_l_0
T_3_25_sp4_v_t_37
T_2_27_lc_trk_g0_0
T_2_27_wire_logic_cluster/lc_7/in_1

T_7_29_wire_logic_cluster/lc_0/out
T_7_29_lc_trk_g3_0
T_7_29_wire_logic_cluster/lc_0/in_3

End 

Net : n23
T_15_26_wire_logic_cluster/lc_3/out
T_15_26_lc_trk_g1_3
T_15_26_wire_logic_cluster/lc_3/in_1

End 

Net : n6172_cascade_
T_15_15_wire_logic_cluster/lc_2/ltout
T_15_15_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n10413
T_4_29_wire_logic_cluster/lc_6/cout
T_4_29_wire_logic_cluster/lc_7/in_3

Net : nx.n10501
T_3_19_wire_logic_cluster/lc_6/cout
T_3_19_wire_logic_cluster/lc_7/in_3

Net : n10570
T_15_28_wire_logic_cluster/lc_6/cout
T_15_28_wire_logic_cluster/lc_7/in_3

Net : n10539
T_12_28_wire_logic_cluster/lc_6/cout
T_12_28_wire_logic_cluster/lc_7/in_3

Net : neopxl_color_15
T_6_16_wire_logic_cluster/lc_1/out
T_5_16_sp4_h_l_10
T_4_16_sp4_v_t_41
T_4_19_lc_trk_g1_1
T_4_19_wire_logic_cluster/lc_6/in_0

T_6_16_wire_logic_cluster/lc_1/out
T_6_16_sp4_h_l_7
T_5_16_sp4_v_t_42
T_5_19_lc_trk_g0_2
T_5_19_input_2_2
T_5_19_wire_logic_cluster/lc_2/in_2

T_6_16_wire_logic_cluster/lc_1/out
T_6_16_sp4_h_l_7
T_5_16_sp4_v_t_42
T_4_17_lc_trk_g3_2
T_4_17_wire_logic_cluster/lc_1/in_0

T_6_16_wire_logic_cluster/lc_1/out
T_6_16_sp4_h_l_7
T_6_16_lc_trk_g0_2
T_6_16_wire_logic_cluster/lc_1/in_3

End 

Net : n22
T_15_26_wire_logic_cluster/lc_4/out
T_15_26_lc_trk_g3_4
T_15_26_wire_logic_cluster/lc_4/in_1

End 

Net : n8_adj_744
T_12_17_wire_logic_cluster/lc_0/out
T_11_17_sp4_h_l_8
T_10_13_sp4_v_t_36
T_10_16_lc_trk_g0_4
T_10_16_wire_logic_cluster/lc_7/in_1

T_12_17_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g3_0
T_11_16_wire_logic_cluster/lc_6/in_1

T_12_17_wire_logic_cluster/lc_0/out
T_11_17_sp4_h_l_8
T_10_13_sp4_v_t_36
T_9_16_lc_trk_g2_4
T_9_16_wire_logic_cluster/lc_5/in_3

T_12_17_wire_logic_cluster/lc_0/out
T_11_17_lc_trk_g3_0
T_11_17_wire_logic_cluster/lc_0/in_3

End 

Net : nx.n10412
T_4_29_wire_logic_cluster/lc_5/cout
T_4_29_wire_logic_cluster/lc_6/in_3

Net : nx.n10500
T_3_19_wire_logic_cluster/lc_5/cout
T_3_19_wire_logic_cluster/lc_6/in_3

Net : n10538
T_12_28_wire_logic_cluster/lc_5/cout
T_12_28_wire_logic_cluster/lc_6/in_3

Net : n10569
T_15_28_wire_logic_cluster/lc_5/cout
T_15_28_wire_logic_cluster/lc_6/in_3

Net : n22_adj_724
T_11_28_wire_logic_cluster/lc_4/out
T_12_26_sp4_v_t_36
T_9_26_sp4_h_l_1
T_8_26_sp4_v_t_36
T_7_29_lc_trk_g2_4
T_7_29_wire_logic_cluster/lc_5/s_r

End 

Net : n13048_cascade_
T_12_17_wire_logic_cluster/lc_4/ltout
T_12_17_wire_logic_cluster/lc_5/in_2

End 

Net : n21_adj_737
T_15_26_wire_logic_cluster/lc_5/out
T_15_26_lc_trk_g1_5
T_15_26_wire_logic_cluster/lc_5/in_1

End 

Net : n8_adj_746
T_14_17_wire_logic_cluster/lc_3/out
T_15_13_sp4_v_t_42
T_15_16_lc_trk_g1_2
T_15_16_wire_logic_cluster/lc_0/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_15_13_sp4_v_t_42
T_15_17_sp4_v_t_38
T_15_19_lc_trk_g2_3
T_15_19_wire_logic_cluster/lc_7/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g0_3
T_15_17_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g3_3
T_15_18_wire_logic_cluster/lc_5/in_3

End 

Net : nx.n10411
T_4_29_wire_logic_cluster/lc_4/cout
T_4_29_wire_logic_cluster/lc_5/in_3

Net : nx.n10499
T_3_19_wire_logic_cluster/lc_4/cout
T_3_19_wire_logic_cluster/lc_5/in_3

Net : n10537
T_12_28_wire_logic_cluster/lc_4/cout
T_12_28_wire_logic_cluster/lc_5/in_3

Net : n10568
T_15_28_wire_logic_cluster/lc_4/cout
T_15_28_wire_logic_cluster/lc_5/in_3

Net : neopxl_color_13
T_7_17_wire_logic_cluster/lc_1/out
T_7_14_sp4_v_t_42
T_4_18_sp4_h_l_7
T_3_18_sp4_v_t_42
T_2_22_lc_trk_g1_7
T_2_22_wire_logic_cluster/lc_4/in_0

T_7_17_wire_logic_cluster/lc_1/out
T_7_14_sp4_v_t_42
T_4_18_sp4_h_l_7
T_3_18_sp4_v_t_42
T_2_20_lc_trk_g1_7
T_2_20_wire_logic_cluster/lc_1/in_3

T_7_17_wire_logic_cluster/lc_1/out
T_7_15_sp4_v_t_47
T_4_19_sp4_h_l_10
T_5_19_lc_trk_g3_2
T_5_19_wire_logic_cluster/lc_4/in_3

T_7_17_wire_logic_cluster/lc_1/out
T_7_17_lc_trk_g1_1
T_7_17_wire_logic_cluster/lc_1/in_3

End 

Net : nx.n13158
T_2_22_wire_logic_cluster/lc_4/out
T_2_21_lc_trk_g0_4
T_2_21_wire_logic_cluster/lc_6/in_0

End 

Net : n13273
T_12_18_wire_logic_cluster/lc_1/out
T_13_18_sp4_h_l_2
T_16_18_sp4_v_t_39
T_16_20_lc_trk_g2_2
T_16_20_wire_logic_cluster/lc_3/in_3

End 

Net : n20
T_15_26_wire_logic_cluster/lc_6/out
T_15_26_lc_trk_g1_6
T_15_26_wire_logic_cluster/lc_6/in_1

End 

Net : n10567
T_15_28_wire_logic_cluster/lc_3/cout
T_15_28_wire_logic_cluster/lc_4/in_3

Net : n10536
T_12_28_wire_logic_cluster/lc_3/cout
T_12_28_wire_logic_cluster/lc_4/in_3

Net : nx.n10498
T_3_19_wire_logic_cluster/lc_3/cout
T_3_19_wire_logic_cluster/lc_4/in_3

Net : nx.n10410
T_4_29_wire_logic_cluster/lc_3/cout
T_4_29_wire_logic_cluster/lc_4/in_3

Net : nx.n13155
T_2_21_wire_logic_cluster/lc_5/out
T_2_21_lc_trk_g1_5
T_2_21_wire_logic_cluster/lc_7/in_1

End 

Net : n19_adj_718
T_15_26_wire_logic_cluster/lc_7/out
T_15_26_lc_trk_g3_7
T_15_26_wire_logic_cluster/lc_7/in_1

End 

Net : n4
T_17_16_wire_logic_cluster/lc_0/out
T_17_16_sp4_h_l_5
T_16_12_sp4_v_t_40
T_15_15_lc_trk_g3_0
T_15_15_wire_logic_cluster/lc_4/in_3

End 

Net : n10566
T_15_28_wire_logic_cluster/lc_2/cout
T_15_28_wire_logic_cluster/lc_3/in_3

Net : n10535
T_12_28_wire_logic_cluster/lc_2/cout
T_12_28_wire_logic_cluster/lc_3/in_3

Net : nx.n10497
T_3_19_wire_logic_cluster/lc_2/cout
T_3_19_wire_logic_cluster/lc_3/in_3

Net : nx.n10409
T_4_29_wire_logic_cluster/lc_2/cout
T_4_29_wire_logic_cluster/lc_3/in_3

Net : n9_adj_777
T_2_21_wire_logic_cluster/lc_0/out
T_2_21_sp4_h_l_5
T_1_17_sp4_v_t_47
T_1_19_lc_trk_g3_2
T_1_19_input_2_5
T_1_19_wire_logic_cluster/lc_5/in_2

End 

Net : n8_adj_747
T_15_17_wire_logic_cluster/lc_6/out
T_15_14_sp4_v_t_36
T_15_15_lc_trk_g2_4
T_15_15_wire_logic_cluster/lc_1/in_3

T_15_17_wire_logic_cluster/lc_6/out
T_15_14_sp4_v_t_36
T_15_18_sp4_v_t_41
T_15_21_lc_trk_g0_1
T_15_21_wire_logic_cluster/lc_4/in_1

T_15_17_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g1_6
T_15_16_wire_logic_cluster/lc_1/in_0

End 

Net : nx.n10408
T_4_29_wire_logic_cluster/lc_1/cout
T_4_29_wire_logic_cluster/lc_2/in_3

Net : nx.n10496
T_3_19_wire_logic_cluster/lc_1/cout
T_3_19_wire_logic_cluster/lc_2/in_3

Net : n10534
T_12_28_wire_logic_cluster/lc_1/cout
T_12_28_wire_logic_cluster/lc_2/in_3

Net : n10565
T_15_28_wire_logic_cluster/lc_1/cout
T_15_28_wire_logic_cluster/lc_2/in_3

Net : n10564
T_15_28_wire_logic_cluster/lc_0/cout
T_15_28_wire_logic_cluster/lc_1/in_3

Net : nx.n10495
T_3_19_wire_logic_cluster/lc_0/cout
T_3_19_wire_logic_cluster/lc_1/in_3

Net : n10533
T_12_28_wire_logic_cluster/lc_0/cout
T_12_28_wire_logic_cluster/lc_1/in_3

Net : nx.n10407
T_4_29_wire_logic_cluster/lc_0/cout
T_4_29_wire_logic_cluster/lc_1/in_3

Net : neopxl_color_5
T_11_21_wire_logic_cluster/lc_0/out
T_11_21_sp4_h_l_5
T_7_21_sp4_h_l_1
T_3_21_sp4_h_l_9
T_2_21_lc_trk_g1_1
T_2_21_wire_logic_cluster/lc_5/in_3

T_11_21_wire_logic_cluster/lc_0/out
T_10_21_sp4_h_l_8
T_13_17_sp4_v_t_45
T_13_20_lc_trk_g0_5
T_13_20_wire_logic_cluster/lc_6/in_1

T_11_21_wire_logic_cluster/lc_0/out
T_11_21_sp4_h_l_5
T_7_21_sp4_h_l_1
T_3_21_sp4_h_l_4
T_2_17_sp4_v_t_41
T_2_20_lc_trk_g1_1
T_2_20_wire_logic_cluster/lc_1/in_1

T_11_21_wire_logic_cluster/lc_0/out
T_11_21_sp4_h_l_5
T_7_21_sp4_h_l_1
T_3_21_sp4_h_l_4
T_2_17_sp4_v_t_41
T_1_20_lc_trk_g3_1
T_1_20_wire_logic_cluster/lc_5/in_3

T_11_21_wire_logic_cluster/lc_0/out
T_11_21_sp4_h_l_5
T_11_21_lc_trk_g0_0
T_11_21_wire_logic_cluster/lc_0/in_0

End 

Net : n18
T_15_27_wire_logic_cluster/lc_0/out
T_15_27_lc_trk_g3_0
T_15_27_wire_logic_cluster/lc_0/in_1

End 

Net : neopxl_color_6
T_11_20_wire_logic_cluster/lc_2/out
T_11_10_sp12_v_t_23
T_0_22_span12_horz_3
T_1_22_lc_trk_g1_4
T_1_22_wire_logic_cluster/lc_3/in_0

T_11_20_wire_logic_cluster/lc_2/out
T_6_20_sp12_h_l_0
T_5_8_sp12_v_t_23
T_5_19_lc_trk_g2_3
T_5_19_wire_logic_cluster/lc_2/in_1

T_11_20_wire_logic_cluster/lc_2/out
T_6_20_sp12_h_l_0
T_14_20_lc_trk_g0_3
T_14_20_wire_logic_cluster/lc_5/in_0

T_11_20_wire_logic_cluster/lc_2/out
T_6_20_sp12_h_l_0
T_5_8_sp12_v_t_23
T_5_19_lc_trk_g2_3
T_5_19_wire_logic_cluster/lc_0/in_3

T_11_20_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g3_2
T_11_20_wire_logic_cluster/lc_2/in_3

End 

Net : bfn_12_28_0_
T_12_28_wire_logic_cluster/carry_in_mux/cout
T_12_28_wire_logic_cluster/lc_0/in_3

Net : bfn_15_28_0_
T_15_28_wire_logic_cluster/carry_in_mux/cout
T_15_28_wire_logic_cluster/lc_0/in_3

Net : bfn_3_19_0_
T_3_19_wire_logic_cluster/carry_in_mux/cout
T_3_19_wire_logic_cluster/lc_0/in_3

Net : bfn_4_29_0_
T_4_29_wire_logic_cluster/carry_in_mux/cout
T_4_29_wire_logic_cluster/lc_0/in_3

Net : n17
T_15_27_wire_logic_cluster/lc_1/out
T_15_27_lc_trk_g3_1
T_15_27_wire_logic_cluster/lc_1/in_1

End 

Net : n10_adj_776
T_2_20_wire_logic_cluster/lc_1/out
T_2_17_sp4_v_t_42
T_1_19_lc_trk_g1_7
T_1_19_wire_logic_cluster/lc_5/in_1

End 

Net : n22_adj_730
T_13_20_wire_logic_cluster/lc_6/out
T_14_17_sp4_v_t_37
T_15_21_sp4_h_l_6
T_11_21_sp4_h_l_9
T_11_21_lc_trk_g0_4
T_11_21_wire_logic_cluster/lc_5/s_r

End 

Net : n11_adj_775
T_5_19_wire_logic_cluster/lc_2/out
T_0_19_span12_horz_3
T_1_19_lc_trk_g1_4
T_1_19_wire_logic_cluster/lc_5/in_0

End 

Net : n16
T_15_27_wire_logic_cluster/lc_2/out
T_15_27_lc_trk_g1_2
T_15_27_wire_logic_cluster/lc_2/in_1

End 

Net : neopxl_color_prev_14
T_15_22_wire_logic_cluster/lc_3/out
T_15_21_sp4_v_t_38
T_12_21_sp4_h_l_3
T_8_21_sp4_h_l_3
T_4_21_sp4_h_l_3
T_3_17_sp4_v_t_38
T_2_20_lc_trk_g2_6
T_2_20_input_2_4
T_2_20_wire_logic_cluster/lc_4/in_2

End 

Net : n12_adj_774
T_2_20_wire_logic_cluster/lc_4/out
T_1_19_lc_trk_g2_4
T_1_19_wire_logic_cluster/lc_5/in_3

End 

Net : n15_adj_759
T_15_27_wire_logic_cluster/lc_3/out
T_15_27_lc_trk_g1_3
T_15_27_wire_logic_cluster/lc_3/in_1

End 

Net : n6971
T_16_16_wire_logic_cluster/lc_7/out
T_16_13_sp4_v_t_38
T_16_14_lc_trk_g2_6
T_16_14_wire_logic_cluster/lc_0/in_0

T_16_16_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_39
T_16_15_lc_trk_g0_2
T_16_15_wire_logic_cluster/lc_2/in_0

T_16_16_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_39
T_16_15_lc_trk_g0_2
T_16_15_wire_logic_cluster/lc_4/in_0

T_16_16_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_39
T_16_15_lc_trk_g0_2
T_16_15_wire_logic_cluster/lc_6/in_0

T_16_16_wire_logic_cluster/lc_7/out
T_16_15_lc_trk_g0_7
T_16_15_wire_logic_cluster/lc_1/in_0

T_16_16_wire_logic_cluster/lc_7/out
T_16_15_lc_trk_g0_7
T_16_15_wire_logic_cluster/lc_3/in_0

T_16_16_wire_logic_cluster/lc_7/out
T_16_15_lc_trk_g0_7
T_16_15_wire_logic_cluster/lc_5/in_0

T_16_16_wire_logic_cluster/lc_7/out
T_16_15_lc_trk_g0_7
T_16_15_wire_logic_cluster/lc_7/in_0

End 

Net : nx.n10493
T_3_18_wire_logic_cluster/lc_6/cout
T_3_18_wire_logic_cluster/lc_7/in_3

Net : n10531
T_12_27_wire_logic_cluster/lc_6/cout
T_12_27_wire_logic_cluster/lc_7/in_3

Net : n10562
T_15_27_wire_logic_cluster/lc_6/cout
T_15_27_wire_logic_cluster/lc_7/in_3

Net : nx.n10405
T_4_28_wire_logic_cluster/lc_6/cout
T_4_28_wire_logic_cluster/lc_7/in_3

Net : n7_adj_753_cascade_
T_14_15_wire_logic_cluster/lc_4/ltout
T_14_15_wire_logic_cluster/lc_5/in_2

End 

Net : n14_adj_745
T_15_27_wire_logic_cluster/lc_4/out
T_15_27_lc_trk_g3_4
T_15_27_wire_logic_cluster/lc_4/in_1

End 

Net : neopxl_color_prev_7
T_2_27_wire_logic_cluster/lc_7/out
T_2_24_sp4_v_t_38
T_2_20_sp4_v_t_38
T_2_21_lc_trk_g3_6
T_2_21_wire_logic_cluster/lc_0/in_3

End 

Net : neopxl_color_12
T_2_22_wire_logic_cluster/lc_5/out
T_2_22_lc_trk_g2_5
T_2_22_wire_logic_cluster/lc_4/in_3

T_2_22_wire_logic_cluster/lc_5/out
T_2_18_sp4_v_t_47
T_2_20_lc_trk_g2_2
T_2_20_wire_logic_cluster/lc_4/in_0

T_2_22_wire_logic_cluster/lc_5/out
T_2_22_sp12_h_l_1
T_13_22_sp12_v_t_22
T_13_23_sp4_v_t_44
T_12_24_lc_trk_g3_4
T_12_24_wire_logic_cluster/lc_4/in_3

T_2_22_wire_logic_cluster/lc_5/out
T_2_22_lc_trk_g2_5
T_2_22_wire_logic_cluster/lc_5/in_0

End 

Net : nx.n10404
T_4_28_wire_logic_cluster/lc_5/cout
T_4_28_wire_logic_cluster/lc_6/in_3

Net : n10561
T_15_27_wire_logic_cluster/lc_5/cout
T_15_27_wire_logic_cluster/lc_6/in_3

Net : n10530
T_12_27_wire_logic_cluster/lc_5/cout
T_12_27_wire_logic_cluster/lc_6/in_3

Net : nx.n10492
T_3_18_wire_logic_cluster/lc_5/cout
T_3_18_wire_logic_cluster/lc_6/in_3

Net : n13
T_15_27_wire_logic_cluster/lc_5/out
T_15_27_lc_trk_g1_5
T_15_27_wire_logic_cluster/lc_5/in_1

End 

Net : n22_adj_728
T_14_20_wire_logic_cluster/lc_5/out
T_6_20_sp12_h_l_1
T_11_20_lc_trk_g1_5
T_11_20_wire_logic_cluster/lc_5/s_r

End 

Net : neopxl_color_prev_12
T_12_24_wire_logic_cluster/lc_4/out
T_13_20_sp4_v_t_44
T_10_20_sp4_h_l_3
T_6_20_sp4_h_l_3
T_2_20_sp4_h_l_11
T_2_20_lc_trk_g1_6
T_2_20_wire_logic_cluster/lc_4/in_1

End 

Net : n10560
T_15_27_wire_logic_cluster/lc_4/cout
T_15_27_wire_logic_cluster/lc_5/in_3

Net : n10529
T_12_27_wire_logic_cluster/lc_4/cout
T_12_27_wire_logic_cluster/lc_5/in_3

Net : nx.n10491
T_3_18_wire_logic_cluster/lc_4/cout
T_3_18_wire_logic_cluster/lc_5/in_3

Net : nx.n10403
T_4_28_wire_logic_cluster/lc_4/cout
T_4_28_wire_logic_cluster/lc_5/in_3

Net : n12
T_15_27_wire_logic_cluster/lc_6/out
T_15_27_lc_trk_g1_6
T_15_27_wire_logic_cluster/lc_6/in_1

End 

Net : neopxl_color_prev_13
T_5_19_wire_logic_cluster/lc_4/out
T_3_19_sp4_h_l_5
T_2_19_sp4_v_t_46
T_2_20_lc_trk_g3_6
T_2_20_input_2_1
T_2_20_wire_logic_cluster/lc_1/in_2

End 

Net : n7_adj_719_cascade_
T_14_17_wire_logic_cluster/lc_6/ltout
T_14_17_wire_logic_cluster/lc_7/in_2

End 

Net : nx.n10402
T_4_28_wire_logic_cluster/lc_3/cout
T_4_28_wire_logic_cluster/lc_4/in_3

Net : n10559
T_15_27_wire_logic_cluster/lc_3/cout
T_15_27_wire_logic_cluster/lc_4/in_3

Net : n10528
T_12_27_wire_logic_cluster/lc_3/cout
T_12_27_wire_logic_cluster/lc_4/in_3

Net : nx.n10490
T_3_18_wire_logic_cluster/lc_3/cout
T_3_18_wire_logic_cluster/lc_4/in_3

Net : n11_adj_758
T_15_27_wire_logic_cluster/lc_7/out
T_15_27_lc_trk_g3_7
T_15_27_wire_logic_cluster/lc_7/in_1

End 

Net : nx.n10489
T_3_18_wire_logic_cluster/lc_2/cout
T_3_18_wire_logic_cluster/lc_3/in_3

Net : n10527
T_12_27_wire_logic_cluster/lc_2/cout
T_12_27_wire_logic_cluster/lc_3/in_3

Net : n10558
T_15_27_wire_logic_cluster/lc_2/cout
T_15_27_wire_logic_cluster/lc_3/in_3

Net : nx.n10401
T_4_28_wire_logic_cluster/lc_2/cout
T_4_28_wire_logic_cluster/lc_3/in_3

Net : neopxl_color_prev_15
T_4_17_wire_logic_cluster/lc_1/out
T_5_15_sp4_v_t_46
T_5_19_lc_trk_g0_3
T_5_19_wire_logic_cluster/lc_2/in_3

End 

Net : nx.n10400
T_4_28_wire_logic_cluster/lc_1/cout
T_4_28_wire_logic_cluster/lc_2/in_3

Net : n10526
T_12_27_wire_logic_cluster/lc_1/cout
T_12_27_wire_logic_cluster/lc_2/in_3

Net : n10557
T_15_27_wire_logic_cluster/lc_1/cout
T_15_27_wire_logic_cluster/lc_2/in_3

Net : nx.n10488
T_3_18_wire_logic_cluster/lc_1/cout
T_3_18_wire_logic_cluster/lc_2/in_3

Net : n8_adj_751_cascade_
T_12_16_wire_logic_cluster/lc_2/ltout
T_12_16_wire_logic_cluster/lc_3/in_2

End 

Net : neopxl_color_prev_4
T_2_21_wire_logic_cluster/lc_1/out
T_2_21_lc_trk_g0_1
T_2_21_wire_logic_cluster/lc_0/in_1

End 

Net : nx.n10399
T_4_28_wire_logic_cluster/lc_0/cout
T_4_28_wire_logic_cluster/lc_1/in_3

Net : n10556
T_15_27_wire_logic_cluster/lc_0/cout
T_15_27_wire_logic_cluster/lc_1/in_3

Net : nx.n10487
T_3_18_wire_logic_cluster/lc_0/cout
T_3_18_wire_logic_cluster/lc_1/in_3

Net : n10525
T_12_27_wire_logic_cluster/lc_0/cout
T_12_27_wire_logic_cluster/lc_1/in_3

Net : neopxl_color_prev_6
T_5_19_wire_logic_cluster/lc_0/out
T_5_19_lc_trk_g2_0
T_5_19_wire_logic_cluster/lc_2/in_0

End 

Net : n10_adj_757
T_15_28_wire_logic_cluster/lc_0/out
T_15_28_lc_trk_g3_0
T_15_28_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_12_27_0_
T_12_27_wire_logic_cluster/carry_in_mux/cout
T_12_27_wire_logic_cluster/lc_0/in_3

Net : bfn_3_18_0_
T_3_18_wire_logic_cluster/carry_in_mux/cout
T_3_18_wire_logic_cluster/lc_0/in_3

Net : bfn_4_28_0_
T_4_28_wire_logic_cluster/carry_in_mux/cout
T_4_28_wire_logic_cluster/lc_0/in_3

Net : bfn_15_27_0_
T_15_27_wire_logic_cluster/carry_in_mux/cout
T_15_27_wire_logic_cluster/lc_0/in_3

Net : n9
T_15_28_wire_logic_cluster/lc_1/out
T_15_28_lc_trk_g3_1
T_15_28_wire_logic_cluster/lc_1/in_1

End 

Net : neopxl_color_prev_5
T_1_20_wire_logic_cluster/lc_5/out
T_2_20_lc_trk_g0_5
T_2_20_wire_logic_cluster/lc_1/in_0

End 

Net : n10390
T_17_17_wire_logic_cluster/lc_6/cout
T_17_17_wire_logic_cluster/lc_7/in_3

End 

Net : n8_adj_755
T_15_28_wire_logic_cluster/lc_2/out
T_15_28_lc_trk_g1_2
T_15_28_wire_logic_cluster/lc_2/in_1

End 

Net : n10389
T_17_17_wire_logic_cluster/lc_5/cout
T_17_17_wire_logic_cluster/lc_6/in_3

Net : n7
T_15_28_wire_logic_cluster/lc_3/out
T_15_28_lc_trk_g1_3
T_15_28_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n10485
T_3_17_wire_logic_cluster/lc_6/cout
T_3_17_wire_logic_cluster/lc_7/in_3

Net : n10523
T_12_26_wire_logic_cluster/lc_6/cout
T_12_26_wire_logic_cluster/lc_7/in_3

Net : n10554
T_15_26_wire_logic_cluster/lc_6/cout
T_15_26_wire_logic_cluster/lc_7/in_3

Net : nx.n10397
T_4_27_wire_logic_cluster/lc_6/cout
T_4_27_wire_logic_cluster/lc_7/in_3

Net : n10388
T_17_17_wire_logic_cluster/lc_4/cout
T_17_17_wire_logic_cluster/lc_5/in_3

Net : n6_adj_756
T_15_28_wire_logic_cluster/lc_4/out
T_15_28_lc_trk_g3_4
T_15_28_wire_logic_cluster/lc_4/in_1

End 

Net : n10553
T_15_26_wire_logic_cluster/lc_5/cout
T_15_26_wire_logic_cluster/lc_6/in_3

Net : n10522
T_12_26_wire_logic_cluster/lc_5/cout
T_12_26_wire_logic_cluster/lc_6/in_3

Net : nx.n10484
T_3_17_wire_logic_cluster/lc_5/cout
T_3_17_wire_logic_cluster/lc_6/in_3

Net : nx.n10396
T_4_27_wire_logic_cluster/lc_5/cout
T_4_27_wire_logic_cluster/lc_6/in_3

Net : n10387
T_17_17_wire_logic_cluster/lc_3/cout
T_17_17_wire_logic_cluster/lc_4/in_3

Net : blink_counter_21
T_15_28_wire_logic_cluster/lc_5/out
T_15_28_lc_trk_g1_5
T_15_28_wire_logic_cluster/lc_5/in_1

T_15_28_wire_logic_cluster/lc_5/out
T_14_28_lc_trk_g2_5
T_14_28_wire_logic_cluster/lc_6/in_3

T_15_28_wire_logic_cluster/lc_5/out
T_14_28_lc_trk_g2_5
T_14_28_input_2_3
T_14_28_wire_logic_cluster/lc_3/in_2

End 

Net : nx.n10483
T_3_17_wire_logic_cluster/lc_4/cout
T_3_17_wire_logic_cluster/lc_5/in_3

Net : n10521
T_12_26_wire_logic_cluster/lc_4/cout
T_12_26_wire_logic_cluster/lc_5/in_3

Net : n10552
T_15_26_wire_logic_cluster/lc_4/cout
T_15_26_wire_logic_cluster/lc_5/in_3

Net : nx.n10395
T_4_27_wire_logic_cluster/lc_4/cout
T_4_27_wire_logic_cluster/lc_5/in_3

Net : n10386
T_17_17_wire_logic_cluster/lc_2/cout
T_17_17_wire_logic_cluster/lc_3/in_3

Net : blink_counter_22
T_15_28_wire_logic_cluster/lc_6/out
T_15_28_lc_trk_g1_6
T_15_28_wire_logic_cluster/lc_6/in_1

T_15_28_wire_logic_cluster/lc_6/out
T_14_28_lc_trk_g2_6
T_14_28_wire_logic_cluster/lc_6/in_0

T_15_28_wire_logic_cluster/lc_6/out
T_14_28_lc_trk_g2_6
T_14_28_wire_logic_cluster/lc_3/in_3

End 

Net : n10520
T_12_26_wire_logic_cluster/lc_3/cout
T_12_26_wire_logic_cluster/lc_4/in_3

Net : n10551
T_15_26_wire_logic_cluster/lc_3/cout
T_15_26_wire_logic_cluster/lc_4/in_3

Net : nx.n10482
T_3_17_wire_logic_cluster/lc_3/cout
T_3_17_wire_logic_cluster/lc_4/in_3

Net : nx.n10394
T_4_27_wire_logic_cluster/lc_3/cout
T_4_27_wire_logic_cluster/lc_4/in_3

Net : n10385
T_17_17_wire_logic_cluster/lc_1/cout
T_17_17_wire_logic_cluster/lc_2/in_3

Net : blink_counter_23
T_15_28_wire_logic_cluster/lc_7/out
T_15_28_lc_trk_g3_7
T_15_28_wire_logic_cluster/lc_7/in_1

T_15_28_wire_logic_cluster/lc_7/out
T_14_28_lc_trk_g3_7
T_14_28_input_2_6
T_14_28_wire_logic_cluster/lc_6/in_2

T_15_28_wire_logic_cluster/lc_7/out
T_14_28_lc_trk_g3_7
T_14_28_wire_logic_cluster/lc_3/in_1

End 

Net : nx.n10393
T_4_27_wire_logic_cluster/lc_2/cout
T_4_27_wire_logic_cluster/lc_3/in_3

Net : n10519
T_12_26_wire_logic_cluster/lc_2/cout
T_12_26_wire_logic_cluster/lc_3/in_3

Net : nx.n10481
T_3_17_wire_logic_cluster/lc_2/cout
T_3_17_wire_logic_cluster/lc_3/in_3

Net : n10550
T_15_26_wire_logic_cluster/lc_2/cout
T_15_26_wire_logic_cluster/lc_3/in_3

Net : nx.n10392
T_4_27_wire_logic_cluster/lc_1/cout
T_4_27_wire_logic_cluster/lc_2/in_3

Net : n10549
T_15_26_wire_logic_cluster/lc_1/cout
T_15_26_wire_logic_cluster/lc_2/in_3

Net : nx.n10480
T_3_17_wire_logic_cluster/lc_1/cout
T_3_17_wire_logic_cluster/lc_2/in_3

Net : n10518
T_12_26_wire_logic_cluster/lc_1/cout
T_12_26_wire_logic_cluster/lc_2/in_3

Net : nx.n10391
T_4_27_wire_logic_cluster/lc_0/cout
T_4_27_wire_logic_cluster/lc_1/in_3

Net : n10384
T_17_17_wire_logic_cluster/lc_0/cout
T_17_17_wire_logic_cluster/lc_1/in_3

Net : n10548
T_15_26_wire_logic_cluster/lc_0/cout
T_15_26_wire_logic_cluster/lc_1/in_3

Net : nx.n10479
T_3_17_wire_logic_cluster/lc_0/cout
T_3_17_wire_logic_cluster/lc_1/in_3

Net : n10517
T_12_26_wire_logic_cluster/lc_0/cout
T_12_26_wire_logic_cluster/lc_1/in_3

Net : blink_counter_24
T_15_29_wire_logic_cluster/lc_0/out
T_15_29_lc_trk_g3_0
T_15_29_wire_logic_cluster/lc_0/in_1

T_15_29_wire_logic_cluster/lc_0/out
T_14_28_lc_trk_g3_0
T_14_28_wire_logic_cluster/lc_6/in_1

T_15_29_wire_logic_cluster/lc_0/out
T_14_28_lc_trk_g3_0
T_14_28_wire_logic_cluster/lc_3/in_0

End 

Net : blink_counter_25
T_15_29_wire_logic_cluster/lc_1/out
T_15_29_lc_trk_g3_1
T_15_29_wire_logic_cluster/lc_1/in_1

T_15_29_wire_logic_cluster/lc_1/out
T_14_28_lc_trk_g2_1
T_14_28_wire_logic_cluster/lc_4/in_3

End 

Net : pin_in_5
T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_12
T_6_18_sp12_v_t_23
T_6_16_sp4_v_t_47
T_5_17_lc_trk_g3_7
T_5_17_wire_logic_cluster/lc_0/in_0

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_12
T_7_30_sp12_h_l_0
T_18_18_sp12_v_t_23
T_18_18_sp4_v_t_45
T_17_19_lc_trk_g3_5
T_17_19_wire_logic_cluster/lc_5/in_1

End 

Net : pin_in_6
T_0_28_wire_io_cluster/io_0/D_IN_0
T_0_28_span4_horz_32
T_3_28_sp4_h_l_11
T_6_24_sp4_v_t_40
T_6_20_sp4_v_t_40
T_6_16_sp4_v_t_36
T_5_17_lc_trk_g2_4
T_5_17_wire_logic_cluster/lc_2/in_0

T_0_28_wire_io_cluster/io_0/D_IN_0
T_0_28_span12_horz_0
T_12_16_sp12_v_t_23
T_12_14_sp4_v_t_47
T_13_18_sp4_h_l_10
T_13_18_lc_trk_g0_7
T_13_18_input_2_7
T_13_18_wire_logic_cluster/lc_7/in_2

End 

Net : pin_in_7
T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span4_horz_28
T_3_28_sp4_h_l_7
T_6_24_sp4_v_t_36
T_6_20_sp4_v_t_44
T_6_16_sp4_v_t_37
T_5_17_lc_trk_g2_5
T_5_17_wire_logic_cluster/lc_2/in_1

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_12
T_7_28_sp12_h_l_0
T_14_28_sp4_h_l_9
T_17_24_sp4_v_t_44
T_17_20_sp4_v_t_37
T_17_16_sp4_v_t_37
T_16_19_lc_trk_g2_5
T_16_19_wire_logic_cluster/lc_1/in_0

End 

Net : pin_in_8
T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_29_sp12_v_t_23
T_4_17_sp12_v_t_23
T_5_17_sp12_h_l_0
T_13_17_lc_trk_g0_3
T_13_17_wire_logic_cluster/lc_2/in_1

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_29_sp12_v_t_23
T_4_17_sp12_v_t_23
T_5_17_sp12_h_l_0
T_13_17_lc_trk_g0_3
T_13_17_wire_logic_cluster/lc_7/in_0

End 

Net : bfn_3_26_0_
Net : bfn_3_31_0_
Net : bfn_4_27_0_
Net : pin_oe_22
T_11_14_wire_logic_cluster/lc_4/out
T_11_13_sp4_v_t_40
T_8_17_sp4_h_l_10
T_4_17_sp4_h_l_6
T_0_17_span4_horz_19
T_0_17_span4_vert_t_15
T_0_20_lc_trk_g0_7
T_0_20_wire_io_cluster/io_0/OUT_ENB

T_11_14_wire_logic_cluster/lc_4/out
T_11_13_sp4_v_t_40
T_8_17_sp4_h_l_10
T_4_17_sp4_h_l_6
T_0_17_span4_horz_19
T_0_17_span4_vert_t_15
T_0_20_lc_trk_g1_7
T_0_20_wire_io_cluster/io_1/OUT_ENB

T_11_14_wire_logic_cluster/lc_4/out
T_11_6_sp12_v_t_23
T_0_6_span12_horz_3
T_5_6_sp4_h_l_7
T_0_6_span4_horz_7
T_0_2_span4_vert_t_13
T_0_5_lc_trk_g0_5
T_0_5_wire_io_cluster/io_0/OUT_ENB

T_11_14_wire_logic_cluster/lc_4/out
T_11_6_sp12_v_t_23
T_0_6_span12_horz_3
T_5_6_sp4_h_l_7
T_0_6_span4_horz_7
T_0_2_span4_vert_t_13
T_0_3_lc_trk_g0_5
T_0_3_wire_io_cluster/io_0/OUT_ENB

T_11_14_wire_logic_cluster/lc_4/out
T_4_14_sp12_h_l_0
T_3_2_sp12_v_t_23
T_3_0_span4_vert_47
T_3_0_lc_trk_g0_7
T_3_0_wire_io_cluster/io_0/OUT_ENB

T_11_14_wire_logic_cluster/lc_4/out
T_4_14_sp12_h_l_0
T_3_2_sp12_v_t_23
T_3_0_span4_vert_47
T_3_0_lc_trk_g1_7
T_3_0_wire_io_cluster/io_1/OUT_ENB

T_11_14_wire_logic_cluster/lc_4/out
T_11_6_sp12_v_t_23
T_11_18_sp12_v_t_23
T_0_30_span12_horz_3
T_7_30_sp4_h_l_9
T_6_30_sp4_v_t_38
T_6_33_lc_trk_g1_6
T_6_33_wire_io_cluster/io_0/OUT_ENB

T_11_14_wire_logic_cluster/lc_4/out
T_11_13_sp4_v_t_40
T_8_17_sp4_h_l_10
T_4_17_sp4_h_l_6
T_0_17_span4_horz_19
T_0_17_span4_vert_t_15
T_0_21_span4_vert_t_15
T_0_25_span4_vert_t_15
T_0_28_lc_trk_g0_7
T_0_28_wire_io_cluster/io_0/OUT_ENB

T_11_14_wire_logic_cluster/lc_4/out
T_11_13_sp4_v_t_40
T_8_17_sp4_h_l_10
T_4_17_sp4_h_l_6
T_0_17_span4_horz_19
T_0_17_span4_vert_t_15
T_0_21_span4_vert_t_15
T_0_25_span4_vert_t_15
T_0_28_lc_trk_g1_7
T_0_28_wire_io_cluster/io_1/OUT_ENB

T_11_14_wire_logic_cluster/lc_4/out
T_12_14_sp12_h_l_0
T_24_14_sp12_h_l_0
T_27_14_sp4_h_l_5
T_31_14_sp4_h_l_1
T_33_14_span4_vert_t_12
T_33_17_lc_trk_g1_4
T_33_17_wire_io_cluster/io_0/OUT_ENB

T_11_14_wire_logic_cluster/lc_4/out
T_11_13_sp4_v_t_40
T_8_17_sp4_h_l_10
T_4_17_sp4_h_l_6
T_0_17_span4_horz_19
T_0_17_span4_vert_t_15
T_0_21_span4_vert_t_15
T_0_25_span4_vert_t_15
T_0_29_span4_vert_t_15
T_4_30_sp4_v_t_43
T_4_33_lc_trk_g0_3
T_4_33_wire_io_cluster/io_0/OUT_ENB

T_11_14_wire_logic_cluster/lc_4/out
T_11_13_sp4_v_t_40
T_8_17_sp4_h_l_10
T_4_17_sp4_h_l_6
T_0_17_span4_horz_19
T_0_17_span4_vert_t_15
T_0_21_span4_vert_t_15
T_0_25_span4_vert_t_15
T_0_29_span4_vert_t_15
T_0_30_lc_trk_g1_7
T_0_30_wire_io_cluster/io_1/OUT_ENB

T_11_14_wire_logic_cluster/lc_4/out
T_11_13_sp4_v_t_40
T_8_17_sp4_h_l_10
T_4_17_sp4_h_l_6
T_0_17_span4_horz_19
T_0_17_span4_vert_t_15
T_0_21_span4_vert_t_15
T_0_25_span4_vert_t_15
T_0_29_span4_vert_t_15
T_2_33_lc_trk_g1_3
T_2_33_wire_io_cluster/io_1/OUT_ENB

T_11_14_wire_logic_cluster/lc_4/out
T_12_14_sp12_h_l_0
T_24_14_sp12_h_l_0
T_27_14_sp4_h_l_5
T_31_14_sp4_h_l_1
T_33_14_span4_vert_t_12
T_33_18_span4_vert_t_12
T_33_21_lc_trk_g0_4
T_33_21_wire_io_cluster/io_1/OUT_ENB

T_11_14_wire_logic_cluster/lc_4/out
T_11_6_sp12_v_t_23
T_12_6_sp12_h_l_0
T_24_6_sp12_h_l_0
T_33_6_lc_trk_g0_3
T_33_6_wire_io_cluster/io_0/OUT_ENB

T_11_14_wire_logic_cluster/lc_4/out
T_12_14_sp12_h_l_0
T_23_14_sp12_v_t_23
T_23_26_sp12_v_t_23
T_23_33_lc_trk_g0_3
T_23_33_wire_io_cluster/io_0/OUT_ENB

T_11_14_wire_logic_cluster/lc_4/out
T_11_6_sp12_v_t_23
T_11_18_sp12_v_t_23
T_12_30_sp12_h_l_0
T_21_30_sp4_h_l_11
T_24_30_sp4_v_t_46
T_24_33_lc_trk_g1_6
T_24_33_wire_io_cluster/io_0/OUT_ENB

T_11_14_wire_logic_cluster/lc_4/out
T_12_14_sp12_h_l_0
T_24_14_sp12_h_l_0
T_27_14_sp4_h_l_5
T_31_14_sp4_h_l_1
T_33_10_span4_vert_t_12
T_33_6_span4_vert_t_12
T_33_2_span4_vert_t_12
T_33_4_lc_trk_g0_0
T_33_4_wire_io_cluster/io_1/OUT_ENB

T_11_14_wire_logic_cluster/lc_4/out
T_12_14_sp12_h_l_0
T_23_14_sp12_v_t_23
T_23_22_sp4_v_t_37
T_23_26_sp4_v_t_37
T_23_30_sp4_v_t_37
T_23_33_span4_horz_r_2
T_25_33_lc_trk_g0_2
T_25_33_wire_io_cluster/io_1/OUT_ENB

T_11_14_wire_logic_cluster/lc_4/out
T_12_14_sp12_h_l_0
T_11_2_sp12_v_t_23
T_12_2_sp12_h_l_0
T_24_2_sp12_h_l_0
T_33_2_lc_trk_g1_3
T_33_2_wire_io_cluster/io_1/OUT_ENB

T_11_14_wire_logic_cluster/lc_4/out
T_12_14_sp12_h_l_0
T_23_14_sp12_v_t_23
T_23_22_sp4_v_t_37
T_23_26_sp4_v_t_37
T_23_30_sp4_v_t_37
T_23_33_span4_horz_r_2
T_27_30_sp4_v_t_37
T_27_33_lc_trk_g0_5
T_27_33_wire_io_cluster/io_0/OUT_ENB

T_11_14_wire_logic_cluster/lc_4/out
T_12_14_sp12_h_l_0
T_23_14_sp12_v_t_23
T_23_22_sp4_v_t_37
T_23_26_sp4_v_t_37
T_23_30_sp4_v_t_37
T_23_33_span4_horz_r_2
T_27_33_span4_horz_r_2
T_28_33_lc_trk_g0_6
T_28_33_wire_io_cluster/io_1/OUT_ENB

T_11_14_wire_logic_cluster/lc_4/out
T_12_14_sp12_h_l_0
T_23_14_sp12_v_t_23
T_23_22_sp4_v_t_37
T_23_26_sp4_v_t_37
T_23_30_sp4_v_t_37
T_23_33_span4_horz_r_2
T_27_33_span4_horz_r_2
T_30_33_lc_trk_g0_6
T_30_33_wire_io_cluster/io_1/OUT_ENB

End 

Net : pin_in_9
T_3_0_wire_io_cluster/io_0/D_IN_0
T_3_0_span12_vert_8
T_3_5_sp12_v_t_23
T_4_17_sp12_h_l_0
T_13_17_lc_trk_g0_4
T_13_17_wire_logic_cluster/lc_7/in_3

T_3_0_wire_io_cluster/io_0/D_IN_0
T_3_0_span12_vert_8
T_3_5_sp12_v_t_23
T_4_17_sp12_h_l_0
T_15_17_sp12_v_t_23
T_15_17_sp4_v_t_45
T_14_18_lc_trk_g3_5
T_14_18_input_2_0
T_14_18_wire_logic_cluster/lc_0/in_2

End 

Net : pin_in_17
T_30_33_wire_io_cluster/io_1/D_IN_0
T_30_27_sp12_v_t_23
T_19_27_sp12_h_l_0
T_18_15_sp12_v_t_23
T_18_17_sp4_v_t_43
T_17_19_lc_trk_g0_6
T_17_19_wire_logic_cluster/lc_1/in_3

T_30_33_wire_io_cluster/io_1/D_IN_0
T_30_23_sp12_v_t_23
T_19_23_sp12_h_l_0
T_20_23_sp4_h_l_3
T_16_23_sp4_h_l_11
T_15_19_sp4_v_t_41
T_15_20_lc_trk_g2_1
T_15_20_wire_logic_cluster/lc_1/in_0

End 

Net : pin_in_18
T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_31_sp12_v_t_23
T_28_19_sp12_v_t_23
T_17_19_sp12_h_l_0
T_17_19_lc_trk_g1_3
T_17_19_input_2_0
T_17_19_wire_logic_cluster/lc_0/in_2

T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_31_sp12_v_t_23
T_28_19_sp12_v_t_23
T_17_19_sp12_h_l_0
T_18_19_sp4_h_l_3
T_17_15_sp4_v_t_38
T_17_18_lc_trk_g1_6
T_17_18_wire_logic_cluster/lc_3/in_0

End 

Net : CONSTANT_ONE_NET
T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_29_lc_trk_g3_4
T_10_29_wire_logic_cluster/lc_0/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_29_lc_trk_g2_4
T_10_29_wire_logic_cluster/lc_1/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_29_lc_trk_g2_4
T_10_29_input_2_2
T_10_29_wire_logic_cluster/lc_2/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_29_lc_trk_g2_4
T_10_29_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_29_lc_trk_g3_4
T_10_29_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_29_lc_trk_g3_4
T_10_29_wire_logic_cluster/lc_5/in_0

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_7_32_sp4_h_l_9
T_6_32_lc_trk_g0_1
T_6_32_wire_logic_cluster/lc_0/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_7_32_sp4_h_l_9
T_6_32_lc_trk_g1_1
T_6_32_wire_logic_cluster/lc_1/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_7_32_sp4_h_l_9
T_6_32_lc_trk_g0_1
T_6_32_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_7_32_sp4_h_l_9
T_6_32_lc_trk_g0_1
T_6_32_wire_logic_cluster/lc_3/in_0

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_31_lc_trk_g0_3
T_7_31_wire_logic_cluster/lc_0/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_31_lc_trk_g1_3
T_7_31_wire_logic_cluster/lc_1/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_31_lc_trk_g0_3
T_7_31_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_31_lc_trk_g1_3
T_7_31_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_31_lc_trk_g1_3
T_7_31_wire_logic_cluster/lc_4/in_0

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_10_28_lc_trk_g3_0
T_10_28_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_10_28_lc_trk_g3_0
T_10_28_input_2_3
T_10_28_wire_logic_cluster/lc_3/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_10_28_lc_trk_g3_0
T_10_28_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_11_27_sp4_v_t_38
T_10_28_lc_trk_g2_6
T_10_28_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_10_28_lc_trk_g3_0
T_10_28_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_11_27_sp4_v_t_38
T_10_28_lc_trk_g2_6
T_10_28_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_6_31_lc_trk_g3_6
T_6_31_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_6
T_6_31_lc_trk_g3_3
T_6_31_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_6_31_lc_trk_g3_6
T_6_31_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_6
T_6_31_lc_trk_g3_3
T_6_31_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_6_31_lc_trk_g3_6
T_6_31_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_6
T_6_31_lc_trk_g3_3
T_6_31_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_30_lc_trk_g1_6
T_7_30_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_30_lc_trk_g0_6
T_7_30_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_30_lc_trk_g1_6
T_7_30_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_30_lc_trk_g0_6
T_7_30_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_30_lc_trk_g1_6
T_7_30_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_30_lc_trk_g0_6
T_7_30_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_9_28_lc_trk_g2_1
T_9_28_wire_logic_cluster/lc_0/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_28_sp4_h_l_2
T_9_28_lc_trk_g3_7
T_9_28_wire_logic_cluster/lc_1/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_9_28_lc_trk_g2_1
T_9_28_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_9_28_lc_trk_g2_1
T_9_28_input_2_3
T_9_28_wire_logic_cluster/lc_3/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_9_28_lc_trk_g2_1
T_9_28_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_28_sp4_h_l_2
T_9_28_lc_trk_g3_7
T_9_28_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_28_sp4_h_l_2
T_9_28_lc_trk_g3_7
T_9_28_wire_logic_cluster/lc_6/in_0

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_8_27_sp4_h_l_5
T_9_27_lc_trk_g2_5
T_9_27_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_11_27_sp4_v_t_38
T_8_27_sp4_h_l_9
T_9_27_lc_trk_g3_1
T_9_27_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_8_27_sp4_h_l_5
T_9_27_lc_trk_g2_5
T_9_27_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_11_27_sp4_v_t_38
T_8_27_sp4_h_l_9
T_9_27_lc_trk_g3_1
T_9_27_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_8_27_sp4_h_l_5
T_9_27_lc_trk_g2_5
T_9_27_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_8_27_sp4_h_l_5
T_9_27_lc_trk_g2_5
T_9_27_input_2_7
T_9_27_wire_logic_cluster/lc_7/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_7_32_sp4_h_l_9
T_3_32_sp4_h_l_5
T_3_32_lc_trk_g1_0
T_3_32_wire_logic_cluster/lc_0/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_7_32_sp4_h_l_9
T_3_32_sp4_h_l_5
T_3_32_lc_trk_g1_0
T_3_32_input_2_1
T_3_32_wire_logic_cluster/lc_1/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_7_32_sp4_h_l_9
T_3_32_sp4_h_l_5
T_3_32_lc_trk_g0_0
T_3_32_wire_logic_cluster/lc_2/in_0

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_7_32_sp4_h_l_9
T_3_32_sp4_h_l_5
T_2_32_lc_trk_g0_5
T_2_32_wire_logic_cluster/lc_0/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_7_32_sp4_h_l_9
T_3_32_sp4_h_l_5
T_2_32_lc_trk_g0_5
T_2_32_wire_logic_cluster/lc_1/in_0

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_6
T_3_31_lc_trk_g1_6
T_3_31_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_6
T_3_31_lc_trk_g0_6
T_3_31_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_6
T_3_31_lc_trk_g1_6
T_3_31_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_6
T_3_31_lc_trk_g0_6
T_3_31_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_6
T_3_31_lc_trk_g1_6
T_3_31_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_6
T_3_31_lc_trk_g0_6
T_3_31_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_10_32_sp12_h_l_0
T_9_20_sp12_v_t_23
T_9_25_lc_trk_g3_7
T_9_25_wire_logic_cluster/lc_0/in_0

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_14_28_sp4_v_t_36
T_14_24_sp4_v_t_44
T_13_25_lc_trk_g3_4
T_13_25_wire_logic_cluster/lc_0/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_14_28_sp4_v_t_36
T_14_24_sp4_v_t_36
T_13_25_lc_trk_g2_4
T_13_25_wire_logic_cluster/lc_1/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_14_28_sp4_v_t_36
T_14_24_sp4_v_t_36
T_13_25_lc_trk_g2_4
T_13_25_wire_logic_cluster/lc_2/in_0

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_28_sp4_h_l_2
T_6_28_lc_trk_g1_2
T_6_28_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_28_sp4_h_l_2
T_6_28_lc_trk_g0_2
T_6_28_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_28_sp4_h_l_2
T_6_28_lc_trk_g1_2
T_6_28_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_28_sp4_h_l_2
T_6_28_lc_trk_g1_2
T_6_28_input_2_5
T_6_28_wire_logic_cluster/lc_5/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_2_32_sp12_h_l_0
T_1_32_lc_trk_g0_0
T_1_32_wire_logic_cluster/lc_0/in_0

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_9_24_lc_trk_g3_4
T_9_24_wire_logic_cluster/lc_0/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_9_24_lc_trk_g2_4
T_9_24_wire_logic_cluster/lc_1/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_9_24_lc_trk_g3_4
T_9_24_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_9_24_lc_trk_g2_4
T_9_24_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_9_24_lc_trk_g3_4
T_9_24_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_9_24_lc_trk_g2_4
T_9_24_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_9_24_lc_trk_g3_4
T_9_24_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_9_24_lc_trk_g2_4
T_9_24_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_13_24_lc_trk_g2_7
T_13_24_wire_logic_cluster/lc_0/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_13_24_lc_trk_g3_7
T_13_24_wire_logic_cluster/lc_1/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_13_24_lc_trk_g2_7
T_13_24_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_13_24_lc_trk_g2_7
T_13_24_input_2_3
T_13_24_wire_logic_cluster/lc_3/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_13_24_lc_trk_g2_7
T_13_24_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_13_24_lc_trk_g2_7
T_13_24_input_2_5
T_13_24_wire_logic_cluster/lc_5/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_13_24_lc_trk_g3_7
T_13_24_input_2_6
T_13_24_wire_logic_cluster/lc_6/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_13_24_lc_trk_g3_7
T_13_24_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_0_31_span4_horz_18
T_2_31_lc_trk_g3_2
T_2_31_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_0_31_span4_horz_18
T_2_31_lc_trk_g3_2
T_2_31_input_2_3
T_2_31_wire_logic_cluster/lc_3/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_0_31_span4_horz_18
T_2_31_lc_trk_g3_2
T_2_31_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_0_31_span4_horz_18
T_2_31_lc_trk_g2_2
T_2_31_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_0_31_span4_horz_18
T_2_31_lc_trk_g2_2
T_2_31_input_2_6
T_2_31_wire_logic_cluster/lc_6/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_0_31_span4_horz_18
T_2_31_lc_trk_g2_2
T_2_31_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_10_32_sp12_h_l_0
T_9_20_sp12_v_t_23
T_9_23_lc_trk_g2_3
T_9_23_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_10_32_sp12_h_l_0
T_9_20_sp12_v_t_23
T_9_23_lc_trk_g3_3
T_9_23_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_10_32_sp12_h_l_0
T_9_20_sp12_v_t_23
T_9_23_lc_trk_g2_3
T_9_23_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_10_32_sp12_h_l_0
T_9_20_sp12_v_t_23
T_9_23_lc_trk_g3_3
T_9_23_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_10_32_sp12_h_l_0
T_9_20_sp12_v_t_23
T_9_23_lc_trk_g2_3
T_9_23_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_10_32_sp12_h_l_0
T_9_20_sp12_v_t_23
T_9_23_lc_trk_g3_3
T_9_23_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_14_20_sp4_v_t_39
T_13_23_lc_trk_g2_7
T_13_23_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_2_32_sp12_h_l_0
T_13_20_sp12_v_t_23
T_13_23_lc_trk_g3_3
T_13_23_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_14_20_sp4_v_t_39
T_13_23_lc_trk_g2_7
T_13_23_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_2_32_sp12_h_l_0
T_13_20_sp12_v_t_23
T_13_23_lc_trk_g3_3
T_13_23_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_2_32_sp12_h_l_0
T_13_20_sp12_v_t_23
T_13_23_lc_trk_g3_3
T_13_23_input_2_6
T_13_23_wire_logic_cluster/lc_6/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_14_20_sp4_v_t_39
T_13_23_lc_trk_g2_7
T_13_23_input_2_7
T_13_23_wire_logic_cluster/lc_7/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_12_27_sp4_h_l_10
T_15_23_sp4_v_t_41
T_15_25_lc_trk_g3_4
T_15_25_wire_logic_cluster/lc_0/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_12_27_sp4_h_l_10
T_15_23_sp4_v_t_47
T_15_25_lc_trk_g2_2
T_15_25_wire_logic_cluster/lc_1/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_12_27_sp4_h_l_10
T_15_23_sp4_v_t_41
T_15_25_lc_trk_g3_4
T_15_25_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_12_27_sp4_h_l_10
T_15_23_sp4_v_t_41
T_15_25_lc_trk_g3_4
T_15_25_wire_logic_cluster/lc_3/in_0

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_12_22_lc_trk_g2_6
T_12_22_input_2_0
T_12_22_wire_logic_cluster/lc_0/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_2_32_sp12_h_l_0
T_13_20_sp12_v_t_23
T_13_20_sp4_v_t_45
T_12_22_lc_trk_g0_3
T_12_22_input_2_1
T_12_22_wire_logic_cluster/lc_1/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_12_22_lc_trk_g2_6
T_12_22_input_2_2
T_12_22_wire_logic_cluster/lc_2/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_12_22_lc_trk_g2_6
T_12_22_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_2_32_sp12_h_l_0
T_13_20_sp12_v_t_23
T_13_20_sp4_v_t_45
T_12_22_lc_trk_g0_3
T_12_22_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_2_32_sp12_h_l_0
T_13_20_sp12_v_t_23
T_13_20_sp4_v_t_45
T_12_22_lc_trk_g0_3
T_12_22_wire_logic_cluster/lc_5/in_0

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_3_27_sp4_v_t_41
T_3_29_lc_trk_g2_4
T_3_29_input_2_0
T_3_29_wire_logic_cluster/lc_0/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_3_27_sp4_v_t_41
T_3_29_lc_trk_g2_4
T_3_29_wire_logic_cluster/lc_1/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_3_27_sp4_v_t_41
T_3_29_lc_trk_g2_4
T_3_29_wire_logic_cluster/lc_2/in_0

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_0_31_span4_horz_18
T_1_31_lc_trk_g2_7
T_1_31_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_0_31_span4_horz_18
T_1_31_lc_trk_g3_7
T_1_31_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_0_31_span4_horz_18
T_1_31_lc_trk_g2_7
T_1_31_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_0_31_span4_horz_18
T_1_31_lc_trk_g3_7
T_1_31_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_0_31_span4_horz_18
T_1_31_lc_trk_g2_7
T_1_31_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_0_31_span4_horz_18
T_1_31_lc_trk_g3_7
T_1_31_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_28_sp4_h_l_2
T_6_24_sp4_v_t_39
T_5_26_lc_trk_g0_2
T_5_26_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_12_27_sp4_h_l_10
T_15_23_sp4_v_t_41
T_15_24_lc_trk_g2_1
T_15_24_wire_logic_cluster/lc_0/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_12_27_sp4_h_l_10
T_15_23_sp4_v_t_47
T_15_24_lc_trk_g3_7
T_15_24_wire_logic_cluster/lc_1/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_12_27_sp4_h_l_10
T_15_23_sp4_v_t_41
T_15_24_lc_trk_g2_1
T_15_24_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_12_27_sp4_h_l_10
T_15_23_sp4_v_t_47
T_15_24_lc_trk_g3_7
T_15_24_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_12_27_sp4_h_l_10
T_15_23_sp4_v_t_41
T_15_24_lc_trk_g2_1
T_15_24_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_12_27_sp4_h_l_10
T_15_23_sp4_v_t_47
T_15_24_lc_trk_g3_7
T_15_24_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_12_27_sp4_h_l_10
T_15_23_sp4_v_t_41
T_15_24_lc_trk_g2_1
T_15_24_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_12_27_sp4_h_l_10
T_15_23_sp4_v_t_47
T_15_24_lc_trk_g3_7
T_15_24_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_14_20_sp4_v_t_39
T_14_23_lc_trk_g0_7
T_14_23_wire_logic_cluster/lc_0/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_14_20_sp4_v_t_39
T_14_23_lc_trk_g1_7
T_14_23_wire_logic_cluster/lc_1/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_14_20_sp4_v_t_39
T_14_23_lc_trk_g0_7
T_14_23_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_14_20_sp4_v_t_39
T_14_23_lc_trk_g1_7
T_14_23_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_14_20_sp4_v_t_39
T_14_23_lc_trk_g1_7
T_14_23_wire_logic_cluster/lc_4/in_0

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_13_21_sp4_h_l_3
T_12_21_lc_trk_g0_3
T_12_21_wire_logic_cluster/lc_0/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_2_32_sp12_h_l_0
T_13_20_sp12_v_t_23
T_13_20_sp4_v_t_45
T_12_21_lc_trk_g3_5
T_12_21_wire_logic_cluster/lc_1/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_13_21_sp4_h_l_3
T_12_21_lc_trk_g0_3
T_12_21_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_2_32_sp12_h_l_0
T_13_20_sp12_v_t_23
T_13_20_sp4_v_t_45
T_12_21_lc_trk_g3_5
T_12_21_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_13_21_sp4_h_l_3
T_12_21_lc_trk_g0_3
T_12_21_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_2_32_sp12_h_l_0
T_13_20_sp12_v_t_23
T_13_20_sp4_v_t_45
T_12_21_lc_trk_g3_5
T_12_21_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_13_21_sp4_h_l_3
T_12_21_lc_trk_g0_3
T_12_21_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_2_32_sp12_h_l_0
T_13_20_sp12_v_t_23
T_13_20_sp4_v_t_45
T_12_21_lc_trk_g3_5
T_12_21_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_3_27_sp4_v_t_41
T_3_28_lc_trk_g3_1
T_3_28_input_2_0
T_3_28_wire_logic_cluster/lc_0/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_3_27_sp4_v_t_41
T_3_28_lc_trk_g3_1
T_3_28_wire_logic_cluster/lc_1/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_28_sp4_h_l_2
T_3_28_sp4_h_l_5
T_3_28_lc_trk_g1_0
T_3_28_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_3_27_sp4_v_t_41
T_3_28_lc_trk_g3_1
T_3_28_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_28_sp4_h_l_2
T_3_28_sp4_h_l_5
T_3_28_lc_trk_g1_0
T_3_28_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_3_27_sp4_v_t_41
T_3_28_lc_trk_g3_1
T_3_28_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_28_sp4_h_l_2
T_3_28_sp4_h_l_5
T_3_28_lc_trk_g1_0
T_3_28_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_3_27_sp4_v_t_41
T_3_28_lc_trk_g3_1
T_3_28_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_28_sp4_h_l_2
T_6_24_sp4_v_t_39
T_5_26_lc_trk_g0_2
T_5_26_input_2_2
T_5_26_wire_logic_cluster/lc_2/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_28_sp4_h_l_2
T_6_24_sp4_v_t_39
T_5_26_lc_trk_g0_2
T_5_26_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_28_sp4_h_l_2
T_6_24_sp4_v_t_42
T_5_26_lc_trk_g0_7
T_5_26_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_28_sp4_h_l_2
T_6_24_sp4_v_t_39
T_5_26_lc_trk_g0_2
T_5_26_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_28_sp4_h_l_2
T_6_24_sp4_v_t_39
T_5_26_lc_trk_g0_2
T_5_26_wire_logic_cluster/lc_6/in_0

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_7_32_sp4_h_l_9
T_3_32_sp4_h_l_5
T_2_28_sp4_v_t_47
T_2_29_lc_trk_g2_7
T_2_29_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_7_32_sp4_h_l_9
T_3_32_sp4_h_l_5
T_2_28_sp4_v_t_47
T_2_29_lc_trk_g3_7
T_2_29_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_7_32_sp4_h_l_9
T_3_32_sp4_h_l_5
T_2_28_sp4_v_t_47
T_2_29_lc_trk_g2_7
T_2_29_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_7_32_sp4_h_l_9
T_3_32_sp4_h_l_5
T_2_28_sp4_v_t_47
T_2_29_lc_trk_g3_7
T_2_29_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_7_32_sp4_h_l_9
T_3_32_sp4_h_l_5
T_2_28_sp4_v_t_47
T_2_29_lc_trk_g2_7
T_2_29_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_7_32_sp4_h_l_9
T_3_32_sp4_h_l_5
T_2_28_sp4_v_t_47
T_2_29_lc_trk_g2_7
T_2_29_wire_logic_cluster/lc_7/in_0

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_12_27_sp4_h_l_10
T_15_23_sp4_v_t_41
T_16_23_sp4_h_l_9
T_15_23_lc_trk_g0_1
T_15_23_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_12_27_sp4_h_l_10
T_15_23_sp4_v_t_41
T_16_23_sp4_h_l_9
T_15_23_lc_trk_g1_1
T_15_23_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_12_27_sp4_h_l_10
T_15_23_sp4_v_t_41
T_16_23_sp4_h_l_9
T_15_23_lc_trk_g0_1
T_15_23_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_12_27_sp4_h_l_10
T_15_23_sp4_v_t_41
T_16_23_sp4_h_l_9
T_15_23_lc_trk_g1_1
T_15_23_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_12_27_sp4_h_l_10
T_15_23_sp4_v_t_41
T_16_23_sp4_h_l_9
T_15_23_lc_trk_g1_1
T_15_23_input_2_6
T_15_23_wire_logic_cluster/lc_6/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_12_27_sp4_h_l_10
T_15_23_sp4_v_t_41
T_16_23_sp4_h_l_9
T_15_23_lc_trk_g1_1
T_15_23_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_14_20_sp4_v_t_39
T_14_22_lc_trk_g2_2
T_14_22_input_2_0
T_14_22_wire_logic_cluster/lc_0/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_14_20_sp4_v_t_39
T_14_22_lc_trk_g2_2
T_14_22_wire_logic_cluster/lc_1/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_14_20_sp4_v_t_39
T_14_22_lc_trk_g3_2
T_14_22_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_14_20_sp4_v_t_39
T_14_22_lc_trk_g2_2
T_14_22_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_14_20_sp4_v_t_39
T_14_22_lc_trk_g3_2
T_14_22_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_14_20_sp4_v_t_39
T_14_22_lc_trk_g2_2
T_14_22_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_14_20_sp4_v_t_39
T_14_22_lc_trk_g3_2
T_14_22_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_14_20_sp4_v_t_39
T_14_22_lc_trk_g2_2
T_14_22_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_12_17_sp4_v_t_46
T_12_20_lc_trk_g1_6
T_12_20_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_12_17_sp4_v_t_46
T_12_20_lc_trk_g0_6
T_12_20_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_12_17_sp4_v_t_46
T_12_20_lc_trk_g1_6
T_12_20_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_12_17_sp4_v_t_46
T_12_20_lc_trk_g0_6
T_12_20_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_12_17_sp4_v_t_46
T_12_20_lc_trk_g1_6
T_12_20_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_12_17_sp4_v_t_46
T_12_20_lc_trk_g0_6
T_12_20_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_23_sp4_v_t_38
T_6_24_lc_trk_g2_6
T_6_24_wire_logic_cluster/lc_0/in_0

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_24_sp4_v_t_38
T_5_25_lc_trk_g2_6
T_5_25_input_2_0
T_5_25_wire_logic_cluster/lc_0/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_28_sp4_h_l_2
T_6_24_sp4_v_t_42
T_5_25_lc_trk_g3_2
T_5_25_wire_logic_cluster/lc_1/in_0

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_8_27_sp4_h_l_5
T_4_27_sp4_h_l_5
T_3_27_lc_trk_g0_5
T_3_27_wire_logic_cluster/lc_0/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_8_27_sp4_h_l_5
T_4_27_sp4_h_l_5
T_3_27_lc_trk_g1_5
T_3_27_wire_logic_cluster/lc_1/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_8_27_sp4_h_l_5
T_4_27_sp4_h_l_5
T_3_27_lc_trk_g0_5
T_3_27_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_8_27_sp4_h_l_5
T_4_27_sp4_h_l_5
T_3_27_lc_trk_g1_5
T_3_27_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_8_27_sp4_h_l_5
T_4_27_sp4_h_l_5
T_3_27_lc_trk_g0_5
T_3_27_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_8_27_sp4_h_l_5
T_4_27_sp4_h_l_5
T_3_27_lc_trk_g1_5
T_3_27_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_8_27_sp4_h_l_5
T_4_27_sp4_h_l_5
T_3_27_lc_trk_g0_5
T_3_27_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_8_27_sp4_h_l_5
T_4_27_sp4_h_l_5
T_3_27_lc_trk_g0_5
T_3_27_input_2_7
T_3_27_wire_logic_cluster/lc_7/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_7_32_sp4_h_l_9
T_3_32_sp4_h_l_5
T_2_28_sp4_v_t_47
T_1_29_lc_trk_g3_7
T_1_29_input_2_0
T_1_29_wire_logic_cluster/lc_0/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_7_32_sp4_h_l_9
T_3_32_sp4_h_l_5
T_2_28_sp4_v_t_40
T_1_29_lc_trk_g3_0
T_1_29_input_2_1
T_1_29_wire_logic_cluster/lc_1/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_7_32_sp4_h_l_9
T_3_32_sp4_h_l_5
T_2_28_sp4_v_t_47
T_1_29_lc_trk_g3_7
T_1_29_input_2_2
T_1_29_wire_logic_cluster/lc_2/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_7_32_sp4_h_l_9
T_3_32_sp4_h_l_5
T_2_28_sp4_v_t_47
T_1_29_lc_trk_g3_7
T_1_29_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_13_21_sp4_h_l_3
T_14_21_lc_trk_g2_3
T_14_21_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_13_21_sp4_h_l_3
T_14_21_lc_trk_g3_3
T_14_21_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_13_21_sp4_h_l_3
T_14_21_lc_trk_g2_3
T_14_21_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_13_21_sp4_h_l_3
T_14_21_lc_trk_g3_3
T_14_21_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_13_21_sp4_h_l_3
T_14_21_lc_trk_g2_3
T_14_21_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_13_21_sp4_h_l_3
T_14_21_lc_trk_g3_3
T_14_21_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_10_20_sp4_v_t_42
T_10_16_sp4_v_t_38
T_10_19_lc_trk_g1_6
T_10_19_wire_logic_cluster/lc_0/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_10_20_sp4_v_t_42
T_10_16_sp4_v_t_38
T_10_19_lc_trk_g1_6
T_10_19_input_2_1
T_10_19_wire_logic_cluster/lc_1/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_10_20_sp4_v_t_42
T_10_16_sp4_v_t_38
T_10_19_lc_trk_g1_6
T_10_19_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_10_20_sp4_v_t_42
T_10_16_sp4_v_t_38
T_10_19_lc_trk_g0_6
T_10_19_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_10_20_sp4_v_t_42
T_10_16_sp4_v_t_38
T_10_19_lc_trk_g1_6
T_10_19_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_10_20_sp4_v_t_42
T_10_16_sp4_v_t_38
T_10_19_lc_trk_g0_6
T_10_19_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_10_20_sp4_v_t_42
T_10_16_sp4_v_t_38
T_10_19_lc_trk_g0_6
T_10_19_wire_logic_cluster/lc_6/in_0

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_6_23_lc_trk_g0_7
T_6_23_wire_logic_cluster/lc_0/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_6_23_lc_trk_g1_7
T_6_23_wire_logic_cluster/lc_1/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_6_23_lc_trk_g0_7
T_6_23_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_6_23_lc_trk_g1_7
T_6_23_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_6_23_lc_trk_g0_7
T_6_23_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_6_23_lc_trk_g1_7
T_6_23_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_6_23_lc_trk_g1_7
T_6_23_input_2_6
T_6_23_wire_logic_cluster/lc_6/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_6_23_lc_trk_g1_7
T_6_23_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_5_24_lc_trk_g1_2
T_5_24_wire_logic_cluster/lc_0/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_3_24_sp4_h_l_9
T_5_24_lc_trk_g2_4
T_5_24_wire_logic_cluster/lc_1/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_5_24_lc_trk_g1_2
T_5_24_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_3_24_sp4_h_l_9
T_5_24_lc_trk_g2_4
T_5_24_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_5_24_lc_trk_g1_2
T_5_24_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_3_24_sp4_h_l_9
T_5_24_lc_trk_g2_4
T_5_24_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_5_24_lc_trk_g1_2
T_5_24_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_5_24_lc_trk_g1_2
T_5_24_input_2_7
T_5_24_wire_logic_cluster/lc_7/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_3_27_sp4_v_t_41
T_3_23_sp4_v_t_42
T_3_26_lc_trk_g1_2
T_3_26_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_26_sp12_v_t_23
T_0_26_span12_horz_3
T_0_26_span4_horz_3
T_3_26_lc_trk_g2_6
T_3_26_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_3_27_sp4_v_t_41
T_3_23_sp4_v_t_42
T_3_26_lc_trk_g1_2
T_3_26_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_26_sp12_v_t_23
T_0_26_span12_horz_3
T_0_26_span4_horz_3
T_3_26_lc_trk_g2_6
T_3_26_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_3_27_sp4_v_t_41
T_3_23_sp4_v_t_42
T_3_26_lc_trk_g1_2
T_3_26_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_26_sp12_v_t_23
T_0_26_span12_horz_3
T_0_26_span4_horz_3
T_3_26_lc_trk_g2_6
T_3_26_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_28_sp4_h_l_2
T_3_28_sp4_h_l_5
T_0_28_span4_horz_29
T_1_28_lc_trk_g2_0
T_1_28_input_2_0
T_1_28_wire_logic_cluster/lc_0/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_28_sp4_h_l_2
T_3_28_sp4_h_l_5
T_0_28_span4_horz_29
T_1_28_lc_trk_g3_0
T_1_28_input_2_1
T_1_28_wire_logic_cluster/lc_1/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_28_sp4_h_l_2
T_3_28_sp4_h_l_5
T_0_28_span4_horz_29
T_1_28_lc_trk_g2_0
T_1_28_input_2_2
T_1_28_wire_logic_cluster/lc_2/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_28_sp4_h_l_2
T_3_28_sp4_h_l_5
T_0_28_span4_horz_29
T_1_28_lc_trk_g3_0
T_1_28_input_2_3
T_1_28_wire_logic_cluster/lc_3/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_28_sp4_h_l_2
T_3_28_sp4_h_l_5
T_0_28_span4_horz_29
T_1_28_lc_trk_g3_0
T_1_28_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_28_sp4_h_l_2
T_3_28_sp4_h_l_5
T_0_28_span4_horz_29
T_1_28_lc_trk_g3_0
T_1_28_input_2_5
T_1_28_wire_logic_cluster/lc_5/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_28_sp4_h_l_2
T_3_28_sp4_h_l_5
T_0_28_span4_horz_29
T_1_28_lc_trk_g2_0
T_1_28_input_2_6
T_1_28_wire_logic_cluster/lc_6/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_28_sp4_h_l_2
T_3_28_sp4_h_l_5
T_0_28_span4_horz_29
T_1_28_lc_trk_g3_0
T_1_28_input_2_7
T_1_28_wire_logic_cluster/lc_7/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_10_20_sp4_v_t_42
T_10_16_sp4_v_t_38
T_10_18_lc_trk_g2_3
T_10_18_wire_logic_cluster/lc_0/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_10_20_sp4_v_t_42
T_10_16_sp4_v_t_47
T_10_18_lc_trk_g2_2
T_10_18_wire_logic_cluster/lc_1/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_10_20_sp4_v_t_42
T_10_16_sp4_v_t_38
T_10_18_lc_trk_g2_3
T_10_18_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_10_20_sp4_v_t_42
T_10_16_sp4_v_t_47
T_10_18_lc_trk_g2_2
T_10_18_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_10_20_sp4_v_t_42
T_10_16_sp4_v_t_38
T_10_18_lc_trk_g2_3
T_10_18_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_10_20_sp4_v_t_42
T_10_16_sp4_v_t_47
T_10_18_lc_trk_g2_2
T_10_18_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_10_20_sp4_v_t_42
T_10_16_sp4_v_t_38
T_10_18_lc_trk_g2_3
T_10_18_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_2
T_10_20_sp4_v_t_42
T_10_16_sp4_v_t_47
T_10_18_lc_trk_g2_2
T_10_18_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_23_sp4_v_t_38
T_7_19_sp4_v_t_38
T_7_21_lc_trk_g3_3
T_7_21_input_2_0
T_7_21_wire_logic_cluster/lc_0/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_23_sp4_v_t_38
T_7_19_sp4_v_t_38
T_7_21_lc_trk_g3_3
T_7_21_wire_logic_cluster/lc_1/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_9_21_sp4_h_l_3
T_5_21_sp4_h_l_11
T_7_21_lc_trk_g3_6
T_7_21_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_23_sp4_v_t_38
T_7_19_sp4_v_t_38
T_7_21_lc_trk_g3_3
T_7_21_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_9_21_sp4_h_l_3
T_5_21_sp4_h_l_11
T_7_21_lc_trk_g3_6
T_7_21_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_23_sp4_v_t_38
T_7_19_sp4_v_t_38
T_7_21_lc_trk_g3_3
T_7_21_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_9_21_sp4_h_l_3
T_5_21_sp4_h_l_11
T_7_21_lc_trk_g3_6
T_7_21_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_9_21_sp4_h_l_3
T_5_21_sp4_h_l_11
T_7_21_lc_trk_g3_6
T_7_21_wire_logic_cluster/lc_7/in_0

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_6_22_lc_trk_g3_2
T_6_22_wire_logic_cluster/lc_0/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_23_sp4_v_t_38
T_7_19_sp4_v_t_38
T_6_22_lc_trk_g2_6
T_6_22_wire_logic_cluster/lc_1/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_6_22_lc_trk_g3_2
T_6_22_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_23_sp4_v_t_38
T_7_19_sp4_v_t_38
T_6_22_lc_trk_g2_6
T_6_22_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_6_22_lc_trk_g3_2
T_6_22_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_23_sp4_v_t_38
T_7_19_sp4_v_t_38
T_6_22_lc_trk_g2_6
T_6_22_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_6_22_lc_trk_g3_2
T_6_22_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_23_sp4_v_t_38
T_7_19_sp4_v_t_38
T_6_22_lc_trk_g2_6
T_6_22_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_5_23_lc_trk_g2_7
T_5_23_wire_logic_cluster/lc_0/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_23_sp4_v_t_38
T_4_23_sp4_h_l_3
T_5_23_lc_trk_g3_3
T_5_23_wire_logic_cluster/lc_1/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_5_23_lc_trk_g2_7
T_5_23_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_23_sp4_v_t_38
T_4_23_sp4_h_l_3
T_5_23_lc_trk_g3_3
T_5_23_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_5_23_lc_trk_g2_7
T_5_23_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_23_sp4_v_t_38
T_4_23_sp4_h_l_3
T_5_23_lc_trk_g3_3
T_5_23_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_23_sp4_v_t_38
T_4_23_sp4_h_l_3
T_5_23_lc_trk_g3_3
T_5_23_input_2_6
T_5_23_wire_logic_cluster/lc_6/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_23_sp4_v_t_38
T_4_23_sp4_h_l_3
T_5_23_lc_trk_g3_3
T_5_23_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_2_32_sp12_h_l_0
T_1_20_sp12_v_t_23
T_1_27_lc_trk_g2_3
T_1_27_wire_logic_cluster/lc_0/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_8_27_sp4_h_l_5
T_4_27_sp4_h_l_5
T_0_27_span4_horz_12
T_1_27_lc_trk_g3_1
T_1_27_wire_logic_cluster/lc_1/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_2_32_sp12_h_l_0
T_1_20_sp12_v_t_23
T_1_27_lc_trk_g2_3
T_1_27_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_8_27_sp4_h_l_5
T_4_27_sp4_h_l_5
T_0_27_span4_horz_12
T_1_27_lc_trk_g3_1
T_1_27_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_8_27_sp4_h_l_5
T_4_27_sp4_h_l_5
T_0_27_span4_horz_12
T_1_27_lc_trk_g3_1
T_1_27_input_2_4
T_1_27_wire_logic_cluster/lc_4/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_2_32_sp12_h_l_0
T_1_20_sp12_v_t_23
T_1_27_lc_trk_g2_3
T_1_27_input_2_5
T_1_27_wire_logic_cluster/lc_5/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_2_32_sp12_h_l_0
T_1_20_sp12_v_t_23
T_1_27_lc_trk_g2_3
T_1_27_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_11_27_sp4_v_t_40
T_8_27_sp4_h_l_5
T_4_27_sp4_h_l_5
T_0_27_span4_horz_12
T_1_27_lc_trk_g3_1
T_1_27_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_12_17_sp4_v_t_46
T_9_17_sp4_h_l_11
T_10_17_lc_trk_g2_3
T_10_17_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_12_17_sp4_v_t_46
T_9_17_sp4_h_l_11
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_12_17_sp4_v_t_46
T_9_17_sp4_h_l_11
T_10_17_lc_trk_g2_3
T_10_17_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_12_17_sp4_v_t_46
T_9_17_sp4_h_l_11
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_12_17_sp4_v_t_46
T_9_17_sp4_h_l_11
T_10_17_lc_trk_g2_3
T_10_17_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_12_17_sp4_v_t_46
T_9_17_sp4_h_l_11
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_10_32_sp12_h_l_0
T_9_20_sp12_v_t_23
T_0_20_span12_horz_7
T_7_20_lc_trk_g1_4
T_7_20_wire_logic_cluster/lc_0/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_23_sp4_v_t_38
T_7_19_sp4_v_t_38
T_7_20_lc_trk_g2_6
T_7_20_wire_logic_cluster/lc_1/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_10_32_sp12_h_l_0
T_9_20_sp12_v_t_23
T_0_20_span12_horz_7
T_7_20_lc_trk_g1_4
T_7_20_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_23_sp4_v_t_38
T_7_19_sp4_v_t_38
T_7_20_lc_trk_g2_6
T_7_20_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_23_sp4_v_t_38
T_7_19_sp4_v_t_38
T_7_20_lc_trk_g2_6
T_7_20_input_2_4
T_7_20_wire_logic_cluster/lc_4/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_23_sp4_v_t_38
T_7_19_sp4_v_t_38
T_7_20_lc_trk_g2_6
T_7_20_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_10_32_sp12_h_l_0
T_9_20_sp12_v_t_23
T_0_20_span12_horz_7
T_7_20_lc_trk_g1_4
T_7_20_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_23_sp4_v_t_38
T_7_19_sp4_v_t_38
T_7_20_lc_trk_g2_6
T_7_20_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_6_21_lc_trk_g2_7
T_6_21_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_23_sp4_v_t_38
T_7_19_sp4_v_t_38
T_6_21_lc_trk_g1_3
T_6_21_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_6_21_lc_trk_g2_7
T_6_21_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_23_sp4_v_t_38
T_7_19_sp4_v_t_38
T_6_21_lc_trk_g1_3
T_6_21_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_6_21_lc_trk_g2_7
T_6_21_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_23_sp4_v_t_38
T_7_19_sp4_v_t_38
T_6_21_lc_trk_g1_3
T_6_21_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_5_22_lc_trk_g1_2
T_5_22_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_5_22_lc_trk_g0_2
T_5_22_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_5_22_lc_trk_g1_2
T_5_22_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_5_22_lc_trk_g1_2
T_5_22_input_2_5
T_5_22_wire_logic_cluster/lc_5/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_5_22_lc_trk_g1_2
T_5_22_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_32_sp4_h_l_1
T_10_28_sp4_v_t_36
T_10_24_sp4_v_t_44
T_7_24_sp4_h_l_9
T_6_20_sp4_v_t_39
T_5_22_lc_trk_g0_2
T_5_22_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_26_sp12_v_t_23
T_0_26_span12_horz_3
T_1_26_lc_trk_g1_4
T_1_26_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_26_sp12_v_t_23
T_0_26_span12_horz_3
T_1_26_lc_trk_g1_4
T_1_26_input_2_3
T_1_26_wire_logic_cluster/lc_3/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_26_sp12_v_t_23
T_0_26_span12_horz_3
T_1_26_lc_trk_g0_4
T_1_26_input_2_4
T_1_26_wire_logic_cluster/lc_4/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_11_26_sp12_v_t_23
T_0_26_span12_horz_3
T_1_26_lc_trk_g0_4
T_1_26_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_26_sp12_v_t_23
T_0_26_span12_horz_3
T_1_26_lc_trk_g1_4
T_1_26_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_26_sp12_v_t_23
T_0_26_span12_horz_3
T_1_26_lc_trk_g0_4
T_1_26_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_3_27_sp4_v_t_41
T_3_23_sp4_v_t_42
T_3_24_lc_trk_g3_2
T_3_24_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_4_31_sp4_h_l_11
T_3_27_sp4_v_t_41
T_3_23_sp4_v_t_42
T_3_24_lc_trk_g3_2
T_3_24_input_2_7
T_3_24_wire_logic_cluster/lc_7/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_9_21_sp4_h_l_3
T_8_17_sp4_v_t_45
T_7_19_lc_trk_g0_3
T_7_19_wire_logic_cluster/lc_2/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_9_21_sp4_h_l_3
T_8_17_sp4_v_t_45
T_7_19_lc_trk_g2_0
T_7_19_wire_logic_cluster/lc_3/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_9_21_sp4_h_l_3
T_8_17_sp4_v_t_45
T_7_19_lc_trk_g0_3
T_7_19_wire_logic_cluster/lc_4/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_9_21_sp4_h_l_3
T_8_17_sp4_v_t_45
T_7_19_lc_trk_g2_0
T_7_19_wire_logic_cluster/lc_5/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_9_21_sp4_h_l_3
T_8_17_sp4_v_t_45
T_7_19_lc_trk_g0_3
T_7_19_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_9_21_sp4_h_l_3
T_8_17_sp4_v_t_45
T_7_19_lc_trk_g2_0
T_7_19_wire_logic_cluster/lc_7/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_23_sp4_v_t_38
T_4_23_sp4_h_l_3
T_3_23_lc_trk_g0_3
T_3_23_wire_logic_cluster/lc_6/in_1

T_11_32_wire_logic_cluster/lc_6/out
T_11_31_sp4_v_t_44
T_8_31_sp4_h_l_3
T_7_27_sp4_v_t_38
T_7_23_sp4_v_t_38
T_4_23_sp4_h_l_3
T_3_23_lc_trk_g0_3
T_3_23_input_2_7
T_3_23_wire_logic_cluster/lc_7/in_2

T_11_32_wire_logic_cluster/lc_6/out
T_12_29_sp4_v_t_37
T_12_25_sp4_v_t_37
T_12_21_sp4_v_t_38
T_9_21_sp4_h_l_3
T_5_21_sp4_h_l_3
T_4_21_sp4_v_t_38
T_3_22_lc_trk_g2_6
T_3_22_wire_logic_cluster/lc_7/in_1

End 

Net : pin_in_19
T_25_33_wire_io_cluster/io_1/D_IN_0
T_25_31_sp12_v_t_23
T_25_19_sp12_v_t_23
T_14_19_sp12_h_l_0
T_17_19_lc_trk_g0_0
T_17_19_wire_logic_cluster/lc_0/in_0

T_25_33_wire_io_cluster/io_1/D_IN_0
T_25_31_sp12_v_t_23
T_25_19_sp12_v_t_23
T_14_19_sp12_h_l_0
T_19_19_sp4_h_l_7
T_18_15_sp4_v_t_37
T_17_18_lc_trk_g2_5
T_17_18_wire_logic_cluster/lc_2/in_1

End 

Net : CLK_c
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_30_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_30_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_30_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_30_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_30_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_30_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_30_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_30_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_26_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_26_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_26_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_26_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_26_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_26_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_26_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_26_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_26_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_26_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_26_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_26_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_26_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_26_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_26_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_26_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_27_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_28_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_29_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_29_wire_logic_cluster/lc_3/clk

End 

Net : pin_in_2
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_6_20_sp4_h_l_9
T_9_16_sp4_v_t_38
T_9_17_lc_trk_g3_6
T_9_17_wire_logic_cluster/lc_5/in_0

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_20
T_3_20_sp12_h_l_0
T_14_8_sp12_v_t_23
T_14_16_lc_trk_g3_0
T_14_16_wire_logic_cluster/lc_3/in_0

End 

Net : bfn_3_17_0_
Net : pin_in_20
T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_21_sp12_v_t_23
T_16_21_sp12_h_l_0
T_19_21_sp4_h_l_5
T_18_17_sp4_v_t_40
T_17_19_lc_trk_g1_5
T_17_19_wire_logic_cluster/lc_7/in_3

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_21_sp12_v_t_23
T_16_21_sp12_h_l_0
T_17_21_sp4_h_l_3
T_16_17_sp4_v_t_45
T_16_20_lc_trk_g0_5
T_16_20_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_2_29_0_
Net : pin_in_21
T_24_33_wire_io_cluster/io_0/D_IN_0
T_24_21_sp12_v_t_23
T_24_19_sp4_v_t_47
T_21_19_sp4_h_l_4
T_17_19_sp4_h_l_7
T_17_19_lc_trk_g0_2
T_17_19_wire_logic_cluster/lc_7/in_1

T_24_33_wire_io_cluster/io_0/D_IN_0
T_24_21_sp12_v_t_23
T_24_19_sp4_v_t_47
T_21_19_sp4_h_l_4
T_17_19_sp4_h_l_0
T_17_19_lc_trk_g0_5
T_17_19_wire_logic_cluster/lc_5/in_0

End 

Net : bfn_1_26_0_
Net : pin_in_22
T_23_33_wire_io_cluster/io_0/D_IN_0
T_23_21_sp12_v_t_23
T_23_19_sp4_v_t_47
T_20_19_sp4_h_l_4
T_16_19_sp4_h_l_7
T_16_19_lc_trk_g1_2
T_16_19_input_2_5
T_16_19_wire_logic_cluster/lc_5/in_2

T_23_33_wire_io_cluster/io_0/D_IN_0
T_23_29_sp12_v_t_23
T_23_17_sp12_v_t_23
T_12_17_sp12_h_l_0
T_19_17_sp4_h_l_9
T_18_13_sp4_v_t_44
T_17_16_lc_trk_g3_4
T_17_16_wire_logic_cluster/lc_5/in_0

End 

Net : bfn_16_15_0_
Net : pin_in_3
T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_10_20_sp4_h_l_11
T_9_16_sp4_v_t_41
T_9_17_lc_trk_g3_1
T_9_17_wire_logic_cluster/lc_5/in_3

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_12_20_sp4_h_l_9
T_15_16_sp4_v_t_44
T_14_18_lc_trk_g2_1
T_14_18_wire_logic_cluster/lc_4/in_1

End 

Net : bfn_15_23_0_
Net : pin_in_4
T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_8
T_8_5_sp12_v_t_23
T_0_17_span12_horz_8
T_5_17_lc_trk_g0_3
T_5_17_wire_logic_cluster/lc_0/in_1

T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_8
T_8_5_sp12_v_t_23
T_9_17_sp12_h_l_0
T_14_17_sp4_h_l_7
T_17_17_sp4_v_t_42
T_16_19_lc_trk_g1_7
T_16_19_wire_logic_cluster/lc_2/in_0

End 

Net : bfn_13_23_0_
Net : bfn_12_26_0_
Net : bfn_12_20_0_
Net : bfn_11_23_0_
Net : bfn_10_28_0_
Net : bfn_10_17_0_
Net : NEOPXL_c
T_1_16_wire_logic_cluster/lc_0/out
T_0_17_lc_trk_g1_0
T_0_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : CLK_pad_gb_input
T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_28_span4_vert_t_12
T_0_24_span4_vert_t_12
T_0_20_span4_vert_t_12
T_0_16_span4_vert_t_12
T_0_17_lc_trk_g1_4
T_0_17_wire_gbuf/in

End 

Net : bfn_2_31_0_
Net : bfn_1_31_0_
Net : bfn_17_17_0_
Net : bfn_15_26_0_
Net : bfn_14_21_0_
Net : n13177_cascade_
T_14_28_wire_logic_cluster/lc_3/ltout
T_14_28_wire_logic_cluster/lc_4/in_2

End 

Net : bfn_9_23_0_
Net : LED_c
T_14_28_wire_logic_cluster/lc_4/out
T_14_20_sp12_v_t_23
T_3_32_sp12_h_l_0
T_6_32_sp4_h_l_5
T_5_32_sp4_v_t_40
T_5_33_lc_trk_g1_0
T_5_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : n13176
T_14_28_wire_logic_cluster/lc_6/out
T_14_28_lc_trk_g0_6
T_14_28_wire_logic_cluster/lc_4/in_0

End 

Net : bfn_7_30_0_
Net : bfn_7_25_0_
Net : bfn_7_19_0_
Net : bfn_6_31_0_
Net : bfn_6_28_0_
Net : bfn_6_21_0_
Net : bfn_5_26_0_
Net : bfn_5_22_0_
Net : pin_in_0
T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_21_sp12_v_t_23
T_6_21_sp4_v_t_45
T_7_21_sp4_h_l_8
T_10_17_sp4_v_t_45
T_9_18_lc_trk_g3_5
T_9_18_wire_logic_cluster/lc_5/in_1

T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_21_sp12_v_t_23
T_6_21_sp4_v_t_45
T_7_21_sp4_h_l_8
T_11_21_sp4_h_l_11
T_14_17_sp4_v_t_46
T_13_18_lc_trk_g3_6
T_13_18_wire_logic_cluster/lc_4/in_1

End 

Net : pin_in_1
T_2_33_wire_io_cluster/io_1/D_IN_0
T_2_31_sp12_v_t_23
T_2_19_sp12_v_t_23
T_3_19_sp12_h_l_0
T_6_19_sp4_h_l_5
T_9_15_sp4_v_t_46
T_9_18_lc_trk_g1_6
T_9_18_wire_logic_cluster/lc_5/in_0

T_2_33_wire_io_cluster/io_1/D_IN_0
T_2_31_sp12_v_t_23
T_2_19_sp12_v_t_23
T_3_19_sp12_h_l_0
T_15_19_sp12_h_l_0
T_14_19_lc_trk_g0_0
T_14_19_input_2_0
T_14_19_wire_logic_cluster/lc_0/in_2

End 

Net : pin_in_10
T_3_0_wire_io_cluster/io_1/D_IN_0
T_3_0_span12_vert_12
T_4_7_sp12_h_l_0
T_15_7_sp12_v_t_23
T_15_13_sp4_v_t_39
T_12_17_sp4_h_l_7
T_13_17_lc_trk_g3_7
T_13_17_input_2_6
T_13_17_wire_logic_cluster/lc_6/in_2

T_3_0_wire_io_cluster/io_1/D_IN_0
T_3_0_span12_vert_12
T_4_7_sp12_h_l_0
T_11_7_sp4_h_l_9
T_14_7_sp4_v_t_39
T_14_11_sp4_v_t_40
T_14_15_sp4_v_t_45
T_13_18_lc_trk_g3_5
T_13_18_wire_logic_cluster/lc_5/in_1

End 

Net : pin_in_11
T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span12_horz_0
T_12_3_sp12_v_t_23
T_0_15_span12_horz_0
T_10_15_sp4_h_l_11
T_13_15_sp4_v_t_46
T_13_17_lc_trk_g3_3
T_13_17_wire_logic_cluster/lc_6/in_0

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span12_horz_0
T_12_3_sp12_v_t_23
T_0_15_span12_horz_0
T_8_15_sp4_h_l_9
T_12_15_sp4_h_l_9
T_15_15_sp4_v_t_44
T_14_17_lc_trk_g0_2
T_14_17_wire_logic_cluster/lc_5/in_3

End 

Net : pin_in_12
T_33_2_wire_io_cluster/io_1/D_IN_0
T_27_2_sp12_h_l_0
T_15_2_sp12_h_l_0
T_14_2_sp12_v_t_23
T_14_14_sp12_v_t_23
T_14_18_lc_trk_g2_0
T_14_18_input_2_6
T_14_18_wire_logic_cluster/lc_6/in_2

T_33_2_wire_io_cluster/io_1/D_IN_0
T_27_2_sp12_h_l_0
T_15_2_sp12_h_l_0
T_14_2_sp12_v_t_23
T_14_14_sp12_v_t_23
T_14_19_lc_trk_g2_7
T_14_19_wire_logic_cluster/lc_2/in_3

End 

Net : pin_in_13
T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_12_17_sp4_h_l_1
T_15_17_sp4_v_t_36
T_14_19_lc_trk_g0_1
T_14_19_wire_logic_cluster/lc_4/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_12_17_sp4_h_l_1
T_15_17_sp4_v_t_36
T_14_19_lc_trk_g0_1
T_14_19_wire_logic_cluster/lc_2/in_1

End 

Net : pin_in_14
T_33_6_wire_io_cluster/io_0/D_IN_0
T_33_6_span12_horz_0
T_21_6_sp12_h_l_0
T_20_6_sp12_v_t_23
T_9_18_sp12_h_l_0
T_15_18_lc_trk_g0_7
T_15_18_wire_logic_cluster/lc_2/in_1

T_33_6_wire_io_cluster/io_0/D_IN_0
T_33_6_span12_horz_0
T_32_6_sp12_v_t_23
T_21_18_sp12_h_l_0
T_20_18_sp4_h_l_1
T_16_18_sp4_h_l_9
T_15_18_sp4_v_t_38
T_14_19_lc_trk_g2_6
T_14_19_wire_logic_cluster/lc_1/in_3

End 

Net : pin_in_15
T_33_21_wire_io_cluster/io_1/D_IN_0
T_27_21_sp12_h_l_0
T_15_21_sp12_h_l_0
T_14_9_sp12_v_t_23
T_14_19_lc_trk_g3_4
T_14_19_wire_logic_cluster/lc_1/in_0

T_33_21_wire_io_cluster/io_1/D_IN_0
T_27_21_sp12_h_l_0
T_15_21_sp12_h_l_0
T_14_9_sp12_v_t_23
T_14_19_lc_trk_g3_4
T_14_19_input_2_5
T_14_19_wire_logic_cluster/lc_5/in_2

End 

Net : pin_in_16
T_33_4_wire_io_cluster/io_1/D_IN_0
T_31_4_sp12_h_l_0
T_19_4_sp12_h_l_0
T_18_4_sp12_v_t_23
T_18_12_sp4_v_t_37
T_18_16_sp4_v_t_38
T_17_19_lc_trk_g2_6
T_17_19_wire_logic_cluster/lc_1/in_1

T_33_4_wire_io_cluster/io_1/D_IN_0
T_31_4_sp12_h_l_0
T_19_4_sp12_h_l_0
T_18_4_sp12_v_t_23
T_18_16_sp12_v_t_23
T_18_18_sp4_v_t_43
T_15_18_sp4_h_l_6
T_15_18_lc_trk_g0_3
T_15_18_input_2_1
T_15_18_wire_logic_cluster/lc_1/in_2

End 

