Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Dec  5 17:43:15 2023
| Host         : WINLAB-EGR_012 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LCD_Keypad_Top_timing_summary_routed.rpt -pb LCD_Keypad_Top_timing_summary_routed.pb -rpx LCD_Keypad_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : LCD_Keypad_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       166         
HPDR-1     Warning           Port pin direction inconsistency  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (166)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (357)
5. checking no_input_delay (5)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (166)
--------------------------
 There are 101 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: C1/clkout_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: K1/flag_reg/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: L1/clk_divide_1MHz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (357)
--------------------------------------------------
 There are 357 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  389          inf        0.000                      0                  389           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           389 Endpoints
Min Delay           389 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L1/state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.343ns  (logic 3.961ns (42.393%)  route 5.382ns (57.607%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDPE                         0.000     0.000 r  L1/state_reg[0]/C
    SLICE_X1Y86          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  L1/state_reg[0]/Q
                         net (fo=45, routed)          5.382     5.838    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     9.343 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.343    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L1/state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.878ns  (logic 4.019ns (45.268%)  route 4.859ns (54.733%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE                         0.000     0.000 r  L1/state_reg[2]/C
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  L1/state_reg[2]/Q
                         net (fo=54, routed)          4.859     5.377    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.878 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.878    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L1/state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.575ns  (logic 4.027ns (46.964%)  route 4.548ns (53.036%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE                         0.000     0.000 r  L1/state_reg[3]/C
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  L1/state_reg[3]/Q
                         net (fo=52, routed)          4.548     5.066    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     8.575 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.575    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L1/state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.338ns  (logic 3.965ns (47.550%)  route 4.373ns (52.450%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE                         0.000     0.000 r  L1/state_reg[4]/C
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  L1/state_reg[4]/Q
                         net (fo=60, routed)          4.373     4.829    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     8.338 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.338    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K1/Out1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.229ns  (logic 4.849ns (58.925%)  route 3.380ns (41.075%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  K1/Out1_reg[0]/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  K1/Out1_reg[0]/Q
                         net (fo=7, routed)           0.890     1.346    K1/Out1[0]
    SLICE_X62Y25         LUT4 (Prop_lut4_I3_O)        0.154     1.500 r  K1/segment_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.550     2.050    K1/segment_OBUF[2]_inst_i_5_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I5_O)        0.327     2.377 r  K1/segment_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.377    K1/segment_OBUF[2]_inst_i_3_n_0
    SLICE_X65Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     2.594 r  K1/segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.940     4.534    segment_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.695     8.229 r  segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.229    segment[2]
    U5                                                                r  segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K1/Out1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.223ns  (logic 4.631ns (56.320%)  route 3.592ns (43.680%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  K1/Out1_reg[3]/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  K1/Out1_reg[3]/Q
                         net (fo=7, routed)           1.025     1.481    K1/Out1[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.605 r  K1/segment_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.665     2.270    K1/segment_OBUF[4]_inst_i_5_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.124     2.394 r  K1/segment_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.394    K1/segment_OBUF[4]_inst_i_3_n_0
    SLICE_X63Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     2.611 r  K1/segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.901     4.513    segment_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.710     8.223 r  segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.223    segment[4]
    U8                                                                r  segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K1/Out0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.206ns  (logic 4.617ns (56.268%)  route 3.589ns (43.732%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE                         0.000     0.000 r  K1/Out0_reg[0]/C
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  K1/Out0_reg[0]/Q
                         net (fo=7, routed)           0.823     1.279    K1/Out0[0]
    SLICE_X65Y25         LUT4 (Prop_lut4_I1_O)        0.124     1.403 r  K1/segment_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.654     2.057    K1/segment_OBUF[0]_inst_i_4_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124     2.181 r  K1/segment_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.181    K1/segment_OBUF[0]_inst_i_2_n_0
    SLICE_X64Y25         MUXF7 (Prop_muxf7_I0_O)      0.209     2.390 r  K1/segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.111     4.502    segment_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.704     8.206 r  segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.206    segment[0]
    U7                                                                r  segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K1/Out1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.191ns  (logic 4.854ns (59.264%)  route 3.337ns (40.736%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  K1/Out1_reg[3]/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  K1/Out1_reg[3]/Q
                         net (fo=7, routed)           1.025     1.481    K1/Out1[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.150     1.631 r  K1/segment_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.634     2.265    K1/segment_OBUF[5]_inst_i_5_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.332     2.597 r  K1/segment_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.597    K1/segment_OBUF[5]_inst_i_3_n_0
    SLICE_X64Y24         MUXF7 (Prop_muxf7_I1_O)      0.214     2.811 r  K1/segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.678     4.489    segment_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.702     8.191 r  segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.191    segment[5]
    W6                                                                r  segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K1/Out0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.165ns  (logic 4.860ns (59.518%)  route 3.305ns (40.482%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  K1/Out0_reg[3]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  K1/Out0_reg[3]/Q
                         net (fo=7, routed)           0.811     1.267    K1/Out0[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.154     1.421 r  K1/segment_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.831     2.252    K1/segment_OBUF[6]_inst_i_4_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.327     2.579 r  K1/segment_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.579    K1/segment_OBUF[6]_inst_i_2_n_0
    SLICE_X63Y24         MUXF7 (Prop_muxf7_I0_O)      0.238     2.817 r  K1/segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.663     4.480    segment_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.685     8.165 r  segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.165    segment[6]
    W7                                                                r  segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K1/Out0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.083ns  (logic 4.627ns (57.235%)  route 3.457ns (42.765%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  K1/Out0_reg[3]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  K1/Out0_reg[3]/Q
                         net (fo=7, routed)           0.811     1.267    K1/Out0[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.391 r  K1/segment_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.778     2.169    K1/segment_OBUF[3]_inst_i_4_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.124     2.293 r  K1/segment_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.293    K1/segment_OBUF[3]_inst_i_2_n_0
    SLICE_X63Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     2.505 r  K1/segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.868     4.373    segment_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.711     8.083 r  segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.083    segment[3]
    V8                                                                r  segment[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L1/letter_pos_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            L1/letter_pos_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.209ns (60.647%)  route 0.136ns (39.353%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE                         0.000     0.000 r  L1/letter_pos_reg[6]/C
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  L1/letter_pos_reg[6]/Q
                         net (fo=5, routed)           0.136     0.300    L1/letter_pos[6]
    SLICE_X2Y89          LUT6 (Prop_lut6_I3_O)        0.045     0.345 r  L1/letter_pos[7]_i_2/O
                         net (fo=1, routed)           0.000     0.345    L1/letter_pos[7]_i_2_n_0
    SLICE_X2Y89          FDRE                                         r  L1/letter_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K1/scan_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            K1/scan_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE                         0.000     0.000 r  K1/scan_reg/C
    SLICE_X59Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  K1/scan_reg/Q
                         net (fo=2, routed)           0.167     0.308    K1/p_0_in[29]
    SLICE_X59Y92         LUT5 (Prop_lut5_I4_O)        0.045     0.353 r  K1/scan_i_1/O
                         net (fo=1, routed)           0.000     0.353    K1/scan_i_1_n_0
    SLICE_X59Y92         FDRE                                         r  K1/scan_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K1/flagCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            K1/flagCount_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE                         0.000     0.000 r  K1/flagCount_reg[0]/C
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  K1/flagCount_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    K1/flagCount[0]
    SLICE_X59Y89         LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  K1/flagCount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    K1/flagCount[0]_i_1_n_0
    SLICE_X59Y89         FDRE                                         r  K1/flagCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L1/clk_divide_1MHz_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            L1/clk_divide_1MHz_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE                         0.000     0.000 r  L1/clk_divide_1MHz_reg/C
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  L1/clk_divide_1MHz_reg/Q
                         net (fo=2, routed)           0.168     0.309    L1/clk_divide_1MHz_reg_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  L1/clk_divide_1MHz_i_1/O
                         net (fo=1, routed)           0.000     0.354    L1/clk_divide_1MHz_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  L1/clk_divide_1MHz_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L1/state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            L1/RGB_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.270%)  route 0.170ns (47.730%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE                         0.000     0.000 r  L1/state_reg[4]/C
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  L1/state_reg[4]/Q
                         net (fo=60, routed)          0.170     0.311    L1/Q[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  L1/RGB[1]_i_1/O
                         net (fo=1, routed)           0.000     0.356    L1/RGB[1]_i_1_n_0
    SLICE_X4Y85          FDRE                                         r  L1/RGB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L1/letter_pos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            L1/data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.186ns (51.724%)  route 0.174ns (48.276%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  L1/letter_pos_reg[2]/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  L1/letter_pos_reg[2]/Q
                         net (fo=17, routed)          0.174     0.315    L1/letter_pos_reg_rep[2]
    SLICE_X2Y87          LUT6 (Prop_lut6_I3_O)        0.045     0.360 r  L1/data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.360    L1/data[0]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  L1/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K1/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            K1/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE                         0.000     0.000 r  K1/count_reg[0]/C
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  K1/count_reg[0]/Q
                         net (fo=3, routed)           0.183     0.324    K1/p_0_in[0]
    SLICE_X61Y93         LUT1 (Prop_lut1_I0_O)        0.045     0.369 r  K1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.369    K1/count[0]_i_1_n_0
    SLICE_X61Y93         FDRE                                         r  K1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.208ns (56.312%)  route 0.161ns (43.688%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  T1/count_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  T1/count_reg[0]/Q
                         net (fo=13, routed)          0.161     0.325    T1/count_reg[0]_0
    SLICE_X64Y25         LUT3 (Prop_lut3_I0_O)        0.044     0.369 r  T1/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.369    T1/count[1]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  T1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  T1/count_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  T1/count_reg[0]/Q
                         net (fo=13, routed)          0.161     0.325    T1/count_reg[0]_0
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.045     0.370 r  T1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.370    T1/count[0]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  T1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/clkout_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            C1/clkout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE                         0.000     0.000 r  C1/clkout_reg/C
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  C1/clkout_reg/Q
                         net (fo=3, routed)           0.185     0.326    C1/clkout_reg_0
    SLICE_X62Y25         LUT3 (Prop_lut3_I2_O)        0.045     0.371 r  C1/clkout_i_1/O
                         net (fo=1, routed)           0.000     0.371    C1/clkout_i_1_n_0
    SLICE_X62Y25         FDCE                                         r  C1/clkout_reg/D
  -------------------------------------------------------------------    -------------------





