#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Apr  5 22:05:16 2020
# Process ID: 14127
# Current directory: /home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware
# Command line: vivado -mode batch -source scripts/write_bitstream.tcl
# Log file: /home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/vivado.log
# Journal file: /home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/vivado.jou
#-----------------------------------------------------------
source scripts/write_bitstream.tcl
# set project_name "z1top"
# set sources_file scripts/${project_name}.tcl
# if {![file exists $sources_file]} {
#     puts "Invalid project name!"
#     exit
# }
# open_project ${project_name}_proj/${project_name}_proj.xpr
Scanning sources...
Finished scanning sources
# set sources_file scripts/${project_name}.tcl
# update_compile_order -fileset sources_1
# reset_run synth_1
# launch_runs synth_1
[Sun Apr  5 22:05:27 2020] Launched synth_1...
Run output will be captured here: /home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/z1top_proj/z1top_proj.runs/synth_1/runme.log
# wait_on_run synth_1 -verbose
[Sun Apr  5 22:05:27 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log z1top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source z1top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source z1top.tcl -notrace
Command: synth_design -top z1top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14477 
WARNING: [Synth 8-2490] overwriting previous definition of module id [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/id.v:16]
WARNING: [Synth 8-2490] overwriting previous definition of module id_ex [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/id_ex.v:28]
WARNING: [Synth 8-2490] overwriting previous definition of module ex [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/ex.v:11]
WARNING: [Synth 8-2490] overwriting previous definition of module ex_wb [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/ex_wb.v:4]
WARNING: [Synth 8-2490] overwriting previous definition of module wb [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/wb.v:4]
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:27]
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER_CE [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:38]
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER_R [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:49]
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER_R_CE [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:63]
WARNING: [Synth 8-2490] overwriting previous definition of module ASYNC_ROM [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:82]
WARNING: [Synth 8-2490] overwriting previous definition of module ASYNC_RAM [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:112]
WARNING: [Synth 8-2490] overwriting previous definition of module SYNC_ROM [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:152]
WARNING: [Synth 8-2490] overwriting previous definition of module SYNC_RAM [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:187]
WARNING: [Synth 8-2490] overwriting previous definition of module SYNC_RAM_WBE [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:225]
WARNING: [Synth 8-2490] overwriting previous definition of module XILINX_SYNC_RAM_DP [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:269]
WARNING: [Synth 8-2490] overwriting previous definition of module XILINX_SYNC_RAM_DP_WBE [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:329]
WARNING: [Synth 8-2490] overwriting previous definition of module XILINX_ASYNC_RAM_DP [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:394]
WARNING: [Synth 8-2490] overwriting previous definition of module REGFILE_1W2R [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:445]
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:27]
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER_CE [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:38]
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER_R [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:49]
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER_R_CE [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:63]
WARNING: [Synth 8-2490] overwriting previous definition of module ASYNC_ROM [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:82]
WARNING: [Synth 8-2490] overwriting previous definition of module ASYNC_RAM [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:112]
WARNING: [Synth 8-2490] overwriting previous definition of module SYNC_ROM [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:152]
WARNING: [Synth 8-2490] overwriting previous definition of module SYNC_RAM [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:187]
WARNING: [Synth 8-2490] overwriting previous definition of module SYNC_RAM_WBE [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:225]
WARNING: [Synth 8-2490] overwriting previous definition of module XILINX_SYNC_RAM_DP [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:269]
WARNING: [Synth 8-2490] overwriting previous definition of module XILINX_SYNC_RAM_DP_WBE [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:329]
WARNING: [Synth 8-2490] overwriting previous definition of module XILINX_ASYNC_RAM_DP [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:394]
WARNING: [Synth 8-2490] overwriting previous definition of module REGFILE_1W2R [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:445]
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:27]
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER_CE [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:38]
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER_R [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:49]
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER_R_CE [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:63]
WARNING: [Synth 8-2490] overwriting previous definition of module ASYNC_ROM [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:82]
WARNING: [Synth 8-2490] overwriting previous definition of module ASYNC_RAM [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:112]
WARNING: [Synth 8-2490] overwriting previous definition of module SYNC_ROM [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:152]
WARNING: [Synth 8-2490] overwriting previous definition of module SYNC_RAM [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:187]
WARNING: [Synth 8-2490] overwriting previous definition of module SYNC_RAM_WBE [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:225]
WARNING: [Synth 8-2490] overwriting previous definition of module XILINX_SYNC_RAM_DP [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:269]
WARNING: [Synth 8-2490] overwriting previous definition of module XILINX_SYNC_RAM_DP_WBE [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:329]
WARNING: [Synth 8-2490] overwriting previous definition of module XILINX_ASYNC_RAM_DP [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:394]
WARNING: [Synth 8-2490] overwriting previous definition of module REGFILE_1W2R [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/../EECS151.v:445]
WARNING: [Synth 8-2490] overwriting previous definition of module id [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/id.v:16]
WARNING: [Synth 8-2490] overwriting previous definition of module id_ex [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/id_ex.v:28]
WARNING: [Synth 8-2490] overwriting previous definition of module ex [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/ex.v:11]
WARNING: [Synth 8-2490] overwriting previous definition of module ex_wb [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/ex_wb.v:4]
WARNING: [Synth 8-2490] overwriting previous definition of module wb [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/wb.v:4]
WARNING: [Synth 8-2490] overwriting previous definition of module Riscv151 [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/Riscv151.v:9]
WARNING: [Synth 8-2490] overwriting previous definition of module button_parser [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/io_circuits/button_parser.v:2]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1836.105 ; gain = 156.547 ; free physical = 7186 ; free virtual = 17282
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'z1top' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/z1top.v:4]
	Parameter CPU_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter CPU_CLOCK_FREQ bound to: 50000000 - type: integer 
	Parameter B_SAMPLE_CNT_MAX bound to: 25000 - type: integer 
	Parameter B_PULSE_CNT_MAX bound to: 200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/clk_wiz.v:58]
	Parameter CLKIN1_PERIOD bound to: 8 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/share/instsww/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/share/instsww/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/share/instsww/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61199]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (2#1) [/share/instsww/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61199]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/share/instsww/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/share/instsww/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz' (4#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/clk_wiz.v:58]
INFO: [Synth 8-6157] synthesizing module 'button_parser' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/io_circuits/button_parser.v:2]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter SAMPLE_CNT_MAX bound to: 25000 - type: integer 
	Parameter PULSE_CNT_MAX bound to: 200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/io_circuits/synchronizer.v:3]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:27]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER' (5#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:27]
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (6#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/io_circuits/synchronizer.v:3]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/io_circuits/debouncer.v:3]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter SAMPLE_CNT_MAX bound to: 25000 - type: integer 
	Parameter PULSE_CNT_MAX bound to: 200 - type: integer 
	Parameter WRAPPING_CNT_WIDTH bound to: 16 - type: integer 
	Parameter SAT_CNT_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:63]
	Parameter N bound to: 9 - type: integer 
	Parameter INIT bound to: 9'b000000000 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_R_CE' (7#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:63]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:49]
	Parameter N bound to: 16 - type: integer 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_R' (8#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:49]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:38]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_CE' (9#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:38]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (10#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/io_circuits/debouncer.v:3]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/io_circuits/edge_detector.v:3]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'REGISTER_R_CE__parameterized0' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:63]
	Parameter N bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_R_CE__parameterized0' (10#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:63]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (11#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/io_circuits/edge_detector.v:3]
INFO: [Synth 8-6155] done synthesizing module 'button_parser' (12#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/io_circuits/button_parser.v:2]
INFO: [Synth 8-6157] synthesizing module 'Riscv151' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/Riscv151.v:9]
	Parameter CPU_CLOCK_FREQ bound to: 50000000 - type: integer 
	Parameter RESET_PC bound to: 1073741824 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter BIOS_MEM_HEX_FILE bound to: bios151v3.mif - type: string 
	Parameter BIOS_AWIDTH bound to: 12 - type: integer 
	Parameter BIOS_DWIDTH bound to: 32 - type: integer 
	Parameter BIOS_DEPTH bound to: 4096 - type: integer 
	Parameter IMEM_AWIDTH bound to: 14 - type: integer 
	Parameter IMEM_DWIDTH bound to: 32 - type: integer 
	Parameter IMEM_DEPTH bound to: 16384 - type: integer 
	Parameter DMEM_AWIDTH bound to: 32 - type: integer 
	Parameter DMEM_DWIDTH bound to: 32 - type: integer 
	Parameter DMEM_DEPTH bound to: 16384 - type: integer 
	Parameter CSR_ADDR bound to: 12'b010100011110 
INFO: [Synth 8-6157] synthesizing module 'mux_pc' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_pc' (13#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_R__parameterized0' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:49]
	Parameter N bound to: 32 - type: integer 
	Parameter INIT bound to: 32'b00111111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_R__parameterized0' (13#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:49]
INFO: [Synth 8-6157] synthesizing module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:269]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter MEM_INIT_HEX_FILE bound to: bios151v3.mif - type: string 
	Parameter MEM_INIT_BIN_FILE bound to: (null) - type: string 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:286]
INFO: [Synth 8-3876] $readmem data file 'bios151v3.mif' is read successfully [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:291]
INFO: [Synth 8-6155] done synthesizing module 'XILINX_SYNC_RAM_DP' (14#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:269]
INFO: [Synth 8-6157] synthesizing module 'XILINX_SYNC_RAM_DP__parameterized0' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:269]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter DEPTH bound to: 16384 - type: integer 
	Parameter MEM_INIT_HEX_FILE bound to: (null) - type: string 
	Parameter MEM_INIT_BIN_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XILINX_SYNC_RAM_DP__parameterized0' (14#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:269]
INFO: [Synth 8-6157] synthesizing module 'mux_imem_read' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/mux.v:66]
INFO: [Synth 8-6155] done synthesizing module 'mux_imem_read' (15#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/mux.v:66]
INFO: [Synth 8-6157] synthesizing module 'id' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/id.v:16]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/control_unit.v:62]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (16#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/control_unit.v:62]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/imm_gen.v:4]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (17#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/imm_gen.v:4]
INFO: [Synth 8-6157] synthesizing module 'branch_comp' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/branch_comp.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/branch_comp.v:12]
INFO: [Synth 8-6155] done synthesizing module 'branch_comp' (18#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/branch_comp.v:2]
INFO: [Synth 8-6155] done synthesizing module 'id' (19#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/id.v:16]
INFO: [Synth 8-6157] synthesizing module 'REGFILE_1W2R' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:445]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter MEM_INIT_HEX_FILE bound to: (null) - type: string 
	Parameter MEM_INIT_BIN_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'REGFILE_1W2R' (20#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:445]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/id_ex.v:28]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_R__parameterized1' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:49]
	Parameter N bound to: 32 - type: integer 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_R__parameterized1' (20#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:49]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_R__parameterized2' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:49]
	Parameter N bound to: 5 - type: integer 
	Parameter INIT bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_R__parameterized2' (20#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:49]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_R__parameterized3' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:49]
	Parameter N bound to: 3 - type: integer 
	Parameter INIT bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_R__parameterized3' (20#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:49]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_R__parameterized4' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:49]
	Parameter N bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_R__parameterized4' (20#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:49]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_R__parameterized5' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:49]
	Parameter N bound to: 2 - type: integer 
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_R__parameterized5' (20#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:49]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (21#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/id_ex.v:28]
INFO: [Synth 8-6157] synthesizing module 'ex' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/ex.v:11]
INFO: [Synth 8-6157] synthesizing module 'dmem_wr' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/dmem_wr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dmem_wr' (22#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/dmem_wr.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/alu_control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (23#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/alu_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'forwarding_unit' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/forwarding_unit.v:3]
WARNING: [Synth 8-3848] Net mem_wdata_judge in module/entity forwarding_unit does not have driver. [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/forwarding_unit.v:10]
INFO: [Synth 8-6155] done synthesizing module 'forwarding_unit' (24#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/forwarding_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'change_mem_wr' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/change_mem_wr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'change_mem_wr' (25#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/change_mem_wr.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_reg1' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/mux.v:38]
INFO: [Synth 8-6155] done synthesizing module 'mux_reg1' (26#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/mux.v:38]
INFO: [Synth 8-6157] synthesizing module 'mux_reg2' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/mux.v:52]
INFO: [Synth 8-6155] done synthesizing module 'mux_reg2' (27#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/mux.v:52]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/alu.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alu' (28#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/alu.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ex' (29#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/ex.v:11]
INFO: [Synth 8-6157] synthesizing module 'ex_wb' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/ex_wb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ex_wb' (30#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/ex_wb.v:4]
INFO: [Synth 8-6157] synthesizing module 'SYNC_RAM_WBE' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:225]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16384 - type: integer 
	Parameter MEM_INIT_HEX_FILE bound to: (null) - type: string 
	Parameter MEM_INIT_BIN_FILE bound to: (null) - type: string 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:236]
INFO: [Synth 8-6155] done synthesizing module 'SYNC_RAM_WBE' (31#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:225]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_R_CE__parameterized1' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:63]
	Parameter N bound to: 32 - type: integer 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_R_CE__parameterized1' (31#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/EECS151.v:63]
INFO: [Synth 8-6157] synthesizing module 'wb' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/wb.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux_dmem' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/mux.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mux_dmem' (32#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/mux.v:5]
INFO: [Synth 8-6155] done synthesizing module 'wb' (33#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/wb.v:4]
WARNING: [Synth 8-3848] Net FPGA_SERIAL_TX in module/entity Riscv151 does not have driver. [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/Riscv151.v:20]
WARNING: [Synth 8-3848] Net bios_addrb in module/entity Riscv151 does not have driver. [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/Riscv151.v:35]
WARNING: [Synth 8-3848] Net rf_wd in module/entity Riscv151 does not have driver. [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/Riscv151.v:131]
WARNING: [Synth 8-3848] Net imem_dina in module/entity Riscv151 does not have driver. [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/Riscv151.v:90]
WARNING: [Synth 8-3848] Net imem_dinb in module/entity Riscv151 does not have driver. [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/Riscv151.v:90]
WARNING: [Synth 8-3848] Net imem_addrb in module/entity Riscv151 does not have driver. [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/Riscv151.v:88]
INFO: [Synth 8-6155] done synthesizing module 'Riscv151' (34#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/Riscv151.v:9]
INFO: [Synth 8-6155] done synthesizing module 'z1top' (35#1) [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/z1top.v:4]
WARNING: [Synth 8-3331] design SYNC_RAM_WBE has unconnected port addr[31]
WARNING: [Synth 8-3331] design SYNC_RAM_WBE has unconnected port addr[30]
WARNING: [Synth 8-3331] design SYNC_RAM_WBE has unconnected port addr[29]
WARNING: [Synth 8-3331] design SYNC_RAM_WBE has unconnected port addr[28]
WARNING: [Synth 8-3331] design SYNC_RAM_WBE has unconnected port addr[27]
WARNING: [Synth 8-3331] design SYNC_RAM_WBE has unconnected port addr[26]
WARNING: [Synth 8-3331] design SYNC_RAM_WBE has unconnected port addr[25]
WARNING: [Synth 8-3331] design SYNC_RAM_WBE has unconnected port addr[24]
WARNING: [Synth 8-3331] design SYNC_RAM_WBE has unconnected port addr[23]
WARNING: [Synth 8-3331] design SYNC_RAM_WBE has unconnected port addr[22]
WARNING: [Synth 8-3331] design SYNC_RAM_WBE has unconnected port addr[21]
WARNING: [Synth 8-3331] design SYNC_RAM_WBE has unconnected port addr[20]
WARNING: [Synth 8-3331] design SYNC_RAM_WBE has unconnected port addr[19]
WARNING: [Synth 8-3331] design SYNC_RAM_WBE has unconnected port addr[18]
WARNING: [Synth 8-3331] design SYNC_RAM_WBE has unconnected port addr[17]
WARNING: [Synth 8-3331] design SYNC_RAM_WBE has unconnected port addr[16]
WARNING: [Synth 8-3331] design SYNC_RAM_WBE has unconnected port addr[15]
WARNING: [Synth 8-3331] design SYNC_RAM_WBE has unconnected port addr[14]
WARNING: [Synth 8-3331] design forwarding_unit has unconnected port mem_wdata_judge
WARNING: [Synth 8-3331] design ex has unconnected port control_uart_i
WARNING: [Synth 8-3331] design imm_gen has unconnected port opcode_i[1]
WARNING: [Synth 8-3331] design imm_gen has unconnected port opcode_i[0]
WARNING: [Synth 8-3331] design Riscv151 has unconnected port FPGA_SERIAL_TX
WARNING: [Synth 8-3331] design Riscv151 has unconnected port FPGA_SERIAL_RX
WARNING: [Synth 8-3331] design z1top has unconnected port SWITCHES[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1910.023 ; gain = 230.465 ; free physical = 7195 ; free virtual = 17292
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1924.859 ; gain = 245.301 ; free physical = 7199 ; free virtual = 17295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1924.859 ; gain = 245.301 ; free physical = 7199 ; free virtual = 17295
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/constrs/pynq-z1.xdc]
Finished Parsing XDC File [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/constrs/pynq-z1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/constrs/pynq-z1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/z1top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/z1top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2060.559 ; gain = 0.000 ; free physical = 7074 ; free virtual = 17183
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2060.559 ; gain = 0.000 ; free physical = 7074 ; free virtual = 17183
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2060.562 ; gain = 381.004 ; free physical = 7163 ; free virtual = 17272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2060.562 ; gain = 381.004 ; free physical = 7163 ; free virtual = 17272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2060.562 ; gain = 381.004 ; free physical = 7162 ; free virtual = 17272
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "control_forward" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal "XILINX_SYNC_RAM_DP:/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "XILINX_SYNC_RAM_DP__parameterized0:/mem_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'branch_judge_reg' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/branch_comp.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'out_data_reg' [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/change_mem_wr.v:16]
WARNING: [Synth 8-6841] Block RAM (mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2060.570 ; gain = 381.012 ; free physical = 7151 ; free virtual = 17262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 14    
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---RAMs : 
	             512K Bit         RAMs := 2     
	             128K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   6 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module REGISTER 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module REGISTER_R 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module REGISTER_CE 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module REGISTER_R_CE 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
Module REGISTER_R_CE__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux_pc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module REGISTER_R__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module XILINX_SYNC_RAM_DP 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module XILINX_SYNC_RAM_DP__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module mux_imem_read 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module imm_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
Module branch_comp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module id 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
Module REGFILE_1W2R 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module REGISTER_R__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module REGISTER_R__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module REGISTER_R__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module REGISTER_R__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module REGISTER_R__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module dmem_wr 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module alu_control 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module forwarding_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module change_mem_wr 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
Module mux_reg1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_reg2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module ex 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module SYNC_RAM_WBE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module REGISTER_R_CE__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mux_dmem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "cpu/ID/control/control_forward" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design forwarding_unit has unconnected port mem_wdata_judge
WARNING: [Synth 8-3331] design ex has unconnected port control_uart_i
WARNING: [Synth 8-3331] design z1top has unconnected port FPGA_SERIAL_TX
WARNING: [Synth 8-3331] design z1top has unconnected port SWITCHES[0]
WARNING: [Synth 8-3331] design z1top has unconnected port FPGA_SERIAL_RX
WARNING: [Synth 8-6014] Unused sequential element cpu/bios_mem/mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element cpu/bios_mem/mem_reg was removed. 
warning: Removed RAM cpu/imem/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element cpu/imem/mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element cpu/imem/mem_reg was removed. 
WARNING: [Synth 8-6841] Block RAM (cpu/dmem/mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[31]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[30]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[29]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[28]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[27]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[26]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[15]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[7]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[20]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[16]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[8]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[21]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[17]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[9]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[22]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[18]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[10]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[23]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[19]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[11]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[24]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[25]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[14]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[13]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[12]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[4]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[6]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[5]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[2]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[3]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/cpu/imem/read0_reg_val_reg[0]' (FDR) to 'i_1/cpu/imem/read0_reg_val_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\cpu/imem/read0_reg_val_reg[1] )
WARNING: [Synth 8-3332] Sequential element (cpu/ID/branch_comp/branch_judge_reg) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[31]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[30]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[29]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[28]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[27]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[26]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[25]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[24]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[23]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[22]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[21]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[20]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[19]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[18]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[17]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[16]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[15]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[14]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[13]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[12]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[11]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[10]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[9]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[8]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[7]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[6]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[5]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[4]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[3]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[2]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[1]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (cpu/EX/change_mem_wr/out_data_reg[0]) is unused and will be removed from module z1top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2060.570 ; gain = 381.012 ; free physical = 7146 ; free virtual = 17263
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2060.570 ; gain = 381.012 ; free physical = 7017 ; free virtual = 17141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2060.570 ; gain = 381.012 ; free physical = 7017 ; free virtual = 17141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2060.570 ; gain = 381.012 ; free physical = 7015 ; free virtual = 17140
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2060.570 ; gain = 381.012 ; free physical = 7015 ; free virtual = 17140
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2060.570 ; gain = 381.012 ; free physical = 7015 ; free virtual = 17140
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2060.570 ; gain = 381.012 ; free physical = 7015 ; free virtual = 17140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2060.570 ; gain = 381.012 ; free physical = 7015 ; free virtual = 17140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2060.570 ; gain = 381.012 ; free physical = 7015 ; free virtual = 17140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2060.570 ; gain = 381.012 ; free physical = 7015 ; free virtual = 17140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |PLLE2_ADV |     1|
|3     |IBUF      |     1|
|4     |OBUF      |     6|
|5     |OBUFT     |     1|
+------+----------+------+

Report Instance Areas: 
+------+----------+--------+------+
|      |Instance  |Module  |Cells |
+------+----------+--------+------+
|1     |top       |        |    11|
|2     |  clk_wiz |clk_wiz |     4|
+------+----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2060.570 ; gain = 381.012 ; free physical = 7015 ; free virtual = 17140
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2060.570 ; gain = 245.312 ; free physical = 7058 ; free virtual = 17183
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2060.570 ; gain = 381.012 ; free physical = 7071 ; free virtual = 17196
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2060.570 ; gain = 0.000 ; free physical = 7017 ; free virtual = 17142
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
143 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 2060.570 ; gain = 528.906 ; free physical = 7119 ; free virtual = 17244
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2060.570 ; gain = 0.000 ; free physical = 7119 ; free virtual = 17244
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/z1top_proj/z1top_proj.runs/synth_1/z1top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file z1top_utilization_synth.rpt -pb z1top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr  5 22:06:17 2020...
[Sun Apr  5 22:06:17 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 1543.957 ; gain = 0.000 ; free physical = 7774 ; free virtual = 17891
# if {[get_property PROGRESS [get_runs synth_1]] != "100%"} {   
#   error "ERROR: synth_1 failed"   
# } 
# reset_run impl_1
# launch_runs impl_1 -to_step write_bitstream
[Sun Apr  5 22:06:17 2020] Launched impl_1...
Run output will be captured here: /home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/z1top_proj/z1top_proj.runs/impl_1/runme.log
# wait_on_run impl_1 -verbose
[Sun Apr  5 22:06:17 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log z1top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source z1top.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source z1top.tcl -notrace
Command: link_design -top z1top -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/constrs/pynq-z1.xdc]
Finished Parsing XDC File [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/constrs/pynq-z1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1779.953 ; gain = 0.000 ; free physical = 7243 ; free virtual = 17360
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1783.922 ; gain = 252.223 ; free physical = 7242 ; free virtual = 17359
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1815.938 ; gain = 32.016 ; free physical = 7238 ; free virtual = 17355

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 13e90a9f5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2209.852 ; gain = 393.914 ; free physical = 6837 ; free virtual = 16968

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13e90a9f5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2323.820 ; gain = 0.004 ; free physical = 6729 ; free virtual = 16859
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13e90a9f5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2323.820 ; gain = 0.004 ; free physical = 6729 ; free virtual = 16859
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11cffdf13

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2323.820 ; gain = 0.004 ; free physical = 6729 ; free virtual = 16859
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11cffdf13

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2323.820 ; gain = 0.004 ; free physical = 6729 ; free virtual = 16859
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11cffdf13

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2323.820 ; gain = 0.004 ; free physical = 6729 ; free virtual = 16859
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11cffdf13

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2323.820 ; gain = 0.004 ; free physical = 6729 ; free virtual = 16859
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               4  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2323.820 ; gain = 0.000 ; free physical = 6729 ; free virtual = 16859
Ending Logic Optimization Task | Checksum: 1302b1f2a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2323.820 ; gain = 0.004 ; free physical = 6729 ; free virtual = 16859

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1302b1f2a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2329.758 ; gain = 5.938 ; free physical = 6728 ; free virtual = 16859

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1302b1f2a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2329.758 ; gain = 0.000 ; free physical = 6728 ; free virtual = 16859

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2329.758 ; gain = 0.000 ; free physical = 6728 ; free virtual = 16859
Ending Netlist Obfuscation Task | Checksum: 1302b1f2a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2329.758 ; gain = 0.000 ; free physical = 6728 ; free virtual = 16859
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2329.758 ; gain = 545.836 ; free physical = 6728 ; free virtual = 16859
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2329.758 ; gain = 0.000 ; free physical = 6728 ; free virtual = 16859
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2364.742 ; gain = 2.973 ; free physical = 6723 ; free virtual = 16855
INFO: [Common 17-1381] The checkpoint '/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/z1top_proj/z1top_proj.runs/impl_1/z1top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file z1top_drc_opted.rpt -pb z1top_drc_opted.pb -rpx z1top_drc_opted.rpx
Command: report_drc -file z1top_drc_opted.rpt -pb z1top_drc_opted.pb -rpx z1top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/share/instsww/xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/z1top_proj/z1top_proj.runs/impl_1/z1top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2433.449 ; gain = 0.000 ; free physical = 6707 ; free virtual = 16843
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9825e560

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2433.449 ; gain = 0.000 ; free physical = 6707 ; free virtual = 16843
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2433.449 ; gain = 0.000 ; free physical = 6707 ; free virtual = 16843

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
CRITICAL WARNING: [Place 30-722] Terminal 'FPGA_SERIAL_TX' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9825e560

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2433.449 ; gain = 0.000 ; free physical = 6699 ; free virtual = 16834

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 122ef679f

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2433.449 ; gain = 0.000 ; free physical = 6705 ; free virtual = 16841

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 122ef679f

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2433.449 ; gain = 0.000 ; free physical = 6703 ; free virtual = 16842
Phase 1 Placer Initialization | Checksum: 122ef679f

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2433.449 ; gain = 0.000 ; free physical = 6703 ; free virtual = 16842

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2433.449 ; gain = 0.000 ; free physical = 6703 ; free virtual = 16842
Phase 2 Final Placement Cleanup | Checksum: 122ef679f

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2433.449 ; gain = 0.000 ; free physical = 6703 ; free virtual = 16842
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 9825e560

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2433.449 ; gain = 0.000 ; free physical = 6703 ; free virtual = 16842
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2433.449 ; gain = 0.000 ; free physical = 6705 ; free virtual = 16844
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2433.449 ; gain = 0.000 ; free physical = 6703 ; free virtual = 16843
INFO: [Common 17-1381] The checkpoint '/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/z1top_proj/z1top_proj.runs/impl_1/z1top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file z1top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2433.449 ; gain = 0.000 ; free physical = 6693 ; free virtual = 16832
INFO: [runtcl-4] Executing : report_utilization -file z1top_utilization_placed.rpt -pb z1top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file z1top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2433.449 ; gain = 0.000 ; free physical = 6702 ; free virtual = 16841
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal FPGA_SERIAL_TX has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 7d4cae71 ConstDB: 0 ShapeSum: 1ad936ef RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10c4b85bc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2488.105 ; gain = 54.656 ; free physical = 6562 ; free virtual = 16701
Post Restoration Checksum: NetGraph: fd99dcf6 NumContArr: eb1a8c6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Create Timer | Checksum: 10c4b85bc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2535.918 ; gain = 102.469 ; free physical = 6520 ; free virtual = 16660

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10c4b85bc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2542.918 ; gain = 109.469 ; free physical = 6503 ; free virtual = 16642

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10c4b85bc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2542.918 ; gain = 109.469 ; free physical = 6503 ; free virtual = 16642
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10646b9dd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2552.984 ; gain = 119.535 ; free physical = 6501 ; free virtual = 16640
Phase 2 Router Initialization | Checksum: 10646b9dd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2552.984 ; gain = 119.535 ; free physical = 6500 ; free virtual = 16640

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 10646b9dd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2554.336 ; gain = 120.887 ; free physical = 6498 ; free virtual = 16637

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 10646b9dd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2554.336 ; gain = 120.887 ; free physical = 6498 ; free virtual = 16637
Phase 4 Rip-up And Reroute | Checksum: 10646b9dd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2554.336 ; gain = 120.887 ; free physical = 6498 ; free virtual = 16637

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 10646b9dd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2554.336 ; gain = 120.887 ; free physical = 6498 ; free virtual = 16637

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10646b9dd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2554.336 ; gain = 120.887 ; free physical = 6498 ; free virtual = 16637
Phase 5 Delay and Skew Optimization | Checksum: 10646b9dd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2554.336 ; gain = 120.887 ; free physical = 6498 ; free virtual = 16637

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10646b9dd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2554.336 ; gain = 120.887 ; free physical = 6498 ; free virtual = 16637
Phase 6.1 Hold Fix Iter | Checksum: 10646b9dd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2554.336 ; gain = 120.887 ; free physical = 6498 ; free virtual = 16637
Phase 6 Post Hold Fix | Checksum: 10646b9dd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2554.336 ; gain = 120.887 ; free physical = 6498 ; free virtual = 16637

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10646b9dd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2554.336 ; gain = 120.887 ; free physical = 6498 ; free virtual = 16637

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10646b9dd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2556.336 ; gain = 122.887 ; free physical = 6497 ; free virtual = 16637

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10646b9dd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2556.336 ; gain = 122.887 ; free physical = 6497 ; free virtual = 16637

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 10646b9dd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2556.336 ; gain = 122.887 ; free physical = 6497 ; free virtual = 16637
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2556.336 ; gain = 122.887 ; free physical = 6516 ; free virtual = 16655

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2556.336 ; gain = 122.887 ; free physical = 6516 ; free virtual = 16655
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2556.336 ; gain = 0.000 ; free physical = 6516 ; free virtual = 16655
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2568.211 ; gain = 11.875 ; free physical = 6514 ; free virtual = 16654
INFO: [Common 17-1381] The checkpoint '/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/z1top_proj/z1top_proj.runs/impl_1/z1top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file z1top_drc_routed.rpt -pb z1top_drc_routed.pb -rpx z1top_drc_routed.rpx
Command: report_drc -file z1top_drc_routed.rpt -pb z1top_drc_routed.pb -rpx z1top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/z1top_proj/z1top_proj.runs/impl_1/z1top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file z1top_methodology_drc_routed.rpt -pb z1top_methodology_drc_routed.pb -rpx z1top_methodology_drc_routed.rpx
Command: report_methodology -file z1top_methodology_drc_routed.rpt -pb z1top_methodology_drc_routed.pb -rpx z1top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/z1top_proj/z1top_proj.runs/impl_1/z1top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file z1top_power_routed.rpt -pb z1top_power_summary_routed.pb -rpx z1top_power_routed.rpx
Command: report_power -file z1top_power_routed.rpt -pb z1top_power_summary_routed.pb -rpx z1top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file z1top_route_status.rpt -pb z1top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file z1top_timing_summary_routed.rpt -pb z1top_timing_summary_routed.pb -rpx z1top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file z1top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file z1top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file z1top_bus_skew_routed.rpt -pb z1top_bus_skew_routed.pb -rpx z1top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force z1top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./z1top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2924.609 ; gain = 298.699 ; free physical = 6479 ; free virtual = 16631
INFO: [Common 17-206] Exiting Vivado at Sun Apr  5 22:07:32 2020...
[Sun Apr  5 22:07:32 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:01:04 ; elapsed = 00:01:15 . Memory (MB): peak = 1543.957 ; gain = 0.000 ; free physical = 7734 ; free virtual = 17886
# if {[get_property PROGRESS [get_runs impl_1]] != "100%"} {   
#   error "ERROR: impl_1 failed"   
# } 
# file mkdir bitstream_files
# file copy -force [glob ${project_name}_proj/${project_name}_proj.runs/impl_1/*.bit] bitstream_files/${project_name}.bit
INFO: [Common 17-206] Exiting Vivado at Sun Apr  5 22:07:32 2020...
