{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1577270887217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1577270887218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 25 17:48:07 2019 " "Processing started: Wed Dec 25 17:48:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1577270887218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1577270887218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA_DS18B20 -c FPGA_DS18B20 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA_DS18B20 -c FPGA_DS18B20" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1577270887218 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_DS18B20_7_1200mv_85c_slow.vho D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/ simulation " "Generated file FPGA_DS18B20_7_1200mv_85c_slow.vho in folder \"D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1577270888306 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_DS18B20_7_1200mv_0c_slow.vho D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/ simulation " "Generated file FPGA_DS18B20_7_1200mv_0c_slow.vho in folder \"D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1577270888594 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_DS18B20_min_1200mv_0c_fast.vho D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/ simulation " "Generated file FPGA_DS18B20_min_1200mv_0c_fast.vho in folder \"D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1577270888867 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_DS18B20.vho D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/ simulation " "Generated file FPGA_DS18B20.vho in folder \"D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1577270889153 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_DS18B20_7_1200mv_85c_vhd_slow.sdo D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/ simulation " "Generated file FPGA_DS18B20_7_1200mv_85c_vhd_slow.sdo in folder \"D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1577270889633 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_DS18B20_7_1200mv_0c_vhd_slow.sdo D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/ simulation " "Generated file FPGA_DS18B20_7_1200mv_0c_vhd_slow.sdo in folder \"D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1577270890122 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_DS18B20_min_1200mv_0c_vhd_fast.sdo D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/ simulation " "Generated file FPGA_DS18B20_min_1200mv_0c_vhd_fast.sdo in folder \"D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1577270890587 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_DS18B20_vhd.sdo D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/ simulation " "Generated file FPGA_DS18B20_vhd.sdo in folder \"D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1577270891036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1577270891174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 25 17:48:11 2019 " "Processing ended: Wed Dec 25 17:48:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1577270891174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1577270891174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1577270891174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1577270891174 ""}
