# UVM-SAR-ADC

This repository contains a **Universal Verification Methodology (UVM)** testbench for verifying a **Successive Approximation Register Analog-to-Digital Converter (SAR-ADC)** design. The project showcases a complete functional verification environment using industry-standard UVM practices.

## ğŸ§ª Project Description

The goal of this project is to verify a SAR-ADC RTL design using a fully layered UVM testbench. The testbench is structured to enable:

- Stimulus generation and randomized testing
- Transaction-level modeling
- Scoreboarding and coverage collection
- Reusability and scalability for future analog/digital mixed-signal designs

##  UVM hierarchy

```sh
â””â”€â”€ UVM-SAR-ADC/
    â”œâ”€â”€ UVM/
    â”‚   â”œâ”€â”€ interface
    â”‚   â”‚   â””â”€â”€ AES_intf.sv
    â”‚   â”œâ”€â”€ objects
    â”‚   â”‚   â”œâ”€â”€ configration
    â”‚   â”‚   â”‚   â””â”€â”€ configration.sv
    â”‚   â”‚   â”œâ”€â”€ sequenceItem
    â”‚   â”‚   â”‚   â””â”€â”€ sequenceItem.sv
    â”‚   â”‚   â””â”€â”€ sequences
    â”‚   â”‚       â””â”€â”€ main_sequence.sv
    â”‚   â”‚       â””â”€â”€ rst_sequence.sv
    â”‚   â”‚       â””â”€â”€ mode1_sequence.sv
    â”‚   â”‚       â””â”€â”€ mode2_sequence.sv
    â”‚   â”‚       â””â”€â”€ mode3_sequence.sv
    â”‚   â”‚       â””â”€â”€ mode4_sequence.sv
    â”‚   â”œâ”€â”€ shared_pkg
    â”‚   â”‚   â””â”€â”€ shared_pkg.sv
    â”‚   â””â”€â”€ testbench_top
    â”‚       â”œâ”€â”€ test
    â”‚       â”‚   â”œâ”€â”€ env
    â”‚       â”‚   â”‚   â”œâ”€â”€ env.sv
    â”‚       â”‚   â”‚   â”œâ”€â”€ agent
    â”‚       â”‚   â”‚   â”‚   â”œâ”€â”€ agent.sv
    â”‚       â”‚   â”‚   â”‚   â”œâ”€â”€ monitor
    â”‚       â”‚   â”‚   â”‚   â”‚   â””â”€â”€ monitor.sv
    â”‚       â”‚   â”‚   â”‚   â”œâ”€â”€ driver
    â”‚       â”‚   â”‚   â”‚   â”‚   â””â”€â”€ driver.sv
    â”‚       â”‚   â”‚   â”‚   â””â”€â”€ sequencer
    â”‚       â”‚   â”‚   â”‚       â””â”€â”€ sequencer.sv
    â”‚       â”‚   â”‚   â”œâ”€â”€ scoreboard
    â”‚       â”‚   â”‚   â”‚   â””â”€â”€ scoreboard.sv
    â”‚       â”‚   â”‚   â””â”€â”€ subscriber
    â”‚       â”‚   â”‚       â””â”€â”€ subscriber.sv
    â”‚       â”‚   â””â”€â”€ test.sv
    â”‚       â””â”€â”€ top.sv
    â”œâ”€â”€ SAR_ADC_RTL/
    â”‚   â”œâ”€â”€ ...
    â”‚   â”œâ”€â”€ ...
    â”‚   â””â”€â”€ ...
    â”œâ”€â”€ Reports/
    â”‚   â””â”€â”€ ...
    â”œâ”€â”€ Makefile
    â”œâ”€â”€ run_SingleTest.tcl
    â”œâ”€â”€ run_MultiTest_Sequential.tcl
    â””â”€â”€ srcfiles_dms.f
```



## ğŸ”§ Prerequisites

To run this project, you will need:

- **SystemVerilog Simulator** (e.g., [QuestaSim](https://eda.sw.siemens.com/en-US/ic/questa/))
- **UVM Library** (usually comes with simulator or install separately)
- A Unix-like environment for using Makefile (Linux, macOS, or WSL on Windows)

## â–¶ï¸ How to Run

1. Clone the repository:
   ```bash
    git clone https://github.com/Abdelrahman1810/UVM-SAR-ADC.git
    cd UVM-SAR-ADC
    ```

### Single Test
2. run Questasim in CMD (without GUI)
   ```bash
   make
    ```
### Multi Tests
2. open QuestaSim (GUI)
3. In transcript tab write
    ```ruby
    do run_MultiTest_Sequential.tcl
    ```
---

## ğŸ§‘â€ğŸ’»Contributing
If you find any issues or have suggestions for improvement, feel free to submit a pull request or open an issue in the repository. Contributions are always welcome!

---

## Contact info ğŸ’œ
<a href="https://linktr.ee/A_Hassanen" target="_blank">
  <img align="left" alt="Linktree" width="180px" src="https://app.ashbyhq.com/api/images/org-theme-wordmark/b3f78683-a307-4014-b236-373f18850e2c/d54b020a-ff53-455a-9d52-c90c0f4f2081.png" />
</a> 
<br>
<br>