Source Block: oh/common/hdl/oh_fifo_cdc.v@48:58@HdlStmAssign
	 .rd_en	    (rd_en));

   // FIFO control logic
   assign wr_en    = valid_in;
   assign rd_en    = ~empty & ready_in;
   assign ready_out = ~prog_full;

   //async asser, sync deassert of reset
   oh_rsync sync_reset(.nrst_out  (nreset_out),
                       .clk       (clk_out),
                       .nrst_in   (nreset));

Diff Content:
- 53    assign ready_out = ~prog_full;
+ 53    assign ready_out = ~(wr_almost_full | wr_full | wr_prog_full);

Clone Blocks:
Clone Blocks 1:
oh/common/hdl/oh_fifo_cdc.v@47:57
	 .din	    (packet_in[DW-1:0]),
	 .rd_en	    (rd_en));

   // FIFO control logic
   assign wr_en    = valid_in;
   assign rd_en    = ~empty & ready_in;
   assign ready_out = ~prog_full;

   //async asser, sync deassert of reset
   oh_rsync sync_reset(.nrst_out  (nreset_out),
                       .clk       (clk_out),

Clone Blocks 2:
oh/common/hdl/oh_fifo_cdc.v@46:56
	 .wr_en	    (wr_en),
	 .din	    (packet_in[DW-1:0]),
	 .rd_en	    (rd_en));

   // FIFO control logic
   assign wr_en    = valid_in;
   assign rd_en    = ~empty & ready_in;
   assign ready_out = ~prog_full;

   //async asser, sync deassert of reset
   oh_rsync sync_reset(.nrst_out  (nreset_out),

