[2025-09-16 22:40:35] START suite=cs trace=streaming_phase0_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase0_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2620730 heartbeat IPC: 3.816 cumulative IPC: 3.816 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5234739 heartbeat IPC: 3.826 cumulative IPC: 3.821 (Simulation time: 00 hr 01 min 08 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5234739 cumulative IPC: 3.821 (Simulation time: 00 hr 01 min 08 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5234739 cumulative IPC: 3.821 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 17213755 heartbeat IPC: 0.8348 cumulative IPC: 0.8348 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 31283698 heartbeat IPC: 0.7107 cumulative IPC: 0.7678 (Simulation time: 00 hr 03 min 55 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 47111142 heartbeat IPC: 0.6318 cumulative IPC: 0.7164 (Simulation time: 00 hr 05 min 30 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 62147761 heartbeat IPC: 0.665 cumulative IPC: 0.7028 (Simulation time: 00 hr 06 min 59 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 77295882 heartbeat IPC: 0.6601 cumulative IPC: 0.6939 (Simulation time: 00 hr 07 min 56 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 92464236 heartbeat IPC: 0.6593 cumulative IPC: 0.6878 (Simulation time: 00 hr 08 min 41 sec)
Heartbeat CPU 0 instructions: 90000006 cycles: 108517185 heartbeat IPC: 0.6229 cumulative IPC: 0.6778 (Simulation time: 00 hr 09 min 28 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase0_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000006 cycles: 132947078 heartbeat IPC: 0.4093 cumulative IPC: 0.6264 (Simulation time: 00 hr 10 min 33 sec)
Heartbeat CPU 0 instructions: 110000010 cycles: 146252093 heartbeat IPC: 0.7516 cumulative IPC: 0.6382 (Simulation time: 00 hr 11 min 12 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 158361385 cumulative IPC: 0.6315 (Simulation time: 00 hr 12 min 02 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 158361385 cumulative IPC: 0.6315 (Simulation time: 00 hr 12 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase0_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6315 instructions: 100000000 cycles: 158361385
CPU 0 Branch Prediction Accuracy: 99.51% MPKI: 0.06567 Average ROB Occupancy at Mispredict: 3.932e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00983
BRANCH_INDIRECT: 0.04495
BRANCH_CONDITIONAL: 0.01089
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 886994
LQ_STALL: 235998
SQ_STALL: 80139


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 257.62482
REPLAY_LOAD: 119.63342
NON_REPLAY_LOAD: 43.007446

== Total ==
ADDR_TRANS: 168229
REPLAY_LOAD: 129563
NON_REPLAY_LOAD: 589202

== Counts ==
ADDR_TRANS: 653
REPLAY_LOAD: 1083
NON_REPLAY_LOAD: 13700

cpu0->cpu0_STLB TOTAL        ACCESS:    1138988 HIT:    1109883 MISS:      29105 MSHR_MERGE:          5
cpu0->cpu0_STLB LOAD         ACCESS:    1138988 HIT:    1109883 MISS:      29105 MSHR_MERGE:          5
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 388.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4122152 HIT:    3349648 MISS:     772504 MSHR_MERGE:         13
cpu0->cpu0_L2C LOAD         ACCESS:    3536937 HIT:    2958827 MISS:     578110 MSHR_MERGE:         12
cpu0->cpu0_L2C RFO          ACCESS:     200518 HIT:      62962 MISS:     137556 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     325625 HIT:     324144 MISS:       1481 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      59072 HIT:       3715 MISS:      55357 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 103.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    9518117 HIT:    6166388 MISS:    3351729 MSHR_MERGE:     603193
cpu0->cpu0_L1I LOAD         ACCESS:    9518117 HIT:    6166388 MISS:    3351729 MSHR_MERGE:     603193
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.38 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   20407560 HIT:   15971440 MISS:    4436120 MSHR_MERGE:    3388115
cpu0->cpu0_L1D LOAD         ACCESS:   13841715 HIT:   10446049 MISS:    3395666 MSHR_MERGE:    2607263
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6497915 HIT:    5516941 MISS:     980974 MSHR_MERGE:     780444
cpu0->cpu0_L1D TRANSLATION  ACCESS:      67930 HIT:       8450 MISS:      59480 MSHR_MERGE:        408
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 85.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7694627 HIT:    7105405 MISS:     589222 MSHR_MERGE:     220998
cpu0->cpu0_ITLB LOAD         ACCESS:    7694627 HIT:    7105405 MISS:     589222 MSHR_MERGE:     220998
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.371 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19790181 HIT:   18776956 MISS:    1013225 MSHR_MERGE:     242461
cpu0->cpu0_DTLB LOAD         ACCESS:   19790181 HIT:   18776956 MISS:    1013225 MSHR_MERGE:     242461
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 18.93 cycles
cpu0->LLC TOTAL        ACCESS:     975933 HIT:     355063 MISS:     620870 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     578098 HIT:      94141 MISS:     483957 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     137555 HIT:      48360 MISS:      89195 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     204923 HIT:     203935 MISS:        988 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      55357 HIT:       8627 MISS:      46730 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 94.33 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      50026
  ROW_BUFFER_MISS:     569852
  AVG DBUS CONGESTED CYCLE: 8.043
Channel 0 WQ ROW_BUFFER_HIT:      24178
  ROW_BUFFER_MISS:     112146
  FULL:          0
Channel 0 REFRESHES ISSUED:      13197

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       635968       104218        16962        24279
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           28          173         1582        13153
  STLB miss resolved @ L2C                0           31          273          851         4735
  STLB miss resolved @ LLC                0           49          427         3135         6938
  STLB miss resolved @ MEM                0           36         1765         6561        35621

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              99292        19209       388820         3487         2461
---------------------------------------------------------------
  STLB miss resolved @ L1D               11            4           29          120          601
  STLB miss resolved @ L2C                5            3           34           45          150
  STLB miss resolved @ LLC                9            6           42          214          255
  STLB miss resolved @ MEM               34            6          151          493         2543
[2025-09-16 22:52:37] END   suite=cs trace=streaming_phase0_core1 (rc=0)
