
Modify_interrupt_trigger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000390  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000518  08000518  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000518  08000518  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000518  08000518  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000518  08000518  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000518  08000518  00001518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800051c  0800051c  0000151c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000520  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002004  2**0
                  CONTENTS
 10 .bss          00000020  20000004  20000004  00002004  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000024  20000024  00002004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 13 .debug_info   000014a7  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000506  00000000  00000000  000034db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000f0  00000000  00000000  000039e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000009c  00000000  00000000  00003ad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018423  00000000  00000000  00003b74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001559  00000000  00000000  0001bf97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008840e  00000000  00000000  0001d4f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000a58fe  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000220  00000000  00000000  000a5944  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000025  00000000  00000000  000a5b64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000091  00000000  00000000  000a5b89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000500 	.word	0x08000500

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08000500 	.word	0x08000500

080001c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	db0b      	blt.n	80001f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001da:	79fb      	ldrb	r3, [r7, #7]
 80001dc:	f003 021f 	and.w	r2, r3, #31
 80001e0:	4907      	ldr	r1, [pc, #28]	@ (8000200 <__NVIC_EnableIRQ+0x38>)
 80001e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e6:	095b      	lsrs	r3, r3, #5
 80001e8:	2001      	movs	r0, #1
 80001ea:	fa00 f202 	lsl.w	r2, r0, r2
 80001ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80001f2:	bf00      	nop
 80001f4:	370c      	adds	r7, #12
 80001f6:	46bd      	mov	sp, r7
 80001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	e000e100 	.word	0xe000e100

08000204 <extint_init>:

/* ✅ ONLY definition */
volatile int ext_flag = 0;

void extint_init(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= BV(0);
 8000208:	4b17      	ldr	r3, [pc, #92]	@ (8000268 <extint_init+0x64>)
 800020a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800020c:	4a16      	ldr	r2, [pc, #88]	@ (8000268 <extint_init+0x64>)
 800020e:	f043 0301 	orr.w	r3, r3, #1
 8000212:	6313      	str	r3, [r2, #48]	@ 0x30

    GPIOA->MODER &= ~(BV(0) | BV(1));
 8000214:	4b15      	ldr	r3, [pc, #84]	@ (800026c <extint_init+0x68>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	4a14      	ldr	r2, [pc, #80]	@ (800026c <extint_init+0x68>)
 800021a:	f023 0303 	bic.w	r3, r3, #3
 800021e:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR &= ~(BV(0) | BV(1));
 8000220:	4b12      	ldr	r3, [pc, #72]	@ (800026c <extint_init+0x68>)
 8000222:	68db      	ldr	r3, [r3, #12]
 8000224:	4a11      	ldr	r2, [pc, #68]	@ (800026c <extint_init+0x68>)
 8000226:	f023 0303 	bic.w	r3, r3, #3
 800022a:	60d3      	str	r3, [r2, #12]

    SYSCFG->EXTICR[0] &= ~(BV(0) | BV(1) | BV(2) | BV(3));
 800022c:	4b10      	ldr	r3, [pc, #64]	@ (8000270 <extint_init+0x6c>)
 800022e:	689b      	ldr	r3, [r3, #8]
 8000230:	4a0f      	ldr	r2, [pc, #60]	@ (8000270 <extint_init+0x6c>)
 8000232:	f023 030f 	bic.w	r3, r3, #15
 8000236:	6093      	str	r3, [r2, #8]

    EXTI->IMR |= BV(0);
 8000238:	4b0e      	ldr	r3, [pc, #56]	@ (8000274 <extint_init+0x70>)
 800023a:	681b      	ldr	r3, [r3, #0]
 800023c:	4a0d      	ldr	r2, [pc, #52]	@ (8000274 <extint_init+0x70>)
 800023e:	f043 0301 	orr.w	r3, r3, #1
 8000242:	6013      	str	r3, [r2, #0]

    /* Trigger on RELEASE (falling edge) */
    EXTI->RTSR &= ~BV(0);
 8000244:	4b0b      	ldr	r3, [pc, #44]	@ (8000274 <extint_init+0x70>)
 8000246:	689b      	ldr	r3, [r3, #8]
 8000248:	4a0a      	ldr	r2, [pc, #40]	@ (8000274 <extint_init+0x70>)
 800024a:	f023 0301 	bic.w	r3, r3, #1
 800024e:	6093      	str	r3, [r2, #8]
    EXTI->FTSR |=  BV(0);
 8000250:	4b08      	ldr	r3, [pc, #32]	@ (8000274 <extint_init+0x70>)
 8000252:	68db      	ldr	r3, [r3, #12]
 8000254:	4a07      	ldr	r2, [pc, #28]	@ (8000274 <extint_init+0x70>)
 8000256:	f043 0301 	orr.w	r3, r3, #1
 800025a:	60d3      	str	r3, [r2, #12]

    NVIC_EnableIRQ(EXTI0_IRQn);
 800025c:	2006      	movs	r0, #6
 800025e:	f7ff ffb3 	bl	80001c8 <__NVIC_EnableIRQ>
}
 8000262:	bf00      	nop
 8000264:	bd80      	pop	{r7, pc}
 8000266:	bf00      	nop
 8000268:	40023800 	.word	0x40023800
 800026c:	40020000 	.word	0x40020000
 8000270:	40013800 	.word	0x40013800
 8000274:	40013c00 	.word	0x40013c00

08000278 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void)
{
 8000278:	b480      	push	{r7}
 800027a:	af00      	add	r7, sp, #0
    EXTI->PR |= BV(0);
 800027c:	4b06      	ldr	r3, [pc, #24]	@ (8000298 <EXTI0_IRQHandler+0x20>)
 800027e:	695b      	ldr	r3, [r3, #20]
 8000280:	4a05      	ldr	r2, [pc, #20]	@ (8000298 <EXTI0_IRQHandler+0x20>)
 8000282:	f043 0301 	orr.w	r3, r3, #1
 8000286:	6153      	str	r3, [r2, #20]
    ext_flag = 1;
 8000288:	4b04      	ldr	r3, [pc, #16]	@ (800029c <EXTI0_IRQHandler+0x24>)
 800028a:	2201      	movs	r2, #1
 800028c:	601a      	str	r2, [r3, #0]
}
 800028e:	bf00      	nop
 8000290:	46bd      	mov	sp, r7
 8000292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000296:	4770      	bx	lr
 8000298:	40013c00 	.word	0x40013c00
 800029c:	20000020 	.word	0x20000020

080002a0 <DelayMs>:

void SwDelayMs(uint32_t ms);

uint32_t DWT_Init(void);

static inline void DelayMs(volatile uint32_t ms) {
 80002a0:	b480      	push	{r7}
 80002a2:	b085      	sub	sp, #20
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 80002a8:	4b0e      	ldr	r3, [pc, #56]	@ (80002e4 <DelayMs+0x44>)
 80002aa:	685b      	ldr	r3, [r3, #4]
 80002ac:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 80002ae:	4b0e      	ldr	r3, [pc, #56]	@ (80002e8 <DelayMs+0x48>)
 80002b0:	681b      	ldr	r3, [r3, #0]
 80002b2:	4a0e      	ldr	r2, [pc, #56]	@ (80002ec <DelayMs+0x4c>)
 80002b4:	fba2 2303 	umull	r2, r3, r2, r3
 80002b8:	099b      	lsrs	r3, r3, #6
 80002ba:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	68ba      	ldr	r2, [r7, #8]
 80002c0:	fb02 f303 	mul.w	r3, r2, r3
 80002c4:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 80002c6:	bf00      	nop
 80002c8:	4b06      	ldr	r3, [pc, #24]	@ (80002e4 <DelayMs+0x44>)
 80002ca:	685a      	ldr	r2, [r3, #4]
 80002cc:	68fb      	ldr	r3, [r7, #12]
 80002ce:	1ad2      	subs	r2, r2, r3
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	429a      	cmp	r2, r3
 80002d4:	d3f8      	bcc.n	80002c8 <DelayMs+0x28>
}
 80002d6:	bf00      	nop
 80002d8:	bf00      	nop
 80002da:	3714      	adds	r7, #20
 80002dc:	46bd      	mov	sp, r7
 80002de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e2:	4770      	bx	lr
 80002e4:	e0001000 	.word	0xe0001000
 80002e8:	20000000 	.word	0x20000000
 80002ec:	10624dd3 	.word	0x10624dd3

080002f0 <main>:

/* ✅ Declaration only */
extern volatile int ext_flag;

int main(void)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	af00      	add	r7, sp, #0
    led_init();
 80002f4:	f000 f818 	bl	8000328 <led_init>
    extint_init();
 80002f8:	f7ff ff84 	bl	8000204 <extint_init>

    while (1)
    {
        if (ext_flag == 1)
 80002fc:	4b09      	ldr	r3, [pc, #36]	@ (8000324 <main+0x34>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	2b01      	cmp	r3, #1
 8000302:	d1fb      	bne.n	80002fc <main+0xc>
        {
            led_on(12);
 8000304:	200c      	movs	r0, #12
 8000306:	f000 f83f 	bl	8000388 <led_on>
            DelayMs(200);
 800030a:	20c8      	movs	r0, #200	@ 0xc8
 800030c:	f7ff ffc8 	bl	80002a0 <DelayMs>
            led_off(12);
 8000310:	200c      	movs	r0, #12
 8000312:	f000 f84f 	bl	80003b4 <led_off>
            DelayMs(200);
 8000316:	20c8      	movs	r0, #200	@ 0xc8
 8000318:	f7ff ffc2 	bl	80002a0 <DelayMs>
            ext_flag = 0;
 800031c:	4b01      	ldr	r3, [pc, #4]	@ (8000324 <main+0x34>)
 800031e:	2200      	movs	r2, #0
 8000320:	601a      	str	r2, [r3, #0]
        if (ext_flag == 1)
 8000322:	e7eb      	b.n	80002fc <main+0xc>
 8000324:	20000020 	.word	0x20000020

08000328 <led_init>:
 *      Author: kiran_z6dopa8
 */
#include "my_led.h"

void led_init(void)
{
 8000328:	b480      	push	{r7}
 800032a:	af00      	add	r7, sp, #0
    /* Enable clock for GPIOD */
    RCC->AHB1ENR |= BV(3);
 800032c:	4b14      	ldr	r3, [pc, #80]	@ (8000380 <led_init+0x58>)
 800032e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000330:	4a13      	ldr	r2, [pc, #76]	@ (8000380 <led_init+0x58>)
 8000332:	f043 0308 	orr.w	r3, r3, #8
 8000336:	6313      	str	r3, [r2, #48]	@ 0x30

    /* PD12 as output */
    LED_PORT->MODER &= ~(BV(25) | BV(24));
 8000338:	4b12      	ldr	r3, [pc, #72]	@ (8000384 <led_init+0x5c>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	4a11      	ldr	r2, [pc, #68]	@ (8000384 <led_init+0x5c>)
 800033e:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 8000342:	6013      	str	r3, [r2, #0]
    LED_PORT->MODER |=  BV(24);
 8000344:	4b0f      	ldr	r3, [pc, #60]	@ (8000384 <led_init+0x5c>)
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	4a0e      	ldr	r2, [pc, #56]	@ (8000384 <led_init+0x5c>)
 800034a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800034e:	6013      	str	r3, [r2, #0]

    /* Push-pull */
    LED_PORT->OTYPER &= ~BV(12);
 8000350:	4b0c      	ldr	r3, [pc, #48]	@ (8000384 <led_init+0x5c>)
 8000352:	685b      	ldr	r3, [r3, #4]
 8000354:	4a0b      	ldr	r2, [pc, #44]	@ (8000384 <led_init+0x5c>)
 8000356:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800035a:	6053      	str	r3, [r2, #4]

    /* Low speed */
    LED_PORT->OSPEEDR &= ~(BV(25) | BV(24));
 800035c:	4b09      	ldr	r3, [pc, #36]	@ (8000384 <led_init+0x5c>)
 800035e:	689b      	ldr	r3, [r3, #8]
 8000360:	4a08      	ldr	r2, [pc, #32]	@ (8000384 <led_init+0x5c>)
 8000362:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 8000366:	6093      	str	r3, [r2, #8]

    /* No pull-up/down */
    LED_PORT->PUPDR &= ~(BV(25) | BV(24));
 8000368:	4b06      	ldr	r3, [pc, #24]	@ (8000384 <led_init+0x5c>)
 800036a:	68db      	ldr	r3, [r3, #12]
 800036c:	4a05      	ldr	r2, [pc, #20]	@ (8000384 <led_init+0x5c>)
 800036e:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 8000372:	60d3      	str	r3, [r2, #12]
}
 8000374:	bf00      	nop
 8000376:	46bd      	mov	sp, r7
 8000378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop
 8000380:	40023800 	.word	0x40023800
 8000384:	40020c00 	.word	0x40020c00

08000388 <led_on>:

void led_on(uint8_t pin)
{
 8000388:	b480      	push	{r7}
 800038a:	b083      	sub	sp, #12
 800038c:	af00      	add	r7, sp, #0
 800038e:	4603      	mov	r3, r0
 8000390:	71fb      	strb	r3, [r7, #7]
    LED_PORT->ODR |= BV(pin);
 8000392:	4b07      	ldr	r3, [pc, #28]	@ (80003b0 <led_on+0x28>)
 8000394:	695a      	ldr	r2, [r3, #20]
 8000396:	79fb      	ldrb	r3, [r7, #7]
 8000398:	2101      	movs	r1, #1
 800039a:	fa01 f303 	lsl.w	r3, r1, r3
 800039e:	4904      	ldr	r1, [pc, #16]	@ (80003b0 <led_on+0x28>)
 80003a0:	4313      	orrs	r3, r2
 80003a2:	614b      	str	r3, [r1, #20]
}
 80003a4:	bf00      	nop
 80003a6:	370c      	adds	r7, #12
 80003a8:	46bd      	mov	sp, r7
 80003aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ae:	4770      	bx	lr
 80003b0:	40020c00 	.word	0x40020c00

080003b4 <led_off>:

void led_off(uint8_t pin)
{
 80003b4:	b480      	push	{r7}
 80003b6:	b083      	sub	sp, #12
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	4603      	mov	r3, r0
 80003bc:	71fb      	strb	r3, [r7, #7]
    LED_PORT->ODR &= ~BV(pin);
 80003be:	4b08      	ldr	r3, [pc, #32]	@ (80003e0 <led_off+0x2c>)
 80003c0:	695a      	ldr	r2, [r3, #20]
 80003c2:	79fb      	ldrb	r3, [r7, #7]
 80003c4:	2101      	movs	r1, #1
 80003c6:	fa01 f303 	lsl.w	r3, r1, r3
 80003ca:	43db      	mvns	r3, r3
 80003cc:	4904      	ldr	r1, [pc, #16]	@ (80003e0 <led_off+0x2c>)
 80003ce:	4013      	ands	r3, r2
 80003d0:	614b      	str	r3, [r1, #20]
}
 80003d2:	bf00      	nop
 80003d4:	370c      	adds	r7, #12
 80003d6:	46bd      	mov	sp, r7
 80003d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003dc:	4770      	bx	lr
 80003de:	bf00      	nop
 80003e0:	40020c00 	.word	0x40020c00

080003e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80003e8:	4b05      	ldr	r3, [pc, #20]	@ (8000400 <SystemInit+0x1c>)
 80003ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80003ee:	4a04      	ldr	r2, [pc, #16]	@ (8000400 <SystemInit+0x1c>)
 80003f0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80003f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

  DWT_Init();
 80003f8:	f000 f804 	bl	8000404 <DWT_Init>
}
 80003fc:	bf00      	nop
 80003fe:	bd80      	pop	{r7, pc}
 8000400:	e000ed00 	.word	0xe000ed00

08000404 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8000404:	b480      	push	{r7}
 8000406:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000408:	4b14      	ldr	r3, [pc, #80]	@ (800045c <DWT_Init+0x58>)
 800040a:	68db      	ldr	r3, [r3, #12]
 800040c:	4a13      	ldr	r2, [pc, #76]	@ (800045c <DWT_Init+0x58>)
 800040e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000412:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000414:	4b11      	ldr	r3, [pc, #68]	@ (800045c <DWT_Init+0x58>)
 8000416:	68db      	ldr	r3, [r3, #12]
 8000418:	4a10      	ldr	r2, [pc, #64]	@ (800045c <DWT_Init+0x58>)
 800041a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800041e:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000420:	4b0f      	ldr	r3, [pc, #60]	@ (8000460 <DWT_Init+0x5c>)
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	4a0e      	ldr	r2, [pc, #56]	@ (8000460 <DWT_Init+0x5c>)
 8000426:	f023 0301 	bic.w	r3, r3, #1
 800042a:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 800042c:	4b0c      	ldr	r3, [pc, #48]	@ (8000460 <DWT_Init+0x5c>)
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	4a0b      	ldr	r2, [pc, #44]	@ (8000460 <DWT_Init+0x5c>)
 8000432:	f043 0301 	orr.w	r3, r3, #1
 8000436:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000438:	4b09      	ldr	r3, [pc, #36]	@ (8000460 <DWT_Init+0x5c>)
 800043a:	2200      	movs	r2, #0
 800043c:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 800043e:	bf00      	nop
    __ASM volatile ("NOP");
 8000440:	bf00      	nop
    __ASM volatile ("NOP");
 8000442:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8000444:	4b06      	ldr	r3, [pc, #24]	@ (8000460 <DWT_Init+0x5c>)
 8000446:	685b      	ldr	r3, [r3, #4]
 8000448:	2b00      	cmp	r3, #0
 800044a:	bf0c      	ite	eq
 800044c:	2301      	moveq	r3, #1
 800044e:	2300      	movne	r3, #0
 8000450:	b2db      	uxtb	r3, r3
}
 8000452:	4618      	mov	r0, r3
 8000454:	46bd      	mov	sp, r7
 8000456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045a:	4770      	bx	lr
 800045c:	e000edf0 	.word	0xe000edf0
 8000460:	e0001000 	.word	0xe0001000

08000464 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000464:	480d      	ldr	r0, [pc, #52]	@ (800049c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000466:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000468:	f7ff ffbc 	bl	80003e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800046c:	480c      	ldr	r0, [pc, #48]	@ (80004a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800046e:	490d      	ldr	r1, [pc, #52]	@ (80004a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000470:	4a0d      	ldr	r2, [pc, #52]	@ (80004a8 <LoopForever+0xe>)
  movs r3, #0
 8000472:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000474:	e002      	b.n	800047c <LoopCopyDataInit>

08000476 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000476:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000478:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800047a:	3304      	adds	r3, #4

0800047c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800047c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800047e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000480:	d3f9      	bcc.n	8000476 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000482:	4a0a      	ldr	r2, [pc, #40]	@ (80004ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8000484:	4c0a      	ldr	r4, [pc, #40]	@ (80004b0 <LoopForever+0x16>)
  movs r3, #0
 8000486:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000488:	e001      	b.n	800048e <LoopFillZerobss>

0800048a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800048a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800048c:	3204      	adds	r2, #4

0800048e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800048e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000490:	d3fb      	bcc.n	800048a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000492:	f000 f811 	bl	80004b8 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000496:	f7ff ff2b 	bl	80002f0 <main>

0800049a <LoopForever>:

LoopForever:
  b LoopForever
 800049a:	e7fe      	b.n	800049a <LoopForever>
  ldr   r0, =_estack
 800049c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80004a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004a4:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80004a8:	08000520 	.word	0x08000520
  ldr r2, =_sbss
 80004ac:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80004b0:	20000024 	.word	0x20000024

080004b4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004b4:	e7fe      	b.n	80004b4 <ADC_IRQHandler>
	...

080004b8 <__libc_init_array>:
 80004b8:	b570      	push	{r4, r5, r6, lr}
 80004ba:	4d0d      	ldr	r5, [pc, #52]	@ (80004f0 <__libc_init_array+0x38>)
 80004bc:	4c0d      	ldr	r4, [pc, #52]	@ (80004f4 <__libc_init_array+0x3c>)
 80004be:	1b64      	subs	r4, r4, r5
 80004c0:	10a4      	asrs	r4, r4, #2
 80004c2:	2600      	movs	r6, #0
 80004c4:	42a6      	cmp	r6, r4
 80004c6:	d109      	bne.n	80004dc <__libc_init_array+0x24>
 80004c8:	4d0b      	ldr	r5, [pc, #44]	@ (80004f8 <__libc_init_array+0x40>)
 80004ca:	4c0c      	ldr	r4, [pc, #48]	@ (80004fc <__libc_init_array+0x44>)
 80004cc:	f000 f818 	bl	8000500 <_init>
 80004d0:	1b64      	subs	r4, r4, r5
 80004d2:	10a4      	asrs	r4, r4, #2
 80004d4:	2600      	movs	r6, #0
 80004d6:	42a6      	cmp	r6, r4
 80004d8:	d105      	bne.n	80004e6 <__libc_init_array+0x2e>
 80004da:	bd70      	pop	{r4, r5, r6, pc}
 80004dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80004e0:	4798      	blx	r3
 80004e2:	3601      	adds	r6, #1
 80004e4:	e7ee      	b.n	80004c4 <__libc_init_array+0xc>
 80004e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80004ea:	4798      	blx	r3
 80004ec:	3601      	adds	r6, #1
 80004ee:	e7f2      	b.n	80004d6 <__libc_init_array+0x1e>
 80004f0:	08000518 	.word	0x08000518
 80004f4:	08000518 	.word	0x08000518
 80004f8:	08000518 	.word	0x08000518
 80004fc:	0800051c 	.word	0x0800051c

08000500 <_init>:
 8000500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000502:	bf00      	nop
 8000504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000506:	bc08      	pop	{r3}
 8000508:	469e      	mov	lr, r3
 800050a:	4770      	bx	lr

0800050c <_fini>:
 800050c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800050e:	bf00      	nop
 8000510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000512:	bc08      	pop	{r3}
 8000514:	469e      	mov	lr, r3
 8000516:	4770      	bx	lr
