#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b3de70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b0c320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1b13a90 .functor NOT 1, L_0x1b69b10, C4<0>, C4<0>, C4<0>;
L_0x1b698f0 .functor XOR 2, L_0x1b697b0, L_0x1b69850, C4<00>, C4<00>;
L_0x1b69a00 .functor XOR 2, L_0x1b698f0, L_0x1b69960, C4<00>, C4<00>;
v0x1b66230_0 .net *"_ivl_10", 1 0, L_0x1b69960;  1 drivers
v0x1b66330_0 .net *"_ivl_12", 1 0, L_0x1b69a00;  1 drivers
v0x1b66410_0 .net *"_ivl_2", 1 0, L_0x1b69710;  1 drivers
v0x1b664d0_0 .net *"_ivl_4", 1 0, L_0x1b697b0;  1 drivers
v0x1b665b0_0 .net *"_ivl_6", 1 0, L_0x1b69850;  1 drivers
v0x1b666e0_0 .net *"_ivl_8", 1 0, L_0x1b698f0;  1 drivers
v0x1b667c0_0 .net "a", 0 0, v0x1b64210_0;  1 drivers
v0x1b66860_0 .net "b", 0 0, v0x1b642b0_0;  1 drivers
v0x1b66900_0 .net "c", 0 0, v0x1b64350_0;  1 drivers
v0x1b669a0_0 .var "clk", 0 0;
v0x1b66a40_0 .net "d", 0 0, v0x1b64490_0;  1 drivers
v0x1b66ae0_0 .net "out_pos_dut", 0 0, L_0x1b69540;  1 drivers
v0x1b66b80_0 .net "out_pos_ref", 0 0, L_0x1b681c0;  1 drivers
v0x1b66c20_0 .net "out_sop_dut", 0 0, L_0x1b68a40;  1 drivers
v0x1b66cc0_0 .net "out_sop_ref", 0 0, L_0x1b3f380;  1 drivers
v0x1b66d60_0 .var/2u "stats1", 223 0;
v0x1b66e00_0 .var/2u "strobe", 0 0;
v0x1b66fb0_0 .net "tb_match", 0 0, L_0x1b69b10;  1 drivers
v0x1b67080_0 .net "tb_mismatch", 0 0, L_0x1b13a90;  1 drivers
v0x1b67120_0 .net "wavedrom_enable", 0 0, v0x1b64760_0;  1 drivers
v0x1b671f0_0 .net "wavedrom_title", 511 0, v0x1b64800_0;  1 drivers
L_0x1b69710 .concat [ 1 1 0 0], L_0x1b681c0, L_0x1b3f380;
L_0x1b697b0 .concat [ 1 1 0 0], L_0x1b681c0, L_0x1b3f380;
L_0x1b69850 .concat [ 1 1 0 0], L_0x1b69540, L_0x1b68a40;
L_0x1b69960 .concat [ 1 1 0 0], L_0x1b681c0, L_0x1b3f380;
L_0x1b69b10 .cmp/eeq 2, L_0x1b69710, L_0x1b69a00;
S_0x1b107c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1b0c320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1b13e70 .functor AND 1, v0x1b64350_0, v0x1b64490_0, C4<1>, C4<1>;
L_0x1b14250 .functor NOT 1, v0x1b64210_0, C4<0>, C4<0>, C4<0>;
L_0x1b14630 .functor NOT 1, v0x1b642b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b148b0 .functor AND 1, L_0x1b14250, L_0x1b14630, C4<1>, C4<1>;
L_0x1b2baf0 .functor AND 1, L_0x1b148b0, v0x1b64350_0, C4<1>, C4<1>;
L_0x1b3f380 .functor OR 1, L_0x1b13e70, L_0x1b2baf0, C4<0>, C4<0>;
L_0x1b67640 .functor NOT 1, v0x1b642b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b676b0 .functor OR 1, L_0x1b67640, v0x1b64490_0, C4<0>, C4<0>;
L_0x1b677c0 .functor AND 1, v0x1b64350_0, L_0x1b676b0, C4<1>, C4<1>;
L_0x1b67880 .functor NOT 1, v0x1b64210_0, C4<0>, C4<0>, C4<0>;
L_0x1b67950 .functor OR 1, L_0x1b67880, v0x1b642b0_0, C4<0>, C4<0>;
L_0x1b679c0 .functor AND 1, L_0x1b677c0, L_0x1b67950, C4<1>, C4<1>;
L_0x1b67b40 .functor NOT 1, v0x1b642b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b67bb0 .functor OR 1, L_0x1b67b40, v0x1b64490_0, C4<0>, C4<0>;
L_0x1b67ad0 .functor AND 1, v0x1b64350_0, L_0x1b67bb0, C4<1>, C4<1>;
L_0x1b67d40 .functor NOT 1, v0x1b64210_0, C4<0>, C4<0>, C4<0>;
L_0x1b67e40 .functor OR 1, L_0x1b67d40, v0x1b64490_0, C4<0>, C4<0>;
L_0x1b67f00 .functor AND 1, L_0x1b67ad0, L_0x1b67e40, C4<1>, C4<1>;
L_0x1b680b0 .functor XNOR 1, L_0x1b679c0, L_0x1b67f00, C4<0>, C4<0>;
v0x1b133c0_0 .net *"_ivl_0", 0 0, L_0x1b13e70;  1 drivers
v0x1b137c0_0 .net *"_ivl_12", 0 0, L_0x1b67640;  1 drivers
v0x1b13ba0_0 .net *"_ivl_14", 0 0, L_0x1b676b0;  1 drivers
v0x1b13f80_0 .net *"_ivl_16", 0 0, L_0x1b677c0;  1 drivers
v0x1b14360_0 .net *"_ivl_18", 0 0, L_0x1b67880;  1 drivers
v0x1b14740_0 .net *"_ivl_2", 0 0, L_0x1b14250;  1 drivers
v0x1b149c0_0 .net *"_ivl_20", 0 0, L_0x1b67950;  1 drivers
v0x1b62780_0 .net *"_ivl_24", 0 0, L_0x1b67b40;  1 drivers
v0x1b62860_0 .net *"_ivl_26", 0 0, L_0x1b67bb0;  1 drivers
v0x1b62940_0 .net *"_ivl_28", 0 0, L_0x1b67ad0;  1 drivers
v0x1b62a20_0 .net *"_ivl_30", 0 0, L_0x1b67d40;  1 drivers
v0x1b62b00_0 .net *"_ivl_32", 0 0, L_0x1b67e40;  1 drivers
v0x1b62be0_0 .net *"_ivl_36", 0 0, L_0x1b680b0;  1 drivers
L_0x7f202b5c2018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1b62ca0_0 .net *"_ivl_38", 0 0, L_0x7f202b5c2018;  1 drivers
v0x1b62d80_0 .net *"_ivl_4", 0 0, L_0x1b14630;  1 drivers
v0x1b62e60_0 .net *"_ivl_6", 0 0, L_0x1b148b0;  1 drivers
v0x1b62f40_0 .net *"_ivl_8", 0 0, L_0x1b2baf0;  1 drivers
v0x1b63020_0 .net "a", 0 0, v0x1b64210_0;  alias, 1 drivers
v0x1b630e0_0 .net "b", 0 0, v0x1b642b0_0;  alias, 1 drivers
v0x1b631a0_0 .net "c", 0 0, v0x1b64350_0;  alias, 1 drivers
v0x1b63260_0 .net "d", 0 0, v0x1b64490_0;  alias, 1 drivers
v0x1b63320_0 .net "out_pos", 0 0, L_0x1b681c0;  alias, 1 drivers
v0x1b633e0_0 .net "out_sop", 0 0, L_0x1b3f380;  alias, 1 drivers
v0x1b634a0_0 .net "pos0", 0 0, L_0x1b679c0;  1 drivers
v0x1b63560_0 .net "pos1", 0 0, L_0x1b67f00;  1 drivers
L_0x1b681c0 .functor MUXZ 1, L_0x7f202b5c2018, L_0x1b679c0, L_0x1b680b0, C4<>;
S_0x1b636e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1b0c320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1b64210_0 .var "a", 0 0;
v0x1b642b0_0 .var "b", 0 0;
v0x1b64350_0 .var "c", 0 0;
v0x1b643f0_0 .net "clk", 0 0, v0x1b669a0_0;  1 drivers
v0x1b64490_0 .var "d", 0 0;
v0x1b64580_0 .var/2u "fail", 0 0;
v0x1b64620_0 .var/2u "fail1", 0 0;
v0x1b646c0_0 .net "tb_match", 0 0, L_0x1b69b10;  alias, 1 drivers
v0x1b64760_0 .var "wavedrom_enable", 0 0;
v0x1b64800_0 .var "wavedrom_title", 511 0;
E_0x1b1f3b0/0 .event negedge, v0x1b643f0_0;
E_0x1b1f3b0/1 .event posedge, v0x1b643f0_0;
E_0x1b1f3b0 .event/or E_0x1b1f3b0/0, E_0x1b1f3b0/1;
S_0x1b63a10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1b636e0;
 .timescale -12 -12;
v0x1b63c50_0 .var/2s "i", 31 0;
E_0x1b1f250 .event posedge, v0x1b643f0_0;
S_0x1b63d50 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1b636e0;
 .timescale -12 -12;
v0x1b63f50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b64030 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1b636e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b649e0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1b0c320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1b68370 .functor AND 1, v0x1b64350_0, v0x1b64490_0, C4<1>, C4<1>;
L_0x1b68870 .functor AND 1, L_0x1b68620, L_0x1b686c0, C4<1>, C4<1>;
L_0x1b68980 .functor AND 1, L_0x1b68870, v0x1b64350_0, C4<1>, C4<1>;
L_0x1b68a40 .functor OR 1, L_0x1b68370, L_0x1b68980, C4<0>, C4<0>;
L_0x1b68c40 .functor OR 1, L_0x1b68ba0, v0x1b64490_0, C4<0>, C4<0>;
L_0x1b68d00 .functor AND 1, v0x1b64350_0, L_0x1b68c40, C4<1>, C4<1>;
L_0x1b68fe0 .functor OR 1, L_0x1b68e00, v0x1b642b0_0, C4<0>, C4<0>;
L_0x1b690a0 .functor OR 1, L_0x1b68d00, L_0x1b68fe0, C4<0>, C4<0>;
L_0x1b692a0 .functor OR 1, L_0x1b69200, v0x1b64490_0, C4<0>, C4<0>;
L_0x1b69360 .functor AND 1, v0x1b64350_0, L_0x1b692a0, C4<1>, C4<1>;
L_0x1b69480 .functor XNOR 1, L_0x1b690a0, L_0x1b69360, C4<0>, C4<0>;
v0x1b64ba0_0 .net *"_ivl_13", 0 0, L_0x1b68ba0;  1 drivers
v0x1b64c60_0 .net *"_ivl_14", 0 0, L_0x1b68c40;  1 drivers
v0x1b64d40_0 .net *"_ivl_16", 0 0, L_0x1b68d00;  1 drivers
v0x1b64e30_0 .net *"_ivl_19", 0 0, L_0x1b68e00;  1 drivers
v0x1b64ef0_0 .net *"_ivl_20", 0 0, L_0x1b68fe0;  1 drivers
v0x1b65020_0 .net *"_ivl_25", 0 0, L_0x1b69200;  1 drivers
v0x1b650e0_0 .net *"_ivl_26", 0 0, L_0x1b692a0;  1 drivers
v0x1b651c0_0 .net *"_ivl_3", 0 0, L_0x1b68620;  1 drivers
v0x1b65280_0 .net *"_ivl_30", 0 0, L_0x1b69480;  1 drivers
L_0x7f202b5c2060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1b653d0_0 .net *"_ivl_32", 0 0, L_0x7f202b5c2060;  1 drivers
v0x1b654b0_0 .net *"_ivl_5", 0 0, L_0x1b686c0;  1 drivers
v0x1b65570_0 .net *"_ivl_6", 0 0, L_0x1b68870;  1 drivers
v0x1b65650_0 .net "a", 0 0, v0x1b64210_0;  alias, 1 drivers
v0x1b656f0_0 .net "b", 0 0, v0x1b642b0_0;  alias, 1 drivers
v0x1b657e0_0 .net "c", 0 0, v0x1b64350_0;  alias, 1 drivers
v0x1b658d0_0 .net "d", 0 0, v0x1b64490_0;  alias, 1 drivers
v0x1b659c0_0 .net "out_pos", 0 0, L_0x1b69540;  alias, 1 drivers
v0x1b65b90_0 .net "out_sop", 0 0, L_0x1b68a40;  alias, 1 drivers
v0x1b65c50_0 .net "pos0", 0 0, L_0x1b690a0;  1 drivers
v0x1b65d10_0 .net "pos1", 0 0, L_0x1b69360;  1 drivers
v0x1b65dd0_0 .net "sop0", 0 0, L_0x1b68370;  1 drivers
v0x1b65e90_0 .net "sop1", 0 0, L_0x1b68980;  1 drivers
L_0x1b68620 .reduce/nor v0x1b64210_0;
L_0x1b686c0 .reduce/nor v0x1b642b0_0;
L_0x1b68ba0 .reduce/nor v0x1b642b0_0;
L_0x1b68e00 .reduce/nor v0x1b64210_0;
L_0x1b69200 .reduce/nor v0x1b64210_0;
L_0x1b69540 .functor MUXZ 1, L_0x7f202b5c2060, L_0x1b690a0, L_0x1b69480, C4<>;
S_0x1b66010 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1b0c320;
 .timescale -12 -12;
E_0x1b089f0 .event anyedge, v0x1b66e00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b66e00_0;
    %nor/r;
    %assign/vec4 v0x1b66e00_0, 0;
    %wait E_0x1b089f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b636e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b64580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b64620_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1b636e0;
T_4 ;
    %wait E_0x1b1f3b0;
    %load/vec4 v0x1b646c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b64580_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1b636e0;
T_5 ;
    %wait E_0x1b1f250;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b64490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b64350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b642b0_0, 0;
    %assign/vec4 v0x1b64210_0, 0;
    %wait E_0x1b1f250;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b64490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b64350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b642b0_0, 0;
    %assign/vec4 v0x1b64210_0, 0;
    %wait E_0x1b1f250;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b64490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b64350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b642b0_0, 0;
    %assign/vec4 v0x1b64210_0, 0;
    %wait E_0x1b1f250;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b64490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b64350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b642b0_0, 0;
    %assign/vec4 v0x1b64210_0, 0;
    %wait E_0x1b1f250;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b64490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b64350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b642b0_0, 0;
    %assign/vec4 v0x1b64210_0, 0;
    %wait E_0x1b1f250;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b64490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b64350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b642b0_0, 0;
    %assign/vec4 v0x1b64210_0, 0;
    %wait E_0x1b1f250;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b64490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b64350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b642b0_0, 0;
    %assign/vec4 v0x1b64210_0, 0;
    %wait E_0x1b1f250;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b64490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b64350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b642b0_0, 0;
    %assign/vec4 v0x1b64210_0, 0;
    %wait E_0x1b1f250;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b64490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b64350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b642b0_0, 0;
    %assign/vec4 v0x1b64210_0, 0;
    %wait E_0x1b1f250;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b64490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b64350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b642b0_0, 0;
    %assign/vec4 v0x1b64210_0, 0;
    %wait E_0x1b1f250;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b64490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b64350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b642b0_0, 0;
    %assign/vec4 v0x1b64210_0, 0;
    %wait E_0x1b1f250;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b64490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b64350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b642b0_0, 0;
    %assign/vec4 v0x1b64210_0, 0;
    %wait E_0x1b1f250;
    %load/vec4 v0x1b64580_0;
    %store/vec4 v0x1b64620_0, 0, 1;
    %fork t_1, S_0x1b63a10;
    %jmp t_0;
    .scope S_0x1b63a10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b63c50_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1b63c50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1b1f250;
    %load/vec4 v0x1b63c50_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b64490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b64350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b642b0_0, 0;
    %assign/vec4 v0x1b64210_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b63c50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1b63c50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1b636e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b1f3b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b64490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b64350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b642b0_0, 0;
    %assign/vec4 v0x1b64210_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1b64580_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1b64620_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1b0c320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b669a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b66e00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1b0c320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b669a0_0;
    %inv;
    %store/vec4 v0x1b669a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1b0c320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b643f0_0, v0x1b67080_0, v0x1b667c0_0, v0x1b66860_0, v0x1b66900_0, v0x1b66a40_0, v0x1b66cc0_0, v0x1b66c20_0, v0x1b66b80_0, v0x1b66ae0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1b0c320;
T_9 ;
    %load/vec4 v0x1b66d60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1b66d60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b66d60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1b66d60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1b66d60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b66d60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1b66d60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b66d60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b66d60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b66d60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1b0c320;
T_10 ;
    %wait E_0x1b1f3b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b66d60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b66d60_0, 4, 32;
    %load/vec4 v0x1b66fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1b66d60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b66d60_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b66d60_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b66d60_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1b66cc0_0;
    %load/vec4 v0x1b66cc0_0;
    %load/vec4 v0x1b66c20_0;
    %xor;
    %load/vec4 v0x1b66cc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1b66d60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b66d60_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1b66d60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b66d60_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1b66b80_0;
    %load/vec4 v0x1b66b80_0;
    %load/vec4 v0x1b66ae0_0;
    %xor;
    %load/vec4 v0x1b66b80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1b66d60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b66d60_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1b66d60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b66d60_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/machine/ece241_2013_q2/iter0/response2/top_module.sv";
