// Seed: 3993070152
macromodule module_0;
  assign id_1 = 1'd0;
  assign id_1 = id_1;
  wire id_2;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    output wand id_2,
    output wire id_3
);
  module_0();
endmodule
module module_2 (
    input wire id_0,
    output supply0 id_1,
    output supply0 id_2,
    input uwire id_3,
    input supply1 id_4,
    output wand id_5
    , id_7, id_8
);
  wire id_9;
  module_0();
  supply1 id_10 = id_3;
endmodule
module module_3 (
    output supply0 id_0,
    input wire id_1,
    input logic id_2,
    input tri0 id_3
    , id_18,
    input wor id_4,
    output tri1 id_5,
    output tri id_6,
    output uwire id_7,
    input logic id_8,
    output wire id_9,
    input wand id_10,
    input tri0 id_11,
    output tri id_12,
    input logic id_13,
    output logic id_14,
    input wand id_15,
    input tri0 id_16
);
  always
    if (id_4) assign id_0 = id_2;
    else id_18 <= id_13;
  supply1 id_19;
  tri1 id_20, id_21;
  module_0();
  for (id_22 = id_20 * 1'b0 !== 1; id_18; id_9 = 1) assign id_18 = id_8;
  assign id_19 = id_20 < id_10;
  initial @(posedge 1'b0) wait (id_13) if (id_10) id_5 = 1;
  assign id_0 = id_19;
  assign #id_23 id_14 = id_13;
  wire id_24;
  nor (
      id_0,
      id_1,
      id_10,
      id_11,
      id_13,
      id_15,
      id_16,
      id_18,
      id_19,
      id_2,
      id_20,
      id_21,
      id_3,
      id_4,
      id_8
  );
endmodule
