#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Mon Mar  8 14:38:23 2021
# Process ID: 2274
# Current directory: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex
# Command line: vivado tri_mode_ethernet_mac_0_ex.xpr
# Log file: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/vivado.log
# Journal file: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/vivado.jou
#-----------------------------------------------------------
start_gui
open_project tri_mode_ethernet_mac_0_ex.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 6483.102 ; gain = 192.168 ; free physical = 4641 ; free virtual = 8206
update_compile_order -fileset sources_1
set_property top tri_mode_ethernet_mac_0_example_design_ddr [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'demo_tb_integration' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj demo_tb_integration_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/FW_FP_Converter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FW_FP_Converter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_NN
INFO: [VRFC 10-311] analyzing module FC_Neuron
INFO: [VRFC 10-311] analyzing module Hard_Threshold
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_write_register_little_endian
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_checksum.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipv4_checksum_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/util/rtl/util.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sync_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/demo_tb_integration.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_tb_integration
xvhdl --incr --relax -prj demo_tb_integration_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L tri_mode_ethernet_mac_v9_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_integration_behav xil_defaultlib.demo_tb_integration xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'BYTE_NUM' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'BYTE_NUM' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'BYTE_NUM' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:278]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package tri_mode_ethernet_mac_v9_0_13.tx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.common_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ptp_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.rx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ethernet_statistics_pack
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_signed
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_pkg
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv_co...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_pkg
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_frame_ty...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.BUFGCE
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_sync_blo...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_reset_sy...
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_clk_wiz
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi_lite...
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFR_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_mii_if_d...
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=11...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_min_size=...]
Compiling architecture rtl of entity xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lite_ipif_top [tri_mode_ethernet_mac_0_axi4_lit...]
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lit...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_vector_d...
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ip...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module unisims_ver.LUT4
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_pf...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structural of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_block [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC8CE [cc8ce_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC2CE [cc2ce_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC_64_32 [crc_64_32_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC32_8 [crc32_8_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.TX_STATE_MACH [\TX_STATE_MACH(c_half_duplex=fal...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx [\tri_mode_ethernet_mac_v9_0_13_t...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.STATE_MACHINES [state_machines_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.DECODE_FRAME [decode_frame_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.PARAM_CHECK [param_check_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx [\tri_mode_ethernet_mac_v9_0_13_r...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_mi...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ma...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_in...
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.increment_controller [increment_controller_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.pre_accumulator [pre_accumulator_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_statistics_core [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module unisims_ver.RAM64X1D
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRL16E_default
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13(C_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_block
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_support
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_bram_tdp...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_tx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_rx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_ten_100_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_fifo_blo...
Compiling module xil_defaultlib.counter_sync_reset
Compiling module xil_defaultlib.ipv4_checksum_calculator
Compiling module xil_defaultlib.ip_packet_tx_default
Compiling module xil_defaultlib.counter_sync_reset(SIZE=16)
Compiling module xil_defaultlib.byte_write_register_little_endia...
Compiling module xil_defaultlib.byte_write_register_little_endia...
Compiling module xil_defaultlib.byte_write_register_little_endia...
Compiling module xil_defaultlib.ip_packet_rx(USER_DATA_BYTES=26)
Compiling module xil_defaultlib.ip_layer(USER_DATA_BYTES=26)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_nc_arch of entity xil_defaultlib.Mult_Add_NC [mult_add_nc_default]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_col_arch of entity xil_defaultlib.Mult_Add_COL [mult_add_col_default]
Compiling module xil_defaultlib.FW_FP_Converter(NUM_P=48)
Compiling module xil_defaultlib.Hard_Threshold
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.FC_Neuron(weights='{18'sb0100000...
Compiling module xil_defaultlib.XOR_NN
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.demo_tb_integration
Compiling module xil_defaultlib.glbl
Built simulation snapshot demo_tb_integration_behav

****** Webtalk v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/xsim.dir/demo_tb_integration_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar  8 14:41:27 2021...
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 6640.648 ; gain = 0.000 ; free physical = 4398 ; free virtual = 8119
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "demo_tb_integration_behav -key {Behavioral:sim_1:Functional:demo_tb_integration} -tclbatch {demo_tb_integration.tcl} -view {/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg
source demo_tb_integration.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 680000ns
** Note: Resetting core...
** Note: Timing checks are valid
Checking Rx Frame 0:
Checking Frame 0:
Checking Rx Frame 0:
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 100M ... 
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
Checking Frame 0:
** Note: Programming MAC speed
** Note: Checking for PHY
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Setting MDC Frequency to 2.5MHZ....
** Note: Disabling Flow control....
** Note: Configuring FRAME FILTER 1 ...
** Note: Configuring FRAME FILTER mask 1 ...
** Note: Configuring FRAME FILTER 2 ...
** Note: Configuring FRAME FILTER mask 2 ...
** Note: Configuring FRAME FILTER 3 ...
** Note: Configuring FRAME FILTER mask 3 ...
Tx/Rx Stimulus: sending 5 frames at 10M ... 
Done sending frames!
** Note: Comparing Transmitted Frame with Injected Frame
Test completed successfully
Simulation Stopped
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 6735.703 ; gain = 57.727 ; free physical = 4277 ; free virtual = 8026
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 6735.703 ; gain = 95.055 ; free physical = 4277 ; free virtual = 8026
INFO: [USF-XSim-96] XSim completed. Design snapshot 'demo_tb_integration_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 680000ns
launch_simulation: Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 6735.703 ; gain = 95.055 ; free physical = 4277 ; free virtual = 8026
open_run impl_1
INFO: [Netlist 29-17] Analyzing 898 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clocking_wizard/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_dv' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_er' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[2]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[3]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_en' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_en' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_er' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_er' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[2]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[2]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[3]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[3]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.93 . Memory (MB): peak = 7562.340 ; gain = 16.672 ; free physical = 3385 ; free virtual = 7203
Restored from archive | CPU: 0.930000 secs | Memory: 17.034500 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.93 . Memory (MB): peak = 7562.340 ; gain = 16.672 ; free physical = 3385 ; free virtual = 7203
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7562.340 ; gain = 0.000 ; free physical = 3388 ; free virtual = 7206
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 499 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 344 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 137 instances
  RAM64X1S => RAM64X1S (RAMS64E): 11 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 7735.172 ; gain = 985.441 ; free physical = 3278 ; free virtual = 7100
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 7735.172 ; gain = 0.000 ; free physical = 3155 ; free virtual = 6978
close_design
