
*** Running vivado
    with args -log soc_intc_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source soc_intc_wrapper.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Sep 12 10:37:27 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source soc_intc_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1486.066 ; gain = 45.840 ; free physical = 1691 ; free virtual = 11276
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/psh/work/ip_repo/myip_pwm_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/psh/work/ip_repo/myip_stop_watch_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/psh/work/ip_repo/myip_iic_txtlcd_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/psh/work/ip_repo/myip_dht11_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/psh/work/ip_repo/myip_fnd_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/psh/work/ip_repo/myip_fnd_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/psh/work/ip_repo/myip_fnd_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/psh/tools/Vivado/2024.2/data/ip'.
Command: link_design -top soc_intc_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 1717.316 ; gain = 0.000 ; free physical = 1462 ; free virtual = 11053
INFO: [Netlist 29-17] Analyzing 300 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_proc_sys_reset_0_0/soc_intc_proc_sys_reset_0_0_board.xdc] for cell 'soc_intc_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_proc_sys_reset_0_0/soc_intc_proc_sys_reset_0_0_board.xdc] for cell 'soc_intc_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_proc_sys_reset_0_0/soc_intc_proc_sys_reset_0_0.xdc] for cell 'soc_intc_i/proc_sys_reset_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_proc_sys_reset_0_0/soc_intc_proc_sys_reset_0_0.xdc:50]
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_proc_sys_reset_0_0/soc_intc_proc_sys_reset_0_0.xdc] for cell 'soc_intc_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_clk_wiz_0/soc_intc_clk_wiz_0_board.xdc] for cell 'soc_intc_i/clk_wiz/inst'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_clk_wiz_0/soc_intc_clk_wiz_0_board.xdc] for cell 'soc_intc_i/clk_wiz/inst'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_clk_wiz_0/soc_intc_clk_wiz_0.xdc] for cell 'soc_intc_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_clk_wiz_0/soc_intc_clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_clk_wiz_0/soc_intc_clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2436.609 ; gain = 489.734 ; free physical = 902 ; free virtual = 10501
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_clk_wiz_0/soc_intc_clk_wiz_0.xdc] for cell 'soc_intc_i/clk_wiz/inst'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_microblaze_riscv_0_0/soc_intc_microblaze_riscv_0_0.xdc] for cell 'soc_intc_i/microblaze_riscv_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_microblaze_riscv_0_0/soc_intc_microblaze_riscv_0_0.xdc] for cell 'soc_intc_i/microblaze_riscv_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_microblaze_riscv_0_axi_intc_1/soc_intc_microblaze_riscv_0_axi_intc_1.xdc] for cell 'soc_intc_i/microblaze_riscv_0_axi_intc/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_microblaze_riscv_0_axi_intc_1/soc_intc_microblaze_riscv_0_axi_intc_1.xdc] for cell 'soc_intc_i/microblaze_riscv_0_axi_intc/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_axi_uartlite_0_0/soc_intc_axi_uartlite_0_0_board.xdc] for cell 'soc_intc_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_axi_uartlite_0_0/soc_intc_axi_uartlite_0_0_board.xdc] for cell 'soc_intc_i/axi_uartlite_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_axi_uartlite_0_0/soc_intc_axi_uartlite_0_0.xdc] for cell 'soc_intc_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_axi_uartlite_0_0/soc_intc_axi_uartlite_0_0.xdc] for cell 'soc_intc_i/axi_uartlite_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_axi_gpio_0_0/soc_intc_axi_gpio_0_0_board.xdc] for cell 'soc_intc_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_axi_gpio_0_0/soc_intc_axi_gpio_0_0_board.xdc] for cell 'soc_intc_i/axi_gpio_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_axi_gpio_0_0/soc_intc_axi_gpio_0_0.xdc] for cell 'soc_intc_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_axi_gpio_0_0/soc_intc_axi_gpio_0_0.xdc] for cell 'soc_intc_i/axi_gpio_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_0[0]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[1]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[2]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[3]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[4]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[5]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[6]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[7]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[8]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[9]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[10]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[11]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[12]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[13]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[14]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[15]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[0]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[1]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[2]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[3]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[4]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[5]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[6]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[7]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com_0[0]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com_0[1]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com_0[2]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com_0[3]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pwm_0'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_rtl_scl_io'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_rtl_sda_io'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dip_switches_16bits_tri_i[0]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dip_switches_16bits_tri_i[1]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dip_switches_16bits_tri_i[2]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dip_switches_16bits_tri_i[3]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_microblaze_riscv_0_axi_intc_1/soc_intc_microblaze_riscv_0_axi_intc_1_clocks.xdc] for cell 'soc_intc_i/microblaze_riscv_0_axi_intc/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_microblaze_riscv_0_axi_intc_1/soc_intc_microblaze_riscv_0_axi_intc_1_clocks.xdc] for cell 'soc_intc_i/microblaze_riscv_0_axi_intc/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_mdm_1_2/soc_intc_mdm_1_2.xdc] for cell 'soc_intc_i/mdm_1/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_mdm_1_2/soc_intc_mdm_1_2.xdc] for cell 'soc_intc_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'soc_intc_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/psh/work/project_9/project_9.gen/sources_1/bd/soc_intc/ip/soc_intc_microblaze_riscv_0_0/data/riscv_bootloop.elf 
INFO: [Project 1-1687] 1 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2436.609 ; gain = 0.000 ; free physical = 896 ; free virtual = 10495
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

19 Infos, 37 Warnings, 35 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2436.609 ; gain = 910.363 ; free physical = 896 ; free virtual = 10495
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2488.969 ; gain = 52.359 ; free physical = 835 ; free virtual = 10434

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 28a0cb63f

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2491.938 ; gain = 2.969 ; free physical = 834 ; free virtual = 10434

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 28a0cb63f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2803.836 ; gain = 0.000 ; free physical = 511 ; free virtual = 10110

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 28a0cb63f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2803.836 ; gain = 0.000 ; free physical = 511 ; free virtual = 10110
Phase 1 Initialization | Checksum: 28a0cb63f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2803.836 ; gain = 0.000 ; free physical = 511 ; free virtual = 10110

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 28a0cb63f

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2803.836 ; gain = 0.000 ; free physical = 511 ; free virtual = 10110

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 28a0cb63f

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2803.836 ; gain = 0.000 ; free physical = 511 ; free virtual = 10110
Phase 2 Timer Update And Timing Data Collection | Checksum: 28a0cb63f

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2803.836 ; gain = 0.000 ; free physical = 511 ; free virtual = 10110

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 51 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1327bb169

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2803.836 ; gain = 0.000 ; free physical = 511 ; free virtual = 10111
Retarget | Checksum: 1327bb169
INFO: [Opt 31-389] Phase Retarget created 71 cells and removed 172 cells
INFO: [Opt 31-1021] In phase Retarget, 7 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 12317ab7b

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2803.836 ; gain = 0.000 ; free physical = 511 ; free virtual = 10111
Constant propagation | Checksum: 12317ab7b
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 10 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2803.836 ; gain = 0.000 ; free physical = 511 ; free virtual = 10111
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.836 ; gain = 0.000 ; free physical = 511 ; free virtual = 10111
Phase 5 Sweep | Checksum: 12f0407e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2803.836 ; gain = 0.000 ; free physical = 511 ; free virtual = 10111
Sweep | Checksum: 12f0407e7
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 25 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 12f0407e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2835.852 ; gain = 32.016 ; free physical = 511 ; free virtual = 10110
BUFG optimization | Checksum: 12f0407e7
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 12f0407e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2835.852 ; gain = 32.016 ; free physical = 511 ; free virtual = 10110
Shift Register Optimization | Checksum: 12f0407e7
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 12f0407e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2835.852 ; gain = 32.016 ; free physical = 511 ; free virtual = 10110
Post Processing Netlist | Checksum: 12f0407e7
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1995c0acc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2835.852 ; gain = 32.016 ; free physical = 511 ; free virtual = 10110

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2835.852 ; gain = 0.000 ; free physical = 511 ; free virtual = 10110
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1995c0acc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2835.852 ; gain = 32.016 ; free physical = 511 ; free virtual = 10110
Phase 9 Finalization | Checksum: 1995c0acc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2835.852 ; gain = 32.016 ; free physical = 511 ; free virtual = 10110
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              71  |             172  |                                              7  |
|  Constant propagation         |              10  |              10  |                                              1  |
|  Sweep                        |               2  |              25  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1995c0acc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2835.852 ; gain = 32.016 ; free physical = 511 ; free virtual = 10110

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 1995c0acc

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 372 ; free virtual = 9973
Ending Power Optimization Task | Checksum: 1995c0acc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3105.758 ; gain = 269.906 ; free physical = 372 ; free virtual = 9973

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1995c0acc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 372 ; free virtual = 9973

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 372 ; free virtual = 9973
Ending Netlist Obfuscation Task | Checksum: 1995c0acc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 372 ; free virtual = 9973
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 37 Warnings, 35 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3105.758 ; gain = 669.148 ; free physical = 372 ; free virtual = 9973
INFO: [Vivado 12-24828] Executing command : report_drc -file soc_intc_wrapper_drc_opted.rpt -pb soc_intc_wrapper_drc_opted.pb -rpx soc_intc_wrapper_drc_opted.rpx
Command: report_drc -file soc_intc_wrapper_drc_opted.rpt -pb soc_intc_wrapper_drc_opted.pb -rpx soc_intc_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/work/project_9/project_9.runs/impl_1/soc_intc_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 349 ; free virtual = 9951
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 349 ; free virtual = 9951
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 348 ; free virtual = 9951
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 348 ; free virtual = 9951
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 348 ; free virtual = 9951
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 348 ; free virtual = 9951
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 348 ; free virtual = 9951
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/soc_intc_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 333 ; free virtual = 9937
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1210a382c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 333 ; free virtual = 9937
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 333 ; free virtual = 9937

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2524571c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 333 ; free virtual = 9941

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2dd0f0d73

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 323 ; free virtual = 9932

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2dd0f0d73

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 323 ; free virtual = 9932
Phase 1 Placer Initialization | Checksum: 2dd0f0d73

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 323 ; free virtual = 9932

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 33b38b166

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 347 ; free virtual = 9957

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 26d37c9cc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 347 ; free virtual = 9957

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 26d37c9cc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 347 ; free virtual = 9957

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 289693bd0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 388 ; free virtual = 9999

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 21680df5b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 385 ; free virtual = 9996

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 13 LUTNM shape to break, 179 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 13, two critical 0, total 13, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 83 nets or LUTs. Breaked 13 LUTs, combined 70 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 377 ; free virtual = 9990

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           13  |             70  |                    83  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           13  |             70  |                    83  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1923ae820

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 377 ; free virtual = 9990
Phase 2.5 Global Place Phase2 | Checksum: 242d1282b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 380 ; free virtual = 9994
Phase 2 Global Placement | Checksum: 242d1282b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 380 ; free virtual = 9994

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ed1920bf

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 372 ; free virtual = 9985

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f81f576d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 372 ; free virtual = 9985

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ac88e378

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 371 ; free virtual = 9985

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 28c673e3f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 371 ; free virtual = 9985

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1bbc01a92

Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 351 ; free virtual = 9965

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2608e2f6e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 343 ; free virtual = 9957

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 24165c213

Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 343 ; free virtual = 9957

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2301191e1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 343 ; free virtual = 9957

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 163459485

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 335 ; free virtual = 9949
Phase 3 Detail Placement | Checksum: 163459485

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 335 ; free virtual = 9949

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12cdfc5c5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.595 | TNS=-0.978 |
Phase 1 Physical Synthesis Initialization | Checksum: 1015b5d83

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 336 ; free virtual = 9949
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 151f9bcea

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 336 ; free virtual = 9949
Phase 4.1.1.1 BUFG Insertion | Checksum: 12cdfc5c5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:13 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 336 ; free virtual = 9949

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.501. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 15985439c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:16 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 333 ; free virtual = 9947

Time (s): cpu = 00:00:45 ; elapsed = 00:00:16 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 333 ; free virtual = 9947
Phase 4.1 Post Commit Optimization | Checksum: 15985439c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:16 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 333 ; free virtual = 9947

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15985439c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:16 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 333 ; free virtual = 9947

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 15985439c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:16 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 333 ; free virtual = 9947
Phase 4.3 Placer Reporting | Checksum: 15985439c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:16 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 333 ; free virtual = 9947

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 333 ; free virtual = 9947

Time (s): cpu = 00:00:45 ; elapsed = 00:00:16 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 333 ; free virtual = 9947
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14005fc3f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:16 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 333 ; free virtual = 9947
Ending Placer Task | Checksum: 11dc6728d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:16 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 333 ; free virtual = 9947
93 Infos, 37 Warnings, 35 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:17 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 333 ; free virtual = 9947
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file soc_intc_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 310 ; free virtual = 9923
INFO: [Vivado 12-24828] Executing command : report_io -file soc_intc_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 292 ; free virtual = 9906
INFO: [Vivado 12-24828] Executing command : report_utilization -file soc_intc_wrapper_utilization_placed.rpt -pb soc_intc_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 296 ; free virtual = 9910
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 292 ; free virtual = 9913
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 292 ; free virtual = 9913
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 292 ; free virtual = 9913
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 292 ; free virtual = 9913
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 292 ; free virtual = 9914
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 292 ; free virtual = 9914
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/soc_intc_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 293 ; free virtual = 9909
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.501 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 37 Warnings, 35 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 292 ; free virtual = 9909
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 288 ; free virtual = 9911
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 288 ; free virtual = 9911
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 288 ; free virtual = 9911
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 288 ; free virtual = 9911
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 286 ; free virtual = 9910
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 286 ; free virtual = 9910
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/soc_intc_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 60f2ae2b ConstDB: 0 ShapeSum: 1c52680b RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 62fd0902 | NumContArr: ddd9d4fb | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2c628d337

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 185 ; free virtual = 9814

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2c628d337

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 187 ; free virtual = 9815

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2c628d337

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 187 ; free virtual = 9816
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2ab70a7ee

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 300 ; free virtual = 9929
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.879  | TNS=0.000  | WHS=-0.239 | THS=-29.761|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00661724 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4556
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4556
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2078d6975

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 304 ; free virtual = 9933

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2078d6975

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 304 ; free virtual = 9933

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1fbff54f6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 245 ; free virtual = 9829
Phase 4 Initial Routing | Checksum: 1fbff54f6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 3105.758 ; gain = 0.000 ; free physical = 245 ; free virtual = 9829

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1165
 Number of Nodes with overlaps = 267
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.002 | TNS=-0.002 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 15bb97f2b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 3111.730 ; gain = 5.973 ; free physical = 236 ; free virtual = 9820

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 109
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.103  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1c310cf87

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 3111.730 ; gain = 5.973 ; free physical = 236 ; free virtual = 9821
Phase 5 Rip-up And Reroute | Checksum: 1c310cf87

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 3111.730 ; gain = 5.973 ; free physical = 236 ; free virtual = 9821

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1c310cf87

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 3111.730 ; gain = 5.973 ; free physical = 236 ; free virtual = 9821

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1c310cf87

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 3111.730 ; gain = 5.973 ; free physical = 236 ; free virtual = 9821
Phase 6 Delay and Skew Optimization | Checksum: 1c310cf87

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 3111.730 ; gain = 5.973 ; free physical = 236 ; free virtual = 9821

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.110  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 230e24249

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 3111.730 ; gain = 5.973 ; free physical = 236 ; free virtual = 9821
Phase 7 Post Hold Fix | Checksum: 230e24249

Time (s): cpu = 00:00:53 ; elapsed = 00:00:31 . Memory (MB): peak = 3111.730 ; gain = 5.973 ; free physical = 236 ; free virtual = 9821

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.34497 %
  Global Horizontal Routing Utilization  = 2.66775 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 230e24249

Time (s): cpu = 00:00:53 ; elapsed = 00:00:31 . Memory (MB): peak = 3111.730 ; gain = 5.973 ; free physical = 236 ; free virtual = 9821

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 230e24249

Time (s): cpu = 00:00:53 ; elapsed = 00:00:31 . Memory (MB): peak = 3111.730 ; gain = 5.973 ; free physical = 236 ; free virtual = 9821

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2407792ec

Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 3111.730 ; gain = 5.973 ; free physical = 235 ; free virtual = 9820

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2407792ec

Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 3111.730 ; gain = 5.973 ; free physical = 235 ; free virtual = 9820

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.110  | TNS=0.000  | WHS=0.029  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2407792ec

Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 3111.730 ; gain = 5.973 ; free physical = 235 ; free virtual = 9820
Total Elapsed time in route_design: 31.67 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: a0ce61ed

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 3111.730 ; gain = 5.973 ; free physical = 235 ; free virtual = 9820
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: a0ce61ed

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 3111.730 ; gain = 5.973 ; free physical = 235 ; free virtual = 9820

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 37 Warnings, 35 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 3111.730 ; gain = 5.973 ; free physical = 237 ; free virtual = 9822
INFO: [Vivado 12-24828] Executing command : report_drc -file soc_intc_wrapper_drc_routed.rpt -pb soc_intc_wrapper_drc_routed.pb -rpx soc_intc_wrapper_drc_routed.rpx
Command: report_drc -file soc_intc_wrapper_drc_routed.rpt -pb soc_intc_wrapper_drc_routed.pb -rpx soc_intc_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/work/project_9/project_9.runs/impl_1/soc_intc_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file soc_intc_wrapper_methodology_drc_routed.rpt -pb soc_intc_wrapper_methodology_drc_routed.pb -rpx soc_intc_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file soc_intc_wrapper_methodology_drc_routed.rpt -pb soc_intc_wrapper_methodology_drc_routed.pb -rpx soc_intc_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/psh/work/project_9/project_9.runs/impl_1/soc_intc_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file soc_intc_wrapper_timing_summary_routed.rpt -pb soc_intc_wrapper_timing_summary_routed.pb -rpx soc_intc_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file soc_intc_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file soc_intc_wrapper_route_status.rpt -pb soc_intc_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file soc_intc_wrapper_bus_skew_routed.rpt -pb soc_intc_wrapper_bus_skew_routed.pb -rpx soc_intc_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file soc_intc_wrapper_power_routed.rpt -pb soc_intc_wrapper_power_summary_routed.pb -rpx soc_intc_wrapper_power_routed.rpx
Command: report_power -file soc_intc_wrapper_power_routed.rpt -pb soc_intc_wrapper_power_summary_routed.pb -rpx soc_intc_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
136 Infos, 38 Warnings, 35 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file soc_intc_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:40 ; elapsed = 00:00:10 . Memory (MB): peak = 3211.352 ; gain = 99.621 ; free physical = 260 ; free virtual = 9815
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3211.352 ; gain = 0.000 ; free physical = 260 ; free virtual = 9816
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3211.352 ; gain = 0.000 ; free physical = 249 ; free virtual = 9813
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3211.352 ; gain = 0.000 ; free physical = 249 ; free virtual = 9813
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3211.352 ; gain = 0.000 ; free physical = 249 ; free virtual = 9814
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3211.352 ; gain = 0.000 ; free physical = 249 ; free virtual = 9815
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3211.352 ; gain = 0.000 ; free physical = 249 ; free virtual = 9815
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3211.352 ; gain = 0.000 ; free physical = 249 ; free virtual = 9815
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/soc_intc_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force soc_intc_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 12360288 bits.
Writing bitstream ./soc_intc_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
148 Infos, 38 Warnings, 35 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3467.980 ; gain = 136.570 ; free physical = 160 ; free virtual = 9508
INFO: [Common 17-206] Exiting Vivado at Fri Sep 12 10:39:29 2025...
