
---------- Begin Simulation Statistics ----------
simSeconds                                   3.880094                       # Number of seconds simulated (Second)
simTicks                                 3880094425500                       # Number of ticks simulated (Tick)
finalTick                                4394878437000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    217.74                       # Real time elapsed on the host (Second)
hostTickRate                              17820070210                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1254768                       # Number of bytes of host memory used (Byte)
simInsts                                    169309941                       # Number of instructions simulated (Count)
simOps                                      199232420                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   777588                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     915012                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
testsys.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.clk_domain.clock                         1000                       # Clock period in ticks (Tick)
testsys.cpu.numCycles                      7760212733                       # Number of cpu cycles simulated (Cycle)
testsys.cpu.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
testsys.cpu.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
testsys.cpu.exec_context.thread_0.numInsts     54589714                       # Number of instructions committed (Count)
testsys.cpu.exec_context.thread_0.numOps     65013796                       # Number of ops (including micro ops) committed (Count)
testsys.cpu.exec_context.thread_0.numIntAluAccesses     60878748                       # Number of integer alu accesses (Count)
testsys.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
testsys.cpu.exec_context.thread_0.numVecAluAccesses        53352                       # Number of vector alu accesses (Count)
testsys.cpu.exec_context.thread_0.numCallsReturns      5154095                       # Number of times a function call or return occured (Count)
testsys.cpu.exec_context.thread_0.numCondCtrlInsts      5947486                       # Number of instructions that are conditional controls (Count)
testsys.cpu.exec_context.thread_0.numIntInsts     60878748                       # Number of integer instructions (Count)
testsys.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
testsys.cpu.exec_context.thread_0.numVecInsts        53352                       # Number of vector instructions (Count)
testsys.cpu.exec_context.thread_0.numIntRegReads     81295111                       # Number of times the integer registers were read (Count)
testsys.cpu.exec_context.thread_0.numIntRegWrites     50624782                       # Number of times the integer registers were written (Count)
testsys.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
testsys.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
testsys.cpu.exec_context.thread_0.numVecRegReads        75315                       # Number of times the vector registers were read (Count)
testsys.cpu.exec_context.thread_0.numVecRegWrites        40905                       # Number of times the vector registers were written (Count)
testsys.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
testsys.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
testsys.cpu.exec_context.thread_0.numCCRegReads     12140538                       # Number of times the CC registers were read (Count)
testsys.cpu.exec_context.thread_0.numCCRegWrites     12018687                       # Number of times the CC registers were written (Count)
testsys.cpu.exec_context.thread_0.numMemRefs     18063473                       # Number of memory refs (Count)
testsys.cpu.exec_context.thread_0.numLoadInsts      9960843                       # Number of load instructions (Count)
testsys.cpu.exec_context.thread_0.numStoreInsts      8102630                       # Number of store instructions (Count)
testsys.cpu.exec_context.thread_0.numIdleCycles 7695209456.032890                       # Number of idle cycles (Cycle)
testsys.cpu.exec_context.thread_0.numBusyCycles 65003276.967110                       # Number of busy cycles (Cycle)
testsys.cpu.exec_context.thread_0.notIdleFraction     0.008376                       # Percentage of non-idle cycles (Ratio)
testsys.cpu.exec_context.thread_0.idleFraction     0.991624                       # Percentage of idle cycles (Ratio)
testsys.cpu.exec_context.thread_0.numBranches     11575185                       # Number of branches fetched (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass         6519      0.01%      0.01% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::IntAlu     46862682     72.08%     72.09% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::IntMult        45740      0.07%     72.16% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::IntDiv         1504      0.00%     72.16% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     72.16% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     72.16% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     72.16% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     72.16% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     72.16% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     72.16% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     72.16% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     72.16% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd         6321      0.01%     72.17% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     72.17% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu        14878      0.02%     72.20% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp         8088      0.01%     72.21% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     72.21% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc         5764      0.01%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     72.22% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::MemRead      9960843     15.32%     87.54% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::MemWrite      8102630     12.46%    100.00% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu.exec_context.thread_0.statExecutedInstType::total     65014969                       # Class of executed instruction. (Count)
testsys.cpu.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
testsys.cpu.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
testsys.cpu.mmu.dtb.readHits                  9968172                       # DTB read hits (Count)
testsys.cpu.mmu.dtb.readMisses                   5368                       # DTB read misses (Count)
testsys.cpu.mmu.dtb.writeHits                 8102225                       # DTB write hits (Count)
testsys.cpu.mmu.dtb.writeMisses                   790                       # DTB write misses (Count)
testsys.cpu.mmu.dtb.inserts                      5864                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
testsys.cpu.mmu.dtb.flushTlbMva                     1                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu.mmu.dtb.flushTlbMvaAsid               704                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu.mmu.dtb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu.mmu.dtb.flushedEntries                371                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu.mmu.dtb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu.mmu.dtb.prefetchFaults               1567                       # Number of TLB faults due to prefetch (Count)
testsys.cpu.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu.mmu.dtb.permsFaults                   158                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu.mmu.dtb.readAccesses              9973540                       # DTB read accesses (Count)
testsys.cpu.mmu.dtb.writeAccesses             8103015                       # DTB write accesses (Count)
testsys.cpu.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
testsys.cpu.mmu.dtb.hits                     18070397                       # Total TLB (inst and data) hits (Count)
testsys.cpu.mmu.dtb.misses                       6158                       # Total TLB (inst and data) misses (Count)
testsys.cpu.mmu.dtb.accesses                 18076555                       # Total TLB (inst and data) accesses (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu.mmu.dtb.walker.walks                 6158                       # Table walker walks requested (Count)
testsys.cpu.mmu.dtb.walker.walksLongDescriptor         6158                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu.mmu.dtb.walker.walkWaitTime::samples         6158                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu.mmu.dtb.walker.walkWaitTime::0         6158    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu.mmu.dtb.walker.walkWaitTime::total         6158                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu.mmu.dtb.walker.pageSizes::4KiB         5477     93.40%     93.40% # Table walker page sizes translated (Count)
testsys.cpu.mmu.dtb.walker.pageSizes::2MiB          387      6.60%    100.00% # Table walker page sizes translated (Count)
testsys.cpu.mmu.dtb.walker.pageSizes::total         5864                       # Table walker page sizes translated (Count)
testsys.cpu.mmu.dtb.walker.requestOrigin_Requested::Data         6158                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.dtb.walker.requestOrigin_Requested::total         6158                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.dtb.walker.requestOrigin_Completed::Data         5864                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.dtb.walker.requestOrigin_Completed::total         5864                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.dtb.walker.requestOrigin::total        12022                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu.mmu.itb.instHits                 54572451                       # ITB inst hits (Count)
testsys.cpu.mmu.itb.instMisses                  18547                       # ITB inst misses (Count)
testsys.cpu.mmu.itb.readHits                        0                       # DTB read hits (Count)
testsys.cpu.mmu.itb.readMisses                      0                       # DTB read misses (Count)
testsys.cpu.mmu.itb.writeHits                       0                       # DTB write hits (Count)
testsys.cpu.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
testsys.cpu.mmu.itb.inserts                     18436                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
testsys.cpu.mmu.itb.flushTlbMva                     1                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu.mmu.itb.flushTlbMvaAsid               704                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu.mmu.itb.flushTlbAsid                    6                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu.mmu.itb.flushedEntries                192                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu.mmu.itb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
testsys.cpu.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
testsys.cpu.mmu.itb.instAccesses             54590998                       # ITB inst accesses (Count)
testsys.cpu.mmu.itb.hits                     54572451                       # Total TLB (inst and data) hits (Count)
testsys.cpu.mmu.itb.misses                      18547                       # Total TLB (inst and data) misses (Count)
testsys.cpu.mmu.itb.accesses                 54590998                       # Total TLB (inst and data) accesses (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu.mmu.itb.walker.walks                18547                       # Table walker walks requested (Count)
testsys.cpu.mmu.itb.walker.walksLongDescriptor        18547                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu.mmu.itb.walker.walkWaitTime::samples        18547                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu.mmu.itb.walker.walkWaitTime::0        18547    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu.mmu.itb.walker.walkWaitTime::total        18547                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu.mmu.itb.walker.pageSizes::4KiB        18344     99.50%     99.50% # Table walker page sizes translated (Count)
testsys.cpu.mmu.itb.walker.pageSizes::2MiB           92      0.50%    100.00% # Table walker page sizes translated (Count)
testsys.cpu.mmu.itb.walker.pageSizes::total        18436                       # Table walker page sizes translated (Count)
testsys.cpu.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.itb.walker.requestOrigin_Requested::Inst        18547                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.itb.walker.requestOrigin_Requested::total        18547                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.itb.walker.requestOrigin_Completed::Inst        18436                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.itb.walker.requestOrigin_Completed::total        18436                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.itb.walker.requestOrigin::total        36983                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu.power_state.numTransitions          47764                       # Number of power state transitions (Count)
testsys.cpu.power_state.ticksClkGated::samples        23882                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu.power_state.ticksClkGated::mean 161108487.021229                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu.power_state.ticksClkGated::stdev 9260741.332451                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu.power_state.ticksClkGated::underflows            9      0.04%      0.04% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu.power_state.ticksClkGated::1000-5e+10        23873     99.96%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu.power_state.ticksClkGated::min_value          501                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu.power_state.ticksClkGated::max_value    162297648                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu.power_state.ticksClkGated::total        23882                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu.power_state.pwrStateResidencyTicks::ON  33128281878                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu.power_state.pwrStateResidencyTicks::CLK_GATED 3847592887041                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
testsys.cpu.thread_0.numOps                         0                       # Number of Ops committed (Count)
testsys.cpu.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
testsys.cpu_clk_domain.clock                      500                       # Clock period in ticks (Tick)
testsys.cpu_voltage_domain.voltage                  1                       # Voltage in Volts (Volt)
testsys.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobus.transDist::ReadReq                 1972                       # Transaction distribution (Count)
testsys.iobus.transDist::ReadResp                1972                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteReq               29404                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteResp              29404                       # Transaction distribution (Count)
testsys.iobus.pktCount_testsys.bridge.mem_side_port::testsys.realview.ethernet.pio          590                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.bridge.mem_side_port::testsys.realview.uart0.pio         1090                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.bridge.mem_side_port::testsys.pci_ide.pio         5252                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.bridge.mem_side_port::total         6932                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.realview.ethernet.dma::testsys.iobridge.cpu_side_port           76                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.realview.ethernet.dma::total           76                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.pci_ide.dma::testsys.iobridge.cpu_side_port        55744                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.pci_ide.dma::total        55744                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount::total                   62752                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktSize_testsys.bridge.mem_side_port::testsys.realview.ethernet.pio         1180                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.bridge.mem_side_port::testsys.realview.uart0.pio         1090                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.bridge.mem_side_port::testsys.pci_ide.pio         2929                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.bridge.mem_side_port::total         5199                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.realview.ethernet.dma::testsys.iobridge.cpu_side_port         1224                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.realview.ethernet.dma::total         1224                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.pci_ide.dma::testsys.iobridge.cpu_side_port      1774848                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.pci_ide.dma::total      1774848                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize::total                  1781271                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.priorityMinLatency     0.000000000000                       # per QoS priority minimum request to response latency (Second)
testsys.mem_ctrls.priorityMaxLatency     0.000000000000                       # per QoS priority maximum request to response latency (Second)
testsys.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
testsys.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
testsys.mem_ctrls.numStayReadState                  0                       # Number of times bus staying in READ state (Count)
testsys.mem_ctrls.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
testsys.mem_ctrls.readReqs                          0                       # Number of read requests accepted (Count)
testsys.mem_ctrls.writeReqs                         0                       # Number of write requests accepted (Count)
testsys.mem_ctrls.readBursts                        0                       # Number of controller read bursts, including those serviced by the write queue (Count)
testsys.mem_ctrls.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
testsys.mem_ctrls.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
testsys.mem_ctrls.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
testsys.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
testsys.mem_ctrls.avgRdQLen                      0.00                       # Average read queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
testsys.mem_ctrls.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
testsys.mem_ctrls.readPktSize::0                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::1                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::2                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::3                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::4                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::5                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::6                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::0                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::1                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::2                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::3                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::4                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::5                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::6                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.rdQLenPdf::0                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::1                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
testsys.mem_ctrls.bytesReadSys                      0                       # Total read bytes from the system interface side (Byte)
testsys.mem_ctrls.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
testsys.mem_ctrls.avgRdBWSys               0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.totGap                            0                       # Total gap between requests (Tick)
testsys.mem_ctrls.avgGap                          nan                       # Average gap between requests ((Tick/Count))
testsys.mem_ctrls.dram.bytesRead::cpu.inst    218363548                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu.data     89371344                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker       144576                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker       444368                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::pci_ide         1280                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::realview.ethernet          612                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::total     308325728                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu.inst    218363548                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::total    218363548                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu.data     62852047                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::pci_ide      1773568                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::realview.ethernet          612                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::total     64626227                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.numReads::cpu.inst     54590887                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu.data      9971315                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        18072                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu.mmu.itb.walker        55546                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::pci_ide          160                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::realview.ethernet           19                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::total       64635999                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu.data      8077699                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::pci_ide        27712                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::realview.ethernet           19                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::total       8105430                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.bwRead::cpu.inst      56277895                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu.data      23033291                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker        37261                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker       114525                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::pci_ide            330                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::realview.ethernet          158                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::total         79463460                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu.inst     56277895                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::total     56277895                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu.data     16198587                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::pci_ide        457094                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::realview.ethernet          158                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::total        16655839                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu.inst     56277895                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu.data     39231878                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker        37261                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker       114525                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::pci_ide        457424                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::realview.ethernet          315                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::total        96119299                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.readBursts                   0                       # Number of DRAM read bursts (Count)
testsys.mem_ctrls.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.totQLat                      0                       # Total ticks spent queuing (Tick)
testsys.mem_ctrls.dram.totBusLat                    0                       # Total ticks spent in databus transfers (Tick)
testsys.mem_ctrls.dram.totMemAccLat                 0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
testsys.mem_ctrls.dram.avgQLat                    nan                       # Average queueing delay per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgBusLat                  nan                       # Average bus latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgMemAccLat               nan                       # Average memory access latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.readRowHits                  0                       # Number of row buffer hits during reads (Count)
testsys.mem_ctrls.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
testsys.mem_ctrls.dram.readRowHitRate             nan                       # Row buffer hit rate for reads (Ratio)
testsys.mem_ctrls.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
testsys.mem_ctrls.dram.bytesRead                    0                       # Total number of bytes read from DRAM (Byte)
testsys.mem_ctrls.dram.bytesWritten                 0                       # Total number of bytes written to DRAM (Byte)
testsys.mem_ctrls.dram.avgRdBW                      0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
testsys.mem_ctrls.dram.busUtil                   0.00                       # Data bus utilization in percentage (Ratio)
testsys.mem_ctrls.dram.busUtilRead               0.00                       # Data bus utilization in percentage for reads (Ratio)
testsys.mem_ctrls.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
testsys.mem_ctrls.dram.pageHitRate                nan                       # Row buffer hit rate, read and write combined (Ratio)
testsys.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preBackEnergy 1489956259200                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.totalEnergy 1489956259200                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.averagePower   384.000000                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::IDLE 4394878437000                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preBackEnergy 1489956259200                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.totalEnergy 1489956259200                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.averagePower   384.000000                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::IDLE 4394878437000                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.transDist::ReadReq            64338824                       # Transaction distribution (Count)
testsys.membus.transDist::ReadResp           64488725                       # Transaction distribution (Count)
testsys.membus.transDist::WriteReq            7957348                       # Transaction distribution (Count)
testsys.membus.transDist::WriteResp           7957348                       # Transaction distribution (Count)
testsys.membus.transDist::SoftPFReq              2661                       # Transaction distribution (Count)
testsys.membus.transDist::SoftPFExReq          146664                       # Transaction distribution (Count)
testsys.membus.transDist::SoftPFResp           149325                       # Transaction distribution (Count)
testsys.membus.transDist::LoadLockedReq        149901                       # Transaction distribution (Count)
testsys.membus.transDist::StoreCondReq         149884                       # Transaction distribution (Count)
testsys.membus.transDist::StoreCondResp        149884                       # Transaction distribution (Count)
testsys.membus.transDist::CleanSharedReq        23233                       # Transaction distribution (Count)
testsys.membus.transDist::CleanSharedResp        23233                       # Transaction distribution (Count)
testsys.membus.pktCount_testsys.iobridge.mem_side_port::testsys.mem_ctrls.port        55820                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.iobridge.mem_side_port::total        55820                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu.icache_port::testsys.mem_ctrls.port    109181774                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu.icache_port::total    109181774                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu.dcache_port::testsys.bridge.cpu_side_port         6932                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu.dcache_port::testsys.realview.gic.pio          774                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu.dcache_port::testsys.mem_ctrls.port     36144494                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu.dcache_port::total     36152200                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu.mmu.itb.walker.dma::testsys.mem_ctrls.port       111092                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu.mmu.itb.walker.dma::total       111092                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu.mmu.dtb.walker.dma::testsys.mem_ctrls.port        36144                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu.mmu.dtb.walker.dma::total        36144                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount::total              145537030                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktSize_testsys.iobridge.mem_side_port::testsys.mem_ctrls.port      1776072                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.iobridge.mem_side_port::total      1776072                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu.icache_port::testsys.mem_ctrls.port    218363548                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu.icache_port::total    218363548                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu.dcache_port::testsys.bridge.cpu_side_port         5199                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu.dcache_port::testsys.realview.gic.pio         1548                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu.dcache_port::testsys.mem_ctrls.port    152223391                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu.dcache_port::total    152230138                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu.mmu.itb.walker.dma::testsys.mem_ctrls.port       444368                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu.mmu.itb.walker.dma::total       444368                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu.mmu.dtb.walker.dma::testsys.mem_ctrls.port       144576                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu.mmu.dtb.walker.dma::total       144576                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize::total               372958702                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.snoops                               0                       # Total snoops (Count)
testsys.membus.snoopTraffic                         0                       # Total snoop traffic (Byte)
testsys.membus.snoopFanout::samples          72768515                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::0                72768515    100.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::total            72768515                       # Request fanout histogram (Count)
testsys.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.snoop_filter.totRequests         23233                       # Total number of requests made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.membus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.pci_ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
testsys.pci_ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
testsys.pci_ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
testsys.pci_ide.disks.IdeDisk.dmaWriteFullPages          433                       # Number of full page size DMA writes. (Count)
testsys.pci_ide.disks.IdeDisk.dmaWriteBytes      1773568                       # Number of bytes transfered via DMA writes. (Byte)
testsys.pci_ide.disks.IdeDisk.dmaWriteTxs          433                       # Number of DMA write transactions. (Count)
testsys.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.clock24MHz.clock               41667                       # Clock period in ticks (Tick)
testsys.realview.clock32KHz.clock            31250000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_cpu.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_ddr.clock              25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_hsbm.clock             25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_pxl.clock              42105                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_smb.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_sys.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.ethernet.EtherDevice.postedInterrupts           13                       # Number of posts to CPU (Count)
testsys.realview.ethernet.EtherDevice.txBytes          452                       # Bytes Transmitted (Byte)
testsys.realview.ethernet.EtherDevice.rxBytes          452                       # Bytes Received (Byte)
testsys.realview.ethernet.EtherDevice.txPackets            5                       # Number of Packets Transmitted (Count)
testsys.realview.ethernet.EtherDevice.rxPackets            5                       # Number of Packets Received (Count)
testsys.realview.ethernet.EtherDevice.txBandwidth          932                       # Transmit Bandwidth ((Bit/Second))
testsys.realview.ethernet.EtherDevice.rxBandwidth          932                       # Receive Bandwidth ((Bit/Second))
testsys.realview.ethernet.EtherDevice.txIpChecksums            0                       # Number of tx IP Checksums done by device (Count)
testsys.realview.ethernet.EtherDevice.rxIpChecksums            0                       # Number of rx IP Checksums done by device (Count)
testsys.realview.ethernet.EtherDevice.txTcpChecksums            0                       # Number of tx TCP Checksums done by device (Count)
testsys.realview.ethernet.EtherDevice.rxTcpChecksums            0                       # Number of rx TCP Checksums done by device (Count)
testsys.realview.ethernet.EtherDevice.txUdpChecksums            0                       # Number of tx UDP Checksums done by device (Count)
testsys.realview.ethernet.EtherDevice.rxUdpChecksums            0                       # Number of rx UDP Checksums done by device (Count)
testsys.realview.ethernet.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.realview.ethernet.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.realview.ethernet.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.realview.ethernet.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.realview.ethernet.EtherDevice.totBandwidth         1864                       # Total Bandwidth ((Bit/Second))
testsys.realview.ethernet.EtherDevice.totPackets           10                       # Total Packets (Count)
testsys.realview.ethernet.EtherDevice.totBytes          904                       # Total Bytes (Byte)
testsys.realview.ethernet.EtherDevice.totPacketRate            3                       # Total Packet Tranmission Rate ((Count/Second))
testsys.realview.ethernet.EtherDevice.txPacketRate            1                       # Packet Tranmission Rate ((Count/Second))
testsys.realview.ethernet.EtherDevice.rxPacketRate            1                       # Packet Reception Rate ((Count/Second))
testsys.realview.ethernet.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.realview.ethernet.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.realview.ethernet.EtherDevice.coalescedSwi            0                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.realview.ethernet.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.realview.ethernet.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.realview.ethernet.EtherDevice.coalescedRxIdle            0                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.realview.ethernet.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.realview.ethernet.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.realview.ethernet.EtherDevice.coalescedRxOk            0                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.realview.ethernet.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.realview.ethernet.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.realview.ethernet.EtherDevice.coalescedRxDesc            0                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.realview.ethernet.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.realview.ethernet.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.realview.ethernet.EtherDevice.coalescedTxOk            0                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.realview.ethernet.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.realview.ethernet.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.realview.ethernet.EtherDevice.coalescedTxIdle            0                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.realview.ethernet.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.realview.ethernet.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.realview.ethernet.EtherDevice.coalescedTxDesc            0                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.realview.ethernet.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.realview.ethernet.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.realview.ethernet.EtherDevice.coalescedRxOrn            0                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.realview.ethernet.EtherDevice.coalescedTotal            0                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.realview.ethernet.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.realview.ethernet.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.io_voltage.voltage          3.300000                       # Voltage in Volts (Volt)
testsys.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.mcc.osc_clcd.clock             42105                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_mcc.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 4394878437000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.voltage_domain.voltage                      1                       # Voltage in Volts (Volt)
testsys.workload.inst.arm                           0                       # number of arm instructions executed (Count)
testsys.workload.inst.quiesce                   23882                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
