
mouse2019.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d468  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000474  0800d5f8  0800d5f8  0001d5f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800da6c  0800da6c  0002016c  2**0
                  CONTENTS
  4 .ARM          00000008  0800da6c  0800da6c  0001da6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800da74  0800da74  0002016c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800da74  0800da74  0001da74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800da78  0800da78  0001da78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000016c  20000000  0800da7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000dac  2000016c  0800dbe8  0002016c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000f18  0800dbe8  00020f18  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002016c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015ebe  00000000  00000000  0002019c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003044  00000000  00000000  0003605a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001360  00000000  00000000  000390a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001210  00000000  00000000  0003a400  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000224cb  00000000  00000000  0003b610  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ff3d  00000000  00000000  0005dadb  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c6f1d  00000000  00000000  0006da18  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00134935  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a14  00000000  00000000  001349b0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000016c 	.word	0x2000016c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d5e0 	.word	0x0800d5e0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000170 	.word	0x20000170
 80001cc:	0800d5e0 	.word	0x0800d5e0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2f>:
 8000b48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b50:	bf24      	itt	cs
 8000b52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b5a:	d90d      	bls.n	8000b78 <__aeabi_d2f+0x30>
 8000b5c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b68:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b70:	bf08      	it	eq
 8000b72:	f020 0001 	biceq.w	r0, r0, #1
 8000b76:	4770      	bx	lr
 8000b78:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b7c:	d121      	bne.n	8000bc2 <__aeabi_d2f+0x7a>
 8000b7e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b82:	bfbc      	itt	lt
 8000b84:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b88:	4770      	bxlt	lr
 8000b8a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b92:	f1c2 0218 	rsb	r2, r2, #24
 8000b96:	f1c2 0c20 	rsb	ip, r2, #32
 8000b9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	f040 0001 	orrne.w	r0, r0, #1
 8000ba8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bb4:	ea40 000c 	orr.w	r0, r0, ip
 8000bb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bc0:	e7cc      	b.n	8000b5c <__aeabi_d2f+0x14>
 8000bc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bc6:	d107      	bne.n	8000bd8 <__aeabi_d2f+0x90>
 8000bc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bcc:	bf1e      	ittt	ne
 8000bce:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bd2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bd6:	4770      	bxne	lr
 8000bd8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bdc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000be0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b972 	b.w	8000ee4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9e08      	ldr	r6, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	4688      	mov	r8, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d14b      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c26:	428a      	cmp	r2, r1
 8000c28:	4615      	mov	r5, r2
 8000c2a:	d967      	bls.n	8000cfc <__udivmoddi4+0xe4>
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0720 	rsb	r7, r2, #32
 8000c36:	fa01 f302 	lsl.w	r3, r1, r2
 8000c3a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c3e:	4095      	lsls	r5, r2
 8000c40:	ea47 0803 	orr.w	r8, r7, r3
 8000c44:	4094      	lsls	r4, r2
 8000c46:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c4a:	0c23      	lsrs	r3, r4, #16
 8000c4c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c50:	fa1f fc85 	uxth.w	ip, r5
 8000c54:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c58:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c60:	4299      	cmp	r1, r3
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x60>
 8000c64:	18eb      	adds	r3, r5, r3
 8000c66:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c6a:	f080 811b 	bcs.w	8000ea4 <__udivmoddi4+0x28c>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 8118 	bls.w	8000ea4 <__udivmoddi4+0x28c>
 8000c74:	3f02      	subs	r7, #2
 8000c76:	442b      	add	r3, r5
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c80:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c88:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8c:	45a4      	cmp	ip, r4
 8000c8e:	d909      	bls.n	8000ca4 <__udivmoddi4+0x8c>
 8000c90:	192c      	adds	r4, r5, r4
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c96:	f080 8107 	bcs.w	8000ea8 <__udivmoddi4+0x290>
 8000c9a:	45a4      	cmp	ip, r4
 8000c9c:	f240 8104 	bls.w	8000ea8 <__udivmoddi4+0x290>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	442c      	add	r4, r5
 8000ca4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000ca8:	eba4 040c 	sub.w	r4, r4, ip
 8000cac:	2700      	movs	r7, #0
 8000cae:	b11e      	cbz	r6, 8000cb8 <__udivmoddi4+0xa0>
 8000cb0:	40d4      	lsrs	r4, r2
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e9c6 4300 	strd	r4, r3, [r6]
 8000cb8:	4639      	mov	r1, r7
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d909      	bls.n	8000cd6 <__udivmoddi4+0xbe>
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	f000 80eb 	beq.w	8000e9e <__udivmoddi4+0x286>
 8000cc8:	2700      	movs	r7, #0
 8000cca:	e9c6 0100 	strd	r0, r1, [r6]
 8000cce:	4638      	mov	r0, r7
 8000cd0:	4639      	mov	r1, r7
 8000cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd6:	fab3 f783 	clz	r7, r3
 8000cda:	2f00      	cmp	r7, #0
 8000cdc:	d147      	bne.n	8000d6e <__udivmoddi4+0x156>
 8000cde:	428b      	cmp	r3, r1
 8000ce0:	d302      	bcc.n	8000ce8 <__udivmoddi4+0xd0>
 8000ce2:	4282      	cmp	r2, r0
 8000ce4:	f200 80fa 	bhi.w	8000edc <__udivmoddi4+0x2c4>
 8000ce8:	1a84      	subs	r4, r0, r2
 8000cea:	eb61 0303 	sbc.w	r3, r1, r3
 8000cee:	2001      	movs	r0, #1
 8000cf0:	4698      	mov	r8, r3
 8000cf2:	2e00      	cmp	r6, #0
 8000cf4:	d0e0      	beq.n	8000cb8 <__udivmoddi4+0xa0>
 8000cf6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cfa:	e7dd      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000cfc:	b902      	cbnz	r2, 8000d00 <__udivmoddi4+0xe8>
 8000cfe:	deff      	udf	#255	; 0xff
 8000d00:	fab2 f282 	clz	r2, r2
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f040 808f 	bne.w	8000e28 <__udivmoddi4+0x210>
 8000d0a:	1b49      	subs	r1, r1, r5
 8000d0c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d10:	fa1f f885 	uxth.w	r8, r5
 8000d14:	2701      	movs	r7, #1
 8000d16:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d20:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d24:	fb08 f10c 	mul.w	r1, r8, ip
 8000d28:	4299      	cmp	r1, r3
 8000d2a:	d907      	bls.n	8000d3c <__udivmoddi4+0x124>
 8000d2c:	18eb      	adds	r3, r5, r3
 8000d2e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x122>
 8000d34:	4299      	cmp	r1, r3
 8000d36:	f200 80cd 	bhi.w	8000ed4 <__udivmoddi4+0x2bc>
 8000d3a:	4684      	mov	ip, r0
 8000d3c:	1a59      	subs	r1, r3, r1
 8000d3e:	b2a3      	uxth	r3, r4
 8000d40:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d44:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d48:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d4c:	fb08 f800 	mul.w	r8, r8, r0
 8000d50:	45a0      	cmp	r8, r4
 8000d52:	d907      	bls.n	8000d64 <__udivmoddi4+0x14c>
 8000d54:	192c      	adds	r4, r5, r4
 8000d56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d5a:	d202      	bcs.n	8000d62 <__udivmoddi4+0x14a>
 8000d5c:	45a0      	cmp	r8, r4
 8000d5e:	f200 80b6 	bhi.w	8000ece <__udivmoddi4+0x2b6>
 8000d62:	4618      	mov	r0, r3
 8000d64:	eba4 0408 	sub.w	r4, r4, r8
 8000d68:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d6c:	e79f      	b.n	8000cae <__udivmoddi4+0x96>
 8000d6e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d72:	40bb      	lsls	r3, r7
 8000d74:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d78:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d7c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d80:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d84:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d88:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d8c:	4325      	orrs	r5, r4
 8000d8e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d92:	0c2c      	lsrs	r4, r5, #16
 8000d94:	fb08 3319 	mls	r3, r8, r9, r3
 8000d98:	fa1f fa8e 	uxth.w	sl, lr
 8000d9c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000da0:	fb09 f40a 	mul.w	r4, r9, sl
 8000da4:	429c      	cmp	r4, r3
 8000da6:	fa02 f207 	lsl.w	r2, r2, r7
 8000daa:	fa00 f107 	lsl.w	r1, r0, r7
 8000dae:	d90b      	bls.n	8000dc8 <__udivmoddi4+0x1b0>
 8000db0:	eb1e 0303 	adds.w	r3, lr, r3
 8000db4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000db8:	f080 8087 	bcs.w	8000eca <__udivmoddi4+0x2b2>
 8000dbc:	429c      	cmp	r4, r3
 8000dbe:	f240 8084 	bls.w	8000eca <__udivmoddi4+0x2b2>
 8000dc2:	f1a9 0902 	sub.w	r9, r9, #2
 8000dc6:	4473      	add	r3, lr
 8000dc8:	1b1b      	subs	r3, r3, r4
 8000dca:	b2ad      	uxth	r5, r5
 8000dcc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000dd8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000ddc:	45a2      	cmp	sl, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x1da>
 8000de0:	eb1e 0404 	adds.w	r4, lr, r4
 8000de4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de8:	d26b      	bcs.n	8000ec2 <__udivmoddi4+0x2aa>
 8000dea:	45a2      	cmp	sl, r4
 8000dec:	d969      	bls.n	8000ec2 <__udivmoddi4+0x2aa>
 8000dee:	3802      	subs	r0, #2
 8000df0:	4474      	add	r4, lr
 8000df2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000df6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dfa:	eba4 040a 	sub.w	r4, r4, sl
 8000dfe:	454c      	cmp	r4, r9
 8000e00:	46c2      	mov	sl, r8
 8000e02:	464b      	mov	r3, r9
 8000e04:	d354      	bcc.n	8000eb0 <__udivmoddi4+0x298>
 8000e06:	d051      	beq.n	8000eac <__udivmoddi4+0x294>
 8000e08:	2e00      	cmp	r6, #0
 8000e0a:	d069      	beq.n	8000ee0 <__udivmoddi4+0x2c8>
 8000e0c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e10:	eb64 0403 	sbc.w	r4, r4, r3
 8000e14:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e18:	40fd      	lsrs	r5, r7
 8000e1a:	40fc      	lsrs	r4, r7
 8000e1c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e20:	e9c6 5400 	strd	r5, r4, [r6]
 8000e24:	2700      	movs	r7, #0
 8000e26:	e747      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000e28:	f1c2 0320 	rsb	r3, r2, #32
 8000e2c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e30:	4095      	lsls	r5, r2
 8000e32:	fa01 f002 	lsl.w	r0, r1, r2
 8000e36:	fa21 f303 	lsr.w	r3, r1, r3
 8000e3a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e3e:	4338      	orrs	r0, r7
 8000e40:	0c01      	lsrs	r1, r0, #16
 8000e42:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e46:	fa1f f885 	uxth.w	r8, r5
 8000e4a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e52:	fb07 f308 	mul.w	r3, r7, r8
 8000e56:	428b      	cmp	r3, r1
 8000e58:	fa04 f402 	lsl.w	r4, r4, r2
 8000e5c:	d907      	bls.n	8000e6e <__udivmoddi4+0x256>
 8000e5e:	1869      	adds	r1, r5, r1
 8000e60:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e64:	d22f      	bcs.n	8000ec6 <__udivmoddi4+0x2ae>
 8000e66:	428b      	cmp	r3, r1
 8000e68:	d92d      	bls.n	8000ec6 <__udivmoddi4+0x2ae>
 8000e6a:	3f02      	subs	r7, #2
 8000e6c:	4429      	add	r1, r5
 8000e6e:	1acb      	subs	r3, r1, r3
 8000e70:	b281      	uxth	r1, r0
 8000e72:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e76:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e7e:	fb00 f308 	mul.w	r3, r0, r8
 8000e82:	428b      	cmp	r3, r1
 8000e84:	d907      	bls.n	8000e96 <__udivmoddi4+0x27e>
 8000e86:	1869      	adds	r1, r5, r1
 8000e88:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e8c:	d217      	bcs.n	8000ebe <__udivmoddi4+0x2a6>
 8000e8e:	428b      	cmp	r3, r1
 8000e90:	d915      	bls.n	8000ebe <__udivmoddi4+0x2a6>
 8000e92:	3802      	subs	r0, #2
 8000e94:	4429      	add	r1, r5
 8000e96:	1ac9      	subs	r1, r1, r3
 8000e98:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e9c:	e73b      	b.n	8000d16 <__udivmoddi4+0xfe>
 8000e9e:	4637      	mov	r7, r6
 8000ea0:	4630      	mov	r0, r6
 8000ea2:	e709      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000ea4:	4607      	mov	r7, r0
 8000ea6:	e6e7      	b.n	8000c78 <__udivmoddi4+0x60>
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	e6fb      	b.n	8000ca4 <__udivmoddi4+0x8c>
 8000eac:	4541      	cmp	r1, r8
 8000eae:	d2ab      	bcs.n	8000e08 <__udivmoddi4+0x1f0>
 8000eb0:	ebb8 0a02 	subs.w	sl, r8, r2
 8000eb4:	eb69 020e 	sbc.w	r2, r9, lr
 8000eb8:	3801      	subs	r0, #1
 8000eba:	4613      	mov	r3, r2
 8000ebc:	e7a4      	b.n	8000e08 <__udivmoddi4+0x1f0>
 8000ebe:	4660      	mov	r0, ip
 8000ec0:	e7e9      	b.n	8000e96 <__udivmoddi4+0x27e>
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	e795      	b.n	8000df2 <__udivmoddi4+0x1da>
 8000ec6:	4667      	mov	r7, ip
 8000ec8:	e7d1      	b.n	8000e6e <__udivmoddi4+0x256>
 8000eca:	4681      	mov	r9, r0
 8000ecc:	e77c      	b.n	8000dc8 <__udivmoddi4+0x1b0>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	442c      	add	r4, r5
 8000ed2:	e747      	b.n	8000d64 <__udivmoddi4+0x14c>
 8000ed4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed8:	442b      	add	r3, r5
 8000eda:	e72f      	b.n	8000d3c <__udivmoddi4+0x124>
 8000edc:	4638      	mov	r0, r7
 8000ede:	e708      	b.n	8000cf2 <__udivmoddi4+0xda>
 8000ee0:	4637      	mov	r7, r6
 8000ee2:	e6e9      	b.n	8000cb8 <__udivmoddi4+0xa0>

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000eec:	4b0e      	ldr	r3, [pc, #56]	; (8000f28 <HAL_Init+0x40>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4a0d      	ldr	r2, [pc, #52]	; (8000f28 <HAL_Init+0x40>)
 8000ef2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ef6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ef8:	4b0b      	ldr	r3, [pc, #44]	; (8000f28 <HAL_Init+0x40>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4a0a      	ldr	r2, [pc, #40]	; (8000f28 <HAL_Init+0x40>)
 8000efe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f02:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f04:	4b08      	ldr	r3, [pc, #32]	; (8000f28 <HAL_Init+0x40>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a07      	ldr	r2, [pc, #28]	; (8000f28 <HAL_Init+0x40>)
 8000f0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f10:	2003      	movs	r0, #3
 8000f12:	f000 fd07 	bl	8001924 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f16:	2000      	movs	r0, #0
 8000f18:	f000 f808 	bl	8000f2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f1c:	f00a fea0 	bl	800bc60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f20:	2300      	movs	r3, #0
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	40023c00 	.word	0x40023c00

08000f2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f34:	4b12      	ldr	r3, [pc, #72]	; (8000f80 <HAL_InitTick+0x54>)
 8000f36:	681a      	ldr	r2, [r3, #0]
 8000f38:	4b12      	ldr	r3, [pc, #72]	; (8000f84 <HAL_InitTick+0x58>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f42:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f46:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f000 fd1f 	bl	800198e <HAL_SYSTICK_Config>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f56:	2301      	movs	r3, #1
 8000f58:	e00e      	b.n	8000f78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	2b0f      	cmp	r3, #15
 8000f5e:	d80a      	bhi.n	8000f76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f60:	2200      	movs	r2, #0
 8000f62:	6879      	ldr	r1, [r7, #4]
 8000f64:	f04f 30ff 	mov.w	r0, #4294967295
 8000f68:	f000 fce7 	bl	800193a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f6c:	4a06      	ldr	r2, [pc, #24]	; (8000f88 <HAL_InitTick+0x5c>)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f72:	2300      	movs	r3, #0
 8000f74:	e000      	b.n	8000f78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f76:	2301      	movs	r3, #1
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	3708      	adds	r7, #8
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	20000100 	.word	0x20000100
 8000f84:	20000004 	.word	0x20000004
 8000f88:	20000000 	.word	0x20000000

08000f8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f90:	4b06      	ldr	r3, [pc, #24]	; (8000fac <HAL_IncTick+0x20>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	461a      	mov	r2, r3
 8000f96:	4b06      	ldr	r3, [pc, #24]	; (8000fb0 <HAL_IncTick+0x24>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4413      	add	r3, r2
 8000f9c:	4a04      	ldr	r2, [pc, #16]	; (8000fb0 <HAL_IncTick+0x24>)
 8000f9e:	6013      	str	r3, [r2, #0]
}
 8000fa0:	bf00      	nop
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	20000004 	.word	0x20000004
 8000fb0:	200001a0 	.word	0x200001a0

08000fb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  return uwTick;
 8000fb8:	4b03      	ldr	r3, [pc, #12]	; (8000fc8 <HAL_GetTick+0x14>)
 8000fba:	681b      	ldr	r3, [r3, #0]
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	200001a0 	.word	0x200001a0

08000fcc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b084      	sub	sp, #16
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fd4:	f7ff ffee 	bl	8000fb4 <HAL_GetTick>
 8000fd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fe4:	d005      	beq.n	8000ff2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fe6:	4b09      	ldr	r3, [pc, #36]	; (800100c <HAL_Delay+0x40>)
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	461a      	mov	r2, r3
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	4413      	add	r3, r2
 8000ff0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ff2:	bf00      	nop
 8000ff4:	f7ff ffde 	bl	8000fb4 <HAL_GetTick>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	68bb      	ldr	r3, [r7, #8]
 8000ffc:	1ad3      	subs	r3, r2, r3
 8000ffe:	68fa      	ldr	r2, [r7, #12]
 8001000:	429a      	cmp	r2, r3
 8001002:	d8f7      	bhi.n	8000ff4 <HAL_Delay+0x28>
  {
  }
}
 8001004:	bf00      	nop
 8001006:	3710      	adds	r7, #16
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	20000004 	.word	0x20000004

08001010 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001018:	2300      	movs	r3, #0
 800101a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d101      	bne.n	8001026 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001022:	2301      	movs	r3, #1
 8001024:	e033      	b.n	800108e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800102a:	2b00      	cmp	r3, #0
 800102c:	d109      	bne.n	8001042 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	f00a fe3e 	bl	800bcb0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	2200      	movs	r2, #0
 8001038:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	2200      	movs	r2, #0
 800103e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001046:	f003 0310 	and.w	r3, r3, #16
 800104a:	2b00      	cmp	r3, #0
 800104c:	d118      	bne.n	8001080 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001052:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001056:	f023 0302 	bic.w	r3, r3, #2
 800105a:	f043 0202 	orr.w	r2, r3, #2
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f000 fa92 	bl	800158c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2200      	movs	r2, #0
 800106c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001072:	f023 0303 	bic.w	r3, r3, #3
 8001076:	f043 0201 	orr.w	r2, r3, #1
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	641a      	str	r2, [r3, #64]	; 0x40
 800107e:	e001      	b.n	8001084 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001080:	2301      	movs	r3, #1
 8001082:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2200      	movs	r2, #0
 8001088:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800108c:	7bfb      	ldrb	r3, [r7, #15]
}
 800108e:	4618      	mov	r0, r3
 8001090:	3710      	adds	r7, #16
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
	...

08001098 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001098:	b480      	push	{r7}
 800109a:	b085      	sub	sp, #20
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80010a0:	2300      	movs	r3, #0
 80010a2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d101      	bne.n	80010b2 <HAL_ADC_Start+0x1a>
 80010ae:	2302      	movs	r3, #2
 80010b0:	e0a5      	b.n	80011fe <HAL_ADC_Start+0x166>
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2201      	movs	r2, #1
 80010b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	689b      	ldr	r3, [r3, #8]
 80010c0:	f003 0301 	and.w	r3, r3, #1
 80010c4:	2b01      	cmp	r3, #1
 80010c6:	d018      	beq.n	80010fa <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	689a      	ldr	r2, [r3, #8]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f042 0201 	orr.w	r2, r2, #1
 80010d6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80010d8:	4b4c      	ldr	r3, [pc, #304]	; (800120c <HAL_ADC_Start+0x174>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4a4c      	ldr	r2, [pc, #304]	; (8001210 <HAL_ADC_Start+0x178>)
 80010de:	fba2 2303 	umull	r2, r3, r2, r3
 80010e2:	0c9a      	lsrs	r2, r3, #18
 80010e4:	4613      	mov	r3, r2
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	4413      	add	r3, r2
 80010ea:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80010ec:	e002      	b.n	80010f4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80010ee:	68bb      	ldr	r3, [r7, #8]
 80010f0:	3b01      	subs	r3, #1
 80010f2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d1f9      	bne.n	80010ee <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	689b      	ldr	r3, [r3, #8]
 8001100:	f003 0301 	and.w	r3, r3, #1
 8001104:	2b01      	cmp	r3, #1
 8001106:	d179      	bne.n	80011fc <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800110c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001110:	f023 0301 	bic.w	r3, r3, #1
 8001114:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001126:	2b00      	cmp	r3, #0
 8001128:	d007      	beq.n	800113a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800112e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001132:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800113e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001142:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001146:	d106      	bne.n	8001156 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800114c:	f023 0206 	bic.w	r2, r3, #6
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	645a      	str	r2, [r3, #68]	; 0x44
 8001154:	e002      	b.n	800115c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2200      	movs	r2, #0
 800115a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2200      	movs	r2, #0
 8001160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001164:	4b2b      	ldr	r3, [pc, #172]	; (8001214 <HAL_ADC_Start+0x17c>)
 8001166:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001170:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	f003 031f 	and.w	r3, r3, #31
 800117a:	2b00      	cmp	r3, #0
 800117c:	d12a      	bne.n	80011d4 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4a25      	ldr	r2, [pc, #148]	; (8001218 <HAL_ADC_Start+0x180>)
 8001184:	4293      	cmp	r3, r2
 8001186:	d015      	beq.n	80011b4 <HAL_ADC_Start+0x11c>
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a23      	ldr	r2, [pc, #140]	; (800121c <HAL_ADC_Start+0x184>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d105      	bne.n	800119e <HAL_ADC_Start+0x106>
 8001192:	4b20      	ldr	r3, [pc, #128]	; (8001214 <HAL_ADC_Start+0x17c>)
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	f003 031f 	and.w	r3, r3, #31
 800119a:	2b00      	cmp	r3, #0
 800119c:	d00a      	beq.n	80011b4 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4a1f      	ldr	r2, [pc, #124]	; (8001220 <HAL_ADC_Start+0x188>)
 80011a4:	4293      	cmp	r3, r2
 80011a6:	d129      	bne.n	80011fc <HAL_ADC_Start+0x164>
 80011a8:	4b1a      	ldr	r3, [pc, #104]	; (8001214 <HAL_ADC_Start+0x17c>)
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	f003 031f 	and.w	r3, r3, #31
 80011b0:	2b0f      	cmp	r3, #15
 80011b2:	d823      	bhi.n	80011fc <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d11c      	bne.n	80011fc <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	689a      	ldr	r2, [r3, #8]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80011d0:	609a      	str	r2, [r3, #8]
 80011d2:	e013      	b.n	80011fc <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a0f      	ldr	r2, [pc, #60]	; (8001218 <HAL_ADC_Start+0x180>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d10e      	bne.n	80011fc <HAL_ADC_Start+0x164>
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	689b      	ldr	r3, [r3, #8]
 80011e4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d107      	bne.n	80011fc <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	689a      	ldr	r2, [r3, #8]
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80011fa:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80011fc:	2300      	movs	r3, #0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3714      	adds	r7, #20
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	20000100 	.word	0x20000100
 8001210:	431bde83 	.word	0x431bde83
 8001214:	40012300 	.word	0x40012300
 8001218:	40012000 	.word	0x40012000
 800121c:	40012100 	.word	0x40012100
 8001220:	40012200 	.word	0x40012200

08001224 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800122e:	2300      	movs	r3, #0
 8001230:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	689b      	ldr	r3, [r3, #8]
 8001238:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800123c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001240:	d113      	bne.n	800126a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800124c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001250:	d10b      	bne.n	800126a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001256:	f043 0220 	orr.w	r2, r3, #32
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	2200      	movs	r2, #0
 8001262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001266:	2301      	movs	r3, #1
 8001268:	e05c      	b.n	8001324 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800126a:	f7ff fea3 	bl	8000fb4 <HAL_GetTick>
 800126e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001270:	e01a      	b.n	80012a8 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001278:	d016      	beq.n	80012a8 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d007      	beq.n	8001290 <HAL_ADC_PollForConversion+0x6c>
 8001280:	f7ff fe98 	bl	8000fb4 <HAL_GetTick>
 8001284:	4602      	mov	r2, r0
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	1ad3      	subs	r3, r2, r3
 800128a:	683a      	ldr	r2, [r7, #0]
 800128c:	429a      	cmp	r2, r3
 800128e:	d20b      	bcs.n	80012a8 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001294:	f043 0204 	orr.w	r2, r3, #4
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	2200      	movs	r2, #0
 80012a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 80012a4:	2303      	movs	r3, #3
 80012a6:	e03d      	b.n	8001324 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f003 0302 	and.w	r3, r3, #2
 80012b2:	2b02      	cmp	r3, #2
 80012b4:	d1dd      	bne.n	8001272 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f06f 0212 	mvn.w	r2, #18
 80012be:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012c4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	689b      	ldr	r3, [r3, #8]
 80012d2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d123      	bne.n	8001322 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d11f      	bne.n	8001322 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012e8:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d006      	beq.n	80012fe <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d111      	bne.n	8001322 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001302:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800130e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001312:	2b00      	cmp	r3, #0
 8001314:	d105      	bne.n	8001322 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800131a:	f043 0201 	orr.w	r2, r3, #1
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001322:	2300      	movs	r3, #0
}
 8001324:	4618      	mov	r0, r3
 8001326:	3710      	adds	r7, #16
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}

0800132c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800133a:	4618      	mov	r0, r3
 800133c:	370c      	adds	r7, #12
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
	...

08001348 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001348:	b480      	push	{r7}
 800134a:	b085      	sub	sp, #20
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
 8001350:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001352:	2300      	movs	r3, #0
 8001354:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800135c:	2b01      	cmp	r3, #1
 800135e:	d101      	bne.n	8001364 <HAL_ADC_ConfigChannel+0x1c>
 8001360:	2302      	movs	r3, #2
 8001362:	e105      	b.n	8001570 <HAL_ADC_ConfigChannel+0x228>
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2201      	movs	r2, #1
 8001368:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	2b09      	cmp	r3, #9
 8001372:	d925      	bls.n	80013c0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	68d9      	ldr	r1, [r3, #12]
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	b29b      	uxth	r3, r3
 8001380:	461a      	mov	r2, r3
 8001382:	4613      	mov	r3, r2
 8001384:	005b      	lsls	r3, r3, #1
 8001386:	4413      	add	r3, r2
 8001388:	3b1e      	subs	r3, #30
 800138a:	2207      	movs	r2, #7
 800138c:	fa02 f303 	lsl.w	r3, r2, r3
 8001390:	43da      	mvns	r2, r3
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	400a      	ands	r2, r1
 8001398:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	68d9      	ldr	r1, [r3, #12]
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	689a      	ldr	r2, [r3, #8]
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	b29b      	uxth	r3, r3
 80013aa:	4618      	mov	r0, r3
 80013ac:	4603      	mov	r3, r0
 80013ae:	005b      	lsls	r3, r3, #1
 80013b0:	4403      	add	r3, r0
 80013b2:	3b1e      	subs	r3, #30
 80013b4:	409a      	lsls	r2, r3
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	430a      	orrs	r2, r1
 80013bc:	60da      	str	r2, [r3, #12]
 80013be:	e022      	b.n	8001406 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	6919      	ldr	r1, [r3, #16]
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	b29b      	uxth	r3, r3
 80013cc:	461a      	mov	r2, r3
 80013ce:	4613      	mov	r3, r2
 80013d0:	005b      	lsls	r3, r3, #1
 80013d2:	4413      	add	r3, r2
 80013d4:	2207      	movs	r2, #7
 80013d6:	fa02 f303 	lsl.w	r3, r2, r3
 80013da:	43da      	mvns	r2, r3
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	400a      	ands	r2, r1
 80013e2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	6919      	ldr	r1, [r3, #16]
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	689a      	ldr	r2, [r3, #8]
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	4618      	mov	r0, r3
 80013f6:	4603      	mov	r3, r0
 80013f8:	005b      	lsls	r3, r3, #1
 80013fa:	4403      	add	r3, r0
 80013fc:	409a      	lsls	r2, r3
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	430a      	orrs	r2, r1
 8001404:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	2b06      	cmp	r3, #6
 800140c:	d824      	bhi.n	8001458 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	685a      	ldr	r2, [r3, #4]
 8001418:	4613      	mov	r3, r2
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	4413      	add	r3, r2
 800141e:	3b05      	subs	r3, #5
 8001420:	221f      	movs	r2, #31
 8001422:	fa02 f303 	lsl.w	r3, r2, r3
 8001426:	43da      	mvns	r2, r3
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	400a      	ands	r2, r1
 800142e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	b29b      	uxth	r3, r3
 800143c:	4618      	mov	r0, r3
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	685a      	ldr	r2, [r3, #4]
 8001442:	4613      	mov	r3, r2
 8001444:	009b      	lsls	r3, r3, #2
 8001446:	4413      	add	r3, r2
 8001448:	3b05      	subs	r3, #5
 800144a:	fa00 f203 	lsl.w	r2, r0, r3
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	430a      	orrs	r2, r1
 8001454:	635a      	str	r2, [r3, #52]	; 0x34
 8001456:	e04c      	b.n	80014f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	2b0c      	cmp	r3, #12
 800145e:	d824      	bhi.n	80014aa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	685a      	ldr	r2, [r3, #4]
 800146a:	4613      	mov	r3, r2
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	4413      	add	r3, r2
 8001470:	3b23      	subs	r3, #35	; 0x23
 8001472:	221f      	movs	r2, #31
 8001474:	fa02 f303 	lsl.w	r3, r2, r3
 8001478:	43da      	mvns	r2, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	400a      	ands	r2, r1
 8001480:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	b29b      	uxth	r3, r3
 800148e:	4618      	mov	r0, r3
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	685a      	ldr	r2, [r3, #4]
 8001494:	4613      	mov	r3, r2
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	4413      	add	r3, r2
 800149a:	3b23      	subs	r3, #35	; 0x23
 800149c:	fa00 f203 	lsl.w	r2, r0, r3
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	430a      	orrs	r2, r1
 80014a6:	631a      	str	r2, [r3, #48]	; 0x30
 80014a8:	e023      	b.n	80014f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	685a      	ldr	r2, [r3, #4]
 80014b4:	4613      	mov	r3, r2
 80014b6:	009b      	lsls	r3, r3, #2
 80014b8:	4413      	add	r3, r2
 80014ba:	3b41      	subs	r3, #65	; 0x41
 80014bc:	221f      	movs	r2, #31
 80014be:	fa02 f303 	lsl.w	r3, r2, r3
 80014c2:	43da      	mvns	r2, r3
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	400a      	ands	r2, r1
 80014ca:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	b29b      	uxth	r3, r3
 80014d8:	4618      	mov	r0, r3
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	685a      	ldr	r2, [r3, #4]
 80014de:	4613      	mov	r3, r2
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	4413      	add	r3, r2
 80014e4:	3b41      	subs	r3, #65	; 0x41
 80014e6:	fa00 f203 	lsl.w	r2, r0, r3
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	430a      	orrs	r2, r1
 80014f0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80014f2:	4b22      	ldr	r3, [pc, #136]	; (800157c <HAL_ADC_ConfigChannel+0x234>)
 80014f4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a21      	ldr	r2, [pc, #132]	; (8001580 <HAL_ADC_ConfigChannel+0x238>)
 80014fc:	4293      	cmp	r3, r2
 80014fe:	d109      	bne.n	8001514 <HAL_ADC_ConfigChannel+0x1cc>
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	2b12      	cmp	r3, #18
 8001506:	d105      	bne.n	8001514 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a19      	ldr	r2, [pc, #100]	; (8001580 <HAL_ADC_ConfigChannel+0x238>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d123      	bne.n	8001566 <HAL_ADC_ConfigChannel+0x21e>
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	2b10      	cmp	r3, #16
 8001524:	d003      	beq.n	800152e <HAL_ADC_ConfigChannel+0x1e6>
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	2b11      	cmp	r3, #17
 800152c:	d11b      	bne.n	8001566 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	2b10      	cmp	r3, #16
 8001540:	d111      	bne.n	8001566 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001542:	4b10      	ldr	r3, [pc, #64]	; (8001584 <HAL_ADC_ConfigChannel+0x23c>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4a10      	ldr	r2, [pc, #64]	; (8001588 <HAL_ADC_ConfigChannel+0x240>)
 8001548:	fba2 2303 	umull	r2, r3, r2, r3
 800154c:	0c9a      	lsrs	r2, r3, #18
 800154e:	4613      	mov	r3, r2
 8001550:	009b      	lsls	r3, r3, #2
 8001552:	4413      	add	r3, r2
 8001554:	005b      	lsls	r3, r3, #1
 8001556:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001558:	e002      	b.n	8001560 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800155a:	68bb      	ldr	r3, [r7, #8]
 800155c:	3b01      	subs	r3, #1
 800155e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d1f9      	bne.n	800155a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2200      	movs	r2, #0
 800156a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800156e:	2300      	movs	r3, #0
}
 8001570:	4618      	mov	r0, r3
 8001572:	3714      	adds	r7, #20
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr
 800157c:	40012300 	.word	0x40012300
 8001580:	40012000 	.word	0x40012000
 8001584:	20000100 	.word	0x20000100
 8001588:	431bde83 	.word	0x431bde83

0800158c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800158c:	b480      	push	{r7}
 800158e:	b085      	sub	sp, #20
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001594:	4b79      	ldr	r3, [pc, #484]	; (800177c <ADC_Init+0x1f0>)
 8001596:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	685a      	ldr	r2, [r3, #4]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	431a      	orrs	r2, r3
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	685a      	ldr	r2, [r3, #4]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80015c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	6859      	ldr	r1, [r3, #4]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	691b      	ldr	r3, [r3, #16]
 80015cc:	021a      	lsls	r2, r3, #8
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	430a      	orrs	r2, r1
 80015d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	685a      	ldr	r2, [r3, #4]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80015e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	6859      	ldr	r1, [r3, #4]
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	689a      	ldr	r2, [r3, #8]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	430a      	orrs	r2, r1
 80015f6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	689a      	ldr	r2, [r3, #8]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001606:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	6899      	ldr	r1, [r3, #8]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	68da      	ldr	r2, [r3, #12]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	430a      	orrs	r2, r1
 8001618:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800161e:	4a58      	ldr	r2, [pc, #352]	; (8001780 <ADC_Init+0x1f4>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d022      	beq.n	800166a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	689a      	ldr	r2, [r3, #8]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001632:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	6899      	ldr	r1, [r3, #8]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	430a      	orrs	r2, r1
 8001644:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	689a      	ldr	r2, [r3, #8]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001654:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	6899      	ldr	r1, [r3, #8]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	430a      	orrs	r2, r1
 8001666:	609a      	str	r2, [r3, #8]
 8001668:	e00f      	b.n	800168a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	689a      	ldr	r2, [r3, #8]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001678:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	689a      	ldr	r2, [r3, #8]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001688:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	689a      	ldr	r2, [r3, #8]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f022 0202 	bic.w	r2, r2, #2
 8001698:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	6899      	ldr	r1, [r3, #8]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	7e1b      	ldrb	r3, [r3, #24]
 80016a4:	005a      	lsls	r2, r3, #1
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	430a      	orrs	r2, r1
 80016ac:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d01b      	beq.n	80016f0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	685a      	ldr	r2, [r3, #4]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80016c6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	685a      	ldr	r2, [r3, #4]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80016d6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	6859      	ldr	r1, [r3, #4]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016e2:	3b01      	subs	r3, #1
 80016e4:	035a      	lsls	r2, r3, #13
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	430a      	orrs	r2, r1
 80016ec:	605a      	str	r2, [r3, #4]
 80016ee:	e007      	b.n	8001700 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	685a      	ldr	r2, [r3, #4]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80016fe:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800170e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	69db      	ldr	r3, [r3, #28]
 800171a:	3b01      	subs	r3, #1
 800171c:	051a      	lsls	r2, r3, #20
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	430a      	orrs	r2, r1
 8001724:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	689a      	ldr	r2, [r3, #8]
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001734:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	6899      	ldr	r1, [r3, #8]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001742:	025a      	lsls	r2, r3, #9
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	430a      	orrs	r2, r1
 800174a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	689a      	ldr	r2, [r3, #8]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800175a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	6899      	ldr	r1, [r3, #8]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	695b      	ldr	r3, [r3, #20]
 8001766:	029a      	lsls	r2, r3, #10
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	430a      	orrs	r2, r1
 800176e:	609a      	str	r2, [r3, #8]
}
 8001770:	bf00      	nop
 8001772:	3714      	adds	r7, #20
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr
 800177c:	40012300 	.word	0x40012300
 8001780:	0f000001 	.word	0x0f000001

08001784 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001784:	b480      	push	{r7}
 8001786:	b085      	sub	sp, #20
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	f003 0307 	and.w	r3, r3, #7
 8001792:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001794:	4b0c      	ldr	r3, [pc, #48]	; (80017c8 <__NVIC_SetPriorityGrouping+0x44>)
 8001796:	68db      	ldr	r3, [r3, #12]
 8001798:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800179a:	68ba      	ldr	r2, [r7, #8]
 800179c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017a0:	4013      	ands	r3, r2
 80017a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017b6:	4a04      	ldr	r2, [pc, #16]	; (80017c8 <__NVIC_SetPriorityGrouping+0x44>)
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	60d3      	str	r3, [r2, #12]
}
 80017bc:	bf00      	nop
 80017be:	3714      	adds	r7, #20
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr
 80017c8:	e000ed00 	.word	0xe000ed00

080017cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017d0:	4b04      	ldr	r3, [pc, #16]	; (80017e4 <__NVIC_GetPriorityGrouping+0x18>)
 80017d2:	68db      	ldr	r3, [r3, #12]
 80017d4:	0a1b      	lsrs	r3, r3, #8
 80017d6:	f003 0307 	and.w	r3, r3, #7
}
 80017da:	4618      	mov	r0, r3
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr
 80017e4:	e000ed00 	.word	0xe000ed00

080017e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	4603      	mov	r3, r0
 80017f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	db0b      	blt.n	8001812 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017fa:	79fb      	ldrb	r3, [r7, #7]
 80017fc:	f003 021f 	and.w	r2, r3, #31
 8001800:	4907      	ldr	r1, [pc, #28]	; (8001820 <__NVIC_EnableIRQ+0x38>)
 8001802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001806:	095b      	lsrs	r3, r3, #5
 8001808:	2001      	movs	r0, #1
 800180a:	fa00 f202 	lsl.w	r2, r0, r2
 800180e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001812:	bf00      	nop
 8001814:	370c      	adds	r7, #12
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	e000e100 	.word	0xe000e100

08001824 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
 800182a:	4603      	mov	r3, r0
 800182c:	6039      	str	r1, [r7, #0]
 800182e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001830:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001834:	2b00      	cmp	r3, #0
 8001836:	db0a      	blt.n	800184e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	b2da      	uxtb	r2, r3
 800183c:	490c      	ldr	r1, [pc, #48]	; (8001870 <__NVIC_SetPriority+0x4c>)
 800183e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001842:	0112      	lsls	r2, r2, #4
 8001844:	b2d2      	uxtb	r2, r2
 8001846:	440b      	add	r3, r1
 8001848:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800184c:	e00a      	b.n	8001864 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	b2da      	uxtb	r2, r3
 8001852:	4908      	ldr	r1, [pc, #32]	; (8001874 <__NVIC_SetPriority+0x50>)
 8001854:	79fb      	ldrb	r3, [r7, #7]
 8001856:	f003 030f 	and.w	r3, r3, #15
 800185a:	3b04      	subs	r3, #4
 800185c:	0112      	lsls	r2, r2, #4
 800185e:	b2d2      	uxtb	r2, r2
 8001860:	440b      	add	r3, r1
 8001862:	761a      	strb	r2, [r3, #24]
}
 8001864:	bf00      	nop
 8001866:	370c      	adds	r7, #12
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr
 8001870:	e000e100 	.word	0xe000e100
 8001874:	e000ed00 	.word	0xe000ed00

08001878 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001878:	b480      	push	{r7}
 800187a:	b089      	sub	sp, #36	; 0x24
 800187c:	af00      	add	r7, sp, #0
 800187e:	60f8      	str	r0, [r7, #12]
 8001880:	60b9      	str	r1, [r7, #8]
 8001882:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	f003 0307 	and.w	r3, r3, #7
 800188a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800188c:	69fb      	ldr	r3, [r7, #28]
 800188e:	f1c3 0307 	rsb	r3, r3, #7
 8001892:	2b04      	cmp	r3, #4
 8001894:	bf28      	it	cs
 8001896:	2304      	movcs	r3, #4
 8001898:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800189a:	69fb      	ldr	r3, [r7, #28]
 800189c:	3304      	adds	r3, #4
 800189e:	2b06      	cmp	r3, #6
 80018a0:	d902      	bls.n	80018a8 <NVIC_EncodePriority+0x30>
 80018a2:	69fb      	ldr	r3, [r7, #28]
 80018a4:	3b03      	subs	r3, #3
 80018a6:	e000      	b.n	80018aa <NVIC_EncodePriority+0x32>
 80018a8:	2300      	movs	r3, #0
 80018aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018ac:	f04f 32ff 	mov.w	r2, #4294967295
 80018b0:	69bb      	ldr	r3, [r7, #24]
 80018b2:	fa02 f303 	lsl.w	r3, r2, r3
 80018b6:	43da      	mvns	r2, r3
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	401a      	ands	r2, r3
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018c0:	f04f 31ff 	mov.w	r1, #4294967295
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	fa01 f303 	lsl.w	r3, r1, r3
 80018ca:	43d9      	mvns	r1, r3
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018d0:	4313      	orrs	r3, r2
         );
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3724      	adds	r7, #36	; 0x24
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr
	...

080018e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	3b01      	subs	r3, #1
 80018ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018f0:	d301      	bcc.n	80018f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018f2:	2301      	movs	r3, #1
 80018f4:	e00f      	b.n	8001916 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018f6:	4a0a      	ldr	r2, [pc, #40]	; (8001920 <SysTick_Config+0x40>)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	3b01      	subs	r3, #1
 80018fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018fe:	210f      	movs	r1, #15
 8001900:	f04f 30ff 	mov.w	r0, #4294967295
 8001904:	f7ff ff8e 	bl	8001824 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001908:	4b05      	ldr	r3, [pc, #20]	; (8001920 <SysTick_Config+0x40>)
 800190a:	2200      	movs	r2, #0
 800190c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800190e:	4b04      	ldr	r3, [pc, #16]	; (8001920 <SysTick_Config+0x40>)
 8001910:	2207      	movs	r2, #7
 8001912:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001914:	2300      	movs	r3, #0
}
 8001916:	4618      	mov	r0, r3
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	e000e010 	.word	0xe000e010

08001924 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800192c:	6878      	ldr	r0, [r7, #4]
 800192e:	f7ff ff29 	bl	8001784 <__NVIC_SetPriorityGrouping>
}
 8001932:	bf00      	nop
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}

0800193a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800193a:	b580      	push	{r7, lr}
 800193c:	b086      	sub	sp, #24
 800193e:	af00      	add	r7, sp, #0
 8001940:	4603      	mov	r3, r0
 8001942:	60b9      	str	r1, [r7, #8]
 8001944:	607a      	str	r2, [r7, #4]
 8001946:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001948:	2300      	movs	r3, #0
 800194a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800194c:	f7ff ff3e 	bl	80017cc <__NVIC_GetPriorityGrouping>
 8001950:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001952:	687a      	ldr	r2, [r7, #4]
 8001954:	68b9      	ldr	r1, [r7, #8]
 8001956:	6978      	ldr	r0, [r7, #20]
 8001958:	f7ff ff8e 	bl	8001878 <NVIC_EncodePriority>
 800195c:	4602      	mov	r2, r0
 800195e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001962:	4611      	mov	r1, r2
 8001964:	4618      	mov	r0, r3
 8001966:	f7ff ff5d 	bl	8001824 <__NVIC_SetPriority>
}
 800196a:	bf00      	nop
 800196c:	3718      	adds	r7, #24
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}

08001972 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001972:	b580      	push	{r7, lr}
 8001974:	b082      	sub	sp, #8
 8001976:	af00      	add	r7, sp, #0
 8001978:	4603      	mov	r3, r0
 800197a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800197c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001980:	4618      	mov	r0, r3
 8001982:	f7ff ff31 	bl	80017e8 <__NVIC_EnableIRQ>
}
 8001986:	bf00      	nop
 8001988:	3708      	adds	r7, #8
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}

0800198e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800198e:	b580      	push	{r7, lr}
 8001990:	b082      	sub	sp, #8
 8001992:	af00      	add	r7, sp, #0
 8001994:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	f7ff ffa2 	bl	80018e0 <SysTick_Config>
 800199c:	4603      	mov	r3, r0
}
 800199e:	4618      	mov	r0, r3
 80019a0:	3708      	adds	r7, #8
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
	...

080019a8 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b086      	sub	sp, #24
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	60f8      	str	r0, [r7, #12]
 80019b0:	60b9      	str	r1, [r7, #8]
 80019b2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
 80019b8:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80019ba:	4b23      	ldr	r3, [pc, #140]	; (8001a48 <HAL_FLASH_Program+0xa0>)
 80019bc:	7e1b      	ldrb	r3, [r3, #24]
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d101      	bne.n	80019c6 <HAL_FLASH_Program+0x1e>
 80019c2:	2302      	movs	r3, #2
 80019c4:	e03b      	b.n	8001a3e <HAL_FLASH_Program+0x96>
 80019c6:	4b20      	ldr	r3, [pc, #128]	; (8001a48 <HAL_FLASH_Program+0xa0>)
 80019c8:	2201      	movs	r2, #1
 80019ca:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80019cc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80019d0:	f000 f870 	bl	8001ab4 <FLASH_WaitForLastOperation>
 80019d4:	4603      	mov	r3, r0
 80019d6:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80019d8:	7dfb      	ldrb	r3, [r7, #23]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d12b      	bne.n	8001a36 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d105      	bne.n	80019f0 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80019e4:	783b      	ldrb	r3, [r7, #0]
 80019e6:	4619      	mov	r1, r3
 80019e8:	68b8      	ldr	r0, [r7, #8]
 80019ea:	f000 f917 	bl	8001c1c <FLASH_Program_Byte>
 80019ee:	e016      	b.n	8001a1e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d105      	bne.n	8001a02 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80019f6:	883b      	ldrh	r3, [r7, #0]
 80019f8:	4619      	mov	r1, r3
 80019fa:	68b8      	ldr	r0, [r7, #8]
 80019fc:	f000 f8ea 	bl	8001bd4 <FLASH_Program_HalfWord>
 8001a00:	e00d      	b.n	8001a1e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	2b02      	cmp	r3, #2
 8001a06:	d105      	bne.n	8001a14 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	68b8      	ldr	r0, [r7, #8]
 8001a0e:	f000 f8bf 	bl	8001b90 <FLASH_Program_Word>
 8001a12:	e004      	b.n	8001a1e <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8001a14:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001a18:	68b8      	ldr	r0, [r7, #8]
 8001a1a:	f000 f88b 	bl	8001b34 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001a1e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001a22:	f000 f847 	bl	8001ab4 <FLASH_WaitForLastOperation>
 8001a26:	4603      	mov	r3, r0
 8001a28:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8001a2a:	4b08      	ldr	r3, [pc, #32]	; (8001a4c <HAL_FLASH_Program+0xa4>)
 8001a2c:	691b      	ldr	r3, [r3, #16]
 8001a2e:	4a07      	ldr	r2, [pc, #28]	; (8001a4c <HAL_FLASH_Program+0xa4>)
 8001a30:	f023 0301 	bic.w	r3, r3, #1
 8001a34:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001a36:	4b04      	ldr	r3, [pc, #16]	; (8001a48 <HAL_FLASH_Program+0xa0>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	761a      	strb	r2, [r3, #24]
  
  return status;
 8001a3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	3718      	adds	r7, #24
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	200001a4 	.word	0x200001a4
 8001a4c:	40023c00 	.word	0x40023c00

08001a50 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001a56:	2300      	movs	r3, #0
 8001a58:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001a5a:	4b0b      	ldr	r3, [pc, #44]	; (8001a88 <HAL_FLASH_Unlock+0x38>)
 8001a5c:	691b      	ldr	r3, [r3, #16]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	da0b      	bge.n	8001a7a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001a62:	4b09      	ldr	r3, [pc, #36]	; (8001a88 <HAL_FLASH_Unlock+0x38>)
 8001a64:	4a09      	ldr	r2, [pc, #36]	; (8001a8c <HAL_FLASH_Unlock+0x3c>)
 8001a66:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001a68:	4b07      	ldr	r3, [pc, #28]	; (8001a88 <HAL_FLASH_Unlock+0x38>)
 8001a6a:	4a09      	ldr	r2, [pc, #36]	; (8001a90 <HAL_FLASH_Unlock+0x40>)
 8001a6c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001a6e:	4b06      	ldr	r3, [pc, #24]	; (8001a88 <HAL_FLASH_Unlock+0x38>)
 8001a70:	691b      	ldr	r3, [r3, #16]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	da01      	bge.n	8001a7a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001a7a:	79fb      	ldrb	r3, [r7, #7]
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	370c      	adds	r7, #12
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr
 8001a88:	40023c00 	.word	0x40023c00
 8001a8c:	45670123 	.word	0x45670123
 8001a90:	cdef89ab 	.word	0xcdef89ab

08001a94 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001a98:	4b05      	ldr	r3, [pc, #20]	; (8001ab0 <HAL_FLASH_Lock+0x1c>)
 8001a9a:	691b      	ldr	r3, [r3, #16]
 8001a9c:	4a04      	ldr	r2, [pc, #16]	; (8001ab0 <HAL_FLASH_Lock+0x1c>)
 8001a9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001aa2:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8001aa4:	2300      	movs	r3, #0
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr
 8001ab0:	40023c00 	.word	0x40023c00

08001ab4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001abc:	2300      	movs	r3, #0
 8001abe:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001ac0:	4b1a      	ldr	r3, [pc, #104]	; (8001b2c <FLASH_WaitForLastOperation+0x78>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8001ac6:	f7ff fa75 	bl	8000fb4 <HAL_GetTick>
 8001aca:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001acc:	e010      	b.n	8001af0 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ad4:	d00c      	beq.n	8001af0 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d007      	beq.n	8001aec <FLASH_WaitForLastOperation+0x38>
 8001adc:	f7ff fa6a 	bl	8000fb4 <HAL_GetTick>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	687a      	ldr	r2, [r7, #4]
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	d201      	bcs.n	8001af0 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001aec:	2303      	movs	r3, #3
 8001aee:	e019      	b.n	8001b24 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001af0:	4b0f      	ldr	r3, [pc, #60]	; (8001b30 <FLASH_WaitForLastOperation+0x7c>)
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d1e8      	bne.n	8001ace <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001afc:	4b0c      	ldr	r3, [pc, #48]	; (8001b30 <FLASH_WaitForLastOperation+0x7c>)
 8001afe:	68db      	ldr	r3, [r3, #12]
 8001b00:	f003 0301 	and.w	r3, r3, #1
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d002      	beq.n	8001b0e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001b08:	4b09      	ldr	r3, [pc, #36]	; (8001b30 <FLASH_WaitForLastOperation+0x7c>)
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001b0e:	4b08      	ldr	r3, [pc, #32]	; (8001b30 <FLASH_WaitForLastOperation+0x7c>)
 8001b10:	68db      	ldr	r3, [r3, #12]
 8001b12:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d003      	beq.n	8001b22 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001b1a:	f000 f8a1 	bl	8001c60 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e000      	b.n	8001b24 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8001b22:	2300      	movs	r3, #0
  
}  
 8001b24:	4618      	mov	r0, r3
 8001b26:	3710      	adds	r7, #16
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	200001a4 	.word	0x200001a4
 8001b30:	40023c00 	.word	0x40023c00

08001b34 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001b34:	b490      	push	{r4, r7}
 8001b36:	b084      	sub	sp, #16
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	60f8      	str	r0, [r7, #12]
 8001b3c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001b40:	4b12      	ldr	r3, [pc, #72]	; (8001b8c <FLASH_Program_DoubleWord+0x58>)
 8001b42:	691b      	ldr	r3, [r3, #16]
 8001b44:	4a11      	ldr	r2, [pc, #68]	; (8001b8c <FLASH_Program_DoubleWord+0x58>)
 8001b46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b4a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001b4c:	4b0f      	ldr	r3, [pc, #60]	; (8001b8c <FLASH_Program_DoubleWord+0x58>)
 8001b4e:	691b      	ldr	r3, [r3, #16]
 8001b50:	4a0e      	ldr	r2, [pc, #56]	; (8001b8c <FLASH_Program_DoubleWord+0x58>)
 8001b52:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001b56:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001b58:	4b0c      	ldr	r3, [pc, #48]	; (8001b8c <FLASH_Program_DoubleWord+0x58>)
 8001b5a:	691b      	ldr	r3, [r3, #16]
 8001b5c:	4a0b      	ldr	r2, [pc, #44]	; (8001b8c <FLASH_Program_DoubleWord+0x58>)
 8001b5e:	f043 0301 	orr.w	r3, r3, #1
 8001b62:	6113      	str	r3, [r2, #16]

  /* Program the double-word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	683a      	ldr	r2, [r7, #0]
 8001b68:	601a      	str	r2, [r3, #0]
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8001b6a:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001b6e:	f04f 0300 	mov.w	r3, #0
 8001b72:	f04f 0400 	mov.w	r4, #0
 8001b76:	0013      	movs	r3, r2
 8001b78:	2400      	movs	r4, #0
 8001b7a:	68fa      	ldr	r2, [r7, #12]
 8001b7c:	3204      	adds	r2, #4
 8001b7e:	6013      	str	r3, [r2, #0]
}
 8001b80:	bf00      	nop
 8001b82:	3710      	adds	r7, #16
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bc90      	pop	{r4, r7}
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	40023c00 	.word	0x40023c00

08001b90 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
 8001b98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001b9a:	4b0d      	ldr	r3, [pc, #52]	; (8001bd0 <FLASH_Program_Word+0x40>)
 8001b9c:	691b      	ldr	r3, [r3, #16]
 8001b9e:	4a0c      	ldr	r2, [pc, #48]	; (8001bd0 <FLASH_Program_Word+0x40>)
 8001ba0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ba4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001ba6:	4b0a      	ldr	r3, [pc, #40]	; (8001bd0 <FLASH_Program_Word+0x40>)
 8001ba8:	691b      	ldr	r3, [r3, #16]
 8001baa:	4a09      	ldr	r2, [pc, #36]	; (8001bd0 <FLASH_Program_Word+0x40>)
 8001bac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bb0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001bb2:	4b07      	ldr	r3, [pc, #28]	; (8001bd0 <FLASH_Program_Word+0x40>)
 8001bb4:	691b      	ldr	r3, [r3, #16]
 8001bb6:	4a06      	ldr	r2, [pc, #24]	; (8001bd0 <FLASH_Program_Word+0x40>)
 8001bb8:	f043 0301 	orr.w	r3, r3, #1
 8001bbc:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	683a      	ldr	r2, [r7, #0]
 8001bc2:	601a      	str	r2, [r3, #0]
}
 8001bc4:	bf00      	nop
 8001bc6:	370c      	adds	r7, #12
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr
 8001bd0:	40023c00 	.word	0x40023c00

08001bd4 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	460b      	mov	r3, r1
 8001bde:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001be0:	4b0d      	ldr	r3, [pc, #52]	; (8001c18 <FLASH_Program_HalfWord+0x44>)
 8001be2:	691b      	ldr	r3, [r3, #16]
 8001be4:	4a0c      	ldr	r2, [pc, #48]	; (8001c18 <FLASH_Program_HalfWord+0x44>)
 8001be6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001bea:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001bec:	4b0a      	ldr	r3, [pc, #40]	; (8001c18 <FLASH_Program_HalfWord+0x44>)
 8001bee:	691b      	ldr	r3, [r3, #16]
 8001bf0:	4a09      	ldr	r2, [pc, #36]	; (8001c18 <FLASH_Program_HalfWord+0x44>)
 8001bf2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bf6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001bf8:	4b07      	ldr	r3, [pc, #28]	; (8001c18 <FLASH_Program_HalfWord+0x44>)
 8001bfa:	691b      	ldr	r3, [r3, #16]
 8001bfc:	4a06      	ldr	r2, [pc, #24]	; (8001c18 <FLASH_Program_HalfWord+0x44>)
 8001bfe:	f043 0301 	orr.w	r3, r3, #1
 8001c02:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	887a      	ldrh	r2, [r7, #2]
 8001c08:	801a      	strh	r2, [r3, #0]
}
 8001c0a:	bf00      	nop
 8001c0c:	370c      	adds	r7, #12
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	40023c00 	.word	0x40023c00

08001c1c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b083      	sub	sp, #12
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	460b      	mov	r3, r1
 8001c26:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001c28:	4b0c      	ldr	r3, [pc, #48]	; (8001c5c <FLASH_Program_Byte+0x40>)
 8001c2a:	691b      	ldr	r3, [r3, #16]
 8001c2c:	4a0b      	ldr	r2, [pc, #44]	; (8001c5c <FLASH_Program_Byte+0x40>)
 8001c2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c32:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001c34:	4b09      	ldr	r3, [pc, #36]	; (8001c5c <FLASH_Program_Byte+0x40>)
 8001c36:	4a09      	ldr	r2, [pc, #36]	; (8001c5c <FLASH_Program_Byte+0x40>)
 8001c38:	691b      	ldr	r3, [r3, #16]
 8001c3a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001c3c:	4b07      	ldr	r3, [pc, #28]	; (8001c5c <FLASH_Program_Byte+0x40>)
 8001c3e:	691b      	ldr	r3, [r3, #16]
 8001c40:	4a06      	ldr	r2, [pc, #24]	; (8001c5c <FLASH_Program_Byte+0x40>)
 8001c42:	f043 0301 	orr.w	r3, r3, #1
 8001c46:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	78fa      	ldrb	r2, [r7, #3]
 8001c4c:	701a      	strb	r2, [r3, #0]
}
 8001c4e:	bf00      	nop
 8001c50:	370c      	adds	r7, #12
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr
 8001c5a:	bf00      	nop
 8001c5c:	40023c00 	.word	0x40023c00

08001c60 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001c64:	4b27      	ldr	r3, [pc, #156]	; (8001d04 <FLASH_SetErrorCode+0xa4>)
 8001c66:	68db      	ldr	r3, [r3, #12]
 8001c68:	f003 0310 	and.w	r3, r3, #16
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d008      	beq.n	8001c82 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001c70:	4b25      	ldr	r3, [pc, #148]	; (8001d08 <FLASH_SetErrorCode+0xa8>)
 8001c72:	69db      	ldr	r3, [r3, #28]
 8001c74:	f043 0310 	orr.w	r3, r3, #16
 8001c78:	4a23      	ldr	r2, [pc, #140]	; (8001d08 <FLASH_SetErrorCode+0xa8>)
 8001c7a:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8001c7c:	4b21      	ldr	r3, [pc, #132]	; (8001d04 <FLASH_SetErrorCode+0xa4>)
 8001c7e:	2210      	movs	r2, #16
 8001c80:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001c82:	4b20      	ldr	r3, [pc, #128]	; (8001d04 <FLASH_SetErrorCode+0xa4>)
 8001c84:	68db      	ldr	r3, [r3, #12]
 8001c86:	f003 0320 	and.w	r3, r3, #32
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d008      	beq.n	8001ca0 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001c8e:	4b1e      	ldr	r3, [pc, #120]	; (8001d08 <FLASH_SetErrorCode+0xa8>)
 8001c90:	69db      	ldr	r3, [r3, #28]
 8001c92:	f043 0308 	orr.w	r3, r3, #8
 8001c96:	4a1c      	ldr	r2, [pc, #112]	; (8001d08 <FLASH_SetErrorCode+0xa8>)
 8001c98:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8001c9a:	4b1a      	ldr	r3, [pc, #104]	; (8001d04 <FLASH_SetErrorCode+0xa4>)
 8001c9c:	2220      	movs	r2, #32
 8001c9e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001ca0:	4b18      	ldr	r3, [pc, #96]	; (8001d04 <FLASH_SetErrorCode+0xa4>)
 8001ca2:	68db      	ldr	r3, [r3, #12]
 8001ca4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d008      	beq.n	8001cbe <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001cac:	4b16      	ldr	r3, [pc, #88]	; (8001d08 <FLASH_SetErrorCode+0xa8>)
 8001cae:	69db      	ldr	r3, [r3, #28]
 8001cb0:	f043 0304 	orr.w	r3, r3, #4
 8001cb4:	4a14      	ldr	r2, [pc, #80]	; (8001d08 <FLASH_SetErrorCode+0xa8>)
 8001cb6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8001cb8:	4b12      	ldr	r3, [pc, #72]	; (8001d04 <FLASH_SetErrorCode+0xa4>)
 8001cba:	2240      	movs	r2, #64	; 0x40
 8001cbc:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8001cbe:	4b11      	ldr	r3, [pc, #68]	; (8001d04 <FLASH_SetErrorCode+0xa4>)
 8001cc0:	68db      	ldr	r3, [r3, #12]
 8001cc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d008      	beq.n	8001cdc <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8001cca:	4b0f      	ldr	r3, [pc, #60]	; (8001d08 <FLASH_SetErrorCode+0xa8>)
 8001ccc:	69db      	ldr	r3, [r3, #28]
 8001cce:	f043 0302 	orr.w	r3, r3, #2
 8001cd2:	4a0d      	ldr	r2, [pc, #52]	; (8001d08 <FLASH_SetErrorCode+0xa8>)
 8001cd4:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8001cd6:	4b0b      	ldr	r3, [pc, #44]	; (8001d04 <FLASH_SetErrorCode+0xa4>)
 8001cd8:	2280      	movs	r2, #128	; 0x80
 8001cda:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001cdc:	4b09      	ldr	r3, [pc, #36]	; (8001d04 <FLASH_SetErrorCode+0xa4>)
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	f003 0302 	and.w	r3, r3, #2
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d008      	beq.n	8001cfa <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001ce8:	4b07      	ldr	r3, [pc, #28]	; (8001d08 <FLASH_SetErrorCode+0xa8>)
 8001cea:	69db      	ldr	r3, [r3, #28]
 8001cec:	f043 0320 	orr.w	r3, r3, #32
 8001cf0:	4a05      	ldr	r2, [pc, #20]	; (8001d08 <FLASH_SetErrorCode+0xa8>)
 8001cf2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8001cf4:	4b03      	ldr	r3, [pc, #12]	; (8001d04 <FLASH_SetErrorCode+0xa4>)
 8001cf6:	2202      	movs	r2, #2
 8001cf8:	60da      	str	r2, [r3, #12]
  }
}
 8001cfa:	bf00      	nop
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr
 8001d04:	40023c00 	.word	0x40023c00
 8001d08:	200001a4 	.word	0x200001a4

08001d0c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001d1e:	4b31      	ldr	r3, [pc, #196]	; (8001de4 <HAL_FLASHEx_Erase+0xd8>)
 8001d20:	7e1b      	ldrb	r3, [r3, #24]
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d101      	bne.n	8001d2a <HAL_FLASHEx_Erase+0x1e>
 8001d26:	2302      	movs	r3, #2
 8001d28:	e058      	b.n	8001ddc <HAL_FLASHEx_Erase+0xd0>
 8001d2a:	4b2e      	ldr	r3, [pc, #184]	; (8001de4 <HAL_FLASHEx_Erase+0xd8>)
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001d30:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001d34:	f7ff febe 	bl	8001ab4 <FLASH_WaitForLastOperation>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8001d3c:	7bfb      	ldrb	r3, [r7, #15]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d148      	bne.n	8001dd4 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	f04f 32ff 	mov.w	r2, #4294967295
 8001d48:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	d115      	bne.n	8001d7e <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	691b      	ldr	r3, [r3, #16]
 8001d56:	b2da      	uxtb	r2, r3
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	4610      	mov	r0, r2
 8001d60:	f000 f844 	bl	8001dec <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001d64:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001d68:	f7ff fea4 	bl	8001ab4 <FLASH_WaitForLastOperation>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8001d70:	4b1d      	ldr	r3, [pc, #116]	; (8001de8 <HAL_FLASHEx_Erase+0xdc>)
 8001d72:	691b      	ldr	r3, [r3, #16]
 8001d74:	4a1c      	ldr	r2, [pc, #112]	; (8001de8 <HAL_FLASHEx_Erase+0xdc>)
 8001d76:	f023 0304 	bic.w	r3, r3, #4
 8001d7a:	6113      	str	r3, [r2, #16]
 8001d7c:	e028      	b.n	8001dd0 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	60bb      	str	r3, [r7, #8]
 8001d84:	e01c      	b.n	8001dc0 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	691b      	ldr	r3, [r3, #16]
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	68b8      	ldr	r0, [r7, #8]
 8001d90:	f000 f850 	bl	8001e34 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001d94:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001d98:	f7ff fe8c 	bl	8001ab4 <FLASH_WaitForLastOperation>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8001da0:	4b11      	ldr	r3, [pc, #68]	; (8001de8 <HAL_FLASHEx_Erase+0xdc>)
 8001da2:	691b      	ldr	r3, [r3, #16]
 8001da4:	4a10      	ldr	r2, [pc, #64]	; (8001de8 <HAL_FLASHEx_Erase+0xdc>)
 8001da6:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8001daa:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8001dac:	7bfb      	ldrb	r3, [r7, #15]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d003      	beq.n	8001dba <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	68ba      	ldr	r2, [r7, #8]
 8001db6:	601a      	str	r2, [r3, #0]
          break;
 8001db8:	e00a      	b.n	8001dd0 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001dba:	68bb      	ldr	r3, [r7, #8]
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	60bb      	str	r3, [r7, #8]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	68da      	ldr	r2, [r3, #12]
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	689b      	ldr	r3, [r3, #8]
 8001dc8:	4413      	add	r3, r2
 8001dca:	68ba      	ldr	r2, [r7, #8]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d3da      	bcc.n	8001d86 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8001dd0:	f000 f878 	bl	8001ec4 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001dd4:	4b03      	ldr	r3, [pc, #12]	; (8001de4 <HAL_FLASHEx_Erase+0xd8>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	761a      	strb	r2, [r3, #24]

  return status;
 8001dda:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3710      	adds	r7, #16
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	200001a4 	.word	0x200001a4
 8001de8:	40023c00 	.word	0x40023c00

08001dec <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b083      	sub	sp, #12
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	4603      	mov	r3, r0
 8001df4:	6039      	str	r1, [r7, #0]
 8001df6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001df8:	4b0d      	ldr	r3, [pc, #52]	; (8001e30 <FLASH_MassErase+0x44>)
 8001dfa:	691b      	ldr	r3, [r3, #16]
 8001dfc:	4a0c      	ldr	r2, [pc, #48]	; (8001e30 <FLASH_MassErase+0x44>)
 8001dfe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e02:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8001e04:	4b0a      	ldr	r3, [pc, #40]	; (8001e30 <FLASH_MassErase+0x44>)
 8001e06:	691b      	ldr	r3, [r3, #16]
 8001e08:	4a09      	ldr	r2, [pc, #36]	; (8001e30 <FLASH_MassErase+0x44>)
 8001e0a:	f043 0304 	orr.w	r3, r3, #4
 8001e0e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8001e10:	4b07      	ldr	r3, [pc, #28]	; (8001e30 <FLASH_MassErase+0x44>)
 8001e12:	691a      	ldr	r2, [r3, #16]
 8001e14:	79fb      	ldrb	r3, [r7, #7]
 8001e16:	021b      	lsls	r3, r3, #8
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	4a05      	ldr	r2, [pc, #20]	; (8001e30 <FLASH_MassErase+0x44>)
 8001e1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e20:	6113      	str	r3, [r2, #16]
}
 8001e22:	bf00      	nop
 8001e24:	370c      	adds	r7, #12
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	40023c00 	.word	0x40023c00

08001e34 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b085      	sub	sp, #20
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8001e40:	2300      	movs	r3, #0
 8001e42:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8001e44:	78fb      	ldrb	r3, [r7, #3]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d102      	bne.n	8001e50 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60fb      	str	r3, [r7, #12]
 8001e4e:	e010      	b.n	8001e72 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8001e50:	78fb      	ldrb	r3, [r7, #3]
 8001e52:	2b01      	cmp	r3, #1
 8001e54:	d103      	bne.n	8001e5e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8001e56:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e5a:	60fb      	str	r3, [r7, #12]
 8001e5c:	e009      	b.n	8001e72 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8001e5e:	78fb      	ldrb	r3, [r7, #3]
 8001e60:	2b02      	cmp	r3, #2
 8001e62:	d103      	bne.n	8001e6c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8001e64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e68:	60fb      	str	r3, [r7, #12]
 8001e6a:	e002      	b.n	8001e72 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8001e6c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001e70:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001e72:	4b13      	ldr	r3, [pc, #76]	; (8001ec0 <FLASH_Erase_Sector+0x8c>)
 8001e74:	691b      	ldr	r3, [r3, #16]
 8001e76:	4a12      	ldr	r2, [pc, #72]	; (8001ec0 <FLASH_Erase_Sector+0x8c>)
 8001e78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e7c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8001e7e:	4b10      	ldr	r3, [pc, #64]	; (8001ec0 <FLASH_Erase_Sector+0x8c>)
 8001e80:	691a      	ldr	r2, [r3, #16]
 8001e82:	490f      	ldr	r1, [pc, #60]	; (8001ec0 <FLASH_Erase_Sector+0x8c>)
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	4313      	orrs	r3, r2
 8001e88:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8001e8a:	4b0d      	ldr	r3, [pc, #52]	; (8001ec0 <FLASH_Erase_Sector+0x8c>)
 8001e8c:	691b      	ldr	r3, [r3, #16]
 8001e8e:	4a0c      	ldr	r2, [pc, #48]	; (8001ec0 <FLASH_Erase_Sector+0x8c>)
 8001e90:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001e94:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8001e96:	4b0a      	ldr	r3, [pc, #40]	; (8001ec0 <FLASH_Erase_Sector+0x8c>)
 8001e98:	691a      	ldr	r2, [r3, #16]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	00db      	lsls	r3, r3, #3
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	4a07      	ldr	r2, [pc, #28]	; (8001ec0 <FLASH_Erase_Sector+0x8c>)
 8001ea2:	f043 0302 	orr.w	r3, r3, #2
 8001ea6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8001ea8:	4b05      	ldr	r3, [pc, #20]	; (8001ec0 <FLASH_Erase_Sector+0x8c>)
 8001eaa:	691b      	ldr	r3, [r3, #16]
 8001eac:	4a04      	ldr	r2, [pc, #16]	; (8001ec0 <FLASH_Erase_Sector+0x8c>)
 8001eae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001eb2:	6113      	str	r3, [r2, #16]
}
 8001eb4:	bf00      	nop
 8001eb6:	3714      	adds	r7, #20
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr
 8001ec0:	40023c00 	.word	0x40023c00

08001ec4 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8001ec8:	4b20      	ldr	r3, [pc, #128]	; (8001f4c <FLASH_FlushCaches+0x88>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d017      	beq.n	8001f04 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8001ed4:	4b1d      	ldr	r3, [pc, #116]	; (8001f4c <FLASH_FlushCaches+0x88>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a1c      	ldr	r2, [pc, #112]	; (8001f4c <FLASH_FlushCaches+0x88>)
 8001eda:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001ede:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8001ee0:	4b1a      	ldr	r3, [pc, #104]	; (8001f4c <FLASH_FlushCaches+0x88>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a19      	ldr	r2, [pc, #100]	; (8001f4c <FLASH_FlushCaches+0x88>)
 8001ee6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001eea:	6013      	str	r3, [r2, #0]
 8001eec:	4b17      	ldr	r3, [pc, #92]	; (8001f4c <FLASH_FlushCaches+0x88>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a16      	ldr	r2, [pc, #88]	; (8001f4c <FLASH_FlushCaches+0x88>)
 8001ef2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001ef6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ef8:	4b14      	ldr	r3, [pc, #80]	; (8001f4c <FLASH_FlushCaches+0x88>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a13      	ldr	r2, [pc, #76]	; (8001f4c <FLASH_FlushCaches+0x88>)
 8001efe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f02:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8001f04:	4b11      	ldr	r3, [pc, #68]	; (8001f4c <FLASH_FlushCaches+0x88>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d017      	beq.n	8001f40 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8001f10:	4b0e      	ldr	r3, [pc, #56]	; (8001f4c <FLASH_FlushCaches+0x88>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a0d      	ldr	r2, [pc, #52]	; (8001f4c <FLASH_FlushCaches+0x88>)
 8001f16:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001f1a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8001f1c:	4b0b      	ldr	r3, [pc, #44]	; (8001f4c <FLASH_FlushCaches+0x88>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a0a      	ldr	r2, [pc, #40]	; (8001f4c <FLASH_FlushCaches+0x88>)
 8001f22:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001f26:	6013      	str	r3, [r2, #0]
 8001f28:	4b08      	ldr	r3, [pc, #32]	; (8001f4c <FLASH_FlushCaches+0x88>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a07      	ldr	r2, [pc, #28]	; (8001f4c <FLASH_FlushCaches+0x88>)
 8001f2e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001f32:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f34:	4b05      	ldr	r3, [pc, #20]	; (8001f4c <FLASH_FlushCaches+0x88>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a04      	ldr	r2, [pc, #16]	; (8001f4c <FLASH_FlushCaches+0x88>)
 8001f3a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f3e:	6013      	str	r3, [r2, #0]
  }
}
 8001f40:	bf00      	nop
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	40023c00 	.word	0x40023c00

08001f50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b089      	sub	sp, #36	; 0x24
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f62:	2300      	movs	r3, #0
 8001f64:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f66:	2300      	movs	r3, #0
 8001f68:	61fb      	str	r3, [r7, #28]
 8001f6a:	e16b      	b.n	8002244 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	fa02 f303 	lsl.w	r3, r2, r3
 8001f74:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	697a      	ldr	r2, [r7, #20]
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f80:	693a      	ldr	r2, [r7, #16]
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	f040 815a 	bne.w	800223e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d003      	beq.n	8001f9a <HAL_GPIO_Init+0x4a>
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	2b12      	cmp	r3, #18
 8001f98:	d123      	bne.n	8001fe2 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	08da      	lsrs	r2, r3, #3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	3208      	adds	r2, #8
 8001fa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	f003 0307 	and.w	r3, r3, #7
 8001fae:	009b      	lsls	r3, r3, #2
 8001fb0:	220f      	movs	r2, #15
 8001fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb6:	43db      	mvns	r3, r3
 8001fb8:	69ba      	ldr	r2, [r7, #24]
 8001fba:	4013      	ands	r3, r2
 8001fbc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	691a      	ldr	r2, [r3, #16]
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	f003 0307 	and.w	r3, r3, #7
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	fa02 f303 	lsl.w	r3, r2, r3
 8001fce:	69ba      	ldr	r2, [r7, #24]
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001fd4:	69fb      	ldr	r3, [r7, #28]
 8001fd6:	08da      	lsrs	r2, r3, #3
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	3208      	adds	r2, #8
 8001fdc:	69b9      	ldr	r1, [r7, #24]
 8001fde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001fe8:	69fb      	ldr	r3, [r7, #28]
 8001fea:	005b      	lsls	r3, r3, #1
 8001fec:	2203      	movs	r2, #3
 8001fee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff2:	43db      	mvns	r3, r3
 8001ff4:	69ba      	ldr	r2, [r7, #24]
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	f003 0203 	and.w	r2, r3, #3
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	fa02 f303 	lsl.w	r3, r2, r3
 800200a:	69ba      	ldr	r2, [r7, #24]
 800200c:	4313      	orrs	r3, r2
 800200e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	69ba      	ldr	r2, [r7, #24]
 8002014:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	2b01      	cmp	r3, #1
 800201c:	d00b      	beq.n	8002036 <HAL_GPIO_Init+0xe6>
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	2b02      	cmp	r3, #2
 8002024:	d007      	beq.n	8002036 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800202a:	2b11      	cmp	r3, #17
 800202c:	d003      	beq.n	8002036 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	2b12      	cmp	r3, #18
 8002034:	d130      	bne.n	8002098 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800203c:	69fb      	ldr	r3, [r7, #28]
 800203e:	005b      	lsls	r3, r3, #1
 8002040:	2203      	movs	r2, #3
 8002042:	fa02 f303 	lsl.w	r3, r2, r3
 8002046:	43db      	mvns	r3, r3
 8002048:	69ba      	ldr	r2, [r7, #24]
 800204a:	4013      	ands	r3, r2
 800204c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	68da      	ldr	r2, [r3, #12]
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	005b      	lsls	r3, r3, #1
 8002056:	fa02 f303 	lsl.w	r3, r2, r3
 800205a:	69ba      	ldr	r2, [r7, #24]
 800205c:	4313      	orrs	r3, r2
 800205e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	69ba      	ldr	r2, [r7, #24]
 8002064:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800206c:	2201      	movs	r2, #1
 800206e:	69fb      	ldr	r3, [r7, #28]
 8002070:	fa02 f303 	lsl.w	r3, r2, r3
 8002074:	43db      	mvns	r3, r3
 8002076:	69ba      	ldr	r2, [r7, #24]
 8002078:	4013      	ands	r3, r2
 800207a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	091b      	lsrs	r3, r3, #4
 8002082:	f003 0201 	and.w	r2, r3, #1
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	fa02 f303 	lsl.w	r3, r2, r3
 800208c:	69ba      	ldr	r2, [r7, #24]
 800208e:	4313      	orrs	r3, r2
 8002090:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	69ba      	ldr	r2, [r7, #24]
 8002096:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800209e:	69fb      	ldr	r3, [r7, #28]
 80020a0:	005b      	lsls	r3, r3, #1
 80020a2:	2203      	movs	r2, #3
 80020a4:	fa02 f303 	lsl.w	r3, r2, r3
 80020a8:	43db      	mvns	r3, r3
 80020aa:	69ba      	ldr	r2, [r7, #24]
 80020ac:	4013      	ands	r3, r2
 80020ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	689a      	ldr	r2, [r3, #8]
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	005b      	lsls	r3, r3, #1
 80020b8:	fa02 f303 	lsl.w	r3, r2, r3
 80020bc:	69ba      	ldr	r2, [r7, #24]
 80020be:	4313      	orrs	r3, r2
 80020c0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	69ba      	ldr	r2, [r7, #24]
 80020c6:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	f000 80b4 	beq.w	800223e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020d6:	2300      	movs	r3, #0
 80020d8:	60fb      	str	r3, [r7, #12]
 80020da:	4b5f      	ldr	r3, [pc, #380]	; (8002258 <HAL_GPIO_Init+0x308>)
 80020dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020de:	4a5e      	ldr	r2, [pc, #376]	; (8002258 <HAL_GPIO_Init+0x308>)
 80020e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020e4:	6453      	str	r3, [r2, #68]	; 0x44
 80020e6:	4b5c      	ldr	r3, [pc, #368]	; (8002258 <HAL_GPIO_Init+0x308>)
 80020e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020ee:	60fb      	str	r3, [r7, #12]
 80020f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020f2:	4a5a      	ldr	r2, [pc, #360]	; (800225c <HAL_GPIO_Init+0x30c>)
 80020f4:	69fb      	ldr	r3, [r7, #28]
 80020f6:	089b      	lsrs	r3, r3, #2
 80020f8:	3302      	adds	r3, #2
 80020fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002100:	69fb      	ldr	r3, [r7, #28]
 8002102:	f003 0303 	and.w	r3, r3, #3
 8002106:	009b      	lsls	r3, r3, #2
 8002108:	220f      	movs	r2, #15
 800210a:	fa02 f303 	lsl.w	r3, r2, r3
 800210e:	43db      	mvns	r3, r3
 8002110:	69ba      	ldr	r2, [r7, #24]
 8002112:	4013      	ands	r3, r2
 8002114:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4a51      	ldr	r2, [pc, #324]	; (8002260 <HAL_GPIO_Init+0x310>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d02b      	beq.n	8002176 <HAL_GPIO_Init+0x226>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4a50      	ldr	r2, [pc, #320]	; (8002264 <HAL_GPIO_Init+0x314>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d025      	beq.n	8002172 <HAL_GPIO_Init+0x222>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4a4f      	ldr	r2, [pc, #316]	; (8002268 <HAL_GPIO_Init+0x318>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d01f      	beq.n	800216e <HAL_GPIO_Init+0x21e>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4a4e      	ldr	r2, [pc, #312]	; (800226c <HAL_GPIO_Init+0x31c>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d019      	beq.n	800216a <HAL_GPIO_Init+0x21a>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4a4d      	ldr	r2, [pc, #308]	; (8002270 <HAL_GPIO_Init+0x320>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d013      	beq.n	8002166 <HAL_GPIO_Init+0x216>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4a4c      	ldr	r2, [pc, #304]	; (8002274 <HAL_GPIO_Init+0x324>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d00d      	beq.n	8002162 <HAL_GPIO_Init+0x212>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	4a4b      	ldr	r2, [pc, #300]	; (8002278 <HAL_GPIO_Init+0x328>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d007      	beq.n	800215e <HAL_GPIO_Init+0x20e>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4a4a      	ldr	r2, [pc, #296]	; (800227c <HAL_GPIO_Init+0x32c>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d101      	bne.n	800215a <HAL_GPIO_Init+0x20a>
 8002156:	2307      	movs	r3, #7
 8002158:	e00e      	b.n	8002178 <HAL_GPIO_Init+0x228>
 800215a:	2308      	movs	r3, #8
 800215c:	e00c      	b.n	8002178 <HAL_GPIO_Init+0x228>
 800215e:	2306      	movs	r3, #6
 8002160:	e00a      	b.n	8002178 <HAL_GPIO_Init+0x228>
 8002162:	2305      	movs	r3, #5
 8002164:	e008      	b.n	8002178 <HAL_GPIO_Init+0x228>
 8002166:	2304      	movs	r3, #4
 8002168:	e006      	b.n	8002178 <HAL_GPIO_Init+0x228>
 800216a:	2303      	movs	r3, #3
 800216c:	e004      	b.n	8002178 <HAL_GPIO_Init+0x228>
 800216e:	2302      	movs	r3, #2
 8002170:	e002      	b.n	8002178 <HAL_GPIO_Init+0x228>
 8002172:	2301      	movs	r3, #1
 8002174:	e000      	b.n	8002178 <HAL_GPIO_Init+0x228>
 8002176:	2300      	movs	r3, #0
 8002178:	69fa      	ldr	r2, [r7, #28]
 800217a:	f002 0203 	and.w	r2, r2, #3
 800217e:	0092      	lsls	r2, r2, #2
 8002180:	4093      	lsls	r3, r2
 8002182:	69ba      	ldr	r2, [r7, #24]
 8002184:	4313      	orrs	r3, r2
 8002186:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002188:	4934      	ldr	r1, [pc, #208]	; (800225c <HAL_GPIO_Init+0x30c>)
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	089b      	lsrs	r3, r3, #2
 800218e:	3302      	adds	r3, #2
 8002190:	69ba      	ldr	r2, [r7, #24]
 8002192:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002196:	4b3a      	ldr	r3, [pc, #232]	; (8002280 <HAL_GPIO_Init+0x330>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	43db      	mvns	r3, r3
 80021a0:	69ba      	ldr	r2, [r7, #24]
 80021a2:	4013      	ands	r3, r2
 80021a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d003      	beq.n	80021ba <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80021b2:	69ba      	ldr	r2, [r7, #24]
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80021ba:	4a31      	ldr	r2, [pc, #196]	; (8002280 <HAL_GPIO_Init+0x330>)
 80021bc:	69bb      	ldr	r3, [r7, #24]
 80021be:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80021c0:	4b2f      	ldr	r3, [pc, #188]	; (8002280 <HAL_GPIO_Init+0x330>)
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	43db      	mvns	r3, r3
 80021ca:	69ba      	ldr	r2, [r7, #24]
 80021cc:	4013      	ands	r3, r2
 80021ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d003      	beq.n	80021e4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80021dc:	69ba      	ldr	r2, [r7, #24]
 80021de:	693b      	ldr	r3, [r7, #16]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80021e4:	4a26      	ldr	r2, [pc, #152]	; (8002280 <HAL_GPIO_Init+0x330>)
 80021e6:	69bb      	ldr	r3, [r7, #24]
 80021e8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80021ea:	4b25      	ldr	r3, [pc, #148]	; (8002280 <HAL_GPIO_Init+0x330>)
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021f0:	693b      	ldr	r3, [r7, #16]
 80021f2:	43db      	mvns	r3, r3
 80021f4:	69ba      	ldr	r2, [r7, #24]
 80021f6:	4013      	ands	r3, r2
 80021f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d003      	beq.n	800220e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002206:	69ba      	ldr	r2, [r7, #24]
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	4313      	orrs	r3, r2
 800220c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800220e:	4a1c      	ldr	r2, [pc, #112]	; (8002280 <HAL_GPIO_Init+0x330>)
 8002210:	69bb      	ldr	r3, [r7, #24]
 8002212:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002214:	4b1a      	ldr	r3, [pc, #104]	; (8002280 <HAL_GPIO_Init+0x330>)
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	43db      	mvns	r3, r3
 800221e:	69ba      	ldr	r2, [r7, #24]
 8002220:	4013      	ands	r3, r2
 8002222:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800222c:	2b00      	cmp	r3, #0
 800222e:	d003      	beq.n	8002238 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002230:	69ba      	ldr	r2, [r7, #24]
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	4313      	orrs	r3, r2
 8002236:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002238:	4a11      	ldr	r2, [pc, #68]	; (8002280 <HAL_GPIO_Init+0x330>)
 800223a:	69bb      	ldr	r3, [r7, #24]
 800223c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	3301      	adds	r3, #1
 8002242:	61fb      	str	r3, [r7, #28]
 8002244:	69fb      	ldr	r3, [r7, #28]
 8002246:	2b0f      	cmp	r3, #15
 8002248:	f67f ae90 	bls.w	8001f6c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800224c:	bf00      	nop
 800224e:	3724      	adds	r7, #36	; 0x24
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr
 8002258:	40023800 	.word	0x40023800
 800225c:	40013800 	.word	0x40013800
 8002260:	40020000 	.word	0x40020000
 8002264:	40020400 	.word	0x40020400
 8002268:	40020800 	.word	0x40020800
 800226c:	40020c00 	.word	0x40020c00
 8002270:	40021000 	.word	0x40021000
 8002274:	40021400 	.word	0x40021400
 8002278:	40021800 	.word	0x40021800
 800227c:	40021c00 	.word	0x40021c00
 8002280:	40013c00 	.word	0x40013c00

08002284 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002284:	b480      	push	{r7}
 8002286:	b085      	sub	sp, #20
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
 800228c:	460b      	mov	r3, r1
 800228e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	691a      	ldr	r2, [r3, #16]
 8002294:	887b      	ldrh	r3, [r7, #2]
 8002296:	4013      	ands	r3, r2
 8002298:	2b00      	cmp	r3, #0
 800229a:	d002      	beq.n	80022a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800229c:	2301      	movs	r3, #1
 800229e:	73fb      	strb	r3, [r7, #15]
 80022a0:	e001      	b.n	80022a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80022a2:	2300      	movs	r3, #0
 80022a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80022a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3714      	adds	r7, #20
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr

080022b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	460b      	mov	r3, r1
 80022be:	807b      	strh	r3, [r7, #2]
 80022c0:	4613      	mov	r3, r2
 80022c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80022c4:	787b      	ldrb	r3, [r7, #1]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d003      	beq.n	80022d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022ca:	887a      	ldrh	r2, [r7, #2]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80022d0:	e003      	b.n	80022da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80022d2:	887b      	ldrh	r3, [r7, #2]
 80022d4:	041a      	lsls	r2, r3, #16
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	619a      	str	r2, [r3, #24]
}
 80022da:	bf00      	nop
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
	...

080022e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b086      	sub	sp, #24
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d101      	bne.n	80022fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e22d      	b.n	8002756 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f003 0301 	and.w	r3, r3, #1
 8002302:	2b00      	cmp	r3, #0
 8002304:	d075      	beq.n	80023f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002306:	4ba3      	ldr	r3, [pc, #652]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	f003 030c 	and.w	r3, r3, #12
 800230e:	2b04      	cmp	r3, #4
 8002310:	d00c      	beq.n	800232c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002312:	4ba0      	ldr	r3, [pc, #640]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800231a:	2b08      	cmp	r3, #8
 800231c:	d112      	bne.n	8002344 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800231e:	4b9d      	ldr	r3, [pc, #628]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002326:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800232a:	d10b      	bne.n	8002344 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800232c:	4b99      	ldr	r3, [pc, #612]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002334:	2b00      	cmp	r3, #0
 8002336:	d05b      	beq.n	80023f0 <HAL_RCC_OscConfig+0x108>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d157      	bne.n	80023f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e208      	b.n	8002756 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800234c:	d106      	bne.n	800235c <HAL_RCC_OscConfig+0x74>
 800234e:	4b91      	ldr	r3, [pc, #580]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a90      	ldr	r2, [pc, #576]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002354:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002358:	6013      	str	r3, [r2, #0]
 800235a:	e01d      	b.n	8002398 <HAL_RCC_OscConfig+0xb0>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002364:	d10c      	bne.n	8002380 <HAL_RCC_OscConfig+0x98>
 8002366:	4b8b      	ldr	r3, [pc, #556]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a8a      	ldr	r2, [pc, #552]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 800236c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002370:	6013      	str	r3, [r2, #0]
 8002372:	4b88      	ldr	r3, [pc, #544]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a87      	ldr	r2, [pc, #540]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002378:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800237c:	6013      	str	r3, [r2, #0]
 800237e:	e00b      	b.n	8002398 <HAL_RCC_OscConfig+0xb0>
 8002380:	4b84      	ldr	r3, [pc, #528]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a83      	ldr	r2, [pc, #524]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002386:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800238a:	6013      	str	r3, [r2, #0]
 800238c:	4b81      	ldr	r3, [pc, #516]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a80      	ldr	r2, [pc, #512]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002392:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002396:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d013      	beq.n	80023c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023a0:	f7fe fe08 	bl	8000fb4 <HAL_GetTick>
 80023a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023a6:	e008      	b.n	80023ba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023a8:	f7fe fe04 	bl	8000fb4 <HAL_GetTick>
 80023ac:	4602      	mov	r2, r0
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	1ad3      	subs	r3, r2, r3
 80023b2:	2b64      	cmp	r3, #100	; 0x64
 80023b4:	d901      	bls.n	80023ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80023b6:	2303      	movs	r3, #3
 80023b8:	e1cd      	b.n	8002756 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023ba:	4b76      	ldr	r3, [pc, #472]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d0f0      	beq.n	80023a8 <HAL_RCC_OscConfig+0xc0>
 80023c6:	e014      	b.n	80023f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c8:	f7fe fdf4 	bl	8000fb4 <HAL_GetTick>
 80023cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023ce:	e008      	b.n	80023e2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023d0:	f7fe fdf0 	bl	8000fb4 <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	2b64      	cmp	r3, #100	; 0x64
 80023dc:	d901      	bls.n	80023e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e1b9      	b.n	8002756 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023e2:	4b6c      	ldr	r3, [pc, #432]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d1f0      	bne.n	80023d0 <HAL_RCC_OscConfig+0xe8>
 80023ee:	e000      	b.n	80023f2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f003 0302 	and.w	r3, r3, #2
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d063      	beq.n	80024c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80023fe:	4b65      	ldr	r3, [pc, #404]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	f003 030c 	and.w	r3, r3, #12
 8002406:	2b00      	cmp	r3, #0
 8002408:	d00b      	beq.n	8002422 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800240a:	4b62      	ldr	r3, [pc, #392]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 800240c:	689b      	ldr	r3, [r3, #8]
 800240e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002412:	2b08      	cmp	r3, #8
 8002414:	d11c      	bne.n	8002450 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002416:	4b5f      	ldr	r3, [pc, #380]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800241e:	2b00      	cmp	r3, #0
 8002420:	d116      	bne.n	8002450 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002422:	4b5c      	ldr	r3, [pc, #368]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 0302 	and.w	r3, r3, #2
 800242a:	2b00      	cmp	r3, #0
 800242c:	d005      	beq.n	800243a <HAL_RCC_OscConfig+0x152>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	68db      	ldr	r3, [r3, #12]
 8002432:	2b01      	cmp	r3, #1
 8002434:	d001      	beq.n	800243a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e18d      	b.n	8002756 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800243a:	4b56      	ldr	r3, [pc, #344]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	691b      	ldr	r3, [r3, #16]
 8002446:	00db      	lsls	r3, r3, #3
 8002448:	4952      	ldr	r1, [pc, #328]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 800244a:	4313      	orrs	r3, r2
 800244c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800244e:	e03a      	b.n	80024c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d020      	beq.n	800249a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002458:	4b4f      	ldr	r3, [pc, #316]	; (8002598 <HAL_RCC_OscConfig+0x2b0>)
 800245a:	2201      	movs	r2, #1
 800245c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800245e:	f7fe fda9 	bl	8000fb4 <HAL_GetTick>
 8002462:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002464:	e008      	b.n	8002478 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002466:	f7fe fda5 	bl	8000fb4 <HAL_GetTick>
 800246a:	4602      	mov	r2, r0
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	2b02      	cmp	r3, #2
 8002472:	d901      	bls.n	8002478 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002474:	2303      	movs	r3, #3
 8002476:	e16e      	b.n	8002756 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002478:	4b46      	ldr	r3, [pc, #280]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f003 0302 	and.w	r3, r3, #2
 8002480:	2b00      	cmp	r3, #0
 8002482:	d0f0      	beq.n	8002466 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002484:	4b43      	ldr	r3, [pc, #268]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	691b      	ldr	r3, [r3, #16]
 8002490:	00db      	lsls	r3, r3, #3
 8002492:	4940      	ldr	r1, [pc, #256]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002494:	4313      	orrs	r3, r2
 8002496:	600b      	str	r3, [r1, #0]
 8002498:	e015      	b.n	80024c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800249a:	4b3f      	ldr	r3, [pc, #252]	; (8002598 <HAL_RCC_OscConfig+0x2b0>)
 800249c:	2200      	movs	r2, #0
 800249e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024a0:	f7fe fd88 	bl	8000fb4 <HAL_GetTick>
 80024a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024a6:	e008      	b.n	80024ba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024a8:	f7fe fd84 	bl	8000fb4 <HAL_GetTick>
 80024ac:	4602      	mov	r2, r0
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	2b02      	cmp	r3, #2
 80024b4:	d901      	bls.n	80024ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e14d      	b.n	8002756 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024ba:	4b36      	ldr	r3, [pc, #216]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f003 0302 	and.w	r3, r3, #2
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d1f0      	bne.n	80024a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f003 0308 	and.w	r3, r3, #8
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d030      	beq.n	8002534 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	695b      	ldr	r3, [r3, #20]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d016      	beq.n	8002508 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024da:	4b30      	ldr	r3, [pc, #192]	; (800259c <HAL_RCC_OscConfig+0x2b4>)
 80024dc:	2201      	movs	r2, #1
 80024de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024e0:	f7fe fd68 	bl	8000fb4 <HAL_GetTick>
 80024e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024e6:	e008      	b.n	80024fa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024e8:	f7fe fd64 	bl	8000fb4 <HAL_GetTick>
 80024ec:	4602      	mov	r2, r0
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	1ad3      	subs	r3, r2, r3
 80024f2:	2b02      	cmp	r3, #2
 80024f4:	d901      	bls.n	80024fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80024f6:	2303      	movs	r3, #3
 80024f8:	e12d      	b.n	8002756 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024fa:	4b26      	ldr	r3, [pc, #152]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 80024fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024fe:	f003 0302 	and.w	r3, r3, #2
 8002502:	2b00      	cmp	r3, #0
 8002504:	d0f0      	beq.n	80024e8 <HAL_RCC_OscConfig+0x200>
 8002506:	e015      	b.n	8002534 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002508:	4b24      	ldr	r3, [pc, #144]	; (800259c <HAL_RCC_OscConfig+0x2b4>)
 800250a:	2200      	movs	r2, #0
 800250c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800250e:	f7fe fd51 	bl	8000fb4 <HAL_GetTick>
 8002512:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002514:	e008      	b.n	8002528 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002516:	f7fe fd4d 	bl	8000fb4 <HAL_GetTick>
 800251a:	4602      	mov	r2, r0
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	2b02      	cmp	r3, #2
 8002522:	d901      	bls.n	8002528 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002524:	2303      	movs	r3, #3
 8002526:	e116      	b.n	8002756 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002528:	4b1a      	ldr	r3, [pc, #104]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 800252a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800252c:	f003 0302 	and.w	r3, r3, #2
 8002530:	2b00      	cmp	r3, #0
 8002532:	d1f0      	bne.n	8002516 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f003 0304 	and.w	r3, r3, #4
 800253c:	2b00      	cmp	r3, #0
 800253e:	f000 80a0 	beq.w	8002682 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002542:	2300      	movs	r3, #0
 8002544:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002546:	4b13      	ldr	r3, [pc, #76]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800254e:	2b00      	cmp	r3, #0
 8002550:	d10f      	bne.n	8002572 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002552:	2300      	movs	r3, #0
 8002554:	60fb      	str	r3, [r7, #12]
 8002556:	4b0f      	ldr	r3, [pc, #60]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255a:	4a0e      	ldr	r2, [pc, #56]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 800255c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002560:	6413      	str	r3, [r2, #64]	; 0x40
 8002562:	4b0c      	ldr	r3, [pc, #48]	; (8002594 <HAL_RCC_OscConfig+0x2ac>)
 8002564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002566:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800256a:	60fb      	str	r3, [r7, #12]
 800256c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800256e:	2301      	movs	r3, #1
 8002570:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002572:	4b0b      	ldr	r3, [pc, #44]	; (80025a0 <HAL_RCC_OscConfig+0x2b8>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800257a:	2b00      	cmp	r3, #0
 800257c:	d121      	bne.n	80025c2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800257e:	4b08      	ldr	r3, [pc, #32]	; (80025a0 <HAL_RCC_OscConfig+0x2b8>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4a07      	ldr	r2, [pc, #28]	; (80025a0 <HAL_RCC_OscConfig+0x2b8>)
 8002584:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002588:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800258a:	f7fe fd13 	bl	8000fb4 <HAL_GetTick>
 800258e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002590:	e011      	b.n	80025b6 <HAL_RCC_OscConfig+0x2ce>
 8002592:	bf00      	nop
 8002594:	40023800 	.word	0x40023800
 8002598:	42470000 	.word	0x42470000
 800259c:	42470e80 	.word	0x42470e80
 80025a0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025a4:	f7fe fd06 	bl	8000fb4 <HAL_GetTick>
 80025a8:	4602      	mov	r2, r0
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	2b02      	cmp	r3, #2
 80025b0:	d901      	bls.n	80025b6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80025b2:	2303      	movs	r3, #3
 80025b4:	e0cf      	b.n	8002756 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025b6:	4b6a      	ldr	r3, [pc, #424]	; (8002760 <HAL_RCC_OscConfig+0x478>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d0f0      	beq.n	80025a4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	2b01      	cmp	r3, #1
 80025c8:	d106      	bne.n	80025d8 <HAL_RCC_OscConfig+0x2f0>
 80025ca:	4b66      	ldr	r3, [pc, #408]	; (8002764 <HAL_RCC_OscConfig+0x47c>)
 80025cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025ce:	4a65      	ldr	r2, [pc, #404]	; (8002764 <HAL_RCC_OscConfig+0x47c>)
 80025d0:	f043 0301 	orr.w	r3, r3, #1
 80025d4:	6713      	str	r3, [r2, #112]	; 0x70
 80025d6:	e01c      	b.n	8002612 <HAL_RCC_OscConfig+0x32a>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	2b05      	cmp	r3, #5
 80025de:	d10c      	bne.n	80025fa <HAL_RCC_OscConfig+0x312>
 80025e0:	4b60      	ldr	r3, [pc, #384]	; (8002764 <HAL_RCC_OscConfig+0x47c>)
 80025e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025e4:	4a5f      	ldr	r2, [pc, #380]	; (8002764 <HAL_RCC_OscConfig+0x47c>)
 80025e6:	f043 0304 	orr.w	r3, r3, #4
 80025ea:	6713      	str	r3, [r2, #112]	; 0x70
 80025ec:	4b5d      	ldr	r3, [pc, #372]	; (8002764 <HAL_RCC_OscConfig+0x47c>)
 80025ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025f0:	4a5c      	ldr	r2, [pc, #368]	; (8002764 <HAL_RCC_OscConfig+0x47c>)
 80025f2:	f043 0301 	orr.w	r3, r3, #1
 80025f6:	6713      	str	r3, [r2, #112]	; 0x70
 80025f8:	e00b      	b.n	8002612 <HAL_RCC_OscConfig+0x32a>
 80025fa:	4b5a      	ldr	r3, [pc, #360]	; (8002764 <HAL_RCC_OscConfig+0x47c>)
 80025fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025fe:	4a59      	ldr	r2, [pc, #356]	; (8002764 <HAL_RCC_OscConfig+0x47c>)
 8002600:	f023 0301 	bic.w	r3, r3, #1
 8002604:	6713      	str	r3, [r2, #112]	; 0x70
 8002606:	4b57      	ldr	r3, [pc, #348]	; (8002764 <HAL_RCC_OscConfig+0x47c>)
 8002608:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800260a:	4a56      	ldr	r2, [pc, #344]	; (8002764 <HAL_RCC_OscConfig+0x47c>)
 800260c:	f023 0304 	bic.w	r3, r3, #4
 8002610:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d015      	beq.n	8002646 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800261a:	f7fe fccb 	bl	8000fb4 <HAL_GetTick>
 800261e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002620:	e00a      	b.n	8002638 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002622:	f7fe fcc7 	bl	8000fb4 <HAL_GetTick>
 8002626:	4602      	mov	r2, r0
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	1ad3      	subs	r3, r2, r3
 800262c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002630:	4293      	cmp	r3, r2
 8002632:	d901      	bls.n	8002638 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002634:	2303      	movs	r3, #3
 8002636:	e08e      	b.n	8002756 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002638:	4b4a      	ldr	r3, [pc, #296]	; (8002764 <HAL_RCC_OscConfig+0x47c>)
 800263a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800263c:	f003 0302 	and.w	r3, r3, #2
 8002640:	2b00      	cmp	r3, #0
 8002642:	d0ee      	beq.n	8002622 <HAL_RCC_OscConfig+0x33a>
 8002644:	e014      	b.n	8002670 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002646:	f7fe fcb5 	bl	8000fb4 <HAL_GetTick>
 800264a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800264c:	e00a      	b.n	8002664 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800264e:	f7fe fcb1 	bl	8000fb4 <HAL_GetTick>
 8002652:	4602      	mov	r2, r0
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	1ad3      	subs	r3, r2, r3
 8002658:	f241 3288 	movw	r2, #5000	; 0x1388
 800265c:	4293      	cmp	r3, r2
 800265e:	d901      	bls.n	8002664 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002660:	2303      	movs	r3, #3
 8002662:	e078      	b.n	8002756 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002664:	4b3f      	ldr	r3, [pc, #252]	; (8002764 <HAL_RCC_OscConfig+0x47c>)
 8002666:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002668:	f003 0302 	and.w	r3, r3, #2
 800266c:	2b00      	cmp	r3, #0
 800266e:	d1ee      	bne.n	800264e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002670:	7dfb      	ldrb	r3, [r7, #23]
 8002672:	2b01      	cmp	r3, #1
 8002674:	d105      	bne.n	8002682 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002676:	4b3b      	ldr	r3, [pc, #236]	; (8002764 <HAL_RCC_OscConfig+0x47c>)
 8002678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267a:	4a3a      	ldr	r2, [pc, #232]	; (8002764 <HAL_RCC_OscConfig+0x47c>)
 800267c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002680:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	699b      	ldr	r3, [r3, #24]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d064      	beq.n	8002754 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800268a:	4b36      	ldr	r3, [pc, #216]	; (8002764 <HAL_RCC_OscConfig+0x47c>)
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	f003 030c 	and.w	r3, r3, #12
 8002692:	2b08      	cmp	r3, #8
 8002694:	d05c      	beq.n	8002750 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	699b      	ldr	r3, [r3, #24]
 800269a:	2b02      	cmp	r3, #2
 800269c:	d141      	bne.n	8002722 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800269e:	4b32      	ldr	r3, [pc, #200]	; (8002768 <HAL_RCC_OscConfig+0x480>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026a4:	f7fe fc86 	bl	8000fb4 <HAL_GetTick>
 80026a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026aa:	e008      	b.n	80026be <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026ac:	f7fe fc82 	bl	8000fb4 <HAL_GetTick>
 80026b0:	4602      	mov	r2, r0
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	1ad3      	subs	r3, r2, r3
 80026b6:	2b02      	cmp	r3, #2
 80026b8:	d901      	bls.n	80026be <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 80026ba:	2303      	movs	r3, #3
 80026bc:	e04b      	b.n	8002756 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026be:	4b29      	ldr	r3, [pc, #164]	; (8002764 <HAL_RCC_OscConfig+0x47c>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d1f0      	bne.n	80026ac <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	69da      	ldr	r2, [r3, #28]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6a1b      	ldr	r3, [r3, #32]
 80026d2:	431a      	orrs	r2, r3
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d8:	019b      	lsls	r3, r3, #6
 80026da:	431a      	orrs	r2, r3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026e0:	085b      	lsrs	r3, r3, #1
 80026e2:	3b01      	subs	r3, #1
 80026e4:	041b      	lsls	r3, r3, #16
 80026e6:	431a      	orrs	r2, r3
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026ec:	061b      	lsls	r3, r3, #24
 80026ee:	491d      	ldr	r1, [pc, #116]	; (8002764 <HAL_RCC_OscConfig+0x47c>)
 80026f0:	4313      	orrs	r3, r2
 80026f2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026f4:	4b1c      	ldr	r3, [pc, #112]	; (8002768 <HAL_RCC_OscConfig+0x480>)
 80026f6:	2201      	movs	r2, #1
 80026f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026fa:	f7fe fc5b 	bl	8000fb4 <HAL_GetTick>
 80026fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002700:	e008      	b.n	8002714 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002702:	f7fe fc57 	bl	8000fb4 <HAL_GetTick>
 8002706:	4602      	mov	r2, r0
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	1ad3      	subs	r3, r2, r3
 800270c:	2b02      	cmp	r3, #2
 800270e:	d901      	bls.n	8002714 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8002710:	2303      	movs	r3, #3
 8002712:	e020      	b.n	8002756 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002714:	4b13      	ldr	r3, [pc, #76]	; (8002764 <HAL_RCC_OscConfig+0x47c>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800271c:	2b00      	cmp	r3, #0
 800271e:	d0f0      	beq.n	8002702 <HAL_RCC_OscConfig+0x41a>
 8002720:	e018      	b.n	8002754 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002722:	4b11      	ldr	r3, [pc, #68]	; (8002768 <HAL_RCC_OscConfig+0x480>)
 8002724:	2200      	movs	r2, #0
 8002726:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002728:	f7fe fc44 	bl	8000fb4 <HAL_GetTick>
 800272c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800272e:	e008      	b.n	8002742 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002730:	f7fe fc40 	bl	8000fb4 <HAL_GetTick>
 8002734:	4602      	mov	r2, r0
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	2b02      	cmp	r3, #2
 800273c:	d901      	bls.n	8002742 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800273e:	2303      	movs	r3, #3
 8002740:	e009      	b.n	8002756 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002742:	4b08      	ldr	r3, [pc, #32]	; (8002764 <HAL_RCC_OscConfig+0x47c>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800274a:	2b00      	cmp	r3, #0
 800274c:	d1f0      	bne.n	8002730 <HAL_RCC_OscConfig+0x448>
 800274e:	e001      	b.n	8002754 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e000      	b.n	8002756 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8002754:	2300      	movs	r3, #0
}
 8002756:	4618      	mov	r0, r3
 8002758:	3718      	adds	r7, #24
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	40007000 	.word	0x40007000
 8002764:	40023800 	.word	0x40023800
 8002768:	42470060 	.word	0x42470060

0800276c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b084      	sub	sp, #16
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
 8002774:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d101      	bne.n	8002780 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	e0ca      	b.n	8002916 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002780:	4b67      	ldr	r3, [pc, #412]	; (8002920 <HAL_RCC_ClockConfig+0x1b4>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 030f 	and.w	r3, r3, #15
 8002788:	683a      	ldr	r2, [r7, #0]
 800278a:	429a      	cmp	r2, r3
 800278c:	d90c      	bls.n	80027a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800278e:	4b64      	ldr	r3, [pc, #400]	; (8002920 <HAL_RCC_ClockConfig+0x1b4>)
 8002790:	683a      	ldr	r2, [r7, #0]
 8002792:	b2d2      	uxtb	r2, r2
 8002794:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002796:	4b62      	ldr	r3, [pc, #392]	; (8002920 <HAL_RCC_ClockConfig+0x1b4>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 030f 	and.w	r3, r3, #15
 800279e:	683a      	ldr	r2, [r7, #0]
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d001      	beq.n	80027a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e0b6      	b.n	8002916 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0302 	and.w	r3, r3, #2
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d020      	beq.n	80027f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f003 0304 	and.w	r3, r3, #4
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d005      	beq.n	80027cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027c0:	4b58      	ldr	r3, [pc, #352]	; (8002924 <HAL_RCC_ClockConfig+0x1b8>)
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	4a57      	ldr	r2, [pc, #348]	; (8002924 <HAL_RCC_ClockConfig+0x1b8>)
 80027c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80027ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 0308 	and.w	r3, r3, #8
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d005      	beq.n	80027e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027d8:	4b52      	ldr	r3, [pc, #328]	; (8002924 <HAL_RCC_ClockConfig+0x1b8>)
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	4a51      	ldr	r2, [pc, #324]	; (8002924 <HAL_RCC_ClockConfig+0x1b8>)
 80027de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80027e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027e4:	4b4f      	ldr	r3, [pc, #316]	; (8002924 <HAL_RCC_ClockConfig+0x1b8>)
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	494c      	ldr	r1, [pc, #304]	; (8002924 <HAL_RCC_ClockConfig+0x1b8>)
 80027f2:	4313      	orrs	r3, r2
 80027f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 0301 	and.w	r3, r3, #1
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d044      	beq.n	800288c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	2b01      	cmp	r3, #1
 8002808:	d107      	bne.n	800281a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800280a:	4b46      	ldr	r3, [pc, #280]	; (8002924 <HAL_RCC_ClockConfig+0x1b8>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002812:	2b00      	cmp	r3, #0
 8002814:	d119      	bne.n	800284a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e07d      	b.n	8002916 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	2b02      	cmp	r3, #2
 8002820:	d003      	beq.n	800282a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002826:	2b03      	cmp	r3, #3
 8002828:	d107      	bne.n	800283a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800282a:	4b3e      	ldr	r3, [pc, #248]	; (8002924 <HAL_RCC_ClockConfig+0x1b8>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002832:	2b00      	cmp	r3, #0
 8002834:	d109      	bne.n	800284a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e06d      	b.n	8002916 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800283a:	4b3a      	ldr	r3, [pc, #232]	; (8002924 <HAL_RCC_ClockConfig+0x1b8>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f003 0302 	and.w	r3, r3, #2
 8002842:	2b00      	cmp	r3, #0
 8002844:	d101      	bne.n	800284a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e065      	b.n	8002916 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800284a:	4b36      	ldr	r3, [pc, #216]	; (8002924 <HAL_RCC_ClockConfig+0x1b8>)
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	f023 0203 	bic.w	r2, r3, #3
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	4933      	ldr	r1, [pc, #204]	; (8002924 <HAL_RCC_ClockConfig+0x1b8>)
 8002858:	4313      	orrs	r3, r2
 800285a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800285c:	f7fe fbaa 	bl	8000fb4 <HAL_GetTick>
 8002860:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002862:	e00a      	b.n	800287a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002864:	f7fe fba6 	bl	8000fb4 <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002872:	4293      	cmp	r3, r2
 8002874:	d901      	bls.n	800287a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002876:	2303      	movs	r3, #3
 8002878:	e04d      	b.n	8002916 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800287a:	4b2a      	ldr	r3, [pc, #168]	; (8002924 <HAL_RCC_ClockConfig+0x1b8>)
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	f003 020c 	and.w	r2, r3, #12
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	429a      	cmp	r2, r3
 800288a:	d1eb      	bne.n	8002864 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800288c:	4b24      	ldr	r3, [pc, #144]	; (8002920 <HAL_RCC_ClockConfig+0x1b4>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 030f 	and.w	r3, r3, #15
 8002894:	683a      	ldr	r2, [r7, #0]
 8002896:	429a      	cmp	r2, r3
 8002898:	d20c      	bcs.n	80028b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800289a:	4b21      	ldr	r3, [pc, #132]	; (8002920 <HAL_RCC_ClockConfig+0x1b4>)
 800289c:	683a      	ldr	r2, [r7, #0]
 800289e:	b2d2      	uxtb	r2, r2
 80028a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028a2:	4b1f      	ldr	r3, [pc, #124]	; (8002920 <HAL_RCC_ClockConfig+0x1b4>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 030f 	and.w	r3, r3, #15
 80028aa:	683a      	ldr	r2, [r7, #0]
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d001      	beq.n	80028b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	e030      	b.n	8002916 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f003 0304 	and.w	r3, r3, #4
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d008      	beq.n	80028d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028c0:	4b18      	ldr	r3, [pc, #96]	; (8002924 <HAL_RCC_ClockConfig+0x1b8>)
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	68db      	ldr	r3, [r3, #12]
 80028cc:	4915      	ldr	r1, [pc, #84]	; (8002924 <HAL_RCC_ClockConfig+0x1b8>)
 80028ce:	4313      	orrs	r3, r2
 80028d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0308 	and.w	r3, r3, #8
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d009      	beq.n	80028f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028de:	4b11      	ldr	r3, [pc, #68]	; (8002924 <HAL_RCC_ClockConfig+0x1b8>)
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	691b      	ldr	r3, [r3, #16]
 80028ea:	00db      	lsls	r3, r3, #3
 80028ec:	490d      	ldr	r1, [pc, #52]	; (8002924 <HAL_RCC_ClockConfig+0x1b8>)
 80028ee:	4313      	orrs	r3, r2
 80028f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80028f2:	f000 f81d 	bl	8002930 <HAL_RCC_GetSysClockFreq>
 80028f6:	4601      	mov	r1, r0
 80028f8:	4b0a      	ldr	r3, [pc, #40]	; (8002924 <HAL_RCC_ClockConfig+0x1b8>)
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	091b      	lsrs	r3, r3, #4
 80028fe:	f003 030f 	and.w	r3, r3, #15
 8002902:	4a09      	ldr	r2, [pc, #36]	; (8002928 <HAL_RCC_ClockConfig+0x1bc>)
 8002904:	5cd3      	ldrb	r3, [r2, r3]
 8002906:	fa21 f303 	lsr.w	r3, r1, r3
 800290a:	4a08      	ldr	r2, [pc, #32]	; (800292c <HAL_RCC_ClockConfig+0x1c0>)
 800290c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800290e:	2000      	movs	r0, #0
 8002910:	f7fe fb0c 	bl	8000f2c <HAL_InitTick>

  return HAL_OK;
 8002914:	2300      	movs	r3, #0
}
 8002916:	4618      	mov	r0, r3
 8002918:	3710      	adds	r7, #16
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}
 800291e:	bf00      	nop
 8002920:	40023c00 	.word	0x40023c00
 8002924:	40023800 	.word	0x40023800
 8002928:	0800d9b8 	.word	0x0800d9b8
 800292c:	20000100 	.word	0x20000100

08002930 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002930:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002932:	b085      	sub	sp, #20
 8002934:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002936:	2300      	movs	r3, #0
 8002938:	607b      	str	r3, [r7, #4]
 800293a:	2300      	movs	r3, #0
 800293c:	60fb      	str	r3, [r7, #12]
 800293e:	2300      	movs	r3, #0
 8002940:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002942:	2300      	movs	r3, #0
 8002944:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002946:	4b50      	ldr	r3, [pc, #320]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x158>)
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	f003 030c 	and.w	r3, r3, #12
 800294e:	2b04      	cmp	r3, #4
 8002950:	d007      	beq.n	8002962 <HAL_RCC_GetSysClockFreq+0x32>
 8002952:	2b08      	cmp	r3, #8
 8002954:	d008      	beq.n	8002968 <HAL_RCC_GetSysClockFreq+0x38>
 8002956:	2b00      	cmp	r3, #0
 8002958:	f040 808d 	bne.w	8002a76 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800295c:	4b4b      	ldr	r3, [pc, #300]	; (8002a8c <HAL_RCC_GetSysClockFreq+0x15c>)
 800295e:	60bb      	str	r3, [r7, #8]
       break;
 8002960:	e08c      	b.n	8002a7c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002962:	4b4b      	ldr	r3, [pc, #300]	; (8002a90 <HAL_RCC_GetSysClockFreq+0x160>)
 8002964:	60bb      	str	r3, [r7, #8]
      break;
 8002966:	e089      	b.n	8002a7c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002968:	4b47      	ldr	r3, [pc, #284]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x158>)
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002970:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002972:	4b45      	ldr	r3, [pc, #276]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x158>)
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800297a:	2b00      	cmp	r3, #0
 800297c:	d023      	beq.n	80029c6 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800297e:	4b42      	ldr	r3, [pc, #264]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x158>)
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	099b      	lsrs	r3, r3, #6
 8002984:	f04f 0400 	mov.w	r4, #0
 8002988:	f240 11ff 	movw	r1, #511	; 0x1ff
 800298c:	f04f 0200 	mov.w	r2, #0
 8002990:	ea03 0501 	and.w	r5, r3, r1
 8002994:	ea04 0602 	and.w	r6, r4, r2
 8002998:	4a3d      	ldr	r2, [pc, #244]	; (8002a90 <HAL_RCC_GetSysClockFreq+0x160>)
 800299a:	fb02 f106 	mul.w	r1, r2, r6
 800299e:	2200      	movs	r2, #0
 80029a0:	fb02 f205 	mul.w	r2, r2, r5
 80029a4:	440a      	add	r2, r1
 80029a6:	493a      	ldr	r1, [pc, #232]	; (8002a90 <HAL_RCC_GetSysClockFreq+0x160>)
 80029a8:	fba5 0101 	umull	r0, r1, r5, r1
 80029ac:	1853      	adds	r3, r2, r1
 80029ae:	4619      	mov	r1, r3
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	f04f 0400 	mov.w	r4, #0
 80029b6:	461a      	mov	r2, r3
 80029b8:	4623      	mov	r3, r4
 80029ba:	f7fe f915 	bl	8000be8 <__aeabi_uldivmod>
 80029be:	4603      	mov	r3, r0
 80029c0:	460c      	mov	r4, r1
 80029c2:	60fb      	str	r3, [r7, #12]
 80029c4:	e049      	b.n	8002a5a <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029c6:	4b30      	ldr	r3, [pc, #192]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x158>)
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	099b      	lsrs	r3, r3, #6
 80029cc:	f04f 0400 	mov.w	r4, #0
 80029d0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80029d4:	f04f 0200 	mov.w	r2, #0
 80029d8:	ea03 0501 	and.w	r5, r3, r1
 80029dc:	ea04 0602 	and.w	r6, r4, r2
 80029e0:	4629      	mov	r1, r5
 80029e2:	4632      	mov	r2, r6
 80029e4:	f04f 0300 	mov.w	r3, #0
 80029e8:	f04f 0400 	mov.w	r4, #0
 80029ec:	0154      	lsls	r4, r2, #5
 80029ee:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80029f2:	014b      	lsls	r3, r1, #5
 80029f4:	4619      	mov	r1, r3
 80029f6:	4622      	mov	r2, r4
 80029f8:	1b49      	subs	r1, r1, r5
 80029fa:	eb62 0206 	sbc.w	r2, r2, r6
 80029fe:	f04f 0300 	mov.w	r3, #0
 8002a02:	f04f 0400 	mov.w	r4, #0
 8002a06:	0194      	lsls	r4, r2, #6
 8002a08:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002a0c:	018b      	lsls	r3, r1, #6
 8002a0e:	1a5b      	subs	r3, r3, r1
 8002a10:	eb64 0402 	sbc.w	r4, r4, r2
 8002a14:	f04f 0100 	mov.w	r1, #0
 8002a18:	f04f 0200 	mov.w	r2, #0
 8002a1c:	00e2      	lsls	r2, r4, #3
 8002a1e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002a22:	00d9      	lsls	r1, r3, #3
 8002a24:	460b      	mov	r3, r1
 8002a26:	4614      	mov	r4, r2
 8002a28:	195b      	adds	r3, r3, r5
 8002a2a:	eb44 0406 	adc.w	r4, r4, r6
 8002a2e:	f04f 0100 	mov.w	r1, #0
 8002a32:	f04f 0200 	mov.w	r2, #0
 8002a36:	02a2      	lsls	r2, r4, #10
 8002a38:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002a3c:	0299      	lsls	r1, r3, #10
 8002a3e:	460b      	mov	r3, r1
 8002a40:	4614      	mov	r4, r2
 8002a42:	4618      	mov	r0, r3
 8002a44:	4621      	mov	r1, r4
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f04f 0400 	mov.w	r4, #0
 8002a4c:	461a      	mov	r2, r3
 8002a4e:	4623      	mov	r3, r4
 8002a50:	f7fe f8ca 	bl	8000be8 <__aeabi_uldivmod>
 8002a54:	4603      	mov	r3, r0
 8002a56:	460c      	mov	r4, r1
 8002a58:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002a5a:	4b0b      	ldr	r3, [pc, #44]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x158>)
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	0c1b      	lsrs	r3, r3, #16
 8002a60:	f003 0303 	and.w	r3, r3, #3
 8002a64:	3301      	adds	r3, #1
 8002a66:	005b      	lsls	r3, r3, #1
 8002a68:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002a6a:	68fa      	ldr	r2, [r7, #12]
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a72:	60bb      	str	r3, [r7, #8]
      break;
 8002a74:	e002      	b.n	8002a7c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a76:	4b05      	ldr	r3, [pc, #20]	; (8002a8c <HAL_RCC_GetSysClockFreq+0x15c>)
 8002a78:	60bb      	str	r3, [r7, #8]
      break;
 8002a7a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a7c:	68bb      	ldr	r3, [r7, #8]
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3714      	adds	r7, #20
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a86:	bf00      	nop
 8002a88:	40023800 	.word	0x40023800
 8002a8c:	00f42400 	.word	0x00f42400
 8002a90:	017d7840 	.word	0x017d7840

08002a94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a94:	b480      	push	{r7}
 8002a96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a98:	4b03      	ldr	r3, [pc, #12]	; (8002aa8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr
 8002aa6:	bf00      	nop
 8002aa8:	20000100 	.word	0x20000100

08002aac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002ab0:	f7ff fff0 	bl	8002a94 <HAL_RCC_GetHCLKFreq>
 8002ab4:	4601      	mov	r1, r0
 8002ab6:	4b05      	ldr	r3, [pc, #20]	; (8002acc <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	0a9b      	lsrs	r3, r3, #10
 8002abc:	f003 0307 	and.w	r3, r3, #7
 8002ac0:	4a03      	ldr	r2, [pc, #12]	; (8002ad0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ac2:	5cd3      	ldrb	r3, [r2, r3]
 8002ac4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	bd80      	pop	{r7, pc}
 8002acc:	40023800 	.word	0x40023800
 8002ad0:	0800d9c8 	.word	0x0800d9c8

08002ad4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002ad8:	f7ff ffdc 	bl	8002a94 <HAL_RCC_GetHCLKFreq>
 8002adc:	4601      	mov	r1, r0
 8002ade:	4b05      	ldr	r3, [pc, #20]	; (8002af4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	0b5b      	lsrs	r3, r3, #13
 8002ae4:	f003 0307 	and.w	r3, r3, #7
 8002ae8:	4a03      	ldr	r2, [pc, #12]	; (8002af8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002aea:	5cd3      	ldrb	r3, [r2, r3]
 8002aec:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	40023800 	.word	0x40023800
 8002af8:	0800d9c8 	.word	0x0800d9c8

08002afc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b082      	sub	sp, #8
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d101      	bne.n	8002b0e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e056      	b.n	8002bbc <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2200      	movs	r2, #0
 8002b12:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002b1a:	b2db      	uxtb	r3, r3
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d106      	bne.n	8002b2e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2200      	movs	r2, #0
 8002b24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002b28:	6878      	ldr	r0, [r7, #4]
 8002b2a:	f009 f905 	bl	800bd38 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2202      	movs	r2, #2
 8002b32:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b44:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	685a      	ldr	r2, [r3, #4]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	431a      	orrs	r2, r3
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	68db      	ldr	r3, [r3, #12]
 8002b54:	431a      	orrs	r2, r3
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	691b      	ldr	r3, [r3, #16]
 8002b5a:	431a      	orrs	r2, r3
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	695b      	ldr	r3, [r3, #20]
 8002b60:	431a      	orrs	r2, r3
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	699b      	ldr	r3, [r3, #24]
 8002b66:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b6a:	431a      	orrs	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	69db      	ldr	r3, [r3, #28]
 8002b70:	431a      	orrs	r2, r3
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6a1b      	ldr	r3, [r3, #32]
 8002b76:	ea42 0103 	orr.w	r1, r2, r3
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	430a      	orrs	r2, r1
 8002b84:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	699b      	ldr	r3, [r3, #24]
 8002b8a:	0c1b      	lsrs	r3, r3, #16
 8002b8c:	f003 0104 	and.w	r1, r3, #4
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	430a      	orrs	r2, r1
 8002b9a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	69da      	ldr	r2, [r3, #28]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002baa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002bba:	2300      	movs	r3, #0
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	3708      	adds	r7, #8
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}

08002bc4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b088      	sub	sp, #32
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	60f8      	str	r0, [r7, #12]
 8002bcc:	60b9      	str	r1, [r7, #8]
 8002bce:	603b      	str	r3, [r7, #0]
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d101      	bne.n	8002be6 <HAL_SPI_Transmit+0x22>
 8002be2:	2302      	movs	r3, #2
 8002be4:	e11e      	b.n	8002e24 <HAL_SPI_Transmit+0x260>
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2201      	movs	r2, #1
 8002bea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002bee:	f7fe f9e1 	bl	8000fb4 <HAL_GetTick>
 8002bf2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002bf4:	88fb      	ldrh	r3, [r7, #6]
 8002bf6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002bfe:	b2db      	uxtb	r3, r3
 8002c00:	2b01      	cmp	r3, #1
 8002c02:	d002      	beq.n	8002c0a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002c04:	2302      	movs	r3, #2
 8002c06:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002c08:	e103      	b.n	8002e12 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d002      	beq.n	8002c16 <HAL_SPI_Transmit+0x52>
 8002c10:	88fb      	ldrh	r3, [r7, #6]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d102      	bne.n	8002c1c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002c1a:	e0fa      	b.n	8002e12 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2203      	movs	r2, #3
 8002c20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2200      	movs	r2, #0
 8002c28:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	68ba      	ldr	r2, [r7, #8]
 8002c2e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	88fa      	ldrh	r2, [r7, #6]
 8002c34:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	88fa      	ldrh	r2, [r7, #6]
 8002c3a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2200      	movs	r2, #0
 8002c46:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2200      	movs	r2, #0
 8002c52:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2200      	movs	r2, #0
 8002c58:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c62:	d107      	bne.n	8002c74 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c72:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c7e:	2b40      	cmp	r3, #64	; 0x40
 8002c80:	d007      	beq.n	8002c92 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002c90:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	68db      	ldr	r3, [r3, #12]
 8002c96:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002c9a:	d14b      	bne.n	8002d34 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d002      	beq.n	8002caa <HAL_SPI_Transmit+0xe6>
 8002ca4:	8afb      	ldrh	r3, [r7, #22]
 8002ca6:	2b01      	cmp	r3, #1
 8002ca8:	d13e      	bne.n	8002d28 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cae:	881a      	ldrh	r2, [r3, #0]
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cba:	1c9a      	adds	r2, r3, #2
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002cc4:	b29b      	uxth	r3, r3
 8002cc6:	3b01      	subs	r3, #1
 8002cc8:	b29a      	uxth	r2, r3
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002cce:	e02b      	b.n	8002d28 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	f003 0302 	and.w	r3, r3, #2
 8002cda:	2b02      	cmp	r3, #2
 8002cdc:	d112      	bne.n	8002d04 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ce2:	881a      	ldrh	r2, [r3, #0]
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cee:	1c9a      	adds	r2, r3, #2
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002cf8:	b29b      	uxth	r3, r3
 8002cfa:	3b01      	subs	r3, #1
 8002cfc:	b29a      	uxth	r2, r3
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	86da      	strh	r2, [r3, #54]	; 0x36
 8002d02:	e011      	b.n	8002d28 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d04:	f7fe f956 	bl	8000fb4 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	69bb      	ldr	r3, [r7, #24]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	683a      	ldr	r2, [r7, #0]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d803      	bhi.n	8002d1c <HAL_SPI_Transmit+0x158>
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d1a:	d102      	bne.n	8002d22 <HAL_SPI_Transmit+0x15e>
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d102      	bne.n	8002d28 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002d26:	e074      	b.n	8002e12 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d1ce      	bne.n	8002cd0 <HAL_SPI_Transmit+0x10c>
 8002d32:	e04c      	b.n	8002dce <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d002      	beq.n	8002d42 <HAL_SPI_Transmit+0x17e>
 8002d3c:	8afb      	ldrh	r3, [r7, #22]
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	d140      	bne.n	8002dc4 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	330c      	adds	r3, #12
 8002d4c:	7812      	ldrb	r2, [r2, #0]
 8002d4e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d54:	1c5a      	adds	r2, r3, #1
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d5e:	b29b      	uxth	r3, r3
 8002d60:	3b01      	subs	r3, #1
 8002d62:	b29a      	uxth	r2, r3
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002d68:	e02c      	b.n	8002dc4 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	f003 0302 	and.w	r3, r3, #2
 8002d74:	2b02      	cmp	r3, #2
 8002d76:	d113      	bne.n	8002da0 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	330c      	adds	r3, #12
 8002d82:	7812      	ldrb	r2, [r2, #0]
 8002d84:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d8a:	1c5a      	adds	r2, r3, #1
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d94:	b29b      	uxth	r3, r3
 8002d96:	3b01      	subs	r3, #1
 8002d98:	b29a      	uxth	r2, r3
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	86da      	strh	r2, [r3, #54]	; 0x36
 8002d9e:	e011      	b.n	8002dc4 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002da0:	f7fe f908 	bl	8000fb4 <HAL_GetTick>
 8002da4:	4602      	mov	r2, r0
 8002da6:	69bb      	ldr	r3, [r7, #24]
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	683a      	ldr	r2, [r7, #0]
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d803      	bhi.n	8002db8 <HAL_SPI_Transmit+0x1f4>
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002db6:	d102      	bne.n	8002dbe <HAL_SPI_Transmit+0x1fa>
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d102      	bne.n	8002dc4 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002dc2:	e026      	b.n	8002e12 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002dc8:	b29b      	uxth	r3, r3
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d1cd      	bne.n	8002d6a <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002dce:	69ba      	ldr	r2, [r7, #24]
 8002dd0:	6839      	ldr	r1, [r7, #0]
 8002dd2:	68f8      	ldr	r0, [r7, #12]
 8002dd4:	f000 fba4 	bl	8003520 <SPI_EndRxTxTransaction>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d002      	beq.n	8002de4 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2220      	movs	r2, #32
 8002de2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d10a      	bne.n	8002e02 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002dec:	2300      	movs	r3, #0
 8002dee:	613b      	str	r3, [r7, #16]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	613b      	str	r3, [r7, #16]
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	613b      	str	r3, [r7, #16]
 8002e00:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d002      	beq.n	8002e10 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	77fb      	strb	r3, [r7, #31]
 8002e0e:	e000      	b.n	8002e12 <HAL_SPI_Transmit+0x24e>
  }

error:
 8002e10:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2201      	movs	r2, #1
 8002e16:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002e22:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3720      	adds	r7, #32
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b088      	sub	sp, #32
 8002e30:	af02      	add	r7, sp, #8
 8002e32:	60f8      	str	r0, [r7, #12]
 8002e34:	60b9      	str	r1, [r7, #8]
 8002e36:	603b      	str	r3, [r7, #0]
 8002e38:	4613      	mov	r3, r2
 8002e3a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002e48:	d112      	bne.n	8002e70 <HAL_SPI_Receive+0x44>
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d10e      	bne.n	8002e70 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2204      	movs	r2, #4
 8002e56:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002e5a:	88fa      	ldrh	r2, [r7, #6]
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	9300      	str	r3, [sp, #0]
 8002e60:	4613      	mov	r3, r2
 8002e62:	68ba      	ldr	r2, [r7, #8]
 8002e64:	68b9      	ldr	r1, [r7, #8]
 8002e66:	68f8      	ldr	r0, [r7, #12]
 8002e68:	f000 f8e9 	bl	800303e <HAL_SPI_TransmitReceive>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	e0e2      	b.n	8003036 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d101      	bne.n	8002e7e <HAL_SPI_Receive+0x52>
 8002e7a:	2302      	movs	r3, #2
 8002e7c:	e0db      	b.n	8003036 <HAL_SPI_Receive+0x20a>
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2201      	movs	r2, #1
 8002e82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002e86:	f7fe f895 	bl	8000fb4 <HAL_GetTick>
 8002e8a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002e92:	b2db      	uxtb	r3, r3
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d002      	beq.n	8002e9e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8002e98:	2302      	movs	r3, #2
 8002e9a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002e9c:	e0c2      	b.n	8003024 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d002      	beq.n	8002eaa <HAL_SPI_Receive+0x7e>
 8002ea4:	88fb      	ldrh	r3, [r7, #6]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d102      	bne.n	8002eb0 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002eae:	e0b9      	b.n	8003024 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2204      	movs	r2, #4
 8002eb4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	68ba      	ldr	r2, [r7, #8]
 8002ec2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	88fa      	ldrh	r2, [r7, #6]
 8002ec8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	88fa      	ldrh	r2, [r7, #6]
 8002ece:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2200      	movs	r2, #0
 8002eec:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ef6:	d107      	bne.n	8002f08 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002f06:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f12:	2b40      	cmp	r3, #64	; 0x40
 8002f14:	d007      	beq.n	8002f26 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f24:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	68db      	ldr	r3, [r3, #12]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d162      	bne.n	8002ff4 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002f2e:	e02e      	b.n	8002f8e <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	2b01      	cmp	r3, #1
 8002f3c:	d115      	bne.n	8002f6a <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f103 020c 	add.w	r2, r3, #12
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f4a:	7812      	ldrb	r2, [r2, #0]
 8002f4c:	b2d2      	uxtb	r2, r2
 8002f4e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f54:	1c5a      	adds	r2, r3, #1
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f5e:	b29b      	uxth	r3, r3
 8002f60:	3b01      	subs	r3, #1
 8002f62:	b29a      	uxth	r2, r3
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002f68:	e011      	b.n	8002f8e <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f6a:	f7fe f823 	bl	8000fb4 <HAL_GetTick>
 8002f6e:	4602      	mov	r2, r0
 8002f70:	693b      	ldr	r3, [r7, #16]
 8002f72:	1ad3      	subs	r3, r2, r3
 8002f74:	683a      	ldr	r2, [r7, #0]
 8002f76:	429a      	cmp	r2, r3
 8002f78:	d803      	bhi.n	8002f82 <HAL_SPI_Receive+0x156>
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f80:	d102      	bne.n	8002f88 <HAL_SPI_Receive+0x15c>
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d102      	bne.n	8002f8e <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8002f88:	2303      	movs	r3, #3
 8002f8a:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002f8c:	e04a      	b.n	8003024 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f92:	b29b      	uxth	r3, r3
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d1cb      	bne.n	8002f30 <HAL_SPI_Receive+0x104>
 8002f98:	e031      	b.n	8002ffe <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	f003 0301 	and.w	r3, r3, #1
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d113      	bne.n	8002fd0 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	68da      	ldr	r2, [r3, #12]
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fb2:	b292      	uxth	r2, r2
 8002fb4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fba:	1c9a      	adds	r2, r3, #2
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fc4:	b29b      	uxth	r3, r3
 8002fc6:	3b01      	subs	r3, #1
 8002fc8:	b29a      	uxth	r2, r3
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002fce:	e011      	b.n	8002ff4 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002fd0:	f7fd fff0 	bl	8000fb4 <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	683a      	ldr	r2, [r7, #0]
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d803      	bhi.n	8002fe8 <HAL_SPI_Receive+0x1bc>
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fe6:	d102      	bne.n	8002fee <HAL_SPI_Receive+0x1c2>
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d102      	bne.n	8002ff4 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8002fee:	2303      	movs	r3, #3
 8002ff0:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002ff2:	e017      	b.n	8003024 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ff8:	b29b      	uxth	r3, r3
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d1cd      	bne.n	8002f9a <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002ffe:	693a      	ldr	r2, [r7, #16]
 8003000:	6839      	ldr	r1, [r7, #0]
 8003002:	68f8      	ldr	r0, [r7, #12]
 8003004:	f000 fa27 	bl	8003456 <SPI_EndRxTransaction>
 8003008:	4603      	mov	r3, r0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d002      	beq.n	8003014 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	2220      	movs	r2, #32
 8003012:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003018:	2b00      	cmp	r3, #0
 800301a:	d002      	beq.n	8003022 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	75fb      	strb	r3, [r7, #23]
 8003020:	e000      	b.n	8003024 <HAL_SPI_Receive+0x1f8>
  }

error :
 8003022:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2201      	movs	r2, #1
 8003028:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2200      	movs	r2, #0
 8003030:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003034:	7dfb      	ldrb	r3, [r7, #23]
}
 8003036:	4618      	mov	r0, r3
 8003038:	3718      	adds	r7, #24
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}

0800303e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800303e:	b580      	push	{r7, lr}
 8003040:	b08c      	sub	sp, #48	; 0x30
 8003042:	af00      	add	r7, sp, #0
 8003044:	60f8      	str	r0, [r7, #12]
 8003046:	60b9      	str	r1, [r7, #8]
 8003048:	607a      	str	r2, [r7, #4]
 800304a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800304c:	2301      	movs	r3, #1
 800304e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003050:	2300      	movs	r3, #0
 8003052:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800305c:	2b01      	cmp	r3, #1
 800305e:	d101      	bne.n	8003064 <HAL_SPI_TransmitReceive+0x26>
 8003060:	2302      	movs	r3, #2
 8003062:	e18a      	b.n	800337a <HAL_SPI_TransmitReceive+0x33c>
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2201      	movs	r2, #1
 8003068:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800306c:	f7fd ffa2 	bl	8000fb4 <HAL_GetTick>
 8003070:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003078:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003082:	887b      	ldrh	r3, [r7, #2]
 8003084:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003086:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800308a:	2b01      	cmp	r3, #1
 800308c:	d00f      	beq.n	80030ae <HAL_SPI_TransmitReceive+0x70>
 800308e:	69fb      	ldr	r3, [r7, #28]
 8003090:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003094:	d107      	bne.n	80030a6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d103      	bne.n	80030a6 <HAL_SPI_TransmitReceive+0x68>
 800309e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80030a2:	2b04      	cmp	r3, #4
 80030a4:	d003      	beq.n	80030ae <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80030a6:	2302      	movs	r3, #2
 80030a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80030ac:	e15b      	b.n	8003366 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d005      	beq.n	80030c0 <HAL_SPI_TransmitReceive+0x82>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d002      	beq.n	80030c0 <HAL_SPI_TransmitReceive+0x82>
 80030ba:	887b      	ldrh	r3, [r7, #2]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d103      	bne.n	80030c8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80030c6:	e14e      	b.n	8003366 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80030ce:	b2db      	uxtb	r3, r3
 80030d0:	2b04      	cmp	r3, #4
 80030d2:	d003      	beq.n	80030dc <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2205      	movs	r2, #5
 80030d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2200      	movs	r2, #0
 80030e0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	687a      	ldr	r2, [r7, #4]
 80030e6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	887a      	ldrh	r2, [r7, #2]
 80030ec:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	887a      	ldrh	r2, [r7, #2]
 80030f2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	68ba      	ldr	r2, [r7, #8]
 80030f8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	887a      	ldrh	r2, [r7, #2]
 80030fe:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	887a      	ldrh	r2, [r7, #2]
 8003104:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2200      	movs	r2, #0
 800310a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2200      	movs	r2, #0
 8003110:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800311c:	2b40      	cmp	r3, #64	; 0x40
 800311e:	d007      	beq.n	8003130 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800312e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	68db      	ldr	r3, [r3, #12]
 8003134:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003138:	d178      	bne.n	800322c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d002      	beq.n	8003148 <HAL_SPI_TransmitReceive+0x10a>
 8003142:	8b7b      	ldrh	r3, [r7, #26]
 8003144:	2b01      	cmp	r3, #1
 8003146:	d166      	bne.n	8003216 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800314c:	881a      	ldrh	r2, [r3, #0]
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003158:	1c9a      	adds	r2, r3, #2
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003162:	b29b      	uxth	r3, r3
 8003164:	3b01      	subs	r3, #1
 8003166:	b29a      	uxth	r2, r3
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800316c:	e053      	b.n	8003216 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	f003 0302 	and.w	r3, r3, #2
 8003178:	2b02      	cmp	r3, #2
 800317a:	d11b      	bne.n	80031b4 <HAL_SPI_TransmitReceive+0x176>
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003180:	b29b      	uxth	r3, r3
 8003182:	2b00      	cmp	r3, #0
 8003184:	d016      	beq.n	80031b4 <HAL_SPI_TransmitReceive+0x176>
 8003186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003188:	2b01      	cmp	r3, #1
 800318a:	d113      	bne.n	80031b4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003190:	881a      	ldrh	r2, [r3, #0]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800319c:	1c9a      	adds	r2, r3, #2
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031a6:	b29b      	uxth	r3, r3
 80031a8:	3b01      	subs	r3, #1
 80031aa:	b29a      	uxth	r2, r3
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80031b0:	2300      	movs	r3, #0
 80031b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	f003 0301 	and.w	r3, r3, #1
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d119      	bne.n	80031f6 <HAL_SPI_TransmitReceive+0x1b8>
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031c6:	b29b      	uxth	r3, r3
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d014      	beq.n	80031f6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	68da      	ldr	r2, [r3, #12]
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031d6:	b292      	uxth	r2, r2
 80031d8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031de:	1c9a      	adds	r2, r3, #2
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031e8:	b29b      	uxth	r3, r3
 80031ea:	3b01      	subs	r3, #1
 80031ec:	b29a      	uxth	r2, r3
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80031f2:	2301      	movs	r3, #1
 80031f4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80031f6:	f7fd fedd 	bl	8000fb4 <HAL_GetTick>
 80031fa:	4602      	mov	r2, r0
 80031fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031fe:	1ad3      	subs	r3, r2, r3
 8003200:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003202:	429a      	cmp	r2, r3
 8003204:	d807      	bhi.n	8003216 <HAL_SPI_TransmitReceive+0x1d8>
 8003206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800320c:	d003      	beq.n	8003216 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800320e:	2303      	movs	r3, #3
 8003210:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003214:	e0a7      	b.n	8003366 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800321a:	b29b      	uxth	r3, r3
 800321c:	2b00      	cmp	r3, #0
 800321e:	d1a6      	bne.n	800316e <HAL_SPI_TransmitReceive+0x130>
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003224:	b29b      	uxth	r3, r3
 8003226:	2b00      	cmp	r3, #0
 8003228:	d1a1      	bne.n	800316e <HAL_SPI_TransmitReceive+0x130>
 800322a:	e07c      	b.n	8003326 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d002      	beq.n	800323a <HAL_SPI_TransmitReceive+0x1fc>
 8003234:	8b7b      	ldrh	r3, [r7, #26]
 8003236:	2b01      	cmp	r3, #1
 8003238:	d16b      	bne.n	8003312 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	330c      	adds	r3, #12
 8003244:	7812      	ldrb	r2, [r2, #0]
 8003246:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800324c:	1c5a      	adds	r2, r3, #1
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003256:	b29b      	uxth	r3, r3
 8003258:	3b01      	subs	r3, #1
 800325a:	b29a      	uxth	r2, r3
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003260:	e057      	b.n	8003312 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	f003 0302 	and.w	r3, r3, #2
 800326c:	2b02      	cmp	r3, #2
 800326e:	d11c      	bne.n	80032aa <HAL_SPI_TransmitReceive+0x26c>
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003274:	b29b      	uxth	r3, r3
 8003276:	2b00      	cmp	r3, #0
 8003278:	d017      	beq.n	80032aa <HAL_SPI_TransmitReceive+0x26c>
 800327a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800327c:	2b01      	cmp	r3, #1
 800327e:	d114      	bne.n	80032aa <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	330c      	adds	r3, #12
 800328a:	7812      	ldrb	r2, [r2, #0]
 800328c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003292:	1c5a      	adds	r2, r3, #1
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800329c:	b29b      	uxth	r3, r3
 800329e:	3b01      	subs	r3, #1
 80032a0:	b29a      	uxth	r2, r3
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80032a6:	2300      	movs	r3, #0
 80032a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	f003 0301 	and.w	r3, r3, #1
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	d119      	bne.n	80032ec <HAL_SPI_TransmitReceive+0x2ae>
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032bc:	b29b      	uxth	r3, r3
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d014      	beq.n	80032ec <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	68da      	ldr	r2, [r3, #12]
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032cc:	b2d2      	uxtb	r2, r2
 80032ce:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032d4:	1c5a      	adds	r2, r3, #1
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032de:	b29b      	uxth	r3, r3
 80032e0:	3b01      	subs	r3, #1
 80032e2:	b29a      	uxth	r2, r3
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80032e8:	2301      	movs	r3, #1
 80032ea:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80032ec:	f7fd fe62 	bl	8000fb4 <HAL_GetTick>
 80032f0:	4602      	mov	r2, r0
 80032f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80032f8:	429a      	cmp	r2, r3
 80032fa:	d803      	bhi.n	8003304 <HAL_SPI_TransmitReceive+0x2c6>
 80032fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003302:	d102      	bne.n	800330a <HAL_SPI_TransmitReceive+0x2cc>
 8003304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003306:	2b00      	cmp	r3, #0
 8003308:	d103      	bne.n	8003312 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800330a:	2303      	movs	r3, #3
 800330c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003310:	e029      	b.n	8003366 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003316:	b29b      	uxth	r3, r3
 8003318:	2b00      	cmp	r3, #0
 800331a:	d1a2      	bne.n	8003262 <HAL_SPI_TransmitReceive+0x224>
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003320:	b29b      	uxth	r3, r3
 8003322:	2b00      	cmp	r3, #0
 8003324:	d19d      	bne.n	8003262 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003326:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003328:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800332a:	68f8      	ldr	r0, [r7, #12]
 800332c:	f000 f8f8 	bl	8003520 <SPI_EndRxTxTransaction>
 8003330:	4603      	mov	r3, r0
 8003332:	2b00      	cmp	r3, #0
 8003334:	d006      	beq.n	8003344 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2220      	movs	r2, #32
 8003340:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003342:	e010      	b.n	8003366 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d10b      	bne.n	8003364 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800334c:	2300      	movs	r3, #0
 800334e:	617b      	str	r3, [r7, #20]
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	68db      	ldr	r3, [r3, #12]
 8003356:	617b      	str	r3, [r7, #20]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	617b      	str	r3, [r7, #20]
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	e000      	b.n	8003366 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8003364:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2201      	movs	r2, #1
 800336a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	2200      	movs	r2, #0
 8003372:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003376:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800337a:	4618      	mov	r0, r3
 800337c:	3730      	adds	r7, #48	; 0x30
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}

08003382 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003382:	b580      	push	{r7, lr}
 8003384:	b084      	sub	sp, #16
 8003386:	af00      	add	r7, sp, #0
 8003388:	60f8      	str	r0, [r7, #12]
 800338a:	60b9      	str	r1, [r7, #8]
 800338c:	603b      	str	r3, [r7, #0]
 800338e:	4613      	mov	r3, r2
 8003390:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003392:	e04c      	b.n	800342e <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	f1b3 3fff 	cmp.w	r3, #4294967295
 800339a:	d048      	beq.n	800342e <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800339c:	f7fd fe0a 	bl	8000fb4 <HAL_GetTick>
 80033a0:	4602      	mov	r2, r0
 80033a2:	69bb      	ldr	r3, [r7, #24]
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	683a      	ldr	r2, [r7, #0]
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d902      	bls.n	80033b2 <SPI_WaitFlagStateUntilTimeout+0x30>
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d13d      	bne.n	800342e <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	685a      	ldr	r2, [r3, #4]
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80033c0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80033ca:	d111      	bne.n	80033f0 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033d4:	d004      	beq.n	80033e0 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033de:	d107      	bne.n	80033f0 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80033ee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033f8:	d10f      	bne.n	800341a <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003408:	601a      	str	r2, [r3, #0]
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	681a      	ldr	r2, [r3, #0]
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003418:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2201      	movs	r2, #1
 800341e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2200      	movs	r2, #0
 8003426:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800342a:	2303      	movs	r3, #3
 800342c:	e00f      	b.n	800344e <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	689a      	ldr	r2, [r3, #8]
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	4013      	ands	r3, r2
 8003438:	68ba      	ldr	r2, [r7, #8]
 800343a:	429a      	cmp	r2, r3
 800343c:	bf0c      	ite	eq
 800343e:	2301      	moveq	r3, #1
 8003440:	2300      	movne	r3, #0
 8003442:	b2db      	uxtb	r3, r3
 8003444:	461a      	mov	r2, r3
 8003446:	79fb      	ldrb	r3, [r7, #7]
 8003448:	429a      	cmp	r2, r3
 800344a:	d1a3      	bne.n	8003394 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800344c:	2300      	movs	r3, #0
}
 800344e:	4618      	mov	r0, r3
 8003450:	3710      	adds	r7, #16
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}

08003456 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003456:	b580      	push	{r7, lr}
 8003458:	b086      	sub	sp, #24
 800345a:	af02      	add	r7, sp, #8
 800345c:	60f8      	str	r0, [r7, #12]
 800345e:	60b9      	str	r1, [r7, #8]
 8003460:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800346a:	d111      	bne.n	8003490 <SPI_EndRxTransaction+0x3a>
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003474:	d004      	beq.n	8003480 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800347e:	d107      	bne.n	8003490 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800348e:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003498:	d12a      	bne.n	80034f0 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034a2:	d012      	beq.n	80034ca <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	9300      	str	r3, [sp, #0]
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	2200      	movs	r2, #0
 80034ac:	2180      	movs	r1, #128	; 0x80
 80034ae:	68f8      	ldr	r0, [r7, #12]
 80034b0:	f7ff ff67 	bl	8003382 <SPI_WaitFlagStateUntilTimeout>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d02d      	beq.n	8003516 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034be:	f043 0220 	orr.w	r2, r3, #32
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80034c6:	2303      	movs	r3, #3
 80034c8:	e026      	b.n	8003518 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	9300      	str	r3, [sp, #0]
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	2200      	movs	r2, #0
 80034d2:	2101      	movs	r1, #1
 80034d4:	68f8      	ldr	r0, [r7, #12]
 80034d6:	f7ff ff54 	bl	8003382 <SPI_WaitFlagStateUntilTimeout>
 80034da:	4603      	mov	r3, r0
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d01a      	beq.n	8003516 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034e4:	f043 0220 	orr.w	r2, r3, #32
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80034ec:	2303      	movs	r3, #3
 80034ee:	e013      	b.n	8003518 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	9300      	str	r3, [sp, #0]
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	2200      	movs	r2, #0
 80034f8:	2101      	movs	r1, #1
 80034fa:	68f8      	ldr	r0, [r7, #12]
 80034fc:	f7ff ff41 	bl	8003382 <SPI_WaitFlagStateUntilTimeout>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d007      	beq.n	8003516 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800350a:	f043 0220 	orr.w	r2, r3, #32
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e000      	b.n	8003518 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003516:	2300      	movs	r3, #0
}
 8003518:	4618      	mov	r0, r3
 800351a:	3710      	adds	r7, #16
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}

08003520 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b088      	sub	sp, #32
 8003524:	af02      	add	r7, sp, #8
 8003526:	60f8      	str	r0, [r7, #12]
 8003528:	60b9      	str	r1, [r7, #8]
 800352a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800352c:	4b1b      	ldr	r3, [pc, #108]	; (800359c <SPI_EndRxTxTransaction+0x7c>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a1b      	ldr	r2, [pc, #108]	; (80035a0 <SPI_EndRxTxTransaction+0x80>)
 8003532:	fba2 2303 	umull	r2, r3, r2, r3
 8003536:	0d5b      	lsrs	r3, r3, #21
 8003538:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800353c:	fb02 f303 	mul.w	r3, r2, r3
 8003540:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800354a:	d112      	bne.n	8003572 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	9300      	str	r3, [sp, #0]
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	2200      	movs	r2, #0
 8003554:	2180      	movs	r1, #128	; 0x80
 8003556:	68f8      	ldr	r0, [r7, #12]
 8003558:	f7ff ff13 	bl	8003382 <SPI_WaitFlagStateUntilTimeout>
 800355c:	4603      	mov	r3, r0
 800355e:	2b00      	cmp	r3, #0
 8003560:	d016      	beq.n	8003590 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003566:	f043 0220 	orr.w	r2, r3, #32
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e00f      	b.n	8003592 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d00a      	beq.n	800358e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	3b01      	subs	r3, #1
 800357c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003588:	2b80      	cmp	r3, #128	; 0x80
 800358a:	d0f2      	beq.n	8003572 <SPI_EndRxTxTransaction+0x52>
 800358c:	e000      	b.n	8003590 <SPI_EndRxTxTransaction+0x70>
        break;
 800358e:	bf00      	nop
  }

  return HAL_OK;
 8003590:	2300      	movs	r3, #0
}
 8003592:	4618      	mov	r0, r3
 8003594:	3718      	adds	r7, #24
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	20000100 	.word	0x20000100
 80035a0:	165e9f81 	.word	0x165e9f81

080035a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b082      	sub	sp, #8
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d101      	bne.n	80035b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e01d      	b.n	80035f2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d106      	bne.n	80035d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2200      	movs	r2, #0
 80035c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f008 fbfc 	bl	800bdc8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2202      	movs	r2, #2
 80035d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	3304      	adds	r3, #4
 80035e0:	4619      	mov	r1, r3
 80035e2:	4610      	mov	r0, r2
 80035e4:	f000 fc70 	bl	8003ec8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2201      	movs	r2, #1
 80035ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80035f0:	2300      	movs	r3, #0
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3708      	adds	r7, #8
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}

080035fa <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80035fa:	b480      	push	{r7}
 80035fc:	b085      	sub	sp, #20
 80035fe:	af00      	add	r7, sp, #0
 8003600:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	68da      	ldr	r2, [r3, #12]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f042 0201 	orr.w	r2, r2, #1
 8003610:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	f003 0307 	and.w	r3, r3, #7
 800361c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2b06      	cmp	r3, #6
 8003622:	d007      	beq.n	8003634 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f042 0201 	orr.w	r2, r2, #1
 8003632:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003634:	2300      	movs	r3, #0
}
 8003636:	4618      	mov	r0, r3
 8003638:	3714      	adds	r7, #20
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr

08003642 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003642:	b580      	push	{r7, lr}
 8003644:	b082      	sub	sp, #8
 8003646:	af00      	add	r7, sp, #0
 8003648:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d101      	bne.n	8003654 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	e01d      	b.n	8003690 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800365a:	b2db      	uxtb	r3, r3
 800365c:	2b00      	cmp	r3, #0
 800365e:	d106      	bne.n	800366e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2200      	movs	r2, #0
 8003664:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003668:	6878      	ldr	r0, [r7, #4]
 800366a:	f000 f815 	bl	8003698 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2202      	movs	r2, #2
 8003672:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	3304      	adds	r3, #4
 800367e:	4619      	mov	r1, r3
 8003680:	4610      	mov	r0, r2
 8003682:	f000 fc21 	bl	8003ec8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2201      	movs	r2, #1
 800368a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800368e:	2300      	movs	r3, #0
}
 8003690:	4618      	mov	r0, r3
 8003692:	3708      	adds	r7, #8
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}

08003698 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003698:	b480      	push	{r7}
 800369a:	b083      	sub	sp, #12
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80036a0:	bf00      	nop
 80036a2:	370c      	adds	r7, #12
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr

080036ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b084      	sub	sp, #16
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
 80036b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	2201      	movs	r2, #1
 80036bc:	6839      	ldr	r1, [r7, #0]
 80036be:	4618      	mov	r0, r3
 80036c0:	f000 feec 	bl	800449c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a15      	ldr	r2, [pc, #84]	; (8003720 <HAL_TIM_PWM_Start+0x74>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d004      	beq.n	80036d8 <HAL_TIM_PWM_Start+0x2c>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a14      	ldr	r2, [pc, #80]	; (8003724 <HAL_TIM_PWM_Start+0x78>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d101      	bne.n	80036dc <HAL_TIM_PWM_Start+0x30>
 80036d8:	2301      	movs	r3, #1
 80036da:	e000      	b.n	80036de <HAL_TIM_PWM_Start+0x32>
 80036dc:	2300      	movs	r3, #0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d007      	beq.n	80036f2 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80036f0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	f003 0307 	and.w	r3, r3, #7
 80036fc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2b06      	cmp	r3, #6
 8003702:	d007      	beq.n	8003714 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f042 0201 	orr.w	r2, r2, #1
 8003712:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003714:	2300      	movs	r3, #0
}
 8003716:	4618      	mov	r0, r3
 8003718:	3710      	adds	r7, #16
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	40010000 	.word	0x40010000
 8003724:	40010400 	.word	0x40010400

08003728 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b082      	sub	sp, #8
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
 8003730:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	2200      	movs	r2, #0
 8003738:	6839      	ldr	r1, [r7, #0]
 800373a:	4618      	mov	r0, r3
 800373c:	f000 feae 	bl	800449c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a22      	ldr	r2, [pc, #136]	; (80037d0 <HAL_TIM_PWM_Stop+0xa8>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d004      	beq.n	8003754 <HAL_TIM_PWM_Stop+0x2c>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a21      	ldr	r2, [pc, #132]	; (80037d4 <HAL_TIM_PWM_Stop+0xac>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d101      	bne.n	8003758 <HAL_TIM_PWM_Stop+0x30>
 8003754:	2301      	movs	r3, #1
 8003756:	e000      	b.n	800375a <HAL_TIM_PWM_Stop+0x32>
 8003758:	2300      	movs	r3, #0
 800375a:	2b00      	cmp	r3, #0
 800375c:	d017      	beq.n	800378e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	6a1a      	ldr	r2, [r3, #32]
 8003764:	f241 1311 	movw	r3, #4369	; 0x1111
 8003768:	4013      	ands	r3, r2
 800376a:	2b00      	cmp	r3, #0
 800376c:	d10f      	bne.n	800378e <HAL_TIM_PWM_Stop+0x66>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	6a1a      	ldr	r2, [r3, #32]
 8003774:	f240 4344 	movw	r3, #1092	; 0x444
 8003778:	4013      	ands	r3, r2
 800377a:	2b00      	cmp	r3, #0
 800377c:	d107      	bne.n	800378e <HAL_TIM_PWM_Stop+0x66>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800378c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	6a1a      	ldr	r2, [r3, #32]
 8003794:	f241 1311 	movw	r3, #4369	; 0x1111
 8003798:	4013      	ands	r3, r2
 800379a:	2b00      	cmp	r3, #0
 800379c:	d10f      	bne.n	80037be <HAL_TIM_PWM_Stop+0x96>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	6a1a      	ldr	r2, [r3, #32]
 80037a4:	f240 4344 	movw	r3, #1092	; 0x444
 80037a8:	4013      	ands	r3, r2
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d107      	bne.n	80037be <HAL_TIM_PWM_Stop+0x96>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	681a      	ldr	r2, [r3, #0]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f022 0201 	bic.w	r2, r2, #1
 80037bc:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2201      	movs	r2, #1
 80037c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80037c6:	2300      	movs	r3, #0
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	3708      	adds	r7, #8
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	40010000 	.word	0x40010000
 80037d4:	40010400 	.word	0x40010400

080037d8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b086      	sub	sp, #24
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d101      	bne.n	80037ec <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e083      	b.n	80038f4 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037f2:	b2db      	uxtb	r3, r3
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d106      	bne.n	8003806 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2200      	movs	r2, #0
 80037fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003800:	6878      	ldr	r0, [r7, #4]
 8003802:	f008 fb33 	bl	800be6c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2202      	movs	r2, #2
 800380a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	687a      	ldr	r2, [r7, #4]
 8003816:	6812      	ldr	r2, [r2, #0]
 8003818:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800381c:	f023 0307 	bic.w	r3, r3, #7
 8003820:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	3304      	adds	r3, #4
 800382a:	4619      	mov	r1, r3
 800382c:	4610      	mov	r0, r2
 800382e:	f000 fb4b 	bl	8003ec8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	699b      	ldr	r3, [r3, #24]
 8003840:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	6a1b      	ldr	r3, [r3, #32]
 8003848:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	697a      	ldr	r2, [r7, #20]
 8003850:	4313      	orrs	r3, r2
 8003852:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800385a:	f023 0303 	bic.w	r3, r3, #3
 800385e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	689a      	ldr	r2, [r3, #8]
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	699b      	ldr	r3, [r3, #24]
 8003868:	021b      	lsls	r3, r3, #8
 800386a:	4313      	orrs	r3, r2
 800386c:	693a      	ldr	r2, [r7, #16]
 800386e:	4313      	orrs	r3, r2
 8003870:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003878:	f023 030c 	bic.w	r3, r3, #12
 800387c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003884:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003888:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	68da      	ldr	r2, [r3, #12]
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	69db      	ldr	r3, [r3, #28]
 8003892:	021b      	lsls	r3, r3, #8
 8003894:	4313      	orrs	r3, r2
 8003896:	693a      	ldr	r2, [r7, #16]
 8003898:	4313      	orrs	r3, r2
 800389a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	691b      	ldr	r3, [r3, #16]
 80038a0:	011a      	lsls	r2, r3, #4
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	6a1b      	ldr	r3, [r3, #32]
 80038a6:	031b      	lsls	r3, r3, #12
 80038a8:	4313      	orrs	r3, r2
 80038aa:	693a      	ldr	r2, [r7, #16]
 80038ac:	4313      	orrs	r3, r2
 80038ae:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80038b6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80038be:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	685a      	ldr	r2, [r3, #4]
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	695b      	ldr	r3, [r3, #20]
 80038c8:	011b      	lsls	r3, r3, #4
 80038ca:	4313      	orrs	r3, r2
 80038cc:	68fa      	ldr	r2, [r7, #12]
 80038ce:	4313      	orrs	r3, r2
 80038d0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	697a      	ldr	r2, [r7, #20]
 80038d8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	693a      	ldr	r2, [r7, #16]
 80038e0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	68fa      	ldr	r2, [r7, #12]
 80038e8:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2201      	movs	r2, #1
 80038ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80038f2:	2300      	movs	r3, #0
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	3718      	adds	r7, #24
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd80      	pop	{r7, pc}

080038fc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b082      	sub	sp, #8
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
 8003904:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d002      	beq.n	8003912 <HAL_TIM_Encoder_Start+0x16>
 800390c:	2b04      	cmp	r3, #4
 800390e:	d008      	beq.n	8003922 <HAL_TIM_Encoder_Start+0x26>
 8003910:	e00f      	b.n	8003932 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	2201      	movs	r2, #1
 8003918:	2100      	movs	r1, #0
 800391a:	4618      	mov	r0, r3
 800391c:	f000 fdbe 	bl	800449c <TIM_CCxChannelCmd>
      break;
 8003920:	e016      	b.n	8003950 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	2201      	movs	r2, #1
 8003928:	2104      	movs	r1, #4
 800392a:	4618      	mov	r0, r3
 800392c:	f000 fdb6 	bl	800449c <TIM_CCxChannelCmd>
      break;
 8003930:	e00e      	b.n	8003950 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	2201      	movs	r2, #1
 8003938:	2100      	movs	r1, #0
 800393a:	4618      	mov	r0, r3
 800393c:	f000 fdae 	bl	800449c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	2201      	movs	r2, #1
 8003946:	2104      	movs	r1, #4
 8003948:	4618      	mov	r0, r3
 800394a:	f000 fda7 	bl	800449c <TIM_CCxChannelCmd>
      break;
 800394e:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f042 0201 	orr.w	r2, r2, #1
 800395e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003960:	2300      	movs	r3, #0
}
 8003962:	4618      	mov	r0, r3
 8003964:	3708      	adds	r7, #8
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}

0800396a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800396a:	b580      	push	{r7, lr}
 800396c:	b082      	sub	sp, #8
 800396e:	af00      	add	r7, sp, #0
 8003970:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	691b      	ldr	r3, [r3, #16]
 8003978:	f003 0302 	and.w	r3, r3, #2
 800397c:	2b02      	cmp	r3, #2
 800397e:	d122      	bne.n	80039c6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	68db      	ldr	r3, [r3, #12]
 8003986:	f003 0302 	and.w	r3, r3, #2
 800398a:	2b02      	cmp	r3, #2
 800398c:	d11b      	bne.n	80039c6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f06f 0202 	mvn.w	r2, #2
 8003996:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2201      	movs	r2, #1
 800399c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	699b      	ldr	r3, [r3, #24]
 80039a4:	f003 0303 	and.w	r3, r3, #3
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d003      	beq.n	80039b4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	f000 fa6c 	bl	8003e8a <HAL_TIM_IC_CaptureCallback>
 80039b2:	e005      	b.n	80039c0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	f000 fa5e 	bl	8003e76 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	f000 fa6f 	bl	8003e9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2200      	movs	r2, #0
 80039c4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	691b      	ldr	r3, [r3, #16]
 80039cc:	f003 0304 	and.w	r3, r3, #4
 80039d0:	2b04      	cmp	r3, #4
 80039d2:	d122      	bne.n	8003a1a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	68db      	ldr	r3, [r3, #12]
 80039da:	f003 0304 	and.w	r3, r3, #4
 80039de:	2b04      	cmp	r3, #4
 80039e0:	d11b      	bne.n	8003a1a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f06f 0204 	mvn.w	r2, #4
 80039ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2202      	movs	r2, #2
 80039f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	699b      	ldr	r3, [r3, #24]
 80039f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d003      	beq.n	8003a08 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	f000 fa42 	bl	8003e8a <HAL_TIM_IC_CaptureCallback>
 8003a06:	e005      	b.n	8003a14 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a08:	6878      	ldr	r0, [r7, #4]
 8003a0a:	f000 fa34 	bl	8003e76 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a0e:	6878      	ldr	r0, [r7, #4]
 8003a10:	f000 fa45 	bl	8003e9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2200      	movs	r2, #0
 8003a18:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	691b      	ldr	r3, [r3, #16]
 8003a20:	f003 0308 	and.w	r3, r3, #8
 8003a24:	2b08      	cmp	r3, #8
 8003a26:	d122      	bne.n	8003a6e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	68db      	ldr	r3, [r3, #12]
 8003a2e:	f003 0308 	and.w	r3, r3, #8
 8003a32:	2b08      	cmp	r3, #8
 8003a34:	d11b      	bne.n	8003a6e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f06f 0208 	mvn.w	r2, #8
 8003a3e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2204      	movs	r2, #4
 8003a44:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	69db      	ldr	r3, [r3, #28]
 8003a4c:	f003 0303 	and.w	r3, r3, #3
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d003      	beq.n	8003a5c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a54:	6878      	ldr	r0, [r7, #4]
 8003a56:	f000 fa18 	bl	8003e8a <HAL_TIM_IC_CaptureCallback>
 8003a5a:	e005      	b.n	8003a68 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a5c:	6878      	ldr	r0, [r7, #4]
 8003a5e:	f000 fa0a 	bl	8003e76 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f000 fa1b 	bl	8003e9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	691b      	ldr	r3, [r3, #16]
 8003a74:	f003 0310 	and.w	r3, r3, #16
 8003a78:	2b10      	cmp	r3, #16
 8003a7a:	d122      	bne.n	8003ac2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	68db      	ldr	r3, [r3, #12]
 8003a82:	f003 0310 	and.w	r3, r3, #16
 8003a86:	2b10      	cmp	r3, #16
 8003a88:	d11b      	bne.n	8003ac2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f06f 0210 	mvn.w	r2, #16
 8003a92:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2208      	movs	r2, #8
 8003a98:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	69db      	ldr	r3, [r3, #28]
 8003aa0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d003      	beq.n	8003ab0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	f000 f9ee 	bl	8003e8a <HAL_TIM_IC_CaptureCallback>
 8003aae:	e005      	b.n	8003abc <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	f000 f9e0 	bl	8003e76 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f000 f9f1 	bl	8003e9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	691b      	ldr	r3, [r3, #16]
 8003ac8:	f003 0301 	and.w	r3, r3, #1
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d10e      	bne.n	8003aee <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	68db      	ldr	r3, [r3, #12]
 8003ad6:	f003 0301 	and.w	r3, r3, #1
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d107      	bne.n	8003aee <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f06f 0201 	mvn.w	r2, #1
 8003ae6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	f004 f969 	bl	8007dc0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	691b      	ldr	r3, [r3, #16]
 8003af4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003af8:	2b80      	cmp	r3, #128	; 0x80
 8003afa:	d10e      	bne.n	8003b1a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	68db      	ldr	r3, [r3, #12]
 8003b02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b06:	2b80      	cmp	r3, #128	; 0x80
 8003b08:	d107      	bne.n	8003b1a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003b12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f000 fd35 	bl	8004584 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	691b      	ldr	r3, [r3, #16]
 8003b20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b24:	2b40      	cmp	r3, #64	; 0x40
 8003b26:	d10e      	bne.n	8003b46 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	68db      	ldr	r3, [r3, #12]
 8003b2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b32:	2b40      	cmp	r3, #64	; 0x40
 8003b34:	d107      	bne.n	8003b46 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003b3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003b40:	6878      	ldr	r0, [r7, #4]
 8003b42:	f000 f9b6 	bl	8003eb2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	691b      	ldr	r3, [r3, #16]
 8003b4c:	f003 0320 	and.w	r3, r3, #32
 8003b50:	2b20      	cmp	r3, #32
 8003b52:	d10e      	bne.n	8003b72 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	68db      	ldr	r3, [r3, #12]
 8003b5a:	f003 0320 	and.w	r3, r3, #32
 8003b5e:	2b20      	cmp	r3, #32
 8003b60:	d107      	bne.n	8003b72 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f06f 0220 	mvn.w	r2, #32
 8003b6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003b6c:	6878      	ldr	r0, [r7, #4]
 8003b6e:	f000 fcff 	bl	8004570 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b72:	bf00      	nop
 8003b74:	3708      	adds	r7, #8
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}
	...

08003b7c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b084      	sub	sp, #16
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	60f8      	str	r0, [r7, #12]
 8003b84:	60b9      	str	r1, [r7, #8]
 8003b86:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b8e:	2b01      	cmp	r3, #1
 8003b90:	d101      	bne.n	8003b96 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003b92:	2302      	movs	r3, #2
 8003b94:	e0b4      	b.n	8003d00 <HAL_TIM_PWM_ConfigChannel+0x184>
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2201      	movs	r2, #1
 8003b9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2202      	movs	r2, #2
 8003ba2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2b0c      	cmp	r3, #12
 8003baa:	f200 809f 	bhi.w	8003cec <HAL_TIM_PWM_ConfigChannel+0x170>
 8003bae:	a201      	add	r2, pc, #4	; (adr r2, 8003bb4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003bb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bb4:	08003be9 	.word	0x08003be9
 8003bb8:	08003ced 	.word	0x08003ced
 8003bbc:	08003ced 	.word	0x08003ced
 8003bc0:	08003ced 	.word	0x08003ced
 8003bc4:	08003c29 	.word	0x08003c29
 8003bc8:	08003ced 	.word	0x08003ced
 8003bcc:	08003ced 	.word	0x08003ced
 8003bd0:	08003ced 	.word	0x08003ced
 8003bd4:	08003c6b 	.word	0x08003c6b
 8003bd8:	08003ced 	.word	0x08003ced
 8003bdc:	08003ced 	.word	0x08003ced
 8003be0:	08003ced 	.word	0x08003ced
 8003be4:	08003cab 	.word	0x08003cab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	68b9      	ldr	r1, [r7, #8]
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f000 fa0a 	bl	8004008 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	699a      	ldr	r2, [r3, #24]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f042 0208 	orr.w	r2, r2, #8
 8003c02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	699a      	ldr	r2, [r3, #24]
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f022 0204 	bic.w	r2, r2, #4
 8003c12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	6999      	ldr	r1, [r3, #24]
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	691a      	ldr	r2, [r3, #16]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	430a      	orrs	r2, r1
 8003c24:	619a      	str	r2, [r3, #24]
      break;
 8003c26:	e062      	b.n	8003cee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	68b9      	ldr	r1, [r7, #8]
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f000 fa5a 	bl	80040e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	699a      	ldr	r2, [r3, #24]
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	699a      	ldr	r2, [r3, #24]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	6999      	ldr	r1, [r3, #24]
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	691b      	ldr	r3, [r3, #16]
 8003c5e:	021a      	lsls	r2, r3, #8
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	430a      	orrs	r2, r1
 8003c66:	619a      	str	r2, [r3, #24]
      break;
 8003c68:	e041      	b.n	8003cee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	68b9      	ldr	r1, [r7, #8]
 8003c70:	4618      	mov	r0, r3
 8003c72:	f000 faaf 	bl	80041d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	69da      	ldr	r2, [r3, #28]
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f042 0208 	orr.w	r2, r2, #8
 8003c84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	69da      	ldr	r2, [r3, #28]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f022 0204 	bic.w	r2, r2, #4
 8003c94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	69d9      	ldr	r1, [r3, #28]
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	691a      	ldr	r2, [r3, #16]
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	430a      	orrs	r2, r1
 8003ca6:	61da      	str	r2, [r3, #28]
      break;
 8003ca8:	e021      	b.n	8003cee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	68b9      	ldr	r1, [r7, #8]
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f000 fb03 	bl	80042bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	69da      	ldr	r2, [r3, #28]
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003cc4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	69da      	ldr	r2, [r3, #28]
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cd4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	69d9      	ldr	r1, [r3, #28]
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	691b      	ldr	r3, [r3, #16]
 8003ce0:	021a      	lsls	r2, r3, #8
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	430a      	orrs	r2, r1
 8003ce8:	61da      	str	r2, [r3, #28]
      break;
 8003cea:	e000      	b.n	8003cee <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003cec:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003cfe:	2300      	movs	r3, #0
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	3710      	adds	r7, #16
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}

08003d08 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b084      	sub	sp, #16
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	d101      	bne.n	8003d20 <HAL_TIM_ConfigClockSource+0x18>
 8003d1c:	2302      	movs	r3, #2
 8003d1e:	e0a6      	b.n	8003e6e <HAL_TIM_ConfigClockSource+0x166>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2201      	movs	r2, #1
 8003d24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2202      	movs	r2, #2
 8003d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	689b      	ldr	r3, [r3, #8]
 8003d36:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003d3e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d46:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	68fa      	ldr	r2, [r7, #12]
 8003d4e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	2b40      	cmp	r3, #64	; 0x40
 8003d56:	d067      	beq.n	8003e28 <HAL_TIM_ConfigClockSource+0x120>
 8003d58:	2b40      	cmp	r3, #64	; 0x40
 8003d5a:	d80b      	bhi.n	8003d74 <HAL_TIM_ConfigClockSource+0x6c>
 8003d5c:	2b10      	cmp	r3, #16
 8003d5e:	d073      	beq.n	8003e48 <HAL_TIM_ConfigClockSource+0x140>
 8003d60:	2b10      	cmp	r3, #16
 8003d62:	d802      	bhi.n	8003d6a <HAL_TIM_ConfigClockSource+0x62>
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d06f      	beq.n	8003e48 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003d68:	e078      	b.n	8003e5c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003d6a:	2b20      	cmp	r3, #32
 8003d6c:	d06c      	beq.n	8003e48 <HAL_TIM_ConfigClockSource+0x140>
 8003d6e:	2b30      	cmp	r3, #48	; 0x30
 8003d70:	d06a      	beq.n	8003e48 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003d72:	e073      	b.n	8003e5c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003d74:	2b70      	cmp	r3, #112	; 0x70
 8003d76:	d00d      	beq.n	8003d94 <HAL_TIM_ConfigClockSource+0x8c>
 8003d78:	2b70      	cmp	r3, #112	; 0x70
 8003d7a:	d804      	bhi.n	8003d86 <HAL_TIM_ConfigClockSource+0x7e>
 8003d7c:	2b50      	cmp	r3, #80	; 0x50
 8003d7e:	d033      	beq.n	8003de8 <HAL_TIM_ConfigClockSource+0xe0>
 8003d80:	2b60      	cmp	r3, #96	; 0x60
 8003d82:	d041      	beq.n	8003e08 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003d84:	e06a      	b.n	8003e5c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003d86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d8a:	d066      	beq.n	8003e5a <HAL_TIM_ConfigClockSource+0x152>
 8003d8c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d90:	d017      	beq.n	8003dc2 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003d92:	e063      	b.n	8003e5c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6818      	ldr	r0, [r3, #0]
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	6899      	ldr	r1, [r3, #8]
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	685a      	ldr	r2, [r3, #4]
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	68db      	ldr	r3, [r3, #12]
 8003da4:	f000 fb5a 	bl	800445c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003db6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	68fa      	ldr	r2, [r7, #12]
 8003dbe:	609a      	str	r2, [r3, #8]
      break;
 8003dc0:	e04c      	b.n	8003e5c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6818      	ldr	r0, [r3, #0]
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	6899      	ldr	r1, [r3, #8]
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	685a      	ldr	r2, [r3, #4]
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	f000 fb43 	bl	800445c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	689a      	ldr	r2, [r3, #8]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003de4:	609a      	str	r2, [r3, #8]
      break;
 8003de6:	e039      	b.n	8003e5c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6818      	ldr	r0, [r3, #0]
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	6859      	ldr	r1, [r3, #4]
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	68db      	ldr	r3, [r3, #12]
 8003df4:	461a      	mov	r2, r3
 8003df6:	f000 fab7 	bl	8004368 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	2150      	movs	r1, #80	; 0x50
 8003e00:	4618      	mov	r0, r3
 8003e02:	f000 fb10 	bl	8004426 <TIM_ITRx_SetConfig>
      break;
 8003e06:	e029      	b.n	8003e5c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6818      	ldr	r0, [r3, #0]
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	6859      	ldr	r1, [r3, #4]
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	68db      	ldr	r3, [r3, #12]
 8003e14:	461a      	mov	r2, r3
 8003e16:	f000 fad6 	bl	80043c6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	2160      	movs	r1, #96	; 0x60
 8003e20:	4618      	mov	r0, r3
 8003e22:	f000 fb00 	bl	8004426 <TIM_ITRx_SetConfig>
      break;
 8003e26:	e019      	b.n	8003e5c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6818      	ldr	r0, [r3, #0]
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	6859      	ldr	r1, [r3, #4]
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	461a      	mov	r2, r3
 8003e36:	f000 fa97 	bl	8004368 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	2140      	movs	r1, #64	; 0x40
 8003e40:	4618      	mov	r0, r3
 8003e42:	f000 faf0 	bl	8004426 <TIM_ITRx_SetConfig>
      break;
 8003e46:	e009      	b.n	8003e5c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4619      	mov	r1, r3
 8003e52:	4610      	mov	r0, r2
 8003e54:	f000 fae7 	bl	8004426 <TIM_ITRx_SetConfig>
      break;
 8003e58:	e000      	b.n	8003e5c <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003e5a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2201      	movs	r2, #1
 8003e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2200      	movs	r2, #0
 8003e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e6c:	2300      	movs	r3, #0
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	3710      	adds	r7, #16
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}

08003e76 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e76:	b480      	push	{r7}
 8003e78:	b083      	sub	sp, #12
 8003e7a:	af00      	add	r7, sp, #0
 8003e7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e7e:	bf00      	nop
 8003e80:	370c      	adds	r7, #12
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr

08003e8a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003e8a:	b480      	push	{r7}
 8003e8c:	b083      	sub	sp, #12
 8003e8e:	af00      	add	r7, sp, #0
 8003e90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003e92:	bf00      	nop
 8003e94:	370c      	adds	r7, #12
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr

08003e9e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e9e:	b480      	push	{r7}
 8003ea0:	b083      	sub	sp, #12
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003ea6:	bf00      	nop
 8003ea8:	370c      	adds	r7, #12
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr

08003eb2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003eb2:	b480      	push	{r7}
 8003eb4:	b083      	sub	sp, #12
 8003eb6:	af00      	add	r7, sp, #0
 8003eb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003eba:	bf00      	nop
 8003ebc:	370c      	adds	r7, #12
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec4:	4770      	bx	lr
	...

08003ec8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b085      	sub	sp, #20
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
 8003ed0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	4a40      	ldr	r2, [pc, #256]	; (8003fdc <TIM_Base_SetConfig+0x114>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d013      	beq.n	8003f08 <TIM_Base_SetConfig+0x40>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ee6:	d00f      	beq.n	8003f08 <TIM_Base_SetConfig+0x40>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	4a3d      	ldr	r2, [pc, #244]	; (8003fe0 <TIM_Base_SetConfig+0x118>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d00b      	beq.n	8003f08 <TIM_Base_SetConfig+0x40>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	4a3c      	ldr	r2, [pc, #240]	; (8003fe4 <TIM_Base_SetConfig+0x11c>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d007      	beq.n	8003f08 <TIM_Base_SetConfig+0x40>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	4a3b      	ldr	r2, [pc, #236]	; (8003fe8 <TIM_Base_SetConfig+0x120>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d003      	beq.n	8003f08 <TIM_Base_SetConfig+0x40>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	4a3a      	ldr	r2, [pc, #232]	; (8003fec <TIM_Base_SetConfig+0x124>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d108      	bne.n	8003f1a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	68fa      	ldr	r2, [r7, #12]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	4a2f      	ldr	r2, [pc, #188]	; (8003fdc <TIM_Base_SetConfig+0x114>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d02b      	beq.n	8003f7a <TIM_Base_SetConfig+0xb2>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f28:	d027      	beq.n	8003f7a <TIM_Base_SetConfig+0xb2>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	4a2c      	ldr	r2, [pc, #176]	; (8003fe0 <TIM_Base_SetConfig+0x118>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d023      	beq.n	8003f7a <TIM_Base_SetConfig+0xb2>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	4a2b      	ldr	r2, [pc, #172]	; (8003fe4 <TIM_Base_SetConfig+0x11c>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d01f      	beq.n	8003f7a <TIM_Base_SetConfig+0xb2>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	4a2a      	ldr	r2, [pc, #168]	; (8003fe8 <TIM_Base_SetConfig+0x120>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d01b      	beq.n	8003f7a <TIM_Base_SetConfig+0xb2>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	4a29      	ldr	r2, [pc, #164]	; (8003fec <TIM_Base_SetConfig+0x124>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d017      	beq.n	8003f7a <TIM_Base_SetConfig+0xb2>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	4a28      	ldr	r2, [pc, #160]	; (8003ff0 <TIM_Base_SetConfig+0x128>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d013      	beq.n	8003f7a <TIM_Base_SetConfig+0xb2>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	4a27      	ldr	r2, [pc, #156]	; (8003ff4 <TIM_Base_SetConfig+0x12c>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d00f      	beq.n	8003f7a <TIM_Base_SetConfig+0xb2>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	4a26      	ldr	r2, [pc, #152]	; (8003ff8 <TIM_Base_SetConfig+0x130>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d00b      	beq.n	8003f7a <TIM_Base_SetConfig+0xb2>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4a25      	ldr	r2, [pc, #148]	; (8003ffc <TIM_Base_SetConfig+0x134>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d007      	beq.n	8003f7a <TIM_Base_SetConfig+0xb2>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4a24      	ldr	r2, [pc, #144]	; (8004000 <TIM_Base_SetConfig+0x138>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d003      	beq.n	8003f7a <TIM_Base_SetConfig+0xb2>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	4a23      	ldr	r2, [pc, #140]	; (8004004 <TIM_Base_SetConfig+0x13c>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d108      	bne.n	8003f8c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f80:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	68db      	ldr	r3, [r3, #12]
 8003f86:	68fa      	ldr	r2, [r7, #12]
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	695b      	ldr	r3, [r3, #20]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	68fa      	ldr	r2, [r7, #12]
 8003f9e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	689a      	ldr	r2, [r3, #8]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	4a0a      	ldr	r2, [pc, #40]	; (8003fdc <TIM_Base_SetConfig+0x114>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d003      	beq.n	8003fc0 <TIM_Base_SetConfig+0xf8>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	4a0c      	ldr	r2, [pc, #48]	; (8003fec <TIM_Base_SetConfig+0x124>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d103      	bne.n	8003fc8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	691a      	ldr	r2, [r3, #16]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	615a      	str	r2, [r3, #20]
}
 8003fce:	bf00      	nop
 8003fd0:	3714      	adds	r7, #20
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr
 8003fda:	bf00      	nop
 8003fdc:	40010000 	.word	0x40010000
 8003fe0:	40000400 	.word	0x40000400
 8003fe4:	40000800 	.word	0x40000800
 8003fe8:	40000c00 	.word	0x40000c00
 8003fec:	40010400 	.word	0x40010400
 8003ff0:	40014000 	.word	0x40014000
 8003ff4:	40014400 	.word	0x40014400
 8003ff8:	40014800 	.word	0x40014800
 8003ffc:	40001800 	.word	0x40001800
 8004000:	40001c00 	.word	0x40001c00
 8004004:	40002000 	.word	0x40002000

08004008 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004008:	b480      	push	{r7}
 800400a:	b087      	sub	sp, #28
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
 8004010:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6a1b      	ldr	r3, [r3, #32]
 8004016:	f023 0201 	bic.w	r2, r3, #1
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a1b      	ldr	r3, [r3, #32]
 8004022:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	699b      	ldr	r3, [r3, #24]
 800402e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004036:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f023 0303 	bic.w	r3, r3, #3
 800403e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	68fa      	ldr	r2, [r7, #12]
 8004046:	4313      	orrs	r3, r2
 8004048:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	f023 0302 	bic.w	r3, r3, #2
 8004050:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	697a      	ldr	r2, [r7, #20]
 8004058:	4313      	orrs	r3, r2
 800405a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	4a20      	ldr	r2, [pc, #128]	; (80040e0 <TIM_OC1_SetConfig+0xd8>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d003      	beq.n	800406c <TIM_OC1_SetConfig+0x64>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	4a1f      	ldr	r2, [pc, #124]	; (80040e4 <TIM_OC1_SetConfig+0xdc>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d10c      	bne.n	8004086 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	f023 0308 	bic.w	r3, r3, #8
 8004072:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	697a      	ldr	r2, [r7, #20]
 800407a:	4313      	orrs	r3, r2
 800407c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	f023 0304 	bic.w	r3, r3, #4
 8004084:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	4a15      	ldr	r2, [pc, #84]	; (80040e0 <TIM_OC1_SetConfig+0xd8>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d003      	beq.n	8004096 <TIM_OC1_SetConfig+0x8e>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	4a14      	ldr	r2, [pc, #80]	; (80040e4 <TIM_OC1_SetConfig+0xdc>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d111      	bne.n	80040ba <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800409c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80040a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	695b      	ldr	r3, [r3, #20]
 80040aa:	693a      	ldr	r2, [r7, #16]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	699b      	ldr	r3, [r3, #24]
 80040b4:	693a      	ldr	r2, [r7, #16]
 80040b6:	4313      	orrs	r3, r2
 80040b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	693a      	ldr	r2, [r7, #16]
 80040be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	68fa      	ldr	r2, [r7, #12]
 80040c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	685a      	ldr	r2, [r3, #4]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	697a      	ldr	r2, [r7, #20]
 80040d2:	621a      	str	r2, [r3, #32]
}
 80040d4:	bf00      	nop
 80040d6:	371c      	adds	r7, #28
 80040d8:	46bd      	mov	sp, r7
 80040da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040de:	4770      	bx	lr
 80040e0:	40010000 	.word	0x40010000
 80040e4:	40010400 	.word	0x40010400

080040e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b087      	sub	sp, #28
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6a1b      	ldr	r3, [r3, #32]
 80040f6:	f023 0210 	bic.w	r2, r3, #16
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6a1b      	ldr	r3, [r3, #32]
 8004102:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	699b      	ldr	r3, [r3, #24]
 800410e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004116:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800411e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	021b      	lsls	r3, r3, #8
 8004126:	68fa      	ldr	r2, [r7, #12]
 8004128:	4313      	orrs	r3, r2
 800412a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	f023 0320 	bic.w	r3, r3, #32
 8004132:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	011b      	lsls	r3, r3, #4
 800413a:	697a      	ldr	r2, [r7, #20]
 800413c:	4313      	orrs	r3, r2
 800413e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	4a22      	ldr	r2, [pc, #136]	; (80041cc <TIM_OC2_SetConfig+0xe4>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d003      	beq.n	8004150 <TIM_OC2_SetConfig+0x68>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	4a21      	ldr	r2, [pc, #132]	; (80041d0 <TIM_OC2_SetConfig+0xe8>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d10d      	bne.n	800416c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004156:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	011b      	lsls	r3, r3, #4
 800415e:	697a      	ldr	r2, [r7, #20]
 8004160:	4313      	orrs	r3, r2
 8004162:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800416a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	4a17      	ldr	r2, [pc, #92]	; (80041cc <TIM_OC2_SetConfig+0xe4>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d003      	beq.n	800417c <TIM_OC2_SetConfig+0x94>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	4a16      	ldr	r2, [pc, #88]	; (80041d0 <TIM_OC2_SetConfig+0xe8>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d113      	bne.n	80041a4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004182:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800418a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	695b      	ldr	r3, [r3, #20]
 8004190:	009b      	lsls	r3, r3, #2
 8004192:	693a      	ldr	r2, [r7, #16]
 8004194:	4313      	orrs	r3, r2
 8004196:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	699b      	ldr	r3, [r3, #24]
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	693a      	ldr	r2, [r7, #16]
 80041a0:	4313      	orrs	r3, r2
 80041a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	693a      	ldr	r2, [r7, #16]
 80041a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	68fa      	ldr	r2, [r7, #12]
 80041ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	685a      	ldr	r2, [r3, #4]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	697a      	ldr	r2, [r7, #20]
 80041bc:	621a      	str	r2, [r3, #32]
}
 80041be:	bf00      	nop
 80041c0:	371c      	adds	r7, #28
 80041c2:	46bd      	mov	sp, r7
 80041c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c8:	4770      	bx	lr
 80041ca:	bf00      	nop
 80041cc:	40010000 	.word	0x40010000
 80041d0:	40010400 	.word	0x40010400

080041d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b087      	sub	sp, #28
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a1b      	ldr	r3, [r3, #32]
 80041e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6a1b      	ldr	r3, [r3, #32]
 80041ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	69db      	ldr	r3, [r3, #28]
 80041fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004202:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f023 0303 	bic.w	r3, r3, #3
 800420a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	68fa      	ldr	r2, [r7, #12]
 8004212:	4313      	orrs	r3, r2
 8004214:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800421c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	021b      	lsls	r3, r3, #8
 8004224:	697a      	ldr	r2, [r7, #20]
 8004226:	4313      	orrs	r3, r2
 8004228:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	4a21      	ldr	r2, [pc, #132]	; (80042b4 <TIM_OC3_SetConfig+0xe0>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d003      	beq.n	800423a <TIM_OC3_SetConfig+0x66>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	4a20      	ldr	r2, [pc, #128]	; (80042b8 <TIM_OC3_SetConfig+0xe4>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d10d      	bne.n	8004256 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004240:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	68db      	ldr	r3, [r3, #12]
 8004246:	021b      	lsls	r3, r3, #8
 8004248:	697a      	ldr	r2, [r7, #20]
 800424a:	4313      	orrs	r3, r2
 800424c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004254:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	4a16      	ldr	r2, [pc, #88]	; (80042b4 <TIM_OC3_SetConfig+0xe0>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d003      	beq.n	8004266 <TIM_OC3_SetConfig+0x92>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	4a15      	ldr	r2, [pc, #84]	; (80042b8 <TIM_OC3_SetConfig+0xe4>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d113      	bne.n	800428e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800426c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004274:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	695b      	ldr	r3, [r3, #20]
 800427a:	011b      	lsls	r3, r3, #4
 800427c:	693a      	ldr	r2, [r7, #16]
 800427e:	4313      	orrs	r3, r2
 8004280:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	699b      	ldr	r3, [r3, #24]
 8004286:	011b      	lsls	r3, r3, #4
 8004288:	693a      	ldr	r2, [r7, #16]
 800428a:	4313      	orrs	r3, r2
 800428c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	693a      	ldr	r2, [r7, #16]
 8004292:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	68fa      	ldr	r2, [r7, #12]
 8004298:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	685a      	ldr	r2, [r3, #4]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	697a      	ldr	r2, [r7, #20]
 80042a6:	621a      	str	r2, [r3, #32]
}
 80042a8:	bf00      	nop
 80042aa:	371c      	adds	r7, #28
 80042ac:	46bd      	mov	sp, r7
 80042ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b2:	4770      	bx	lr
 80042b4:	40010000 	.word	0x40010000
 80042b8:	40010400 	.word	0x40010400

080042bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80042bc:	b480      	push	{r7}
 80042be:	b087      	sub	sp, #28
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
 80042c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6a1b      	ldr	r3, [r3, #32]
 80042ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6a1b      	ldr	r3, [r3, #32]
 80042d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	69db      	ldr	r3, [r3, #28]
 80042e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	021b      	lsls	r3, r3, #8
 80042fa:	68fa      	ldr	r2, [r7, #12]
 80042fc:	4313      	orrs	r3, r2
 80042fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004306:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	689b      	ldr	r3, [r3, #8]
 800430c:	031b      	lsls	r3, r3, #12
 800430e:	693a      	ldr	r2, [r7, #16]
 8004310:	4313      	orrs	r3, r2
 8004312:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	4a12      	ldr	r2, [pc, #72]	; (8004360 <TIM_OC4_SetConfig+0xa4>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d003      	beq.n	8004324 <TIM_OC4_SetConfig+0x68>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	4a11      	ldr	r2, [pc, #68]	; (8004364 <TIM_OC4_SetConfig+0xa8>)
 8004320:	4293      	cmp	r3, r2
 8004322:	d109      	bne.n	8004338 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800432a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	695b      	ldr	r3, [r3, #20]
 8004330:	019b      	lsls	r3, r3, #6
 8004332:	697a      	ldr	r2, [r7, #20]
 8004334:	4313      	orrs	r3, r2
 8004336:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	697a      	ldr	r2, [r7, #20]
 800433c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	68fa      	ldr	r2, [r7, #12]
 8004342:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	685a      	ldr	r2, [r3, #4]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	693a      	ldr	r2, [r7, #16]
 8004350:	621a      	str	r2, [r3, #32]
}
 8004352:	bf00      	nop
 8004354:	371c      	adds	r7, #28
 8004356:	46bd      	mov	sp, r7
 8004358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435c:	4770      	bx	lr
 800435e:	bf00      	nop
 8004360:	40010000 	.word	0x40010000
 8004364:	40010400 	.word	0x40010400

08004368 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004368:	b480      	push	{r7}
 800436a:	b087      	sub	sp, #28
 800436c:	af00      	add	r7, sp, #0
 800436e:	60f8      	str	r0, [r7, #12]
 8004370:	60b9      	str	r1, [r7, #8]
 8004372:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6a1b      	ldr	r3, [r3, #32]
 8004378:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	6a1b      	ldr	r3, [r3, #32]
 800437e:	f023 0201 	bic.w	r2, r3, #1
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	699b      	ldr	r3, [r3, #24]
 800438a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004392:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	011b      	lsls	r3, r3, #4
 8004398:	693a      	ldr	r2, [r7, #16]
 800439a:	4313      	orrs	r3, r2
 800439c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	f023 030a 	bic.w	r3, r3, #10
 80043a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80043a6:	697a      	ldr	r2, [r7, #20]
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	693a      	ldr	r2, [r7, #16]
 80043b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	697a      	ldr	r2, [r7, #20]
 80043b8:	621a      	str	r2, [r3, #32]
}
 80043ba:	bf00      	nop
 80043bc:	371c      	adds	r7, #28
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr

080043c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043c6:	b480      	push	{r7}
 80043c8:	b087      	sub	sp, #28
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	60f8      	str	r0, [r7, #12]
 80043ce:	60b9      	str	r1, [r7, #8]
 80043d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	6a1b      	ldr	r3, [r3, #32]
 80043d6:	f023 0210 	bic.w	r2, r3, #16
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	699b      	ldr	r3, [r3, #24]
 80043e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	6a1b      	ldr	r3, [r3, #32]
 80043e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80043f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	031b      	lsls	r3, r3, #12
 80043f6:	697a      	ldr	r2, [r7, #20]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004402:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	011b      	lsls	r3, r3, #4
 8004408:	693a      	ldr	r2, [r7, #16]
 800440a:	4313      	orrs	r3, r2
 800440c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	697a      	ldr	r2, [r7, #20]
 8004412:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	693a      	ldr	r2, [r7, #16]
 8004418:	621a      	str	r2, [r3, #32]
}
 800441a:	bf00      	nop
 800441c:	371c      	adds	r7, #28
 800441e:	46bd      	mov	sp, r7
 8004420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004424:	4770      	bx	lr

08004426 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004426:	b480      	push	{r7}
 8004428:	b085      	sub	sp, #20
 800442a:	af00      	add	r7, sp, #0
 800442c:	6078      	str	r0, [r7, #4]
 800442e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800443c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800443e:	683a      	ldr	r2, [r7, #0]
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	4313      	orrs	r3, r2
 8004444:	f043 0307 	orr.w	r3, r3, #7
 8004448:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	68fa      	ldr	r2, [r7, #12]
 800444e:	609a      	str	r2, [r3, #8]
}
 8004450:	bf00      	nop
 8004452:	3714      	adds	r7, #20
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr

0800445c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800445c:	b480      	push	{r7}
 800445e:	b087      	sub	sp, #28
 8004460:	af00      	add	r7, sp, #0
 8004462:	60f8      	str	r0, [r7, #12]
 8004464:	60b9      	str	r1, [r7, #8]
 8004466:	607a      	str	r2, [r7, #4]
 8004468:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004476:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	021a      	lsls	r2, r3, #8
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	431a      	orrs	r2, r3
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	4313      	orrs	r3, r2
 8004484:	697a      	ldr	r2, [r7, #20]
 8004486:	4313      	orrs	r3, r2
 8004488:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	697a      	ldr	r2, [r7, #20]
 800448e:	609a      	str	r2, [r3, #8]
}
 8004490:	bf00      	nop
 8004492:	371c      	adds	r7, #28
 8004494:	46bd      	mov	sp, r7
 8004496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449a:	4770      	bx	lr

0800449c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800449c:	b480      	push	{r7}
 800449e:	b087      	sub	sp, #28
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	60f8      	str	r0, [r7, #12]
 80044a4:	60b9      	str	r1, [r7, #8]
 80044a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	f003 031f 	and.w	r3, r3, #31
 80044ae:	2201      	movs	r2, #1
 80044b0:	fa02 f303 	lsl.w	r3, r2, r3
 80044b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	6a1a      	ldr	r2, [r3, #32]
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	43db      	mvns	r3, r3
 80044be:	401a      	ands	r2, r3
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6a1a      	ldr	r2, [r3, #32]
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	f003 031f 	and.w	r3, r3, #31
 80044ce:	6879      	ldr	r1, [r7, #4]
 80044d0:	fa01 f303 	lsl.w	r3, r1, r3
 80044d4:	431a      	orrs	r2, r3
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	621a      	str	r2, [r3, #32]
}
 80044da:	bf00      	nop
 80044dc:	371c      	adds	r7, #28
 80044de:	46bd      	mov	sp, r7
 80044e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e4:	4770      	bx	lr

080044e6 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80044e6:	b480      	push	{r7}
 80044e8:	b085      	sub	sp, #20
 80044ea:	af00      	add	r7, sp, #0
 80044ec:	6078      	str	r0, [r7, #4]
 80044ee:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d101      	bne.n	80044fe <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80044fa:	2302      	movs	r3, #2
 80044fc:	e032      	b.n	8004564 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2201      	movs	r2, #1
 8004502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2202      	movs	r2, #2
 800450a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004524:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	68fa      	ldr	r2, [r7, #12]
 800452c:	4313      	orrs	r3, r2
 800452e:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004536:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	68ba      	ldr	r2, [r7, #8]
 800453e:	4313      	orrs	r3, r2
 8004540:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	68fa      	ldr	r2, [r7, #12]
 8004548:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	68ba      	ldr	r2, [r7, #8]
 8004550:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2201      	movs	r2, #1
 8004556:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004562:	2300      	movs	r3, #0
}
 8004564:	4618      	mov	r0, r3
 8004566:	3714      	adds	r7, #20
 8004568:	46bd      	mov	sp, r7
 800456a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456e:	4770      	bx	lr

08004570 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004570:	b480      	push	{r7}
 8004572:	b083      	sub	sp, #12
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004578:	bf00      	nop
 800457a:	370c      	adds	r7, #12
 800457c:	46bd      	mov	sp, r7
 800457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004582:	4770      	bx	lr

08004584 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004584:	b480      	push	{r7}
 8004586:	b083      	sub	sp, #12
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800458c:	bf00      	nop
 800458e:	370c      	adds	r7, #12
 8004590:	46bd      	mov	sp, r7
 8004592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004596:	4770      	bx	lr

08004598 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b082      	sub	sp, #8
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d101      	bne.n	80045aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e03f      	b.n	800462a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80045b0:	b2db      	uxtb	r3, r3
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d106      	bne.n	80045c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2200      	movs	r2, #0
 80045ba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f007 fd50 	bl	800c064 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2224      	movs	r2, #36	; 0x24
 80045c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	68da      	ldr	r2, [r3, #12]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80045da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	f000 f90b 	bl	80047f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	691a      	ldr	r2, [r3, #16]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80045f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	695a      	ldr	r2, [r3, #20]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004600:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	68da      	ldr	r2, [r3, #12]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004610:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2220      	movs	r2, #32
 800461c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2220      	movs	r2, #32
 8004624:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004628:	2300      	movs	r3, #0
}
 800462a:	4618      	mov	r0, r3
 800462c:	3708      	adds	r7, #8
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}

08004632 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004632:	b580      	push	{r7, lr}
 8004634:	b088      	sub	sp, #32
 8004636:	af02      	add	r7, sp, #8
 8004638:	60f8      	str	r0, [r7, #12]
 800463a:	60b9      	str	r1, [r7, #8]
 800463c:	603b      	str	r3, [r7, #0]
 800463e:	4613      	mov	r3, r2
 8004640:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8004642:	2300      	movs	r3, #0
 8004644:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800464c:	b2db      	uxtb	r3, r3
 800464e:	2b20      	cmp	r3, #32
 8004650:	f040 8083 	bne.w	800475a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d002      	beq.n	8004660 <HAL_UART_Transmit+0x2e>
 800465a:	88fb      	ldrh	r3, [r7, #6]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d101      	bne.n	8004664 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004660:	2301      	movs	r3, #1
 8004662:	e07b      	b.n	800475c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800466a:	2b01      	cmp	r3, #1
 800466c:	d101      	bne.n	8004672 <HAL_UART_Transmit+0x40>
 800466e:	2302      	movs	r3, #2
 8004670:	e074      	b.n	800475c <HAL_UART_Transmit+0x12a>
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2201      	movs	r2, #1
 8004676:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2200      	movs	r2, #0
 800467e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2221      	movs	r2, #33	; 0x21
 8004684:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004688:	f7fc fc94 	bl	8000fb4 <HAL_GetTick>
 800468c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	88fa      	ldrh	r2, [r7, #6]
 8004692:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	88fa      	ldrh	r2, [r7, #6]
 8004698:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800469a:	e042      	b.n	8004722 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80046a0:	b29b      	uxth	r3, r3
 80046a2:	3b01      	subs	r3, #1
 80046a4:	b29a      	uxth	r2, r3
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046b2:	d122      	bne.n	80046fa <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	9300      	str	r3, [sp, #0]
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	2200      	movs	r2, #0
 80046bc:	2180      	movs	r1, #128	; 0x80
 80046be:	68f8      	ldr	r0, [r7, #12]
 80046c0:	f000 f850 	bl	8004764 <UART_WaitOnFlagUntilTimeout>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d001      	beq.n	80046ce <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80046ca:	2303      	movs	r3, #3
 80046cc:	e046      	b.n	800475c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	881b      	ldrh	r3, [r3, #0]
 80046d6:	461a      	mov	r2, r3
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80046e0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	691b      	ldr	r3, [r3, #16]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d103      	bne.n	80046f2 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80046ea:	68bb      	ldr	r3, [r7, #8]
 80046ec:	3302      	adds	r3, #2
 80046ee:	60bb      	str	r3, [r7, #8]
 80046f0:	e017      	b.n	8004722 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 80046f2:	68bb      	ldr	r3, [r7, #8]
 80046f4:	3301      	adds	r3, #1
 80046f6:	60bb      	str	r3, [r7, #8]
 80046f8:	e013      	b.n	8004722 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	9300      	str	r3, [sp, #0]
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	2200      	movs	r2, #0
 8004702:	2180      	movs	r1, #128	; 0x80
 8004704:	68f8      	ldr	r0, [r7, #12]
 8004706:	f000 f82d 	bl	8004764 <UART_WaitOnFlagUntilTimeout>
 800470a:	4603      	mov	r3, r0
 800470c:	2b00      	cmp	r3, #0
 800470e:	d001      	beq.n	8004714 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8004710:	2303      	movs	r3, #3
 8004712:	e023      	b.n	800475c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	1c5a      	adds	r2, r3, #1
 8004718:	60ba      	str	r2, [r7, #8]
 800471a:	781a      	ldrb	r2, [r3, #0]
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004726:	b29b      	uxth	r3, r3
 8004728:	2b00      	cmp	r3, #0
 800472a:	d1b7      	bne.n	800469c <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	9300      	str	r3, [sp, #0]
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	2200      	movs	r2, #0
 8004734:	2140      	movs	r1, #64	; 0x40
 8004736:	68f8      	ldr	r0, [r7, #12]
 8004738:	f000 f814 	bl	8004764 <UART_WaitOnFlagUntilTimeout>
 800473c:	4603      	mov	r3, r0
 800473e:	2b00      	cmp	r3, #0
 8004740:	d001      	beq.n	8004746 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004742:	2303      	movs	r3, #3
 8004744:	e00a      	b.n	800475c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2220      	movs	r2, #32
 800474a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	2200      	movs	r2, #0
 8004752:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8004756:	2300      	movs	r3, #0
 8004758:	e000      	b.n	800475c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800475a:	2302      	movs	r3, #2
  }
}
 800475c:	4618      	mov	r0, r3
 800475e:	3718      	adds	r7, #24
 8004760:	46bd      	mov	sp, r7
 8004762:	bd80      	pop	{r7, pc}

08004764 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b084      	sub	sp, #16
 8004768:	af00      	add	r7, sp, #0
 800476a:	60f8      	str	r0, [r7, #12]
 800476c:	60b9      	str	r1, [r7, #8]
 800476e:	603b      	str	r3, [r7, #0]
 8004770:	4613      	mov	r3, r2
 8004772:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004774:	e02c      	b.n	80047d0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004776:	69bb      	ldr	r3, [r7, #24]
 8004778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800477c:	d028      	beq.n	80047d0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800477e:	69bb      	ldr	r3, [r7, #24]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d007      	beq.n	8004794 <UART_WaitOnFlagUntilTimeout+0x30>
 8004784:	f7fc fc16 	bl	8000fb4 <HAL_GetTick>
 8004788:	4602      	mov	r2, r0
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	69ba      	ldr	r2, [r7, #24]
 8004790:	429a      	cmp	r2, r3
 8004792:	d21d      	bcs.n	80047d0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	68da      	ldr	r2, [r3, #12]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80047a2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	695a      	ldr	r2, [r3, #20]
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f022 0201 	bic.w	r2, r2, #1
 80047b2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2220      	movs	r2, #32
 80047b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2220      	movs	r2, #32
 80047c0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2200      	movs	r2, #0
 80047c8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80047cc:	2303      	movs	r3, #3
 80047ce:	e00f      	b.n	80047f0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	4013      	ands	r3, r2
 80047da:	68ba      	ldr	r2, [r7, #8]
 80047dc:	429a      	cmp	r2, r3
 80047de:	bf0c      	ite	eq
 80047e0:	2301      	moveq	r3, #1
 80047e2:	2300      	movne	r3, #0
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	461a      	mov	r2, r3
 80047e8:	79fb      	ldrb	r3, [r7, #7]
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d0c3      	beq.n	8004776 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80047ee:	2300      	movs	r3, #0
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3710      	adds	r7, #16
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}

080047f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047f8:	b5b0      	push	{r4, r5, r7, lr}
 80047fa:	b084      	sub	sp, #16
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	691b      	ldr	r3, [r3, #16]
 8004806:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	68da      	ldr	r2, [r3, #12]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	430a      	orrs	r2, r1
 8004814:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	689a      	ldr	r2, [r3, #8]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	691b      	ldr	r3, [r3, #16]
 800481e:	431a      	orrs	r2, r3
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	695b      	ldr	r3, [r3, #20]
 8004824:	431a      	orrs	r2, r3
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	69db      	ldr	r3, [r3, #28]
 800482a:	4313      	orrs	r3, r2
 800482c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	68db      	ldr	r3, [r3, #12]
 8004834:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004838:	f023 030c 	bic.w	r3, r3, #12
 800483c:	687a      	ldr	r2, [r7, #4]
 800483e:	6812      	ldr	r2, [r2, #0]
 8004840:	68f9      	ldr	r1, [r7, #12]
 8004842:	430b      	orrs	r3, r1
 8004844:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	695b      	ldr	r3, [r3, #20]
 800484c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	699a      	ldr	r2, [r3, #24]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	430a      	orrs	r2, r1
 800485a:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	69db      	ldr	r3, [r3, #28]
 8004860:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004864:	f040 80e4 	bne.w	8004a30 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4aab      	ldr	r2, [pc, #684]	; (8004b1c <UART_SetConfig+0x324>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d004      	beq.n	800487c <UART_SetConfig+0x84>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4aaa      	ldr	r2, [pc, #680]	; (8004b20 <UART_SetConfig+0x328>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d16c      	bne.n	8004956 <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800487c:	f7fe f92a 	bl	8002ad4 <HAL_RCC_GetPCLK2Freq>
 8004880:	4602      	mov	r2, r0
 8004882:	4613      	mov	r3, r2
 8004884:	009b      	lsls	r3, r3, #2
 8004886:	4413      	add	r3, r2
 8004888:	009a      	lsls	r2, r3, #2
 800488a:	441a      	add	r2, r3
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	005b      	lsls	r3, r3, #1
 8004892:	fbb2 f3f3 	udiv	r3, r2, r3
 8004896:	4aa3      	ldr	r2, [pc, #652]	; (8004b24 <UART_SetConfig+0x32c>)
 8004898:	fba2 2303 	umull	r2, r3, r2, r3
 800489c:	095b      	lsrs	r3, r3, #5
 800489e:	011c      	lsls	r4, r3, #4
 80048a0:	f7fe f918 	bl	8002ad4 <HAL_RCC_GetPCLK2Freq>
 80048a4:	4602      	mov	r2, r0
 80048a6:	4613      	mov	r3, r2
 80048a8:	009b      	lsls	r3, r3, #2
 80048aa:	4413      	add	r3, r2
 80048ac:	009a      	lsls	r2, r3, #2
 80048ae:	441a      	add	r2, r3
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	005b      	lsls	r3, r3, #1
 80048b6:	fbb2 f5f3 	udiv	r5, r2, r3
 80048ba:	f7fe f90b 	bl	8002ad4 <HAL_RCC_GetPCLK2Freq>
 80048be:	4602      	mov	r2, r0
 80048c0:	4613      	mov	r3, r2
 80048c2:	009b      	lsls	r3, r3, #2
 80048c4:	4413      	add	r3, r2
 80048c6:	009a      	lsls	r2, r3, #2
 80048c8:	441a      	add	r2, r3
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	005b      	lsls	r3, r3, #1
 80048d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80048d4:	4a93      	ldr	r2, [pc, #588]	; (8004b24 <UART_SetConfig+0x32c>)
 80048d6:	fba2 2303 	umull	r2, r3, r2, r3
 80048da:	095b      	lsrs	r3, r3, #5
 80048dc:	2264      	movs	r2, #100	; 0x64
 80048de:	fb02 f303 	mul.w	r3, r2, r3
 80048e2:	1aeb      	subs	r3, r5, r3
 80048e4:	00db      	lsls	r3, r3, #3
 80048e6:	3332      	adds	r3, #50	; 0x32
 80048e8:	4a8e      	ldr	r2, [pc, #568]	; (8004b24 <UART_SetConfig+0x32c>)
 80048ea:	fba2 2303 	umull	r2, r3, r2, r3
 80048ee:	095b      	lsrs	r3, r3, #5
 80048f0:	005b      	lsls	r3, r3, #1
 80048f2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80048f6:	441c      	add	r4, r3
 80048f8:	f7fe f8ec 	bl	8002ad4 <HAL_RCC_GetPCLK2Freq>
 80048fc:	4602      	mov	r2, r0
 80048fe:	4613      	mov	r3, r2
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	4413      	add	r3, r2
 8004904:	009a      	lsls	r2, r3, #2
 8004906:	441a      	add	r2, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	005b      	lsls	r3, r3, #1
 800490e:	fbb2 f5f3 	udiv	r5, r2, r3
 8004912:	f7fe f8df 	bl	8002ad4 <HAL_RCC_GetPCLK2Freq>
 8004916:	4602      	mov	r2, r0
 8004918:	4613      	mov	r3, r2
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	4413      	add	r3, r2
 800491e:	009a      	lsls	r2, r3, #2
 8004920:	441a      	add	r2, r3
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	005b      	lsls	r3, r3, #1
 8004928:	fbb2 f3f3 	udiv	r3, r2, r3
 800492c:	4a7d      	ldr	r2, [pc, #500]	; (8004b24 <UART_SetConfig+0x32c>)
 800492e:	fba2 2303 	umull	r2, r3, r2, r3
 8004932:	095b      	lsrs	r3, r3, #5
 8004934:	2264      	movs	r2, #100	; 0x64
 8004936:	fb02 f303 	mul.w	r3, r2, r3
 800493a:	1aeb      	subs	r3, r5, r3
 800493c:	00db      	lsls	r3, r3, #3
 800493e:	3332      	adds	r3, #50	; 0x32
 8004940:	4a78      	ldr	r2, [pc, #480]	; (8004b24 <UART_SetConfig+0x32c>)
 8004942:	fba2 2303 	umull	r2, r3, r2, r3
 8004946:	095b      	lsrs	r3, r3, #5
 8004948:	f003 0207 	and.w	r2, r3, #7
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4422      	add	r2, r4
 8004952:	609a      	str	r2, [r3, #8]
 8004954:	e154      	b.n	8004c00 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004956:	f7fe f8a9 	bl	8002aac <HAL_RCC_GetPCLK1Freq>
 800495a:	4602      	mov	r2, r0
 800495c:	4613      	mov	r3, r2
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	4413      	add	r3, r2
 8004962:	009a      	lsls	r2, r3, #2
 8004964:	441a      	add	r2, r3
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	005b      	lsls	r3, r3, #1
 800496c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004970:	4a6c      	ldr	r2, [pc, #432]	; (8004b24 <UART_SetConfig+0x32c>)
 8004972:	fba2 2303 	umull	r2, r3, r2, r3
 8004976:	095b      	lsrs	r3, r3, #5
 8004978:	011c      	lsls	r4, r3, #4
 800497a:	f7fe f897 	bl	8002aac <HAL_RCC_GetPCLK1Freq>
 800497e:	4602      	mov	r2, r0
 8004980:	4613      	mov	r3, r2
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	4413      	add	r3, r2
 8004986:	009a      	lsls	r2, r3, #2
 8004988:	441a      	add	r2, r3
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	005b      	lsls	r3, r3, #1
 8004990:	fbb2 f5f3 	udiv	r5, r2, r3
 8004994:	f7fe f88a 	bl	8002aac <HAL_RCC_GetPCLK1Freq>
 8004998:	4602      	mov	r2, r0
 800499a:	4613      	mov	r3, r2
 800499c:	009b      	lsls	r3, r3, #2
 800499e:	4413      	add	r3, r2
 80049a0:	009a      	lsls	r2, r3, #2
 80049a2:	441a      	add	r2, r3
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	005b      	lsls	r3, r3, #1
 80049aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80049ae:	4a5d      	ldr	r2, [pc, #372]	; (8004b24 <UART_SetConfig+0x32c>)
 80049b0:	fba2 2303 	umull	r2, r3, r2, r3
 80049b4:	095b      	lsrs	r3, r3, #5
 80049b6:	2264      	movs	r2, #100	; 0x64
 80049b8:	fb02 f303 	mul.w	r3, r2, r3
 80049bc:	1aeb      	subs	r3, r5, r3
 80049be:	00db      	lsls	r3, r3, #3
 80049c0:	3332      	adds	r3, #50	; 0x32
 80049c2:	4a58      	ldr	r2, [pc, #352]	; (8004b24 <UART_SetConfig+0x32c>)
 80049c4:	fba2 2303 	umull	r2, r3, r2, r3
 80049c8:	095b      	lsrs	r3, r3, #5
 80049ca:	005b      	lsls	r3, r3, #1
 80049cc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80049d0:	441c      	add	r4, r3
 80049d2:	f7fe f86b 	bl	8002aac <HAL_RCC_GetPCLK1Freq>
 80049d6:	4602      	mov	r2, r0
 80049d8:	4613      	mov	r3, r2
 80049da:	009b      	lsls	r3, r3, #2
 80049dc:	4413      	add	r3, r2
 80049de:	009a      	lsls	r2, r3, #2
 80049e0:	441a      	add	r2, r3
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	005b      	lsls	r3, r3, #1
 80049e8:	fbb2 f5f3 	udiv	r5, r2, r3
 80049ec:	f7fe f85e 	bl	8002aac <HAL_RCC_GetPCLK1Freq>
 80049f0:	4602      	mov	r2, r0
 80049f2:	4613      	mov	r3, r2
 80049f4:	009b      	lsls	r3, r3, #2
 80049f6:	4413      	add	r3, r2
 80049f8:	009a      	lsls	r2, r3, #2
 80049fa:	441a      	add	r2, r3
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	005b      	lsls	r3, r3, #1
 8004a02:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a06:	4a47      	ldr	r2, [pc, #284]	; (8004b24 <UART_SetConfig+0x32c>)
 8004a08:	fba2 2303 	umull	r2, r3, r2, r3
 8004a0c:	095b      	lsrs	r3, r3, #5
 8004a0e:	2264      	movs	r2, #100	; 0x64
 8004a10:	fb02 f303 	mul.w	r3, r2, r3
 8004a14:	1aeb      	subs	r3, r5, r3
 8004a16:	00db      	lsls	r3, r3, #3
 8004a18:	3332      	adds	r3, #50	; 0x32
 8004a1a:	4a42      	ldr	r2, [pc, #264]	; (8004b24 <UART_SetConfig+0x32c>)
 8004a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8004a20:	095b      	lsrs	r3, r3, #5
 8004a22:	f003 0207 	and.w	r2, r3, #7
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4422      	add	r2, r4
 8004a2c:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8004a2e:	e0e7      	b.n	8004c00 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a39      	ldr	r2, [pc, #228]	; (8004b1c <UART_SetConfig+0x324>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d004      	beq.n	8004a44 <UART_SetConfig+0x24c>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4a38      	ldr	r2, [pc, #224]	; (8004b20 <UART_SetConfig+0x328>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d171      	bne.n	8004b28 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004a44:	f7fe f846 	bl	8002ad4 <HAL_RCC_GetPCLK2Freq>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	4613      	mov	r3, r2
 8004a4c:	009b      	lsls	r3, r3, #2
 8004a4e:	4413      	add	r3, r2
 8004a50:	009a      	lsls	r2, r3, #2
 8004a52:	441a      	add	r2, r3
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a5e:	4a31      	ldr	r2, [pc, #196]	; (8004b24 <UART_SetConfig+0x32c>)
 8004a60:	fba2 2303 	umull	r2, r3, r2, r3
 8004a64:	095b      	lsrs	r3, r3, #5
 8004a66:	011c      	lsls	r4, r3, #4
 8004a68:	f7fe f834 	bl	8002ad4 <HAL_RCC_GetPCLK2Freq>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	4613      	mov	r3, r2
 8004a70:	009b      	lsls	r3, r3, #2
 8004a72:	4413      	add	r3, r2
 8004a74:	009a      	lsls	r2, r3, #2
 8004a76:	441a      	add	r2, r3
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	009b      	lsls	r3, r3, #2
 8004a7e:	fbb2 f5f3 	udiv	r5, r2, r3
 8004a82:	f7fe f827 	bl	8002ad4 <HAL_RCC_GetPCLK2Freq>
 8004a86:	4602      	mov	r2, r0
 8004a88:	4613      	mov	r3, r2
 8004a8a:	009b      	lsls	r3, r3, #2
 8004a8c:	4413      	add	r3, r2
 8004a8e:	009a      	lsls	r2, r3, #2
 8004a90:	441a      	add	r2, r3
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	009b      	lsls	r3, r3, #2
 8004a98:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a9c:	4a21      	ldr	r2, [pc, #132]	; (8004b24 <UART_SetConfig+0x32c>)
 8004a9e:	fba2 2303 	umull	r2, r3, r2, r3
 8004aa2:	095b      	lsrs	r3, r3, #5
 8004aa4:	2264      	movs	r2, #100	; 0x64
 8004aa6:	fb02 f303 	mul.w	r3, r2, r3
 8004aaa:	1aeb      	subs	r3, r5, r3
 8004aac:	011b      	lsls	r3, r3, #4
 8004aae:	3332      	adds	r3, #50	; 0x32
 8004ab0:	4a1c      	ldr	r2, [pc, #112]	; (8004b24 <UART_SetConfig+0x32c>)
 8004ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ab6:	095b      	lsrs	r3, r3, #5
 8004ab8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004abc:	441c      	add	r4, r3
 8004abe:	f7fe f809 	bl	8002ad4 <HAL_RCC_GetPCLK2Freq>
 8004ac2:	4602      	mov	r2, r0
 8004ac4:	4613      	mov	r3, r2
 8004ac6:	009b      	lsls	r3, r3, #2
 8004ac8:	4413      	add	r3, r2
 8004aca:	009a      	lsls	r2, r3, #2
 8004acc:	441a      	add	r2, r3
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	009b      	lsls	r3, r3, #2
 8004ad4:	fbb2 f5f3 	udiv	r5, r2, r3
 8004ad8:	f7fd fffc 	bl	8002ad4 <HAL_RCC_GetPCLK2Freq>
 8004adc:	4602      	mov	r2, r0
 8004ade:	4613      	mov	r3, r2
 8004ae0:	009b      	lsls	r3, r3, #2
 8004ae2:	4413      	add	r3, r2
 8004ae4:	009a      	lsls	r2, r3, #2
 8004ae6:	441a      	add	r2, r3
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	009b      	lsls	r3, r3, #2
 8004aee:	fbb2 f3f3 	udiv	r3, r2, r3
 8004af2:	4a0c      	ldr	r2, [pc, #48]	; (8004b24 <UART_SetConfig+0x32c>)
 8004af4:	fba2 2303 	umull	r2, r3, r2, r3
 8004af8:	095b      	lsrs	r3, r3, #5
 8004afa:	2264      	movs	r2, #100	; 0x64
 8004afc:	fb02 f303 	mul.w	r3, r2, r3
 8004b00:	1aeb      	subs	r3, r5, r3
 8004b02:	011b      	lsls	r3, r3, #4
 8004b04:	3332      	adds	r3, #50	; 0x32
 8004b06:	4a07      	ldr	r2, [pc, #28]	; (8004b24 <UART_SetConfig+0x32c>)
 8004b08:	fba2 2303 	umull	r2, r3, r2, r3
 8004b0c:	095b      	lsrs	r3, r3, #5
 8004b0e:	f003 020f 	and.w	r2, r3, #15
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4422      	add	r2, r4
 8004b18:	609a      	str	r2, [r3, #8]
 8004b1a:	e071      	b.n	8004c00 <UART_SetConfig+0x408>
 8004b1c:	40011000 	.word	0x40011000
 8004b20:	40011400 	.word	0x40011400
 8004b24:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004b28:	f7fd ffc0 	bl	8002aac <HAL_RCC_GetPCLK1Freq>
 8004b2c:	4602      	mov	r2, r0
 8004b2e:	4613      	mov	r3, r2
 8004b30:	009b      	lsls	r3, r3, #2
 8004b32:	4413      	add	r3, r2
 8004b34:	009a      	lsls	r2, r3, #2
 8004b36:	441a      	add	r2, r3
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b42:	4a31      	ldr	r2, [pc, #196]	; (8004c08 <UART_SetConfig+0x410>)
 8004b44:	fba2 2303 	umull	r2, r3, r2, r3
 8004b48:	095b      	lsrs	r3, r3, #5
 8004b4a:	011c      	lsls	r4, r3, #4
 8004b4c:	f7fd ffae 	bl	8002aac <HAL_RCC_GetPCLK1Freq>
 8004b50:	4602      	mov	r2, r0
 8004b52:	4613      	mov	r3, r2
 8004b54:	009b      	lsls	r3, r3, #2
 8004b56:	4413      	add	r3, r2
 8004b58:	009a      	lsls	r2, r3, #2
 8004b5a:	441a      	add	r2, r3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	009b      	lsls	r3, r3, #2
 8004b62:	fbb2 f5f3 	udiv	r5, r2, r3
 8004b66:	f7fd ffa1 	bl	8002aac <HAL_RCC_GetPCLK1Freq>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	4613      	mov	r3, r2
 8004b6e:	009b      	lsls	r3, r3, #2
 8004b70:	4413      	add	r3, r2
 8004b72:	009a      	lsls	r2, r3, #2
 8004b74:	441a      	add	r2, r3
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	009b      	lsls	r3, r3, #2
 8004b7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b80:	4a21      	ldr	r2, [pc, #132]	; (8004c08 <UART_SetConfig+0x410>)
 8004b82:	fba2 2303 	umull	r2, r3, r2, r3
 8004b86:	095b      	lsrs	r3, r3, #5
 8004b88:	2264      	movs	r2, #100	; 0x64
 8004b8a:	fb02 f303 	mul.w	r3, r2, r3
 8004b8e:	1aeb      	subs	r3, r5, r3
 8004b90:	011b      	lsls	r3, r3, #4
 8004b92:	3332      	adds	r3, #50	; 0x32
 8004b94:	4a1c      	ldr	r2, [pc, #112]	; (8004c08 <UART_SetConfig+0x410>)
 8004b96:	fba2 2303 	umull	r2, r3, r2, r3
 8004b9a:	095b      	lsrs	r3, r3, #5
 8004b9c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ba0:	441c      	add	r4, r3
 8004ba2:	f7fd ff83 	bl	8002aac <HAL_RCC_GetPCLK1Freq>
 8004ba6:	4602      	mov	r2, r0
 8004ba8:	4613      	mov	r3, r2
 8004baa:	009b      	lsls	r3, r3, #2
 8004bac:	4413      	add	r3, r2
 8004bae:	009a      	lsls	r2, r3, #2
 8004bb0:	441a      	add	r2, r3
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	009b      	lsls	r3, r3, #2
 8004bb8:	fbb2 f5f3 	udiv	r5, r2, r3
 8004bbc:	f7fd ff76 	bl	8002aac <HAL_RCC_GetPCLK1Freq>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	4613      	mov	r3, r2
 8004bc4:	009b      	lsls	r3, r3, #2
 8004bc6:	4413      	add	r3, r2
 8004bc8:	009a      	lsls	r2, r3, #2
 8004bca:	441a      	add	r2, r3
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	009b      	lsls	r3, r3, #2
 8004bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bd6:	4a0c      	ldr	r2, [pc, #48]	; (8004c08 <UART_SetConfig+0x410>)
 8004bd8:	fba2 2303 	umull	r2, r3, r2, r3
 8004bdc:	095b      	lsrs	r3, r3, #5
 8004bde:	2264      	movs	r2, #100	; 0x64
 8004be0:	fb02 f303 	mul.w	r3, r2, r3
 8004be4:	1aeb      	subs	r3, r5, r3
 8004be6:	011b      	lsls	r3, r3, #4
 8004be8:	3332      	adds	r3, #50	; 0x32
 8004bea:	4a07      	ldr	r2, [pc, #28]	; (8004c08 <UART_SetConfig+0x410>)
 8004bec:	fba2 2303 	umull	r2, r3, r2, r3
 8004bf0:	095b      	lsrs	r3, r3, #5
 8004bf2:	f003 020f 	and.w	r2, r3, #15
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4422      	add	r2, r4
 8004bfc:	609a      	str	r2, [r3, #8]
}
 8004bfe:	e7ff      	b.n	8004c00 <UART_SetConfig+0x408>
 8004c00:	bf00      	nop
 8004c02:	3710      	adds	r7, #16
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bdb0      	pop	{r4, r5, r7, pc}
 8004c08:	51eb851f 	.word	0x51eb851f

08004c0c <drive_init>:
//drive_init
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void drive_init(void){
 8004c0c:	b480      	push	{r7}
 8004c0e:	af00      	add	r7, sp, #0
	MF.FLAGS = 0;
 8004c10:	4b03      	ldr	r3, [pc, #12]	; (8004c20 <drive_init+0x14>)
 8004c12:	2200      	movs	r2, #0
 8004c14:	801a      	strh	r2, [r3, #0]
}
 8004c16:	bf00      	nop
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1e:	4770      	bx	lr
 8004c20:	20000ee4 	.word	0x20000ee4

08004c24 <drive_ready>:
//drive_ready
// LED&
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void drive_ready(void){
 8004c24:	b580      	push	{r7, lr}
 8004c26:	af00      	add	r7, sp, #0
	  while(ad_fl <= WALL_BASE_FL){
 8004c28:	e00f      	b.n	8004c4a <drive_ready+0x26>
		  led_write(1, 1, 1);
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	2101      	movs	r1, #1
 8004c2e:	2001      	movs	r0, #1
 8004c30:	f006 fdf6 	bl	800b820 <led_write>
		  HAL_Delay(200);
 8004c34:	20c8      	movs	r0, #200	; 0xc8
 8004c36:	f7fc f9c9 	bl	8000fcc <HAL_Delay>
		  led_write(0, 0, 0);
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	2100      	movs	r1, #0
 8004c3e:	2000      	movs	r0, #0
 8004c40:	f006 fdee 	bl	800b820 <led_write>
		  HAL_Delay(200);
 8004c44:	20c8      	movs	r0, #200	; 0xc8
 8004c46:	f7fc f9c1 	bl	8000fcc <HAL_Delay>
	  while(ad_fl <= WALL_BASE_FL){
 8004c4a:	4b08      	ldr	r3, [pc, #32]	; (8004c6c <drive_ready+0x48>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	2b46      	cmp	r3, #70	; 0x46
 8004c50:	d9eb      	bls.n	8004c2a <drive_ready+0x6>
	  }
	  gyro_drift_flag = 1;
 8004c52:	4b07      	ldr	r3, [pc, #28]	; (8004c70 <drive_ready+0x4c>)
 8004c54:	2201      	movs	r2, #1
 8004c56:	701a      	strb	r2, [r3, #0]
	  HAL_Delay(2000);
 8004c58:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8004c5c:	f7fc f9b6 	bl	8000fcc <HAL_Delay>
	  degree_z = 0;
 8004c60:	4b04      	ldr	r3, [pc, #16]	; (8004c74 <drive_ready+0x50>)
 8004c62:	f04f 0200 	mov.w	r2, #0
 8004c66:	601a      	str	r2, [r3, #0]
}
 8004c68:	bf00      	nop
 8004c6a:	bd80      	pop	{r7, pc}
 8004c6c:	20000cd4 	.word	0x20000cd4
 8004c70:	20000a1c 	.word	0x20000a1c
 8004c74:	20000ad8 	.word	0x20000ad8

08004c78 <drive_start>:
//drive_start
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void drive_start(void){
 8004c78:	b480      	push	{r7}
 8004c7a:	af00      	add	r7, sp, #0
	dist_l = dist_r = 0;		//
 8004c7c:	f04f 0300 	mov.w	r3, #0
 8004c80:	4a0e      	ldr	r2, [pc, #56]	; (8004cbc <drive_start+0x44>)
 8004c82:	6013      	str	r3, [r2, #0]
 8004c84:	4a0e      	ldr	r2, [pc, #56]	; (8004cc0 <drive_start+0x48>)
 8004c86:	6013      	str	r3, [r2, #0]
	if(H_accel_flag == 0) target_speed_l = target_speed_r = 0;		//
 8004c88:	4b0e      	ldr	r3, [pc, #56]	; (8004cc4 <drive_start+0x4c>)
 8004c8a:	781b      	ldrb	r3, [r3, #0]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d105      	bne.n	8004c9c <drive_start+0x24>
 8004c90:	f04f 0300 	mov.w	r3, #0
 8004c94:	4a0c      	ldr	r2, [pc, #48]	; (8004cc8 <drive_start+0x50>)
 8004c96:	6013      	str	r3, [r2, #0]
 8004c98:	4a0c      	ldr	r2, [pc, #48]	; (8004ccc <drive_start+0x54>)
 8004c9a:	6013      	str	r3, [r2, #0]
	MF.FLAG.DRV = 1;
 8004c9c:	4a0c      	ldr	r2, [pc, #48]	; (8004cd0 <drive_start+0x58>)
 8004c9e:	8813      	ldrh	r3, [r2, #0]
 8004ca0:	f043 0302 	orr.w	r3, r3, #2
 8004ca4:	8013      	strh	r3, [r2, #0]
	MF.FLAG.SPD = 1;
 8004ca6:	4a0a      	ldr	r2, [pc, #40]	; (8004cd0 <drive_start+0x58>)
 8004ca8:	8813      	ldrh	r3, [r2, #0]
 8004caa:	f043 0304 	orr.w	r3, r3, #4
 8004cae:	8013      	strh	r3, [r2, #0]
}
 8004cb0:	bf00      	nop
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb8:	4770      	bx	lr
 8004cba:	bf00      	nop
 8004cbc:	20000a68 	.word	0x20000a68
 8004cc0:	20000f00 	.word	0x20000f00
 8004cc4:	20000345 	.word	0x20000345
 8004cc8:	20000220 	.word	0x20000220
 8004ccc:	20000b7c 	.word	0x20000b7c
 8004cd0:	20000ee4 	.word	0x20000ee4

08004cd4 <drive_stop>:
//drive_stop
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void drive_stop(void){
 8004cd4:	b480      	push	{r7}
 8004cd6:	af00      	add	r7, sp, #0
	dist_l = dist_r = 0;		//a
 8004cd8:	f04f 0300 	mov.w	r3, #0
 8004cdc:	4a0c      	ldr	r2, [pc, #48]	; (8004d10 <drive_stop+0x3c>)
 8004cde:	6013      	str	r3, [r2, #0]
 8004ce0:	4a0c      	ldr	r2, [pc, #48]	; (8004d14 <drive_stop+0x40>)
 8004ce2:	6013      	str	r3, [r2, #0]
	pulse_l = pulse_r = 0;		//a
 8004ce4:	f04f 0300 	mov.w	r3, #0
 8004ce8:	4a0b      	ldr	r2, [pc, #44]	; (8004d18 <drive_stop+0x44>)
 8004cea:	6013      	str	r3, [r2, #0]
 8004cec:	4a0b      	ldr	r2, [pc, #44]	; (8004d1c <drive_stop+0x48>)
 8004cee:	6013      	str	r3, [r2, #0]
	MF.FLAG.DRV = 0;
 8004cf0:	4a0b      	ldr	r2, [pc, #44]	; (8004d20 <drive_stop+0x4c>)
 8004cf2:	8813      	ldrh	r3, [r2, #0]
 8004cf4:	f36f 0341 	bfc	r3, #1, #1
 8004cf8:	8013      	strh	r3, [r2, #0]
	MF.FLAG.SPD = 0;
 8004cfa:	4a09      	ldr	r2, [pc, #36]	; (8004d20 <drive_stop+0x4c>)
 8004cfc:	8813      	ldrh	r3, [r2, #0]
 8004cfe:	f36f 0382 	bfc	r3, #2, #1
 8004d02:	8013      	strh	r3, [r2, #0]
}
 8004d04:	bf00      	nop
 8004d06:	46bd      	mov	sp, r7
 8004d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0c:	4770      	bx	lr
 8004d0e:	bf00      	nop
 8004d10:	20000a68 	.word	0x20000a68
 8004d14:	20000f00 	.word	0x20000f00
 8004d18:	200006f8 	.word	0x200006f8
 8004d1c:	20000b24 	.word	0x20000b24
 8004d20:	20000ee4 	.word	0x20000ee4

08004d24 <control_start>:
//control_start
// wallgyro
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void control_start(){
 8004d24:	b480      	push	{r7}
 8004d26:	af00      	add	r7, sp, #0
	MF.FLAG.WCTRL = 1;										//wall
 8004d28:	4a07      	ldr	r2, [pc, #28]	; (8004d48 <control_start+0x24>)
 8004d2a:	8813      	ldrh	r3, [r2, #0]
 8004d2c:	f043 0308 	orr.w	r3, r3, #8
 8004d30:	8013      	strh	r3, [r2, #0]
	MF.FLAG.GCTRL = 1;										//gyro
 8004d32:	4a05      	ldr	r2, [pc, #20]	; (8004d48 <control_start+0x24>)
 8004d34:	8813      	ldrh	r3, [r2, #0]
 8004d36:	f043 0310 	orr.w	r3, r3, #16
 8004d3a:	8013      	strh	r3, [r2, #0]
}
 8004d3c:	bf00      	nop
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d44:	4770      	bx	lr
 8004d46:	bf00      	nop
 8004d48:	20000ee4 	.word	0x20000ee4

08004d4c <control_stop>:
//control_stop
// wallgyro
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void control_stop(){
 8004d4c:	b480      	push	{r7}
 8004d4e:	af00      	add	r7, sp, #0
	MF.FLAG.WCTRL = 0;										//wall
 8004d50:	4a07      	ldr	r2, [pc, #28]	; (8004d70 <control_stop+0x24>)
 8004d52:	8813      	ldrh	r3, [r2, #0]
 8004d54:	f36f 03c3 	bfc	r3, #3, #1
 8004d58:	8013      	strh	r3, [r2, #0]
	MF.FLAG.GCTRL = 0;										//gyro
 8004d5a:	4a05      	ldr	r2, [pc, #20]	; (8004d70 <control_stop+0x24>)
 8004d5c:	8813      	ldrh	r3, [r2, #0]
 8004d5e:	f36f 1304 	bfc	r3, #4, #1
 8004d62:	8013      	strh	r3, [r2, #0]
}
 8004d64:	bf00      	nop
 8004d66:	46bd      	mov	sp, r7
 8004d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6c:	4770      	bx	lr
 8004d6e:	bf00      	nop
 8004d70:	20000ee4 	.word	0x20000ee4

08004d74 <drive_dir>:
//drive_dir
// wheel turn dir for each wheel
// :1(0=>L, 1=>R), 2(0=>CW, 1=>CWW, 2=>ShortBrake, 3=>free)
// : 
//+++++++++++++++++++++++++++++++++++++++++++++++
void drive_dir(uint8_t wheel, uint8_t dir){
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b082      	sub	sp, #8
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	460a      	mov	r2, r1
 8004d7e:	71fb      	strb	r3, [r7, #7]
 8004d80:	4613      	mov	r3, r2
 8004d82:	71bb      	strb	r3, [r7, #6]
	if(wheel == 0){
 8004d84:	79fb      	ldrb	r3, [r7, #7]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d13e      	bne.n	8004e08 <drive_dir+0x94>
		if(dir == 0){
 8004d8a:	79bb      	ldrb	r3, [r7, #6]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d10f      	bne.n	8004db0 <drive_dir+0x3c>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);		//L_CW
 8004d90:	2201      	movs	r2, #1
 8004d92:	2120      	movs	r1, #32
 8004d94:	483f      	ldr	r0, [pc, #252]	; (8004e94 <drive_dir+0x120>)
 8004d96:	f7fd fa8d 	bl	80022b4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);	//L_CCW
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	2110      	movs	r1, #16
 8004d9e:	483d      	ldr	r0, [pc, #244]	; (8004e94 <drive_dir+0x120>)
 8004da0:	f7fd fa88 	bl	80022b4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);		//STBY
 8004da4:	2201      	movs	r2, #1
 8004da6:	2101      	movs	r1, #1
 8004da8:	483b      	ldr	r0, [pc, #236]	; (8004e98 <drive_dir+0x124>)
 8004daa:	f7fd fa83 	bl	80022b4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);		//STBY
		}else{
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);	//STBY
		}
	}
}
 8004dae:	e06c      	b.n	8004e8a <drive_dir+0x116>
		}else if(dir == 1){
 8004db0:	79bb      	ldrb	r3, [r7, #6]
 8004db2:	2b01      	cmp	r3, #1
 8004db4:	d10f      	bne.n	8004dd6 <drive_dir+0x62>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);	//L_CW
 8004db6:	2200      	movs	r2, #0
 8004db8:	2120      	movs	r1, #32
 8004dba:	4836      	ldr	r0, [pc, #216]	; (8004e94 <drive_dir+0x120>)
 8004dbc:	f7fd fa7a 	bl	80022b4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);		//L_CCW
 8004dc0:	2201      	movs	r2, #1
 8004dc2:	2110      	movs	r1, #16
 8004dc4:	4833      	ldr	r0, [pc, #204]	; (8004e94 <drive_dir+0x120>)
 8004dc6:	f7fd fa75 	bl	80022b4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);		//STBY
 8004dca:	2201      	movs	r2, #1
 8004dcc:	2101      	movs	r1, #1
 8004dce:	4832      	ldr	r0, [pc, #200]	; (8004e98 <drive_dir+0x124>)
 8004dd0:	f7fd fa70 	bl	80022b4 <HAL_GPIO_WritePin>
}
 8004dd4:	e059      	b.n	8004e8a <drive_dir+0x116>
		}else if(dir == 2){
 8004dd6:	79bb      	ldrb	r3, [r7, #6]
 8004dd8:	2b02      	cmp	r3, #2
 8004dda:	d10f      	bne.n	8004dfc <drive_dir+0x88>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);		//L_CW
 8004ddc:	2201      	movs	r2, #1
 8004dde:	2120      	movs	r1, #32
 8004de0:	482c      	ldr	r0, [pc, #176]	; (8004e94 <drive_dir+0x120>)
 8004de2:	f7fd fa67 	bl	80022b4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);		//L_CCW
 8004de6:	2201      	movs	r2, #1
 8004de8:	2110      	movs	r1, #16
 8004dea:	482a      	ldr	r0, [pc, #168]	; (8004e94 <drive_dir+0x120>)
 8004dec:	f7fd fa62 	bl	80022b4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);		//STBY
 8004df0:	2201      	movs	r2, #1
 8004df2:	2101      	movs	r1, #1
 8004df4:	4828      	ldr	r0, [pc, #160]	; (8004e98 <drive_dir+0x124>)
 8004df6:	f7fd fa5d 	bl	80022b4 <HAL_GPIO_WritePin>
}
 8004dfa:	e046      	b.n	8004e8a <drive_dir+0x116>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);	//STBY
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	2101      	movs	r1, #1
 8004e00:	4825      	ldr	r0, [pc, #148]	; (8004e98 <drive_dir+0x124>)
 8004e02:	f7fd fa57 	bl	80022b4 <HAL_GPIO_WritePin>
}
 8004e06:	e040      	b.n	8004e8a <drive_dir+0x116>
		if(dir == 0){
 8004e08:	79bb      	ldrb	r3, [r7, #6]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d110      	bne.n	8004e30 <drive_dir+0xbc>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);		//R_CW
 8004e0e:	2201      	movs	r2, #1
 8004e10:	2102      	movs	r1, #2
 8004e12:	4821      	ldr	r0, [pc, #132]	; (8004e98 <drive_dir+0x124>)
 8004e14:	f7fd fa4e 	bl	80022b4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);	//R_CCW
 8004e18:	2200      	movs	r2, #0
 8004e1a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004e1e:	481e      	ldr	r0, [pc, #120]	; (8004e98 <drive_dir+0x124>)
 8004e20:	f7fd fa48 	bl	80022b4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);		//STBY
 8004e24:	2201      	movs	r2, #1
 8004e26:	2101      	movs	r1, #1
 8004e28:	481b      	ldr	r0, [pc, #108]	; (8004e98 <drive_dir+0x124>)
 8004e2a:	f7fd fa43 	bl	80022b4 <HAL_GPIO_WritePin>
}
 8004e2e:	e02c      	b.n	8004e8a <drive_dir+0x116>
		}else if(dir == 1){
 8004e30:	79bb      	ldrb	r3, [r7, #6]
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d110      	bne.n	8004e58 <drive_dir+0xe4>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);	//R_CW
 8004e36:	2200      	movs	r2, #0
 8004e38:	2102      	movs	r1, #2
 8004e3a:	4817      	ldr	r0, [pc, #92]	; (8004e98 <drive_dir+0x124>)
 8004e3c:	f7fd fa3a 	bl	80022b4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);	//R_CCW
 8004e40:	2201      	movs	r2, #1
 8004e42:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004e46:	4814      	ldr	r0, [pc, #80]	; (8004e98 <drive_dir+0x124>)
 8004e48:	f7fd fa34 	bl	80022b4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);		//STBY
 8004e4c:	2201      	movs	r2, #1
 8004e4e:	2101      	movs	r1, #1
 8004e50:	4811      	ldr	r0, [pc, #68]	; (8004e98 <drive_dir+0x124>)
 8004e52:	f7fd fa2f 	bl	80022b4 <HAL_GPIO_WritePin>
}
 8004e56:	e018      	b.n	8004e8a <drive_dir+0x116>
		}else if(dir == 2){
 8004e58:	79bb      	ldrb	r3, [r7, #6]
 8004e5a:	2b02      	cmp	r3, #2
 8004e5c:	d110      	bne.n	8004e80 <drive_dir+0x10c>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);		//R_CW
 8004e5e:	2201      	movs	r2, #1
 8004e60:	2102      	movs	r1, #2
 8004e62:	480d      	ldr	r0, [pc, #52]	; (8004e98 <drive_dir+0x124>)
 8004e64:	f7fd fa26 	bl	80022b4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);	//R_CCW
 8004e68:	2201      	movs	r2, #1
 8004e6a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004e6e:	480a      	ldr	r0, [pc, #40]	; (8004e98 <drive_dir+0x124>)
 8004e70:	f7fd fa20 	bl	80022b4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);		//STBY
 8004e74:	2201      	movs	r2, #1
 8004e76:	2101      	movs	r1, #1
 8004e78:	4807      	ldr	r0, [pc, #28]	; (8004e98 <drive_dir+0x124>)
 8004e7a:	f7fd fa1b 	bl	80022b4 <HAL_GPIO_WritePin>
}
 8004e7e:	e004      	b.n	8004e8a <drive_dir+0x116>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);	//STBY
 8004e80:	2200      	movs	r2, #0
 8004e82:	2101      	movs	r1, #1
 8004e84:	4804      	ldr	r0, [pc, #16]	; (8004e98 <drive_dir+0x124>)
 8004e86:	f7fd fa15 	bl	80022b4 <HAL_GPIO_WritePin>
}
 8004e8a:	bf00      	nop
 8004e8c:	3708      	adds	r7, #8
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}
 8004e92:	bf00      	nop
 8004e94:	40020800 	.word	0x40020800
 8004e98:	40020400 	.word	0x40020400

08004e9c <driveA>:
//driveA
// 
// 1accel_p , 2speed_min_p , 3speed_max_p , 4dist 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void driveA(uint16_t accel_p, uint16_t speed_min_p, uint16_t speed_max_p, uint16_t dist){
 8004e9c:	b590      	push	{r4, r7, lr}
 8004e9e:	b083      	sub	sp, #12
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	4604      	mov	r4, r0
 8004ea4:	4608      	mov	r0, r1
 8004ea6:	4611      	mov	r1, r2
 8004ea8:	461a      	mov	r2, r3
 8004eaa:	4623      	mov	r3, r4
 8004eac:	80fb      	strh	r3, [r7, #6]
 8004eae:	4603      	mov	r3, r0
 8004eb0:	80bb      	strh	r3, [r7, #4]
 8004eb2:	460b      	mov	r3, r1
 8004eb4:	807b      	strh	r3, [r7, #2]
 8004eb6:	4613      	mov	r3, r2
 8004eb8:	803b      	strh	r3, [r7, #0]

	speed_min_l = speed_min_r = speed_min_p;
 8004eba:	88bb      	ldrh	r3, [r7, #4]
 8004ebc:	ee07 3a90 	vmov	s15, r3
 8004ec0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ec4:	4b25      	ldr	r3, [pc, #148]	; (8004f5c <driveA+0xc0>)
 8004ec6:	edc3 7a00 	vstr	s15, [r3]
 8004eca:	4b25      	ldr	r3, [pc, #148]	; (8004f60 <driveA+0xc4>)
 8004ecc:	edc3 7a00 	vstr	s15, [r3]
	speed_max_l = speed_max_r = speed_max_p;
 8004ed0:	887b      	ldrh	r3, [r7, #2]
 8004ed2:	ee07 3a90 	vmov	s15, r3
 8004ed6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004eda:	4b22      	ldr	r3, [pc, #136]	; (8004f64 <driveA+0xc8>)
 8004edc:	edc3 7a00 	vstr	s15, [r3]
 8004ee0:	4b21      	ldr	r3, [pc, #132]	; (8004f68 <driveA+0xcc>)
 8004ee2:	edc3 7a00 	vstr	s15, [r3]
	accel_l = accel_r = accel_p;							//
 8004ee6:	88fb      	ldrh	r3, [r7, #6]
 8004ee8:	ee07 3a90 	vmov	s15, r3
 8004eec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ef0:	4b1e      	ldr	r3, [pc, #120]	; (8004f6c <driveA+0xd0>)
 8004ef2:	edc3 7a00 	vstr	s15, [r3]
 8004ef6:	4b1e      	ldr	r3, [pc, #120]	; (8004f70 <driveA+0xd4>)
 8004ef8:	edc3 7a00 	vstr	s15, [r3]
	if(H_accel_flag == 0)target_speed_l = target_speed_r = speed_min_p;
 8004efc:	4b1d      	ldr	r3, [pc, #116]	; (8004f74 <driveA+0xd8>)
 8004efe:	781b      	ldrb	r3, [r3, #0]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d10a      	bne.n	8004f1a <driveA+0x7e>
 8004f04:	88bb      	ldrh	r3, [r7, #4]
 8004f06:	ee07 3a90 	vmov	s15, r3
 8004f0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f0e:	4b1a      	ldr	r3, [pc, #104]	; (8004f78 <driveA+0xdc>)
 8004f10:	edc3 7a00 	vstr	s15, [r3]
 8004f14:	4b19      	ldr	r3, [pc, #100]	; (8004f7c <driveA+0xe0>)
 8004f16:	edc3 7a00 	vstr	s15, [r3]

	drive_start();											//
 8004f1a:	f7ff fead 	bl	8004c78 <drive_start>

	//--------
	while((dist_l < dist) || (dist_r < dist));				//
 8004f1e:	bf00      	nop
 8004f20:	883b      	ldrh	r3, [r7, #0]
 8004f22:	ee07 3a90 	vmov	s15, r3
 8004f26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004f2a:	4b15      	ldr	r3, [pc, #84]	; (8004f80 <driveA+0xe4>)
 8004f2c:	edd3 7a00 	vldr	s15, [r3]
 8004f30:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004f34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f38:	dcf2      	bgt.n	8004f20 <driveA+0x84>
 8004f3a:	883b      	ldrh	r3, [r7, #0]
 8004f3c:	ee07 3a90 	vmov	s15, r3
 8004f40:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004f44:	4b0f      	ldr	r3, [pc, #60]	; (8004f84 <driveA+0xe8>)
 8004f46:	edd3 7a00 	vldr	s15, [r3]
 8004f4a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004f4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f52:	dce5      	bgt.n	8004f20 <driveA+0x84>
}
 8004f54:	bf00      	nop
 8004f56:	370c      	adds	r7, #12
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd90      	pop	{r4, r7, pc}
 8004f5c:	20000ee8 	.word	0x20000ee8
 8004f60:	20000ad0 	.word	0x20000ad0
 8004f64:	20000224 	.word	0x20000224
 8004f68:	200006f4 	.word	0x200006f4
 8004f6c:	20000a60 	.word	0x20000a60
 8004f70:	20000cd8 	.word	0x20000cd8
 8004f74:	20000345 	.word	0x20000345
 8004f78:	20000220 	.word	0x20000220
 8004f7c:	20000b7c 	.word	0x20000b7c
 8004f80:	20000f00 	.word	0x20000f00
 8004f84:	20000a68 	.word	0x20000a68

08004f88 <driveD>:
//driveD
// 
// 1accel_p , 2speed_min_p , 3speed_max_p , 4dist 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void driveD(int16_t accel_p, uint16_t speed_min_p, uint16_t speed_max_p, uint16_t dist){
 8004f88:	b590      	push	{r4, r7, lr}
 8004f8a:	b085      	sub	sp, #20
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	4604      	mov	r4, r0
 8004f90:	4608      	mov	r0, r1
 8004f92:	4611      	mov	r1, r2
 8004f94:	461a      	mov	r2, r3
 8004f96:	4623      	mov	r3, r4
 8004f98:	80fb      	strh	r3, [r7, #6]
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	80bb      	strh	r3, [r7, #4]
 8004f9e:	460b      	mov	r3, r1
 8004fa0:	807b      	strh	r3, [r7, #2]
 8004fa2:	4613      	mov	r3, r2
 8004fa4:	803b      	strh	r3, [r7, #0]

	float speed_0 = speed_l;								//main.c
 8004fa6:	4b4e      	ldr	r3, [pc, #312]	; (80050e0 <driveD+0x158>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	60fb      	str	r3, [r7, #12]
	speed_min_l = speed_min_r = speed_min_p;
 8004fac:	88bb      	ldrh	r3, [r7, #4]
 8004fae:	ee07 3a90 	vmov	s15, r3
 8004fb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fb6:	4b4b      	ldr	r3, [pc, #300]	; (80050e4 <driveD+0x15c>)
 8004fb8:	edc3 7a00 	vstr	s15, [r3]
 8004fbc:	4b4a      	ldr	r3, [pc, #296]	; (80050e8 <driveD+0x160>)
 8004fbe:	edc3 7a00 	vstr	s15, [r3]
	speed_max_l = speed_max_r = speed_max_p;
 8004fc2:	887b      	ldrh	r3, [r7, #2]
 8004fc4:	ee07 3a90 	vmov	s15, r3
 8004fc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fcc:	4b47      	ldr	r3, [pc, #284]	; (80050ec <driveD+0x164>)
 8004fce:	edc3 7a00 	vstr	s15, [r3]
 8004fd2:	4b47      	ldr	r3, [pc, #284]	; (80050f0 <driveD+0x168>)
 8004fd4:	edc3 7a00 	vstr	s15, [r3]
	accel_l = accel_r = accel_p;							//
 8004fd8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004fdc:	ee07 3a90 	vmov	s15, r3
 8004fe0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004fe4:	4b43      	ldr	r3, [pc, #268]	; (80050f4 <driveD+0x16c>)
 8004fe6:	edc3 7a00 	vstr	s15, [r3]
 8004fea:	4b43      	ldr	r3, [pc, #268]	; (80050f8 <driveD+0x170>)
 8004fec:	edc3 7a00 	vstr	s15, [r3]

	int16_t c_dist = dist - (speed_min_l*speed_min_l  - speed_0*speed_0)/(2*accel_l);			// =  - 
 8004ff0:	883b      	ldrh	r3, [r7, #0]
 8004ff2:	ee07 3a90 	vmov	s15, r3
 8004ff6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004ffa:	4b3b      	ldr	r3, [pc, #236]	; (80050e8 <driveD+0x160>)
 8004ffc:	edd3 6a00 	vldr	s13, [r3]
 8005000:	4b39      	ldr	r3, [pc, #228]	; (80050e8 <driveD+0x160>)
 8005002:	edd3 7a00 	vldr	s15, [r3]
 8005006:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800500a:	ed97 6a03 	vldr	s12, [r7, #12]
 800500e:	edd7 7a03 	vldr	s15, [r7, #12]
 8005012:	ee66 7a27 	vmul.f32	s15, s12, s15
 8005016:	ee36 6ae7 	vsub.f32	s12, s13, s15
 800501a:	4b37      	ldr	r3, [pc, #220]	; (80050f8 <driveD+0x170>)
 800501c:	edd3 7a00 	vldr	s15, [r3]
 8005020:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8005024:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8005028:	ee77 7a67 	vsub.f32	s15, s14, s15
 800502c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005030:	ee17 3a90 	vmov	r3, s15
 8005034:	817b      	strh	r3, [r7, #10]

	accel_l = accel_r = 0;
 8005036:	f04f 0300 	mov.w	r3, #0
 800503a:	4a2e      	ldr	r2, [pc, #184]	; (80050f4 <driveD+0x16c>)
 800503c:	6013      	str	r3, [r2, #0]
 800503e:	4a2e      	ldr	r2, [pc, #184]	; (80050f8 <driveD+0x170>)
 8005040:	6013      	str	r3, [r2, #0]
	if(c_dist > 0){
 8005042:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8005046:	2b00      	cmp	r3, #0
 8005048:	dd1c      	ble.n	8005084 <driveD+0xfc>
		//--------
		while((dist_l < c_dist) || (dist_r < c_dist));	//a
 800504a:	bf00      	nop
 800504c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8005050:	ee07 3a90 	vmov	s15, r3
 8005054:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005058:	4b28      	ldr	r3, [pc, #160]	; (80050fc <driveD+0x174>)
 800505a:	edd3 7a00 	vldr	s15, [r3]
 800505e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005062:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005066:	dcf1      	bgt.n	800504c <driveD+0xc4>
 8005068:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800506c:	ee07 3a90 	vmov	s15, r3
 8005070:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005074:	4b22      	ldr	r3, [pc, #136]	; (8005100 <driveD+0x178>)
 8005076:	edd3 7a00 	vldr	s15, [r3]
 800507a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800507e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005082:	dce3      	bgt.n	800504c <driveD+0xc4>
	}
	accel_l = accel_r = accel_p;
 8005084:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005088:	ee07 3a90 	vmov	s15, r3
 800508c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005090:	4b18      	ldr	r3, [pc, #96]	; (80050f4 <driveD+0x16c>)
 8005092:	edc3 7a00 	vstr	s15, [r3]
 8005096:	4b18      	ldr	r3, [pc, #96]	; (80050f8 <driveD+0x170>)
 8005098:	edc3 7a00 	vstr	s15, [r3]
	//--------
	while((dist_l < dist) || (dist_r < dist));			//a
 800509c:	bf00      	nop
 800509e:	883b      	ldrh	r3, [r7, #0]
 80050a0:	ee07 3a90 	vmov	s15, r3
 80050a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80050a8:	4b14      	ldr	r3, [pc, #80]	; (80050fc <driveD+0x174>)
 80050aa:	edd3 7a00 	vldr	s15, [r3]
 80050ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80050b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050b6:	dcf2      	bgt.n	800509e <driveD+0x116>
 80050b8:	883b      	ldrh	r3, [r7, #0]
 80050ba:	ee07 3a90 	vmov	s15, r3
 80050be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80050c2:	4b0f      	ldr	r3, [pc, #60]	; (8005100 <driveD+0x178>)
 80050c4:	edd3 7a00 	vldr	s15, [r3]
 80050c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80050cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050d0:	dce5      	bgt.n	800509e <driveD+0x116>

	drive_stop();											//
 80050d2:	f7ff fdff 	bl	8004cd4 <drive_stop>
}
 80050d6:	bf00      	nop
 80050d8:	3714      	adds	r7, #20
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd90      	pop	{r4, r7, pc}
 80050de:	bf00      	nop
 80050e0:	20000a6c 	.word	0x20000a6c
 80050e4:	20000ee8 	.word	0x20000ee8
 80050e8:	20000ad0 	.word	0x20000ad0
 80050ec:	20000224 	.word	0x20000224
 80050f0:	200006f4 	.word	0x200006f4
 80050f4:	20000a60 	.word	0x20000a60
 80050f8:	20000cd8 	.word	0x20000cd8
 80050fc:	20000f00 	.word	0x20000f00
 8005100:	20000a68 	.word	0x20000a68

08005104 <driveU>:
//driveU
// 
// 1dist  
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void driveU(uint16_t dist){
 8005104:	b480      	push	{r7}
 8005106:	b083      	sub	sp, #12
 8005108:	af00      	add	r7, sp, #0
 800510a:	4603      	mov	r3, r0
 800510c:	80fb      	strh	r3, [r7, #6]

	accel_l = accel_r = 0;									//0
 800510e:	f04f 0300 	mov.w	r3, #0
 8005112:	4a25      	ldr	r2, [pc, #148]	; (80051a8 <driveU+0xa4>)
 8005114:	6013      	str	r3, [r2, #0]
 8005116:	4a25      	ldr	r2, [pc, #148]	; (80051ac <driveU+0xa8>)
 8005118:	6013      	str	r3, [r2, #0]

	//--------
	while((dist_l < dist) || (dist_r < dist)){				//
 800511a:	e024      	b.n	8005166 <driveU+0x62>
		if(MF.FLAG.WEDGE == 1){
 800511c:	4b24      	ldr	r3, [pc, #144]	; (80051b0 <driveU+0xac>)
 800511e:	881b      	ldrh	r3, [r3, #0]
 8005120:	f3c3 23c0 	ubfx	r3, r3, #11, #1
 8005124:	b2db      	uxtb	r3, r3
 8005126:	2b01      	cmp	r3, #1
 8005128:	d11d      	bne.n	8005166 <driveU+0x62>
			if(ad_l < WALL_BASE_L-30 || ad_r < WALL_BASE_R-10){
 800512a:	4b22      	ldr	r3, [pc, #136]	; (80051b4 <driveU+0xb0>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	2b09      	cmp	r3, #9
 8005130:	d903      	bls.n	800513a <driveU+0x36>
 8005132:	4b21      	ldr	r3, [pc, #132]	; (80051b8 <driveU+0xb4>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	2b1d      	cmp	r3, #29
 8005138:	d815      	bhi.n	8005166 <driveU+0x62>
				while((dist_l < W_DIST) || (dist_r < W_DIST));	//
 800513a:	bf00      	nop
 800513c:	4b1f      	ldr	r3, [pc, #124]	; (80051bc <driveU+0xb8>)
 800513e:	edd3 7a00 	vldr	s15, [r3]
 8005142:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80051c0 <driveU+0xbc>
 8005146:	eef4 7ac7 	vcmpe.f32	s15, s14
 800514a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800514e:	d4f5      	bmi.n	800513c <driveU+0x38>
 8005150:	4b1c      	ldr	r3, [pc, #112]	; (80051c4 <driveU+0xc0>)
 8005152:	edd3 7a00 	vldr	s15, [r3]
 8005156:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80051c0 <driveU+0xbc>
 800515a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800515e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005162:	d4eb      	bmi.n	800513c <driveU+0x38>
			break;
 8005164:	e019      	b.n	800519a <driveU+0x96>
	while((dist_l < dist) || (dist_r < dist)){				//
 8005166:	88fb      	ldrh	r3, [r7, #6]
 8005168:	ee07 3a90 	vmov	s15, r3
 800516c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005170:	4b12      	ldr	r3, [pc, #72]	; (80051bc <driveU+0xb8>)
 8005172:	edd3 7a00 	vldr	s15, [r3]
 8005176:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800517a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800517e:	dccd      	bgt.n	800511c <driveU+0x18>
 8005180:	88fb      	ldrh	r3, [r7, #6]
 8005182:	ee07 3a90 	vmov	s15, r3
 8005186:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800518a:	4b0e      	ldr	r3, [pc, #56]	; (80051c4 <driveU+0xc0>)
 800518c:	edd3 7a00 	vldr	s15, [r3]
 8005190:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005194:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005198:	dcc0      	bgt.n	800511c <driveU+0x18>
			}
		}
	}
}
 800519a:	bf00      	nop
 800519c:	370c      	adds	r7, #12
 800519e:	46bd      	mov	sp, r7
 80051a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a4:	4770      	bx	lr
 80051a6:	bf00      	nop
 80051a8:	20000a60 	.word	0x20000a60
 80051ac:	20000cd8 	.word	0x20000cd8
 80051b0:	20000ee4 	.word	0x20000ee4
 80051b4:	20000a78 	.word	0x20000a78
 80051b8:	20000ee0 	.word	0x20000ee0
 80051bc:	20000f00 	.word	0x20000f00
 80051c0:	428c0000 	.word	0x428c0000
 80051c4:	20000a68 	.word	0x20000a68

080051c8 <driveC>:
//driveC
// 
// 1dist  
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void driveC(uint16_t dist){
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b082      	sub	sp, #8
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	4603      	mov	r3, r0
 80051d0:	80fb      	strh	r3, [r7, #6]

	speed_min_l = speed_min_r = 150;
 80051d2:	4b19      	ldr	r3, [pc, #100]	; (8005238 <driveC+0x70>)
 80051d4:	4a19      	ldr	r2, [pc, #100]	; (800523c <driveC+0x74>)
 80051d6:	6013      	str	r3, [r2, #0]
 80051d8:	4a19      	ldr	r2, [pc, #100]	; (8005240 <driveC+0x78>)
 80051da:	6013      	str	r3, [r2, #0]
	speed_max_l = speed_max_r = 150;
 80051dc:	4b16      	ldr	r3, [pc, #88]	; (8005238 <driveC+0x70>)
 80051de:	4a19      	ldr	r2, [pc, #100]	; (8005244 <driveC+0x7c>)
 80051e0:	6013      	str	r3, [r2, #0]
 80051e2:	4a19      	ldr	r2, [pc, #100]	; (8005248 <driveC+0x80>)
 80051e4:	6013      	str	r3, [r2, #0]
	accel_l = accel_r = 0;												//0
 80051e6:	f04f 0300 	mov.w	r3, #0
 80051ea:	4a18      	ldr	r2, [pc, #96]	; (800524c <driveC+0x84>)
 80051ec:	6013      	str	r3, [r2, #0]
 80051ee:	4a18      	ldr	r2, [pc, #96]	; (8005250 <driveC+0x88>)
 80051f0:	6013      	str	r3, [r2, #0]

	drive_start();											//
 80051f2:	f7ff fd41 	bl	8004c78 <drive_start>
//	MF.FLAG.LOG = 1;
	//========
	while((dist_l < dist) || (dist_r < dist));			//
 80051f6:	bf00      	nop
 80051f8:	88fb      	ldrh	r3, [r7, #6]
 80051fa:	ee07 3a90 	vmov	s15, r3
 80051fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005202:	4b14      	ldr	r3, [pc, #80]	; (8005254 <driveC+0x8c>)
 8005204:	edd3 7a00 	vldr	s15, [r3]
 8005208:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800520c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005210:	dcf2      	bgt.n	80051f8 <driveC+0x30>
 8005212:	88fb      	ldrh	r3, [r7, #6]
 8005214:	ee07 3a90 	vmov	s15, r3
 8005218:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800521c:	4b0e      	ldr	r3, [pc, #56]	; (8005258 <driveC+0x90>)
 800521e:	edd3 7a00 	vldr	s15, [r3]
 8005222:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005226:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800522a:	dce5      	bgt.n	80051f8 <driveC+0x30>

	drive_stop();											//
 800522c:	f7ff fd52 	bl	8004cd4 <drive_stop>
	for(int i=0; i<log_allay; i++){
		printf("r:	%d\n", get_speed_r[i]);
		HAL_Delay(5);
	}
*/
}
 8005230:	bf00      	nop
 8005232:	3708      	adds	r7, #8
 8005234:	46bd      	mov	sp, r7
 8005236:	bd80      	pop	{r7, pc}
 8005238:	43160000 	.word	0x43160000
 800523c:	20000ee8 	.word	0x20000ee8
 8005240:	20000ad0 	.word	0x20000ad0
 8005244:	20000224 	.word	0x20000224
 8005248:	200006f4 	.word	0x200006f4
 800524c:	20000a60 	.word	0x20000a60
 8005250:	20000cd8 	.word	0x20000cd8
 8005254:	20000f00 	.word	0x20000f00
 8005258:	20000a68 	.word	0x20000a68

0800525c <driveC2>:
//driveC2
// 
// 1dist  
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void driveC2(uint16_t dist){
 800525c:	b580      	push	{r7, lr}
 800525e:	b082      	sub	sp, #8
 8005260:	af00      	add	r7, sp, #0
 8005262:	4603      	mov	r3, r0
 8005264:	80fb      	strh	r3, [r7, #6]

	speed_min_l = speed_min_r = -250;
 8005266:	4b1a      	ldr	r3, [pc, #104]	; (80052d0 <driveC2+0x74>)
 8005268:	4a1a      	ldr	r2, [pc, #104]	; (80052d4 <driveC2+0x78>)
 800526a:	6013      	str	r3, [r2, #0]
 800526c:	4a1a      	ldr	r2, [pc, #104]	; (80052d8 <driveC2+0x7c>)
 800526e:	6013      	str	r3, [r2, #0]
	speed_max_l = speed_max_r = -250;
 8005270:	4b17      	ldr	r3, [pc, #92]	; (80052d0 <driveC2+0x74>)
 8005272:	4a1a      	ldr	r2, [pc, #104]	; (80052dc <driveC2+0x80>)
 8005274:	6013      	str	r3, [r2, #0]
 8005276:	4a1a      	ldr	r2, [pc, #104]	; (80052e0 <driveC2+0x84>)
 8005278:	6013      	str	r3, [r2, #0]
	accel_l = accel_r = 0;									//0
 800527a:	f04f 0300 	mov.w	r3, #0
 800527e:	4a19      	ldr	r2, [pc, #100]	; (80052e4 <driveC2+0x88>)
 8005280:	6013      	str	r3, [r2, #0]
 8005282:	4a19      	ldr	r2, [pc, #100]	; (80052e8 <driveC2+0x8c>)
 8005284:	6013      	str	r3, [r2, #0]

	drive_start();											//
 8005286:	f7ff fcf7 	bl	8004c78 <drive_start>
//	MF.FLAG.LOG = 1;
	//========
	while((dist_l > (-1*dist)) || (dist_r > (-1*dist)));	//
 800528a:	bf00      	nop
 800528c:	88fb      	ldrh	r3, [r7, #6]
 800528e:	425b      	negs	r3, r3
 8005290:	ee07 3a90 	vmov	s15, r3
 8005294:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005298:	4b14      	ldr	r3, [pc, #80]	; (80052ec <driveC2+0x90>)
 800529a:	edd3 7a00 	vldr	s15, [r3]
 800529e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80052a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052a6:	d4f1      	bmi.n	800528c <driveC2+0x30>
 80052a8:	88fb      	ldrh	r3, [r7, #6]
 80052aa:	425b      	negs	r3, r3
 80052ac:	ee07 3a90 	vmov	s15, r3
 80052b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80052b4:	4b0e      	ldr	r3, [pc, #56]	; (80052f0 <driveC2+0x94>)
 80052b6:	edd3 7a00 	vldr	s15, [r3]
 80052ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80052be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052c2:	d4e3      	bmi.n	800528c <driveC2+0x30>

	drive_stop();											//
 80052c4:	f7ff fd06 	bl	8004cd4 <drive_stop>
	for(int i=0; i<log_allay; i++){
		printf("r:	%d\n", get_speed_r[i]);
		HAL_Delay(5);
	}
*/
}
 80052c8:	bf00      	nop
 80052ca:	3708      	adds	r7, #8
 80052cc:	46bd      	mov	sp, r7
 80052ce:	bd80      	pop	{r7, pc}
 80052d0:	c37a0000 	.word	0xc37a0000
 80052d4:	20000ee8 	.word	0x20000ee8
 80052d8:	20000ad0 	.word	0x20000ad0
 80052dc:	20000224 	.word	0x20000224
 80052e0:	200006f4 	.word	0x200006f4
 80052e4:	20000a60 	.word	0x20000a60
 80052e8:	20000cd8 	.word	0x20000cd8
 80052ec:	20000f00 	.word	0x20000f00
 80052f0:	20000a68 	.word	0x20000a68

080052f4 <set_position>:
//set_position
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void set_position(){
 80052f4:	b580      	push	{r7, lr}
 80052f6:	af00      	add	r7, sp, #0

  driveC2(SETPOS_BACK);         //
 80052f8:	203c      	movs	r0, #60	; 0x3c
 80052fa:	f7ff ffaf 	bl	800525c <driveC2>
  driveC(SETPOS_SET);           //
 80052fe:	2023      	movs	r0, #35	; 0x23
 8005300:	f7ff ff62 	bl	80051c8 <driveC>
}
 8005304:	bf00      	nop
 8005306:	bd80      	pop	{r7, pc}

08005308 <start_sectionA>:
//start_sectionA
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void start_sectionA(void){
 8005308:	b580      	push	{r7, lr}
 800530a:	af00      	add	r7, sp, #0

	control_start();
 800530c:	f7ff fd0a 	bl	8004d24 <control_start>
	if(start_flag == 0){
 8005310:	4b11      	ldr	r3, [pc, #68]	; (8005358 <start_sectionA+0x50>)
 8005312:	781b      	ldrb	r3, [r3, #0]
 8005314:	b2db      	uxtb	r3, r3
 8005316:	2b00      	cmp	r3, #0
 8005318:	d108      	bne.n	800532c <start_sectionA+0x24>
		driveA(4000, SPEED_MIN, SPEED_RUN, SEC_START);					//
 800531a:	237d      	movs	r3, #125	; 0x7d
 800531c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8005320:	2164      	movs	r1, #100	; 0x64
 8005322:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8005326:	f7ff fdb9 	bl	8004e9c <driveA>
 800532a:	e007      	b.n	800533c <start_sectionA+0x34>
	}else{
		driveA(4000, SPEED_MIN, SPEED_RUN, SEC_HALF);					//
 800532c:	235a      	movs	r3, #90	; 0x5a
 800532e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8005332:	2164      	movs	r1, #100	; 0x64
 8005334:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8005338:	f7ff fdb0 	bl	8004e9c <driveA>
	}
	start_flag = 1;
 800533c:	4b06      	ldr	r3, [pc, #24]	; (8005358 <start_sectionA+0x50>)
 800533e:	2201      	movs	r2, #1
 8005340:	701a      	strb	r2, [r3, #0]
	if(MF.FLAG.SCND == 0)get_wall_info();								//
 8005342:	4b06      	ldr	r3, [pc, #24]	; (800535c <start_sectionA+0x54>)
 8005344:	881b      	ldrh	r3, [r3, #0]
 8005346:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800534a:	b2db      	uxtb	r3, r3
 800534c:	2b00      	cmp	r3, #0
 800534e:	d101      	bne.n	8005354 <start_sectionA+0x4c>
 8005350:	f006 fa2c 	bl	800b7ac <get_wall_info>
}
 8005354:	bf00      	nop
 8005356:	bd80      	pop	{r7, pc}
 8005358:	20000f04 	.word	0x20000f04
 800535c:	20000ee4 	.word	0x20000ee4

08005360 <half_sectionA>:
//half_sectionA
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void half_sectionA(void){
 8005360:	b580      	push	{r7, lr}
 8005362:	af00      	add	r7, sp, #0

	control_start();
 8005364:	f7ff fcde 	bl	8004d24 <control_start>
	driveA(4000, SPEED_MIN, SPEED_RUN, SEC_HALF);						//
 8005368:	235a      	movs	r3, #90	; 0x5a
 800536a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800536e:	2164      	movs	r1, #100	; 0x64
 8005370:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8005374:	f7ff fd92 	bl	8004e9c <driveA>
	if(MF.FLAG.SCND == 0)get_wall_info();								//
 8005378:	4b05      	ldr	r3, [pc, #20]	; (8005390 <half_sectionA+0x30>)
 800537a:	881b      	ldrh	r3, [r3, #0]
 800537c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005380:	b2db      	uxtb	r3, r3
 8005382:	2b00      	cmp	r3, #0
 8005384:	d101      	bne.n	800538a <half_sectionA+0x2a>
 8005386:	f006 fa11 	bl	800b7ac <get_wall_info>
}
 800538a:	bf00      	nop
 800538c:	bd80      	pop	{r7, pc}
 800538e:	bf00      	nop
 8005390:	20000ee4 	.word	0x20000ee4

08005394 <half_sectionD>:
//half_sectionD
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void half_sectionD(void){
 8005394:	b580      	push	{r7, lr}
 8005396:	af00      	add	r7, sp, #0

	control_start();
 8005398:	f7ff fcc4 	bl	8004d24 <control_start>
	driveD(-4000, SPEED_MIN, SPEED_RUN, SEC_HALF);						//
 800539c:	235a      	movs	r3, #90	; 0x5a
 800539e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80053a2:	2164      	movs	r1, #100	; 0x64
 80053a4:	4802      	ldr	r0, [pc, #8]	; (80053b0 <half_sectionD+0x1c>)
 80053a6:	f7ff fdef 	bl	8004f88 <driveD>
}
 80053aa:	bf00      	nop
 80053ac:	bd80      	pop	{r7, pc}
 80053ae:	bf00      	nop
 80053b0:	fffff060 	.word	0xfffff060

080053b4 <start_sectionA2>:
//start_sectionA2
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void start_sectionA2(void){
 80053b4:	b580      	push	{r7, lr}
 80053b6:	af00      	add	r7, sp, #0

	control_start();
 80053b8:	f7ff fcb4 	bl	8004d24 <control_start>
	if(start_flag == 0){
 80053bc:	4b11      	ldr	r3, [pc, #68]	; (8005404 <start_sectionA2+0x50>)
 80053be:	781b      	ldrb	r3, [r3, #0]
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d108      	bne.n	80053d8 <start_sectionA2+0x24>
		driveA(8000, SPEED_MIN, SPEED_HIGH, SEC_START);					//
 80053c6:	237d      	movs	r3, #125	; 0x7d
 80053c8:	f44f 7248 	mov.w	r2, #800	; 0x320
 80053cc:	2164      	movs	r1, #100	; 0x64
 80053ce:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 80053d2:	f7ff fd63 	bl	8004e9c <driveA>
 80053d6:	e007      	b.n	80053e8 <start_sectionA2+0x34>
	}else{
		driveA(8000, SPEED_MIN, SPEED_HIGH, SEC_HALF);					//
 80053d8:	235a      	movs	r3, #90	; 0x5a
 80053da:	f44f 7248 	mov.w	r2, #800	; 0x320
 80053de:	2164      	movs	r1, #100	; 0x64
 80053e0:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 80053e4:	f7ff fd5a 	bl	8004e9c <driveA>
	}
	start_flag = 1;
 80053e8:	4b06      	ldr	r3, [pc, #24]	; (8005404 <start_sectionA2+0x50>)
 80053ea:	2201      	movs	r2, #1
 80053ec:	701a      	strb	r2, [r3, #0]
	if(MF.FLAG.SCND == 0)get_wall_info();								//
 80053ee:	4b06      	ldr	r3, [pc, #24]	; (8005408 <start_sectionA2+0x54>)
 80053f0:	881b      	ldrh	r3, [r3, #0]
 80053f2:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80053f6:	b2db      	uxtb	r3, r3
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d101      	bne.n	8005400 <start_sectionA2+0x4c>
 80053fc:	f006 f9d6 	bl	800b7ac <get_wall_info>
}
 8005400:	bf00      	nop
 8005402:	bd80      	pop	{r7, pc}
 8005404:	20000f04 	.word	0x20000f04
 8005408:	20000ee4 	.word	0x20000ee4

0800540c <half_sectionA2>:
//half_sectionA2
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void half_sectionA2(void){
 800540c:	b580      	push	{r7, lr}
 800540e:	af00      	add	r7, sp, #0
	full_led_write(1);
 8005410:	2001      	movs	r0, #1
 8005412:	f006 fa3f 	bl	800b894 <full_led_write>
	control_start();
 8005416:	f7ff fc85 	bl	8004d24 <control_start>
	driveA(8000, SPEED_MIN, SPEED_HIGH, SEC_HALF);						//
 800541a:	235a      	movs	r3, #90	; 0x5a
 800541c:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005420:	2164      	movs	r1, #100	; 0x64
 8005422:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8005426:	f7ff fd39 	bl	8004e9c <driveA>
	if(MF.FLAG.SCND == 0)get_wall_info();								//
 800542a:	4b05      	ldr	r3, [pc, #20]	; (8005440 <half_sectionA2+0x34>)
 800542c:	881b      	ldrh	r3, [r3, #0]
 800542e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005432:	b2db      	uxtb	r3, r3
 8005434:	2b00      	cmp	r3, #0
 8005436:	d101      	bne.n	800543c <half_sectionA2+0x30>
 8005438:	f006 f9b8 	bl	800b7ac <get_wall_info>
}
 800543c:	bf00      	nop
 800543e:	bd80      	pop	{r7, pc}
 8005440:	20000ee4 	.word	0x20000ee4

08005444 <half_sectionD2>:
//half_sectionD2
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void half_sectionD2(void){
 8005444:	b580      	push	{r7, lr}
 8005446:	af00      	add	r7, sp, #0
	full_led_write(3);
 8005448:	2003      	movs	r0, #3
 800544a:	f006 fa23 	bl	800b894 <full_led_write>
	control_start();
 800544e:	f7ff fc69 	bl	8004d24 <control_start>
	driveD(-8000, SPEED_MIN, SPEED_HIGH, SEC_HALF);						//
 8005452:	235a      	movs	r3, #90	; 0x5a
 8005454:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005458:	2164      	movs	r1, #100	; 0x64
 800545a:	4802      	ldr	r0, [pc, #8]	; (8005464 <half_sectionD2+0x20>)
 800545c:	f7ff fd94 	bl	8004f88 <driveD>
}
 8005460:	bf00      	nop
 8005462:	bd80      	pop	{r7, pc}
 8005464:	ffffe0c0 	.word	0xffffe0c0

08005468 <one_section>:
//one_section
// 1
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void one_section(void){
 8005468:	b580      	push	{r7, lr}
 800546a:	af00      	add	r7, sp, #0

	half_sectionA();													//
 800546c:	f7ff ff78 	bl	8005360 <half_sectionA>
	half_sectionD();													//
 8005470:	f7ff ff90 	bl	8005394 <half_sectionD>
}
 8005474:	bf00      	nop
 8005476:	bd80      	pop	{r7, pc}

08005478 <one_sectionA>:
//one_sectionA
// 1
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void one_sectionA(void){
 8005478:	b580      	push	{r7, lr}
 800547a:	af00      	add	r7, sp, #0
	full_led_write(4);
 800547c:	2004      	movs	r0, #4
 800547e:	f006 fa09 	bl	800b894 <full_led_write>
	control_start();
 8005482:	f7ff fc4f 	bl	8004d24 <control_start>
	driveA(accel_hs, SPEED_RUN, speed_max_hs, SEC_HALF*2);				//1
 8005486:	4b0c      	ldr	r3, [pc, #48]	; (80054b8 <one_sectionA+0x40>)
 8005488:	881b      	ldrh	r3, [r3, #0]
 800548a:	b21b      	sxth	r3, r3
 800548c:	b298      	uxth	r0, r3
 800548e:	4b0b      	ldr	r3, [pc, #44]	; (80054bc <one_sectionA+0x44>)
 8005490:	881b      	ldrh	r3, [r3, #0]
 8005492:	b21b      	sxth	r3, r3
 8005494:	b29a      	uxth	r2, r3
 8005496:	23b4      	movs	r3, #180	; 0xb4
 8005498:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800549c:	f7ff fcfe 	bl	8004e9c <driveA>
	if(MF.FLAG.SCND == 0)get_wall_info();								//
 80054a0:	4b07      	ldr	r3, [pc, #28]	; (80054c0 <one_sectionA+0x48>)
 80054a2:	881b      	ldrh	r3, [r3, #0]
 80054a4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80054a8:	b2db      	uxtb	r3, r3
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d101      	bne.n	80054b2 <one_sectionA+0x3a>
 80054ae:	f006 f97d 	bl	800b7ac <get_wall_info>
}
 80054b2:	bf00      	nop
 80054b4:	bd80      	pop	{r7, pc}
 80054b6:	bf00      	nop
 80054b8:	200003d0 	.word	0x200003d0
 80054bc:	20000ef8 	.word	0x20000ef8
 80054c0:	20000ee4 	.word	0x20000ee4

080054c4 <one_sectionD>:
//one_sectionD
// 1
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void one_sectionD(void){
 80054c4:	b580      	push	{r7, lr}
 80054c6:	af00      	add	r7, sp, #0
	full_led_write(2);
 80054c8:	2002      	movs	r0, #2
 80054ca:	f006 f9e3 	bl	800b894 <full_led_write>
	control_start();
 80054ce:	f7ff fc29 	bl	8004d24 <control_start>
	driveD(-1*accel_hs, SPEED_RUN, speed_max_hs, SEC_HALF*2);			//1
 80054d2:	4b0d      	ldr	r3, [pc, #52]	; (8005508 <one_sectionD+0x44>)
 80054d4:	881b      	ldrh	r3, [r3, #0]
 80054d6:	b21b      	sxth	r3, r3
 80054d8:	b29b      	uxth	r3, r3
 80054da:	425b      	negs	r3, r3
 80054dc:	b29b      	uxth	r3, r3
 80054de:	b218      	sxth	r0, r3
 80054e0:	4b0a      	ldr	r3, [pc, #40]	; (800550c <one_sectionD+0x48>)
 80054e2:	881b      	ldrh	r3, [r3, #0]
 80054e4:	b21b      	sxth	r3, r3
 80054e6:	b29a      	uxth	r2, r3
 80054e8:	23b4      	movs	r3, #180	; 0xb4
 80054ea:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80054ee:	f7ff fd4b 	bl	8004f88 <driveD>
	if(MF.FLAG.SCND == 0)get_wall_info();								//
 80054f2:	4b07      	ldr	r3, [pc, #28]	; (8005510 <one_sectionD+0x4c>)
 80054f4:	881b      	ldrh	r3, [r3, #0]
 80054f6:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80054fa:	b2db      	uxtb	r3, r3
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d101      	bne.n	8005504 <one_sectionD+0x40>
 8005500:	f006 f954 	bl	800b7ac <get_wall_info>
}
 8005504:	bf00      	nop
 8005506:	bd80      	pop	{r7, pc}
 8005508:	200003d0 	.word	0x200003d0
 800550c:	20000ef8 	.word	0x20000ef8
 8005510:	20000ee4 	.word	0x20000ee4

08005514 <one_sectionU>:
//one_sectionU
// 1
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void one_sectionU(void){
 8005514:	b580      	push	{r7, lr}
 8005516:	af00      	add	r7, sp, #0
	full_led_write(7);
 8005518:	2007      	movs	r0, #7
 800551a:	f006 f9bb 	bl	800b894 <full_led_write>
	control_start();
 800551e:	f7ff fc01 	bl	8004d24 <control_start>
	driveU(SEC_HALF*2);													//1
 8005522:	20b4      	movs	r0, #180	; 0xb4
 8005524:	f7ff fdee 	bl	8005104 <driveU>
	if(MF.FLAG.SCND == 0)get_wall_info();								//
 8005528:	4b05      	ldr	r3, [pc, #20]	; (8005540 <one_sectionU+0x2c>)
 800552a:	881b      	ldrh	r3, [r3, #0]
 800552c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005530:	b2db      	uxtb	r3, r3
 8005532:	2b00      	cmp	r3, #0
 8005534:	d101      	bne.n	800553a <one_sectionU+0x26>
 8005536:	f006 f939 	bl	800b7ac <get_wall_info>
}
 800553a:	bf00      	nop
 800553c:	bd80      	pop	{r7, pc}
 800553e:	bf00      	nop
 8005540:	20000ee4 	.word	0x20000ee4
 8005544:	00000000 	.word	0x00000000

08005548 <rotate_R90>:
//rotate_R90
// 90
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void rotate_R90(void){
 8005548:	b598      	push	{r3, r4, r7, lr}
 800554a:	af00      	add	r7, sp, #0
	target_omega_z = 800;
 800554c:	4b4e      	ldr	r3, [pc, #312]	; (8005688 <rotate_R90+0x140>)
 800554e:	4a4f      	ldr	r2, [pc, #316]	; (800568c <rotate_R90+0x144>)
 8005550:	601a      	str	r2, [r3, #0]
	accel_l = 3000;
 8005552:	4b4f      	ldr	r3, [pc, #316]	; (8005690 <rotate_R90+0x148>)
 8005554:	4a4f      	ldr	r2, [pc, #316]	; (8005694 <rotate_R90+0x14c>)
 8005556:	601a      	str	r2, [r3, #0]
	accel_r = -3000;
 8005558:	4b4f      	ldr	r3, [pc, #316]	; (8005698 <rotate_R90+0x150>)
 800555a:	4a50      	ldr	r2, [pc, #320]	; (800569c <rotate_R90+0x154>)
 800555c:	601a      	str	r2, [r3, #0]
	speed_max_l = target_omega_z/180*M_PI * TREAD/2;
 800555e:	4b4a      	ldr	r3, [pc, #296]	; (8005688 <rotate_R90+0x140>)
 8005560:	edd3 7a00 	vldr	s15, [r3]
 8005564:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 80056a0 <rotate_R90+0x158>
 8005568:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800556c:	ee16 0a90 	vmov	r0, s13
 8005570:	f7fa ffe2 	bl	8000538 <__aeabi_f2d>
 8005574:	a342      	add	r3, pc, #264	; (adr r3, 8005680 <rotate_R90+0x138>)
 8005576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800557a:	f7fb f835 	bl	80005e8 <__aeabi_dmul>
 800557e:	4603      	mov	r3, r0
 8005580:	460c      	mov	r4, r1
 8005582:	4618      	mov	r0, r3
 8005584:	4621      	mov	r1, r4
 8005586:	f04f 0200 	mov.w	r2, #0
 800558a:	4b46      	ldr	r3, [pc, #280]	; (80056a4 <rotate_R90+0x15c>)
 800558c:	f7fb f82c 	bl	80005e8 <__aeabi_dmul>
 8005590:	4603      	mov	r3, r0
 8005592:	460c      	mov	r4, r1
 8005594:	4618      	mov	r0, r3
 8005596:	4621      	mov	r1, r4
 8005598:	f04f 0200 	mov.w	r2, #0
 800559c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80055a0:	f7fb f94c 	bl	800083c <__aeabi_ddiv>
 80055a4:	4603      	mov	r3, r0
 80055a6:	460c      	mov	r4, r1
 80055a8:	4618      	mov	r0, r3
 80055aa:	4621      	mov	r1, r4
 80055ac:	f7fb facc 	bl	8000b48 <__aeabi_d2f>
 80055b0:	4602      	mov	r2, r0
 80055b2:	4b3d      	ldr	r3, [pc, #244]	; (80056a8 <rotate_R90+0x160>)
 80055b4:	601a      	str	r2, [r3, #0]
	speed_min_r = -1*target_omega_z/180*M_PI * TREAD/2;
 80055b6:	4b34      	ldr	r3, [pc, #208]	; (8005688 <rotate_R90+0x140>)
 80055b8:	edd3 7a00 	vldr	s15, [r3]
 80055bc:	eef1 7a67 	vneg.f32	s15, s15
 80055c0:	ed9f 7a37 	vldr	s14, [pc, #220]	; 80056a0 <rotate_R90+0x158>
 80055c4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80055c8:	ee16 0a90 	vmov	r0, s13
 80055cc:	f7fa ffb4 	bl	8000538 <__aeabi_f2d>
 80055d0:	a32b      	add	r3, pc, #172	; (adr r3, 8005680 <rotate_R90+0x138>)
 80055d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055d6:	f7fb f807 	bl	80005e8 <__aeabi_dmul>
 80055da:	4603      	mov	r3, r0
 80055dc:	460c      	mov	r4, r1
 80055de:	4618      	mov	r0, r3
 80055e0:	4621      	mov	r1, r4
 80055e2:	f04f 0200 	mov.w	r2, #0
 80055e6:	4b2f      	ldr	r3, [pc, #188]	; (80056a4 <rotate_R90+0x15c>)
 80055e8:	f7fa fffe 	bl	80005e8 <__aeabi_dmul>
 80055ec:	4603      	mov	r3, r0
 80055ee:	460c      	mov	r4, r1
 80055f0:	4618      	mov	r0, r3
 80055f2:	4621      	mov	r1, r4
 80055f4:	f04f 0200 	mov.w	r2, #0
 80055f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80055fc:	f7fb f91e 	bl	800083c <__aeabi_ddiv>
 8005600:	4603      	mov	r3, r0
 8005602:	460c      	mov	r4, r1
 8005604:	4618      	mov	r0, r3
 8005606:	4621      	mov	r1, r4
 8005608:	f7fb fa9e 	bl	8000b48 <__aeabi_d2f>
 800560c:	4602      	mov	r2, r0
 800560e:	4b27      	ldr	r3, [pc, #156]	; (80056ac <rotate_R90+0x164>)
 8005610:	601a      	str	r2, [r3, #0]

	drive_start();											//
 8005612:	f7ff fb31 	bl	8004c78 <drive_start>
	control_stop();
 8005616:	f7ff fb99 	bl	8004d4c <control_stop>
	while(degree_z > target_degree_z-80);
 800561a:	bf00      	nop
 800561c:	4b24      	ldr	r3, [pc, #144]	; (80056b0 <rotate_R90+0x168>)
 800561e:	edd3 7a00 	vldr	s15, [r3]
 8005622:	ed9f 7a24 	vldr	s14, [pc, #144]	; 80056b4 <rotate_R90+0x16c>
 8005626:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800562a:	4b23      	ldr	r3, [pc, #140]	; (80056b8 <rotate_R90+0x170>)
 800562c:	edd3 7a00 	vldr	s15, [r3]
 8005630:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005634:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005638:	d4f0      	bmi.n	800561c <rotate_R90+0xd4>

	accel_l = -30000;
 800563a:	4b15      	ldr	r3, [pc, #84]	; (8005690 <rotate_R90+0x148>)
 800563c:	4a1f      	ldr	r2, [pc, #124]	; (80056bc <rotate_R90+0x174>)
 800563e:	601a      	str	r2, [r3, #0]
	accel_r = 30000;
 8005640:	4b15      	ldr	r3, [pc, #84]	; (8005698 <rotate_R90+0x150>)
 8005642:	4a1f      	ldr	r2, [pc, #124]	; (80056c0 <rotate_R90+0x178>)
 8005644:	601a      	str	r2, [r3, #0]
	speed_min_l = 100;
 8005646:	4b1f      	ldr	r3, [pc, #124]	; (80056c4 <rotate_R90+0x17c>)
 8005648:	4a1f      	ldr	r2, [pc, #124]	; (80056c8 <rotate_R90+0x180>)
 800564a:	601a      	str	r2, [r3, #0]
	speed_max_r = -100;
 800564c:	4b1f      	ldr	r3, [pc, #124]	; (80056cc <rotate_R90+0x184>)
 800564e:	4a20      	ldr	r2, [pc, #128]	; (80056d0 <rotate_R90+0x188>)
 8005650:	601a      	str	r2, [r3, #0]

	while(degree_z > target_degree_z-90);
 8005652:	bf00      	nop
 8005654:	4b16      	ldr	r3, [pc, #88]	; (80056b0 <rotate_R90+0x168>)
 8005656:	edd3 7a00 	vldr	s15, [r3]
 800565a:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80056d4 <rotate_R90+0x18c>
 800565e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8005662:	4b15      	ldr	r3, [pc, #84]	; (80056b8 <rotate_R90+0x170>)
 8005664:	edd3 7a00 	vldr	s15, [r3]
 8005668:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800566c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005670:	d4f0      	bmi.n	8005654 <rotate_R90+0x10c>

	turn_dir(DIR_TURN_R90);									//&90
 8005672:	2001      	movs	r0, #1
 8005674:	f005 f82c 	bl	800a6d0 <turn_dir>
	drive_stop();
 8005678:	f7ff fb2c 	bl	8004cd4 <drive_stop>
}
 800567c:	bf00      	nop
 800567e:	bd98      	pop	{r3, r4, r7, pc}
 8005680:	54442d18 	.word	0x54442d18
 8005684:	400921fb 	.word	0x400921fb
 8005688:	20000228 	.word	0x20000228
 800568c:	44480000 	.word	0x44480000
 8005690:	20000cd8 	.word	0x20000cd8
 8005694:	453b8000 	.word	0x453b8000
 8005698:	20000a60 	.word	0x20000a60
 800569c:	c53b8000 	.word	0xc53b8000
 80056a0:	43340000 	.word	0x43340000
 80056a4:	40508000 	.word	0x40508000
 80056a8:	200006f4 	.word	0x200006f4
 80056ac:	20000ee8 	.word	0x20000ee8
 80056b0:	20000b78 	.word	0x20000b78
 80056b4:	42a00000 	.word	0x42a00000
 80056b8:	20000ad8 	.word	0x20000ad8
 80056bc:	c6ea6000 	.word	0xc6ea6000
 80056c0:	46ea6000 	.word	0x46ea6000
 80056c4:	20000ad0 	.word	0x20000ad0
 80056c8:	42c80000 	.word	0x42c80000
 80056cc:	20000224 	.word	0x20000224
 80056d0:	c2c80000 	.word	0xc2c80000
 80056d4:	42b40000 	.word	0x42b40000

080056d8 <rotate_L90>:
//rotate_L90
// 90
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void rotate_L90(void){
 80056d8:	b598      	push	{r3, r4, r7, lr}
 80056da:	af00      	add	r7, sp, #0
	target_omega_z = 800;
 80056dc:	4b4e      	ldr	r3, [pc, #312]	; (8005818 <rotate_L90+0x140>)
 80056de:	4a4f      	ldr	r2, [pc, #316]	; (800581c <rotate_L90+0x144>)
 80056e0:	601a      	str	r2, [r3, #0]
	accel_l = -3000;
 80056e2:	4b4f      	ldr	r3, [pc, #316]	; (8005820 <rotate_L90+0x148>)
 80056e4:	4a4f      	ldr	r2, [pc, #316]	; (8005824 <rotate_L90+0x14c>)
 80056e6:	601a      	str	r2, [r3, #0]
	accel_r = 3000;
 80056e8:	4b4f      	ldr	r3, [pc, #316]	; (8005828 <rotate_L90+0x150>)
 80056ea:	4a50      	ldr	r2, [pc, #320]	; (800582c <rotate_L90+0x154>)
 80056ec:	601a      	str	r2, [r3, #0]
	speed_min_l = -1*target_omega_z/180*M_PI * TREAD/2;
 80056ee:	4b4a      	ldr	r3, [pc, #296]	; (8005818 <rotate_L90+0x140>)
 80056f0:	edd3 7a00 	vldr	s15, [r3]
 80056f4:	eef1 7a67 	vneg.f32	s15, s15
 80056f8:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8005830 <rotate_L90+0x158>
 80056fc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005700:	ee16 0a90 	vmov	r0, s13
 8005704:	f7fa ff18 	bl	8000538 <__aeabi_f2d>
 8005708:	a341      	add	r3, pc, #260	; (adr r3, 8005810 <rotate_L90+0x138>)
 800570a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800570e:	f7fa ff6b 	bl	80005e8 <__aeabi_dmul>
 8005712:	4603      	mov	r3, r0
 8005714:	460c      	mov	r4, r1
 8005716:	4618      	mov	r0, r3
 8005718:	4621      	mov	r1, r4
 800571a:	f04f 0200 	mov.w	r2, #0
 800571e:	4b45      	ldr	r3, [pc, #276]	; (8005834 <rotate_L90+0x15c>)
 8005720:	f7fa ff62 	bl	80005e8 <__aeabi_dmul>
 8005724:	4603      	mov	r3, r0
 8005726:	460c      	mov	r4, r1
 8005728:	4618      	mov	r0, r3
 800572a:	4621      	mov	r1, r4
 800572c:	f04f 0200 	mov.w	r2, #0
 8005730:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005734:	f7fb f882 	bl	800083c <__aeabi_ddiv>
 8005738:	4603      	mov	r3, r0
 800573a:	460c      	mov	r4, r1
 800573c:	4618      	mov	r0, r3
 800573e:	4621      	mov	r1, r4
 8005740:	f7fb fa02 	bl	8000b48 <__aeabi_d2f>
 8005744:	4602      	mov	r2, r0
 8005746:	4b3c      	ldr	r3, [pc, #240]	; (8005838 <rotate_L90+0x160>)
 8005748:	601a      	str	r2, [r3, #0]
	speed_max_r = target_omega_z/180*M_PI * TREAD/2;
 800574a:	4b33      	ldr	r3, [pc, #204]	; (8005818 <rotate_L90+0x140>)
 800574c:	edd3 7a00 	vldr	s15, [r3]
 8005750:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8005830 <rotate_L90+0x158>
 8005754:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005758:	ee16 0a90 	vmov	r0, s13
 800575c:	f7fa feec 	bl	8000538 <__aeabi_f2d>
 8005760:	a32b      	add	r3, pc, #172	; (adr r3, 8005810 <rotate_L90+0x138>)
 8005762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005766:	f7fa ff3f 	bl	80005e8 <__aeabi_dmul>
 800576a:	4603      	mov	r3, r0
 800576c:	460c      	mov	r4, r1
 800576e:	4618      	mov	r0, r3
 8005770:	4621      	mov	r1, r4
 8005772:	f04f 0200 	mov.w	r2, #0
 8005776:	4b2f      	ldr	r3, [pc, #188]	; (8005834 <rotate_L90+0x15c>)
 8005778:	f7fa ff36 	bl	80005e8 <__aeabi_dmul>
 800577c:	4603      	mov	r3, r0
 800577e:	460c      	mov	r4, r1
 8005780:	4618      	mov	r0, r3
 8005782:	4621      	mov	r1, r4
 8005784:	f04f 0200 	mov.w	r2, #0
 8005788:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800578c:	f7fb f856 	bl	800083c <__aeabi_ddiv>
 8005790:	4603      	mov	r3, r0
 8005792:	460c      	mov	r4, r1
 8005794:	4618      	mov	r0, r3
 8005796:	4621      	mov	r1, r4
 8005798:	f7fb f9d6 	bl	8000b48 <__aeabi_d2f>
 800579c:	4602      	mov	r2, r0
 800579e:	4b27      	ldr	r3, [pc, #156]	; (800583c <rotate_L90+0x164>)
 80057a0:	601a      	str	r2, [r3, #0]

	drive_start();											//
 80057a2:	f7ff fa69 	bl	8004c78 <drive_start>
	control_stop();
 80057a6:	f7ff fad1 	bl	8004d4c <control_stop>
	while(degree_z < target_degree_z+80);
 80057aa:	bf00      	nop
 80057ac:	4b24      	ldr	r3, [pc, #144]	; (8005840 <rotate_L90+0x168>)
 80057ae:	edd3 7a00 	vldr	s15, [r3]
 80057b2:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8005844 <rotate_L90+0x16c>
 80057b6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80057ba:	4b23      	ldr	r3, [pc, #140]	; (8005848 <rotate_L90+0x170>)
 80057bc:	edd3 7a00 	vldr	s15, [r3]
 80057c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80057c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057c8:	dcf0      	bgt.n	80057ac <rotate_L90+0xd4>

	accel_l = 30000;
 80057ca:	4b15      	ldr	r3, [pc, #84]	; (8005820 <rotate_L90+0x148>)
 80057cc:	4a1f      	ldr	r2, [pc, #124]	; (800584c <rotate_L90+0x174>)
 80057ce:	601a      	str	r2, [r3, #0]
	accel_r = -30000;
 80057d0:	4b15      	ldr	r3, [pc, #84]	; (8005828 <rotate_L90+0x150>)
 80057d2:	4a1f      	ldr	r2, [pc, #124]	; (8005850 <rotate_L90+0x178>)
 80057d4:	601a      	str	r2, [r3, #0]
	speed_max_l = -100;
 80057d6:	4b1f      	ldr	r3, [pc, #124]	; (8005854 <rotate_L90+0x17c>)
 80057d8:	4a1f      	ldr	r2, [pc, #124]	; (8005858 <rotate_L90+0x180>)
 80057da:	601a      	str	r2, [r3, #0]
	speed_min_r = 100;
 80057dc:	4b1f      	ldr	r3, [pc, #124]	; (800585c <rotate_L90+0x184>)
 80057de:	4a20      	ldr	r2, [pc, #128]	; (8005860 <rotate_L90+0x188>)
 80057e0:	601a      	str	r2, [r3, #0]

	while(degree_z < target_degree_z+90);
 80057e2:	bf00      	nop
 80057e4:	4b16      	ldr	r3, [pc, #88]	; (8005840 <rotate_L90+0x168>)
 80057e6:	edd3 7a00 	vldr	s15, [r3]
 80057ea:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8005864 <rotate_L90+0x18c>
 80057ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 80057f2:	4b15      	ldr	r3, [pc, #84]	; (8005848 <rotate_L90+0x170>)
 80057f4:	edd3 7a00 	vldr	s15, [r3]
 80057f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80057fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005800:	dcf0      	bgt.n	80057e4 <rotate_L90+0x10c>

	turn_dir(DIR_TURN_L90);									//&90
 8005802:	20ff      	movs	r0, #255	; 0xff
 8005804:	f004 ff64 	bl	800a6d0 <turn_dir>
	drive_stop();
 8005808:	f7ff fa64 	bl	8004cd4 <drive_stop>
}
 800580c:	bf00      	nop
 800580e:	bd98      	pop	{r3, r4, r7, pc}
 8005810:	54442d18 	.word	0x54442d18
 8005814:	400921fb 	.word	0x400921fb
 8005818:	20000228 	.word	0x20000228
 800581c:	44480000 	.word	0x44480000
 8005820:	20000cd8 	.word	0x20000cd8
 8005824:	c53b8000 	.word	0xc53b8000
 8005828:	20000a60 	.word	0x20000a60
 800582c:	453b8000 	.word	0x453b8000
 8005830:	43340000 	.word	0x43340000
 8005834:	40508000 	.word	0x40508000
 8005838:	20000ad0 	.word	0x20000ad0
 800583c:	20000224 	.word	0x20000224
 8005840:	20000b78 	.word	0x20000b78
 8005844:	42a00000 	.word	0x42a00000
 8005848:	20000ad8 	.word	0x20000ad8
 800584c:	46ea6000 	.word	0x46ea6000
 8005850:	c6ea6000 	.word	0xc6ea6000
 8005854:	200006f4 	.word	0x200006f4
 8005858:	c2c80000 	.word	0xc2c80000
 800585c:	20000ee8 	.word	0x20000ee8
 8005860:	42c80000 	.word	0x42c80000
 8005864:	42b40000 	.word	0x42b40000

08005868 <rotate_180>:
//rotate_180
// 180
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void rotate_180(void){
 8005868:	b598      	push	{r3, r4, r7, lr}
 800586a:	af00      	add	r7, sp, #0
	target_omega_z = 800;
 800586c:	4b4e      	ldr	r3, [pc, #312]	; (80059a8 <rotate_180+0x140>)
 800586e:	4a4f      	ldr	r2, [pc, #316]	; (80059ac <rotate_180+0x144>)
 8005870:	601a      	str	r2, [r3, #0]
	accel_l = 3000;
 8005872:	4b4f      	ldr	r3, [pc, #316]	; (80059b0 <rotate_180+0x148>)
 8005874:	4a4f      	ldr	r2, [pc, #316]	; (80059b4 <rotate_180+0x14c>)
 8005876:	601a      	str	r2, [r3, #0]
	accel_r = -3000;
 8005878:	4b4f      	ldr	r3, [pc, #316]	; (80059b8 <rotate_180+0x150>)
 800587a:	4a50      	ldr	r2, [pc, #320]	; (80059bc <rotate_180+0x154>)
 800587c:	601a      	str	r2, [r3, #0]
	speed_max_l = target_omega_z/180*M_PI * TREAD/2;
 800587e:	4b4a      	ldr	r3, [pc, #296]	; (80059a8 <rotate_180+0x140>)
 8005880:	edd3 7a00 	vldr	s15, [r3]
 8005884:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 80059c0 <rotate_180+0x158>
 8005888:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800588c:	ee16 0a90 	vmov	r0, s13
 8005890:	f7fa fe52 	bl	8000538 <__aeabi_f2d>
 8005894:	a342      	add	r3, pc, #264	; (adr r3, 80059a0 <rotate_180+0x138>)
 8005896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800589a:	f7fa fea5 	bl	80005e8 <__aeabi_dmul>
 800589e:	4603      	mov	r3, r0
 80058a0:	460c      	mov	r4, r1
 80058a2:	4618      	mov	r0, r3
 80058a4:	4621      	mov	r1, r4
 80058a6:	f04f 0200 	mov.w	r2, #0
 80058aa:	4b46      	ldr	r3, [pc, #280]	; (80059c4 <rotate_180+0x15c>)
 80058ac:	f7fa fe9c 	bl	80005e8 <__aeabi_dmul>
 80058b0:	4603      	mov	r3, r0
 80058b2:	460c      	mov	r4, r1
 80058b4:	4618      	mov	r0, r3
 80058b6:	4621      	mov	r1, r4
 80058b8:	f04f 0200 	mov.w	r2, #0
 80058bc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80058c0:	f7fa ffbc 	bl	800083c <__aeabi_ddiv>
 80058c4:	4603      	mov	r3, r0
 80058c6:	460c      	mov	r4, r1
 80058c8:	4618      	mov	r0, r3
 80058ca:	4621      	mov	r1, r4
 80058cc:	f7fb f93c 	bl	8000b48 <__aeabi_d2f>
 80058d0:	4602      	mov	r2, r0
 80058d2:	4b3d      	ldr	r3, [pc, #244]	; (80059c8 <rotate_180+0x160>)
 80058d4:	601a      	str	r2, [r3, #0]
	speed_min_r = -1*target_omega_z/180*M_PI * TREAD/2;
 80058d6:	4b34      	ldr	r3, [pc, #208]	; (80059a8 <rotate_180+0x140>)
 80058d8:	edd3 7a00 	vldr	s15, [r3]
 80058dc:	eef1 7a67 	vneg.f32	s15, s15
 80058e0:	ed9f 7a37 	vldr	s14, [pc, #220]	; 80059c0 <rotate_180+0x158>
 80058e4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80058e8:	ee16 0a90 	vmov	r0, s13
 80058ec:	f7fa fe24 	bl	8000538 <__aeabi_f2d>
 80058f0:	a32b      	add	r3, pc, #172	; (adr r3, 80059a0 <rotate_180+0x138>)
 80058f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058f6:	f7fa fe77 	bl	80005e8 <__aeabi_dmul>
 80058fa:	4603      	mov	r3, r0
 80058fc:	460c      	mov	r4, r1
 80058fe:	4618      	mov	r0, r3
 8005900:	4621      	mov	r1, r4
 8005902:	f04f 0200 	mov.w	r2, #0
 8005906:	4b2f      	ldr	r3, [pc, #188]	; (80059c4 <rotate_180+0x15c>)
 8005908:	f7fa fe6e 	bl	80005e8 <__aeabi_dmul>
 800590c:	4603      	mov	r3, r0
 800590e:	460c      	mov	r4, r1
 8005910:	4618      	mov	r0, r3
 8005912:	4621      	mov	r1, r4
 8005914:	f04f 0200 	mov.w	r2, #0
 8005918:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800591c:	f7fa ff8e 	bl	800083c <__aeabi_ddiv>
 8005920:	4603      	mov	r3, r0
 8005922:	460c      	mov	r4, r1
 8005924:	4618      	mov	r0, r3
 8005926:	4621      	mov	r1, r4
 8005928:	f7fb f90e 	bl	8000b48 <__aeabi_d2f>
 800592c:	4602      	mov	r2, r0
 800592e:	4b27      	ldr	r3, [pc, #156]	; (80059cc <rotate_180+0x164>)
 8005930:	601a      	str	r2, [r3, #0]

	drive_start();											//
 8005932:	f7ff f9a1 	bl	8004c78 <drive_start>
	control_stop();
 8005936:	f7ff fa09 	bl	8004d4c <control_stop>
	while(degree_z > target_degree_z-170);
 800593a:	bf00      	nop
 800593c:	4b24      	ldr	r3, [pc, #144]	; (80059d0 <rotate_180+0x168>)
 800593e:	edd3 7a00 	vldr	s15, [r3]
 8005942:	ed9f 7a24 	vldr	s14, [pc, #144]	; 80059d4 <rotate_180+0x16c>
 8005946:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800594a:	4b23      	ldr	r3, [pc, #140]	; (80059d8 <rotate_180+0x170>)
 800594c:	edd3 7a00 	vldr	s15, [r3]
 8005950:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005954:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005958:	d4f0      	bmi.n	800593c <rotate_180+0xd4>

	accel_l = -30000;
 800595a:	4b15      	ldr	r3, [pc, #84]	; (80059b0 <rotate_180+0x148>)
 800595c:	4a1f      	ldr	r2, [pc, #124]	; (80059dc <rotate_180+0x174>)
 800595e:	601a      	str	r2, [r3, #0]
	accel_r = 30000;
 8005960:	4b15      	ldr	r3, [pc, #84]	; (80059b8 <rotate_180+0x150>)
 8005962:	4a1f      	ldr	r2, [pc, #124]	; (80059e0 <rotate_180+0x178>)
 8005964:	601a      	str	r2, [r3, #0]
	speed_min_l = 100;
 8005966:	4b1f      	ldr	r3, [pc, #124]	; (80059e4 <rotate_180+0x17c>)
 8005968:	4a1f      	ldr	r2, [pc, #124]	; (80059e8 <rotate_180+0x180>)
 800596a:	601a      	str	r2, [r3, #0]
	speed_max_r = -100;
 800596c:	4b1f      	ldr	r3, [pc, #124]	; (80059ec <rotate_180+0x184>)
 800596e:	4a20      	ldr	r2, [pc, #128]	; (80059f0 <rotate_180+0x188>)
 8005970:	601a      	str	r2, [r3, #0]

	while(degree_z > target_degree_z-180);
 8005972:	bf00      	nop
 8005974:	4b16      	ldr	r3, [pc, #88]	; (80059d0 <rotate_180+0x168>)
 8005976:	edd3 7a00 	vldr	s15, [r3]
 800597a:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80059c0 <rotate_180+0x158>
 800597e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8005982:	4b15      	ldr	r3, [pc, #84]	; (80059d8 <rotate_180+0x170>)
 8005984:	edd3 7a00 	vldr	s15, [r3]
 8005988:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800598c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005990:	d4f0      	bmi.n	8005974 <rotate_180+0x10c>

	turn_dir(DIR_TURN_180);									//180&180
 8005992:	2002      	movs	r0, #2
 8005994:	f004 fe9c 	bl	800a6d0 <turn_dir>
	drive_stop();
 8005998:	f7ff f99c 	bl	8004cd4 <drive_stop>
}
 800599c:	bf00      	nop
 800599e:	bd98      	pop	{r3, r4, r7, pc}
 80059a0:	54442d18 	.word	0x54442d18
 80059a4:	400921fb 	.word	0x400921fb
 80059a8:	20000228 	.word	0x20000228
 80059ac:	44480000 	.word	0x44480000
 80059b0:	20000cd8 	.word	0x20000cd8
 80059b4:	453b8000 	.word	0x453b8000
 80059b8:	20000a60 	.word	0x20000a60
 80059bc:	c53b8000 	.word	0xc53b8000
 80059c0:	43340000 	.word	0x43340000
 80059c4:	40508000 	.word	0x40508000
 80059c8:	200006f4 	.word	0x200006f4
 80059cc:	20000ee8 	.word	0x20000ee8
 80059d0:	20000b78 	.word	0x20000b78
 80059d4:	432a0000 	.word	0x432a0000
 80059d8:	20000ad8 	.word	0x20000ad8
 80059dc:	c6ea6000 	.word	0xc6ea6000
 80059e0:	46ea6000 	.word	0x46ea6000
 80059e4:	20000ad0 	.word	0x20000ad0
 80059e8:	42c80000 	.word	0x42c80000
 80059ec:	20000224 	.word	0x20000224
 80059f0:	c2c80000 	.word	0xc2c80000

080059f4 <slalom_R90>:
//slalom_R90
// 90
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void slalom_R90(void){
 80059f4:	b580      	push	{r7, lr}
 80059f6:	af00      	add	r7, sp, #0
	full_led_write(5);
 80059f8:	2005      	movs	r0, #5
 80059fa:	f005 ff4b 	bl	800b894 <full_led_write>
	MF.FLAG.GYRO = 0;
 80059fe:	4a5b      	ldr	r2, [pc, #364]	; (8005b6c <slalom_R90+0x178>)
 8005a00:	8813      	ldrh	r3, [r2, #0]
 8005a02:	f36f 2308 	bfc	r3, #8, #1
 8005a06:	8013      	strh	r3, [r2, #0]

	accel_l = -10000;
 8005a08:	4b59      	ldr	r3, [pc, #356]	; (8005b70 <slalom_R90+0x17c>)
 8005a0a:	4a5a      	ldr	r2, [pc, #360]	; (8005b74 <slalom_R90+0x180>)
 8005a0c:	601a      	str	r2, [r3, #0]
	accel_r = -10000;
 8005a0e:	4b5a      	ldr	r3, [pc, #360]	; (8005b78 <slalom_R90+0x184>)
 8005a10:	4a58      	ldr	r2, [pc, #352]	; (8005b74 <slalom_R90+0x180>)
 8005a12:	601a      	str	r2, [r3, #0]
	speed_min_l = 400;
 8005a14:	4b59      	ldr	r3, [pc, #356]	; (8005b7c <slalom_R90+0x188>)
 8005a16:	4a5a      	ldr	r2, [pc, #360]	; (8005b80 <slalom_R90+0x18c>)
 8005a18:	601a      	str	r2, [r3, #0]
	speed_min_r = 400;
 8005a1a:	4b5a      	ldr	r3, [pc, #360]	; (8005b84 <slalom_R90+0x190>)
 8005a1c:	4a58      	ldr	r2, [pc, #352]	; (8005b80 <slalom_R90+0x18c>)
 8005a1e:	601a      	str	r2, [r3, #0]

	control_start();
 8005a20:	f7ff f980 	bl	8004d24 <control_start>
	while(dist_l < 18 && dist_r < 18);
 8005a24:	bf00      	nop
 8005a26:	4b58      	ldr	r3, [pc, #352]	; (8005b88 <slalom_R90+0x194>)
 8005a28:	edd3 7a00 	vldr	s15, [r3]
 8005a2c:	eeb3 7a02 	vmov.f32	s14, #50	; 0x41900000  18.0
 8005a30:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a38:	d509      	bpl.n	8005a4e <slalom_R90+0x5a>
 8005a3a:	4b54      	ldr	r3, [pc, #336]	; (8005b8c <slalom_R90+0x198>)
 8005a3c:	edd3 7a00 	vldr	s15, [r3]
 8005a40:	eeb3 7a02 	vmov.f32	s14, #50	; 0x41900000  18.0
 8005a44:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a4c:	d4eb      	bmi.n	8005a26 <slalom_R90+0x32>
	drive_stop();
 8005a4e:	f7ff f941 	bl	8004cd4 <drive_stop>
	control_stop();
 8005a52:	f7ff f97b 	bl	8004d4c <control_stop>

	MF.FLAG.GYRO = 1;
 8005a56:	4a45      	ldr	r2, [pc, #276]	; (8005b6c <slalom_R90+0x178>)
 8005a58:	8813      	ldrh	r3, [r2, #0]
 8005a5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a5e:	8013      	strh	r3, [r2, #0]

	target_degaccel_z = 4000;
 8005a60:	4b4b      	ldr	r3, [pc, #300]	; (8005b90 <slalom_R90+0x19c>)
 8005a62:	4a4c      	ldr	r2, [pc, #304]	; (8005b94 <slalom_R90+0x1a0>)
 8005a64:	601a      	str	r2, [r3, #0]
	omega_max = 550;
 8005a66:	4b4c      	ldr	r3, [pc, #304]	; (8005b98 <slalom_R90+0x1a4>)
 8005a68:	4a4c      	ldr	r2, [pc, #304]	; (8005b9c <slalom_R90+0x1a8>)
 8005a6a:	601a      	str	r2, [r3, #0]
	speed_G = 400;
 8005a6c:	4b4c      	ldr	r3, [pc, #304]	; (8005ba0 <slalom_R90+0x1ac>)
 8005a6e:	4a44      	ldr	r2, [pc, #272]	; (8005b80 <slalom_R90+0x18c>)
 8005a70:	601a      	str	r2, [r3, #0]

	MF.FLAG.DRV = 1;
 8005a72:	4a3e      	ldr	r2, [pc, #248]	; (8005b6c <slalom_R90+0x178>)
 8005a74:	8813      	ldrh	r3, [r2, #0]
 8005a76:	f043 0302 	orr.w	r3, r3, #2
 8005a7a:	8013      	strh	r3, [r2, #0]
	while(degree_z > target_degree_z-38);
 8005a7c:	bf00      	nop
 8005a7e:	4b49      	ldr	r3, [pc, #292]	; (8005ba4 <slalom_R90+0x1b0>)
 8005a80:	edd3 7a00 	vldr	s15, [r3]
 8005a84:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8005ba8 <slalom_R90+0x1b4>
 8005a88:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8005a8c:	4b47      	ldr	r3, [pc, #284]	; (8005bac <slalom_R90+0x1b8>)
 8005a8e:	edd3 7a00 	vldr	s15, [r3]
 8005a92:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005a96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a9a:	d4f0      	bmi.n	8005a7e <slalom_R90+0x8a>

	target_degaccel_z = 0;
 8005a9c:	4b3c      	ldr	r3, [pc, #240]	; (8005b90 <slalom_R90+0x19c>)
 8005a9e:	f04f 0200 	mov.w	r2, #0
 8005aa2:	601a      	str	r2, [r3, #0]

	while(degree_z > target_degree_z-65);
 8005aa4:	bf00      	nop
 8005aa6:	4b3f      	ldr	r3, [pc, #252]	; (8005ba4 <slalom_R90+0x1b0>)
 8005aa8:	edd3 7a00 	vldr	s15, [r3]
 8005aac:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8005bb0 <slalom_R90+0x1bc>
 8005ab0:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8005ab4:	4b3d      	ldr	r3, [pc, #244]	; (8005bac <slalom_R90+0x1b8>)
 8005ab6:	edd3 7a00 	vldr	s15, [r3]
 8005aba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005abe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ac2:	d4f0      	bmi.n	8005aa6 <slalom_R90+0xb2>

	target_degaccel_z = -4000;
 8005ac4:	4b32      	ldr	r3, [pc, #200]	; (8005b90 <slalom_R90+0x19c>)
 8005ac6:	4a3b      	ldr	r2, [pc, #236]	; (8005bb4 <slalom_R90+0x1c0>)
 8005ac8:	601a      	str	r2, [r3, #0]

	while(degree_z > target_degree_z-90);
 8005aca:	bf00      	nop
 8005acc:	4b35      	ldr	r3, [pc, #212]	; (8005ba4 <slalom_R90+0x1b0>)
 8005ace:	edd3 7a00 	vldr	s15, [r3]
 8005ad2:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8005bb8 <slalom_R90+0x1c4>
 8005ad6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8005ada:	4b34      	ldr	r3, [pc, #208]	; (8005bac <slalom_R90+0x1b8>)
 8005adc:	edd3 7a00 	vldr	s15, [r3]
 8005ae0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005ae4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ae8:	d4f0      	bmi.n	8005acc <slalom_R90+0xd8>
	turn_dir(DIR_TURN_R90);									//&90
 8005aea:	2001      	movs	r0, #1
 8005aec:	f004 fdf0 	bl	800a6d0 <turn_dir>

	MF.FLAG.GYRO = 0;
 8005af0:	4a1e      	ldr	r2, [pc, #120]	; (8005b6c <slalom_R90+0x178>)
 8005af2:	8813      	ldrh	r3, [r2, #0]
 8005af4:	f36f 2308 	bfc	r3, #8, #1
 8005af8:	8013      	strh	r3, [r2, #0]

	accel_l = 10000;
 8005afa:	4b1d      	ldr	r3, [pc, #116]	; (8005b70 <slalom_R90+0x17c>)
 8005afc:	4a2f      	ldr	r2, [pc, #188]	; (8005bbc <slalom_R90+0x1c8>)
 8005afe:	601a      	str	r2, [r3, #0]
	accel_r = 10000;
 8005b00:	4b1d      	ldr	r3, [pc, #116]	; (8005b78 <slalom_R90+0x184>)
 8005b02:	4a2e      	ldr	r2, [pc, #184]	; (8005bbc <slalom_R90+0x1c8>)
 8005b04:	601a      	str	r2, [r3, #0]
	speed_max_l = SPEED_RUN;
 8005b06:	4b2e      	ldr	r3, [pc, #184]	; (8005bc0 <slalom_R90+0x1cc>)
 8005b08:	4a1d      	ldr	r2, [pc, #116]	; (8005b80 <slalom_R90+0x18c>)
 8005b0a:	601a      	str	r2, [r3, #0]
	speed_max_r = SPEED_RUN;
 8005b0c:	4b2d      	ldr	r3, [pc, #180]	; (8005bc4 <slalom_R90+0x1d0>)
 8005b0e:	4a1c      	ldr	r2, [pc, #112]	; (8005b80 <slalom_R90+0x18c>)
 8005b10:	601a      	str	r2, [r3, #0]
	dist_l = dist_r = 0;		//
 8005b12:	f04f 0300 	mov.w	r3, #0
 8005b16:	4a1d      	ldr	r2, [pc, #116]	; (8005b8c <slalom_R90+0x198>)
 8005b18:	6013      	str	r3, [r2, #0]
 8005b1a:	4a1b      	ldr	r2, [pc, #108]	; (8005b88 <slalom_R90+0x194>)
 8005b1c:	6013      	str	r3, [r2, #0]
	MF.FLAG.SPD = 1;
 8005b1e:	4a13      	ldr	r2, [pc, #76]	; (8005b6c <slalom_R90+0x178>)
 8005b20:	8813      	ldrh	r3, [r2, #0]
 8005b22:	f043 0304 	orr.w	r3, r3, #4
 8005b26:	8013      	strh	r3, [r2, #0]

	control_start();
 8005b28:	f7ff f8fc 	bl	8004d24 <control_start>
	while(dist_l < 18 && dist_r < 18);
 8005b2c:	bf00      	nop
 8005b2e:	4b16      	ldr	r3, [pc, #88]	; (8005b88 <slalom_R90+0x194>)
 8005b30:	edd3 7a00 	vldr	s15, [r3]
 8005b34:	eeb3 7a02 	vmov.f32	s14, #50	; 0x41900000  18.0
 8005b38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b40:	d509      	bpl.n	8005b56 <slalom_R90+0x162>
 8005b42:	4b12      	ldr	r3, [pc, #72]	; (8005b8c <slalom_R90+0x198>)
 8005b44:	edd3 7a00 	vldr	s15, [r3]
 8005b48:	eeb3 7a02 	vmov.f32	s14, #50	; 0x41900000  18.0
 8005b4c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b54:	d4eb      	bmi.n	8005b2e <slalom_R90+0x13a>
	if(MF.FLAG.SCND == 0)get_wall_info();					//
 8005b56:	4b05      	ldr	r3, [pc, #20]	; (8005b6c <slalom_R90+0x178>)
 8005b58:	881b      	ldrh	r3, [r3, #0]
 8005b5a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005b5e:	b2db      	uxtb	r3, r3
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d101      	bne.n	8005b68 <slalom_R90+0x174>
 8005b64:	f005 fe22 	bl	800b7ac <get_wall_info>
}
 8005b68:	bf00      	nop
 8005b6a:	bd80      	pop	{r7, pc}
 8005b6c:	20000ee4 	.word	0x20000ee4
 8005b70:	20000cd8 	.word	0x20000cd8
 8005b74:	c61c4000 	.word	0xc61c4000
 8005b78:	20000a60 	.word	0x20000a60
 8005b7c:	20000ad0 	.word	0x20000ad0
 8005b80:	43c80000 	.word	0x43c80000
 8005b84:	20000ee8 	.word	0x20000ee8
 8005b88:	20000f00 	.word	0x20000f00
 8005b8c:	20000a68 	.word	0x20000a68
 8005b90:	20000ad4 	.word	0x20000ad4
 8005b94:	457a0000 	.word	0x457a0000
 8005b98:	20000a64 	.word	0x20000a64
 8005b9c:	44098000 	.word	0x44098000
 8005ba0:	20000a70 	.word	0x20000a70
 8005ba4:	20000b78 	.word	0x20000b78
 8005ba8:	42180000 	.word	0x42180000
 8005bac:	20000ad8 	.word	0x20000ad8
 8005bb0:	42820000 	.word	0x42820000
 8005bb4:	c57a0000 	.word	0xc57a0000
 8005bb8:	42b40000 	.word	0x42b40000
 8005bbc:	461c4000 	.word	0x461c4000
 8005bc0:	200006f4 	.word	0x200006f4
 8005bc4:	20000224 	.word	0x20000224

08005bc8 <slalom_L90>:
//slalom_L90
// 90
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void slalom_L90(void){
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	af00      	add	r7, sp, #0
	full_led_write(6);
 8005bcc:	2006      	movs	r0, #6
 8005bce:	f005 fe61 	bl	800b894 <full_led_write>
	MF.FLAG.GYRO = 0;
 8005bd2:	4a5b      	ldr	r2, [pc, #364]	; (8005d40 <slalom_L90+0x178>)
 8005bd4:	8813      	ldrh	r3, [r2, #0]
 8005bd6:	f36f 2308 	bfc	r3, #8, #1
 8005bda:	8013      	strh	r3, [r2, #0]

	accel_l = -10000;
 8005bdc:	4b59      	ldr	r3, [pc, #356]	; (8005d44 <slalom_L90+0x17c>)
 8005bde:	4a5a      	ldr	r2, [pc, #360]	; (8005d48 <slalom_L90+0x180>)
 8005be0:	601a      	str	r2, [r3, #0]
	accel_r = -10000;
 8005be2:	4b5a      	ldr	r3, [pc, #360]	; (8005d4c <slalom_L90+0x184>)
 8005be4:	4a58      	ldr	r2, [pc, #352]	; (8005d48 <slalom_L90+0x180>)
 8005be6:	601a      	str	r2, [r3, #0]
	speed_min_l = 400;
 8005be8:	4b59      	ldr	r3, [pc, #356]	; (8005d50 <slalom_L90+0x188>)
 8005bea:	4a5a      	ldr	r2, [pc, #360]	; (8005d54 <slalom_L90+0x18c>)
 8005bec:	601a      	str	r2, [r3, #0]
	speed_min_r = 400;
 8005bee:	4b5a      	ldr	r3, [pc, #360]	; (8005d58 <slalom_L90+0x190>)
 8005bf0:	4a58      	ldr	r2, [pc, #352]	; (8005d54 <slalom_L90+0x18c>)
 8005bf2:	601a      	str	r2, [r3, #0]

	control_start();
 8005bf4:	f7ff f896 	bl	8004d24 <control_start>
	while(dist_l < 18 && dist_r < 18);
 8005bf8:	bf00      	nop
 8005bfa:	4b58      	ldr	r3, [pc, #352]	; (8005d5c <slalom_L90+0x194>)
 8005bfc:	edd3 7a00 	vldr	s15, [r3]
 8005c00:	eeb3 7a02 	vmov.f32	s14, #50	; 0x41900000  18.0
 8005c04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c0c:	d509      	bpl.n	8005c22 <slalom_L90+0x5a>
 8005c0e:	4b54      	ldr	r3, [pc, #336]	; (8005d60 <slalom_L90+0x198>)
 8005c10:	edd3 7a00 	vldr	s15, [r3]
 8005c14:	eeb3 7a02 	vmov.f32	s14, #50	; 0x41900000  18.0
 8005c18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c20:	d4eb      	bmi.n	8005bfa <slalom_L90+0x32>
	drive_stop();
 8005c22:	f7ff f857 	bl	8004cd4 <drive_stop>
	control_stop();
 8005c26:	f7ff f891 	bl	8004d4c <control_stop>

	MF.FLAG.GYRO = 1;
 8005c2a:	4a45      	ldr	r2, [pc, #276]	; (8005d40 <slalom_L90+0x178>)
 8005c2c:	8813      	ldrh	r3, [r2, #0]
 8005c2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c32:	8013      	strh	r3, [r2, #0]

	target_degaccel_z = -4000;
 8005c34:	4b4b      	ldr	r3, [pc, #300]	; (8005d64 <slalom_L90+0x19c>)
 8005c36:	4a4c      	ldr	r2, [pc, #304]	; (8005d68 <slalom_L90+0x1a0>)
 8005c38:	601a      	str	r2, [r3, #0]
	omega_min = -550;
 8005c3a:	4b4c      	ldr	r3, [pc, #304]	; (8005d6c <slalom_L90+0x1a4>)
 8005c3c:	4a4c      	ldr	r2, [pc, #304]	; (8005d70 <slalom_L90+0x1a8>)
 8005c3e:	601a      	str	r2, [r3, #0]
	speed_G = 400;
 8005c40:	4b4c      	ldr	r3, [pc, #304]	; (8005d74 <slalom_L90+0x1ac>)
 8005c42:	4a44      	ldr	r2, [pc, #272]	; (8005d54 <slalom_L90+0x18c>)
 8005c44:	601a      	str	r2, [r3, #0]

	MF.FLAG.DRV = 1;
 8005c46:	4a3e      	ldr	r2, [pc, #248]	; (8005d40 <slalom_L90+0x178>)
 8005c48:	8813      	ldrh	r3, [r2, #0]
 8005c4a:	f043 0302 	orr.w	r3, r3, #2
 8005c4e:	8013      	strh	r3, [r2, #0]
	while(degree_z < target_degree_z+38);
 8005c50:	bf00      	nop
 8005c52:	4b49      	ldr	r3, [pc, #292]	; (8005d78 <slalom_L90+0x1b0>)
 8005c54:	edd3 7a00 	vldr	s15, [r3]
 8005c58:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8005d7c <slalom_L90+0x1b4>
 8005c5c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005c60:	4b47      	ldr	r3, [pc, #284]	; (8005d80 <slalom_L90+0x1b8>)
 8005c62:	edd3 7a00 	vldr	s15, [r3]
 8005c66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005c6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c6e:	dcf0      	bgt.n	8005c52 <slalom_L90+0x8a>

	target_degaccel_z = 0;
 8005c70:	4b3c      	ldr	r3, [pc, #240]	; (8005d64 <slalom_L90+0x19c>)
 8005c72:	f04f 0200 	mov.w	r2, #0
 8005c76:	601a      	str	r2, [r3, #0]

	while(degree_z < target_degree_z+65);
 8005c78:	bf00      	nop
 8005c7a:	4b3f      	ldr	r3, [pc, #252]	; (8005d78 <slalom_L90+0x1b0>)
 8005c7c:	edd3 7a00 	vldr	s15, [r3]
 8005c80:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8005d84 <slalom_L90+0x1bc>
 8005c84:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005c88:	4b3d      	ldr	r3, [pc, #244]	; (8005d80 <slalom_L90+0x1b8>)
 8005c8a:	edd3 7a00 	vldr	s15, [r3]
 8005c8e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005c92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c96:	dcf0      	bgt.n	8005c7a <slalom_L90+0xb2>

	target_degaccel_z = 4000;
 8005c98:	4b32      	ldr	r3, [pc, #200]	; (8005d64 <slalom_L90+0x19c>)
 8005c9a:	4a3b      	ldr	r2, [pc, #236]	; (8005d88 <slalom_L90+0x1c0>)
 8005c9c:	601a      	str	r2, [r3, #0]

	while(degree_z < target_degree_z+90);
 8005c9e:	bf00      	nop
 8005ca0:	4b35      	ldr	r3, [pc, #212]	; (8005d78 <slalom_L90+0x1b0>)
 8005ca2:	edd3 7a00 	vldr	s15, [r3]
 8005ca6:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8005d8c <slalom_L90+0x1c4>
 8005caa:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005cae:	4b34      	ldr	r3, [pc, #208]	; (8005d80 <slalom_L90+0x1b8>)
 8005cb0:	edd3 7a00 	vldr	s15, [r3]
 8005cb4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005cb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cbc:	dcf0      	bgt.n	8005ca0 <slalom_L90+0xd8>
	turn_dir(DIR_TURN_L90);									//&90
 8005cbe:	20ff      	movs	r0, #255	; 0xff
 8005cc0:	f004 fd06 	bl	800a6d0 <turn_dir>

	MF.FLAG.GYRO = 0;
 8005cc4:	4a1e      	ldr	r2, [pc, #120]	; (8005d40 <slalom_L90+0x178>)
 8005cc6:	8813      	ldrh	r3, [r2, #0]
 8005cc8:	f36f 2308 	bfc	r3, #8, #1
 8005ccc:	8013      	strh	r3, [r2, #0]

	accel_l = 10000;
 8005cce:	4b1d      	ldr	r3, [pc, #116]	; (8005d44 <slalom_L90+0x17c>)
 8005cd0:	4a2f      	ldr	r2, [pc, #188]	; (8005d90 <slalom_L90+0x1c8>)
 8005cd2:	601a      	str	r2, [r3, #0]
	accel_r = 10000;
 8005cd4:	4b1d      	ldr	r3, [pc, #116]	; (8005d4c <slalom_L90+0x184>)
 8005cd6:	4a2e      	ldr	r2, [pc, #184]	; (8005d90 <slalom_L90+0x1c8>)
 8005cd8:	601a      	str	r2, [r3, #0]
	speed_max_l = SPEED_RUN;
 8005cda:	4b2e      	ldr	r3, [pc, #184]	; (8005d94 <slalom_L90+0x1cc>)
 8005cdc:	4a1d      	ldr	r2, [pc, #116]	; (8005d54 <slalom_L90+0x18c>)
 8005cde:	601a      	str	r2, [r3, #0]
	speed_max_r = SPEED_RUN;
 8005ce0:	4b2d      	ldr	r3, [pc, #180]	; (8005d98 <slalom_L90+0x1d0>)
 8005ce2:	4a1c      	ldr	r2, [pc, #112]	; (8005d54 <slalom_L90+0x18c>)
 8005ce4:	601a      	str	r2, [r3, #0]
	dist_l = dist_r = 0;		//
 8005ce6:	f04f 0300 	mov.w	r3, #0
 8005cea:	4a1d      	ldr	r2, [pc, #116]	; (8005d60 <slalom_L90+0x198>)
 8005cec:	6013      	str	r3, [r2, #0]
 8005cee:	4a1b      	ldr	r2, [pc, #108]	; (8005d5c <slalom_L90+0x194>)
 8005cf0:	6013      	str	r3, [r2, #0]
	MF.FLAG.SPD = 1;
 8005cf2:	4a13      	ldr	r2, [pc, #76]	; (8005d40 <slalom_L90+0x178>)
 8005cf4:	8813      	ldrh	r3, [r2, #0]
 8005cf6:	f043 0304 	orr.w	r3, r3, #4
 8005cfa:	8013      	strh	r3, [r2, #0]
	control_start();
 8005cfc:	f7ff f812 	bl	8004d24 <control_start>
	while(dist_l < 18 && dist_r < 18);
 8005d00:	bf00      	nop
 8005d02:	4b16      	ldr	r3, [pc, #88]	; (8005d5c <slalom_L90+0x194>)
 8005d04:	edd3 7a00 	vldr	s15, [r3]
 8005d08:	eeb3 7a02 	vmov.f32	s14, #50	; 0x41900000  18.0
 8005d0c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d14:	d509      	bpl.n	8005d2a <slalom_L90+0x162>
 8005d16:	4b12      	ldr	r3, [pc, #72]	; (8005d60 <slalom_L90+0x198>)
 8005d18:	edd3 7a00 	vldr	s15, [r3]
 8005d1c:	eeb3 7a02 	vmov.f32	s14, #50	; 0x41900000  18.0
 8005d20:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d28:	d4eb      	bmi.n	8005d02 <slalom_L90+0x13a>
	if(MF.FLAG.SCND == 0)get_wall_info();					//
 8005d2a:	4b05      	ldr	r3, [pc, #20]	; (8005d40 <slalom_L90+0x178>)
 8005d2c:	881b      	ldrh	r3, [r3, #0]
 8005d2e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005d32:	b2db      	uxtb	r3, r3
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d101      	bne.n	8005d3c <slalom_L90+0x174>
 8005d38:	f005 fd38 	bl	800b7ac <get_wall_info>
}
 8005d3c:	bf00      	nop
 8005d3e:	bd80      	pop	{r7, pc}
 8005d40:	20000ee4 	.word	0x20000ee4
 8005d44:	20000cd8 	.word	0x20000cd8
 8005d48:	c61c4000 	.word	0xc61c4000
 8005d4c:	20000a60 	.word	0x20000a60
 8005d50:	20000ad0 	.word	0x20000ad0
 8005d54:	43c80000 	.word	0x43c80000
 8005d58:	20000ee8 	.word	0x20000ee8
 8005d5c:	20000f00 	.word	0x20000f00
 8005d60:	20000a68 	.word	0x20000a68
 8005d64:	20000ad4 	.word	0x20000ad4
 8005d68:	c57a0000 	.word	0xc57a0000
 8005d6c:	20000334 	.word	0x20000334
 8005d70:	c4098000 	.word	0xc4098000
 8005d74:	20000a70 	.word	0x20000a70
 8005d78:	20000b78 	.word	0x20000b78
 8005d7c:	42180000 	.word	0x42180000
 8005d80:	20000ad8 	.word	0x20000ad8
 8005d84:	42820000 	.word	0x42820000
 8005d88:	457a0000 	.word	0x457a0000
 8005d8c:	42b40000 	.word	0x42b40000
 8005d90:	461c4000 	.word	0x461c4000
 8005d94:	200006f4 	.word	0x200006f4
 8005d98:	20000224 	.word	0x20000224

08005d9c <slalom_R902>:
//slalom_R902
// 90
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void slalom_R902(void){
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	af00      	add	r7, sp, #0
	//MF.FLAG.LOG = 1;

	MF.FLAG.GYRO = 0;
 8005da0:	4a4f      	ldr	r2, [pc, #316]	; (8005ee0 <slalom_R902+0x144>)
 8005da2:	8813      	ldrh	r3, [r2, #0]
 8005da4:	f36f 2308 	bfc	r3, #8, #1
 8005da8:	8013      	strh	r3, [r2, #0]

	accel_l = 10000;
 8005daa:	4b4e      	ldr	r3, [pc, #312]	; (8005ee4 <slalom_R902+0x148>)
 8005dac:	4a4e      	ldr	r2, [pc, #312]	; (8005ee8 <slalom_R902+0x14c>)
 8005dae:	601a      	str	r2, [r3, #0]
	accel_r = 10000;
 8005db0:	4b4e      	ldr	r3, [pc, #312]	; (8005eec <slalom_R902+0x150>)
 8005db2:	4a4d      	ldr	r2, [pc, #308]	; (8005ee8 <slalom_R902+0x14c>)
 8005db4:	601a      	str	r2, [r3, #0]
	speed_max_l = 800;
 8005db6:	4b4e      	ldr	r3, [pc, #312]	; (8005ef0 <slalom_R902+0x154>)
 8005db8:	4a4e      	ldr	r2, [pc, #312]	; (8005ef4 <slalom_R902+0x158>)
 8005dba:	601a      	str	r2, [r3, #0]
	speed_max_r = 800;
 8005dbc:	4b4e      	ldr	r3, [pc, #312]	; (8005ef8 <slalom_R902+0x15c>)
 8005dbe:	4a4d      	ldr	r2, [pc, #308]	; (8005ef4 <slalom_R902+0x158>)
 8005dc0:	601a      	str	r2, [r3, #0]

//	control_start();
//	while(dist_l < 10 && dist_r < 10);
	drive_stop();
 8005dc2:	f7fe ff87 	bl	8004cd4 <drive_stop>
	control_stop();
 8005dc6:	f7fe ffc1 	bl	8004d4c <control_stop>

	MF.FLAG.GYRO = 1;
 8005dca:	4a45      	ldr	r2, [pc, #276]	; (8005ee0 <slalom_R902+0x144>)
 8005dcc:	8813      	ldrh	r3, [r2, #0]
 8005dce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005dd2:	8013      	strh	r3, [r2, #0]

	target_degaccel_z = 20000;
 8005dd4:	4b49      	ldr	r3, [pc, #292]	; (8005efc <slalom_R902+0x160>)
 8005dd6:	4a4a      	ldr	r2, [pc, #296]	; (8005f00 <slalom_R902+0x164>)
 8005dd8:	601a      	str	r2, [r3, #0]
	omega_max = 800;
 8005dda:	4b4a      	ldr	r3, [pc, #296]	; (8005f04 <slalom_R902+0x168>)
 8005ddc:	4a45      	ldr	r2, [pc, #276]	; (8005ef4 <slalom_R902+0x158>)
 8005dde:	601a      	str	r2, [r3, #0]
	speed_G = 800;
 8005de0:	4b49      	ldr	r3, [pc, #292]	; (8005f08 <slalom_R902+0x16c>)
 8005de2:	4a44      	ldr	r2, [pc, #272]	; (8005ef4 <slalom_R902+0x158>)
 8005de4:	601a      	str	r2, [r3, #0]

	MF.FLAG.DRV = 1;
 8005de6:	4a3e      	ldr	r2, [pc, #248]	; (8005ee0 <slalom_R902+0x144>)
 8005de8:	8813      	ldrh	r3, [r2, #0]
 8005dea:	f043 0302 	orr.w	r3, r3, #2
 8005dee:	8013      	strh	r3, [r2, #0]
	while(degree_z > target_degree_z-32);
 8005df0:	bf00      	nop
 8005df2:	4b46      	ldr	r3, [pc, #280]	; (8005f0c <slalom_R902+0x170>)
 8005df4:	edd3 7a00 	vldr	s15, [r3]
 8005df8:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8005f10 <slalom_R902+0x174>
 8005dfc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8005e00:	4b44      	ldr	r3, [pc, #272]	; (8005f14 <slalom_R902+0x178>)
 8005e02:	edd3 7a00 	vldr	s15, [r3]
 8005e06:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005e0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e0e:	d4f0      	bmi.n	8005df2 <slalom_R902+0x56>

	target_degaccel_z = 0;
 8005e10:	4b3a      	ldr	r3, [pc, #232]	; (8005efc <slalom_R902+0x160>)
 8005e12:	f04f 0200 	mov.w	r2, #0
 8005e16:	601a      	str	r2, [r3, #0]

	while(degree_z > target_degree_z-66);
 8005e18:	bf00      	nop
 8005e1a:	4b3c      	ldr	r3, [pc, #240]	; (8005f0c <slalom_R902+0x170>)
 8005e1c:	edd3 7a00 	vldr	s15, [r3]
 8005e20:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8005f18 <slalom_R902+0x17c>
 8005e24:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8005e28:	4b3a      	ldr	r3, [pc, #232]	; (8005f14 <slalom_R902+0x178>)
 8005e2a:	edd3 7a00 	vldr	s15, [r3]
 8005e2e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005e32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e36:	d4f0      	bmi.n	8005e1a <slalom_R902+0x7e>

	target_degaccel_z = -20000;
 8005e38:	4b30      	ldr	r3, [pc, #192]	; (8005efc <slalom_R902+0x160>)
 8005e3a:	4a38      	ldr	r2, [pc, #224]	; (8005f1c <slalom_R902+0x180>)
 8005e3c:	601a      	str	r2, [r3, #0]

	while(degree_z > target_degree_z-80);
 8005e3e:	bf00      	nop
 8005e40:	4b32      	ldr	r3, [pc, #200]	; (8005f0c <slalom_R902+0x170>)
 8005e42:	edd3 7a00 	vldr	s15, [r3]
 8005e46:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8005f20 <slalom_R902+0x184>
 8005e4a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8005e4e:	4b31      	ldr	r3, [pc, #196]	; (8005f14 <slalom_R902+0x178>)
 8005e50:	edd3 7a00 	vldr	s15, [r3]
 8005e54:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005e58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e5c:	d4f0      	bmi.n	8005e40 <slalom_R902+0xa4>
	turn_dir(DIR_TURN_R90);									//&90
 8005e5e:	2001      	movs	r0, #1
 8005e60:	f004 fc36 	bl	800a6d0 <turn_dir>

	MF.FLAG.GYRO = 0;
 8005e64:	4a1e      	ldr	r2, [pc, #120]	; (8005ee0 <slalom_R902+0x144>)
 8005e66:	8813      	ldrh	r3, [r2, #0]
 8005e68:	f36f 2308 	bfc	r3, #8, #1
 8005e6c:	8013      	strh	r3, [r2, #0]

	accel_l = 10000;
 8005e6e:	4b1d      	ldr	r3, [pc, #116]	; (8005ee4 <slalom_R902+0x148>)
 8005e70:	4a1d      	ldr	r2, [pc, #116]	; (8005ee8 <slalom_R902+0x14c>)
 8005e72:	601a      	str	r2, [r3, #0]
	accel_r = 10000;
 8005e74:	4b1d      	ldr	r3, [pc, #116]	; (8005eec <slalom_R902+0x150>)
 8005e76:	4a1c      	ldr	r2, [pc, #112]	; (8005ee8 <slalom_R902+0x14c>)
 8005e78:	601a      	str	r2, [r3, #0]
	speed_max_l = SPEED_HIGH;
 8005e7a:	4b1d      	ldr	r3, [pc, #116]	; (8005ef0 <slalom_R902+0x154>)
 8005e7c:	4a1d      	ldr	r2, [pc, #116]	; (8005ef4 <slalom_R902+0x158>)
 8005e7e:	601a      	str	r2, [r3, #0]
	speed_max_r = SPEED_HIGH;
 8005e80:	4b1d      	ldr	r3, [pc, #116]	; (8005ef8 <slalom_R902+0x15c>)
 8005e82:	4a1c      	ldr	r2, [pc, #112]	; (8005ef4 <slalom_R902+0x158>)
 8005e84:	601a      	str	r2, [r3, #0]
	dist_l = dist_r = 0;
 8005e86:	f04f 0300 	mov.w	r3, #0
 8005e8a:	4a26      	ldr	r2, [pc, #152]	; (8005f24 <slalom_R902+0x188>)
 8005e8c:	6013      	str	r3, [r2, #0]
 8005e8e:	4a26      	ldr	r2, [pc, #152]	; (8005f28 <slalom_R902+0x18c>)
 8005e90:	6013      	str	r3, [r2, #0]
	MF.FLAG.SPD = 1;
 8005e92:	4a13      	ldr	r2, [pc, #76]	; (8005ee0 <slalom_R902+0x144>)
 8005e94:	8813      	ldrh	r3, [r2, #0]
 8005e96:	f043 0304 	orr.w	r3, r3, #4
 8005e9a:	8013      	strh	r3, [r2, #0]
	control_start();
 8005e9c:	f7fe ff42 	bl	8004d24 <control_start>
	while(dist_l < 34 && dist_r < 34);
 8005ea0:	bf00      	nop
 8005ea2:	4b21      	ldr	r3, [pc, #132]	; (8005f28 <slalom_R902+0x18c>)
 8005ea4:	edd3 7a00 	vldr	s15, [r3]
 8005ea8:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8005f2c <slalom_R902+0x190>
 8005eac:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005eb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005eb4:	d509      	bpl.n	8005eca <slalom_R902+0x12e>
 8005eb6:	4b1b      	ldr	r3, [pc, #108]	; (8005f24 <slalom_R902+0x188>)
 8005eb8:	edd3 7a00 	vldr	s15, [r3]
 8005ebc:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8005f2c <slalom_R902+0x190>
 8005ec0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ec8:	d4eb      	bmi.n	8005ea2 <slalom_R902+0x106>
	if(MF.FLAG.SCND == 0)get_wall_info();					//
 8005eca:	4b05      	ldr	r3, [pc, #20]	; (8005ee0 <slalom_R902+0x144>)
 8005ecc:	881b      	ldrh	r3, [r3, #0]
 8005ece:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005ed2:	b2db      	uxtb	r3, r3
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d101      	bne.n	8005edc <slalom_R902+0x140>
 8005ed8:	f005 fc68 	bl	800b7ac <get_wall_info>
}
 8005edc:	bf00      	nop
 8005ede:	bd80      	pop	{r7, pc}
 8005ee0:	20000ee4 	.word	0x20000ee4
 8005ee4:	20000cd8 	.word	0x20000cd8
 8005ee8:	461c4000 	.word	0x461c4000
 8005eec:	20000a60 	.word	0x20000a60
 8005ef0:	200006f4 	.word	0x200006f4
 8005ef4:	44480000 	.word	0x44480000
 8005ef8:	20000224 	.word	0x20000224
 8005efc:	20000ad4 	.word	0x20000ad4
 8005f00:	469c4000 	.word	0x469c4000
 8005f04:	20000a64 	.word	0x20000a64
 8005f08:	20000a70 	.word	0x20000a70
 8005f0c:	20000b78 	.word	0x20000b78
 8005f10:	42000000 	.word	0x42000000
 8005f14:	20000ad8 	.word	0x20000ad8
 8005f18:	42840000 	.word	0x42840000
 8005f1c:	c69c4000 	.word	0xc69c4000
 8005f20:	42a00000 	.word	0x42a00000
 8005f24:	20000a68 	.word	0x20000a68
 8005f28:	20000f00 	.word	0x20000f00
 8005f2c:	42080000 	.word	0x42080000

08005f30 <slalom_L902>:
//slalom_L90
// 90
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void slalom_L902(void){
 8005f30:	b5b0      	push	{r4, r5, r7, lr}
 8005f32:	af00      	add	r7, sp, #0
	MF.FLAG.GYRO = 0;
 8005f34:	4a58      	ldr	r2, [pc, #352]	; (8006098 <slalom_L902+0x168>)
 8005f36:	8813      	ldrh	r3, [r2, #0]
 8005f38:	f36f 2308 	bfc	r3, #8, #1
 8005f3c:	8013      	strh	r3, [r2, #0]

	accel_l = 10000;
 8005f3e:	4b57      	ldr	r3, [pc, #348]	; (800609c <slalom_L902+0x16c>)
 8005f40:	4a57      	ldr	r2, [pc, #348]	; (80060a0 <slalom_L902+0x170>)
 8005f42:	601a      	str	r2, [r3, #0]
	accel_r = 10000;
 8005f44:	4b57      	ldr	r3, [pc, #348]	; (80060a4 <slalom_L902+0x174>)
 8005f46:	4a56      	ldr	r2, [pc, #344]	; (80060a0 <slalom_L902+0x170>)
 8005f48:	601a      	str	r2, [r3, #0]
	speed_max_l = 800;
 8005f4a:	4b57      	ldr	r3, [pc, #348]	; (80060a8 <slalom_L902+0x178>)
 8005f4c:	4a57      	ldr	r2, [pc, #348]	; (80060ac <slalom_L902+0x17c>)
 8005f4e:	601a      	str	r2, [r3, #0]
	speed_max_r = 800;
 8005f50:	4b57      	ldr	r3, [pc, #348]	; (80060b0 <slalom_L902+0x180>)
 8005f52:	4a56      	ldr	r2, [pc, #344]	; (80060ac <slalom_L902+0x17c>)
 8005f54:	601a      	str	r2, [r3, #0]

//	control_start();
//	while(dist_l < 18.5 && dist_r < 18.5);
	drive_stop();
 8005f56:	f7fe febd 	bl	8004cd4 <drive_stop>
	control_stop();
 8005f5a:	f7fe fef7 	bl	8004d4c <control_stop>

	MF.FLAG.GYRO = 1;
 8005f5e:	4a4e      	ldr	r2, [pc, #312]	; (8006098 <slalom_L902+0x168>)
 8005f60:	8813      	ldrh	r3, [r2, #0]
 8005f62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f66:	8013      	strh	r3, [r2, #0]

	target_degaccel_z = -20000;
 8005f68:	4b52      	ldr	r3, [pc, #328]	; (80060b4 <slalom_L902+0x184>)
 8005f6a:	4a53      	ldr	r2, [pc, #332]	; (80060b8 <slalom_L902+0x188>)
 8005f6c:	601a      	str	r2, [r3, #0]
	omega_min = -800;
 8005f6e:	4b53      	ldr	r3, [pc, #332]	; (80060bc <slalom_L902+0x18c>)
 8005f70:	4a53      	ldr	r2, [pc, #332]	; (80060c0 <slalom_L902+0x190>)
 8005f72:	601a      	str	r2, [r3, #0]
	speed_G = 800;
 8005f74:	4b53      	ldr	r3, [pc, #332]	; (80060c4 <slalom_L902+0x194>)
 8005f76:	4a4d      	ldr	r2, [pc, #308]	; (80060ac <slalom_L902+0x17c>)
 8005f78:	601a      	str	r2, [r3, #0]

	MF.FLAG.DRV = 1;
 8005f7a:	4a47      	ldr	r2, [pc, #284]	; (8006098 <slalom_L902+0x168>)
 8005f7c:	8813      	ldrh	r3, [r2, #0]
 8005f7e:	f043 0302 	orr.w	r3, r3, #2
 8005f82:	8013      	strh	r3, [r2, #0]
	while(degree_z < target_degree_z+32);
 8005f84:	bf00      	nop
 8005f86:	4b50      	ldr	r3, [pc, #320]	; (80060c8 <slalom_L902+0x198>)
 8005f88:	edd3 7a00 	vldr	s15, [r3]
 8005f8c:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 80060cc <slalom_L902+0x19c>
 8005f90:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005f94:	4b4e      	ldr	r3, [pc, #312]	; (80060d0 <slalom_L902+0x1a0>)
 8005f96:	edd3 7a00 	vldr	s15, [r3]
 8005f9a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005f9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fa2:	dcf0      	bgt.n	8005f86 <slalom_L902+0x56>

	target_degaccel_z = 0;
 8005fa4:	4b43      	ldr	r3, [pc, #268]	; (80060b4 <slalom_L902+0x184>)
 8005fa6:	f04f 0200 	mov.w	r2, #0
 8005faa:	601a      	str	r2, [r3, #0]

	while(degree_z < target_degree_z+66.3);
 8005fac:	bf00      	nop
 8005fae:	4b48      	ldr	r3, [pc, #288]	; (80060d0 <slalom_L902+0x1a0>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	f7fa fac0 	bl	8000538 <__aeabi_f2d>
 8005fb8:	4604      	mov	r4, r0
 8005fba:	460d      	mov	r5, r1
 8005fbc:	4b42      	ldr	r3, [pc, #264]	; (80060c8 <slalom_L902+0x198>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	f7fa fab9 	bl	8000538 <__aeabi_f2d>
 8005fc6:	a332      	add	r3, pc, #200	; (adr r3, 8006090 <slalom_L902+0x160>)
 8005fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fcc:	f7fa f956 	bl	800027c <__adddf3>
 8005fd0:	4602      	mov	r2, r0
 8005fd2:	460b      	mov	r3, r1
 8005fd4:	4620      	mov	r0, r4
 8005fd6:	4629      	mov	r1, r5
 8005fd8:	f7fa fd78 	bl	8000acc <__aeabi_dcmplt>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d1e5      	bne.n	8005fae <slalom_L902+0x7e>

	target_degaccel_z = 20000;
 8005fe2:	4b34      	ldr	r3, [pc, #208]	; (80060b4 <slalom_L902+0x184>)
 8005fe4:	4a3b      	ldr	r2, [pc, #236]	; (80060d4 <slalom_L902+0x1a4>)
 8005fe6:	601a      	str	r2, [r3, #0]

	while(degree_z < target_degree_z+80);
 8005fe8:	bf00      	nop
 8005fea:	4b37      	ldr	r3, [pc, #220]	; (80060c8 <slalom_L902+0x198>)
 8005fec:	edd3 7a00 	vldr	s15, [r3]
 8005ff0:	ed9f 7a39 	vldr	s14, [pc, #228]	; 80060d8 <slalom_L902+0x1a8>
 8005ff4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005ff8:	4b35      	ldr	r3, [pc, #212]	; (80060d0 <slalom_L902+0x1a0>)
 8005ffa:	edd3 7a00 	vldr	s15, [r3]
 8005ffe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006002:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006006:	dcf0      	bgt.n	8005fea <slalom_L902+0xba>
	turn_dir(DIR_TURN_L90);									//&90
 8006008:	20ff      	movs	r0, #255	; 0xff
 800600a:	f004 fb61 	bl	800a6d0 <turn_dir>

	MF.FLAG.GYRO = 0;
 800600e:	4a22      	ldr	r2, [pc, #136]	; (8006098 <slalom_L902+0x168>)
 8006010:	8813      	ldrh	r3, [r2, #0]
 8006012:	f36f 2308 	bfc	r3, #8, #1
 8006016:	8013      	strh	r3, [r2, #0]

	accel_l = 10000;
 8006018:	4b20      	ldr	r3, [pc, #128]	; (800609c <slalom_L902+0x16c>)
 800601a:	4a21      	ldr	r2, [pc, #132]	; (80060a0 <slalom_L902+0x170>)
 800601c:	601a      	str	r2, [r3, #0]
	accel_r = 10000;
 800601e:	4b21      	ldr	r3, [pc, #132]	; (80060a4 <slalom_L902+0x174>)
 8006020:	4a1f      	ldr	r2, [pc, #124]	; (80060a0 <slalom_L902+0x170>)
 8006022:	601a      	str	r2, [r3, #0]
	speed_max_l = SPEED_HIGH;
 8006024:	4b20      	ldr	r3, [pc, #128]	; (80060a8 <slalom_L902+0x178>)
 8006026:	4a21      	ldr	r2, [pc, #132]	; (80060ac <slalom_L902+0x17c>)
 8006028:	601a      	str	r2, [r3, #0]
	speed_max_r = SPEED_HIGH;
 800602a:	4b21      	ldr	r3, [pc, #132]	; (80060b0 <slalom_L902+0x180>)
 800602c:	4a1f      	ldr	r2, [pc, #124]	; (80060ac <slalom_L902+0x17c>)
 800602e:	601a      	str	r2, [r3, #0]
	dist_l = dist_r = 0;
 8006030:	f04f 0300 	mov.w	r3, #0
 8006034:	4a29      	ldr	r2, [pc, #164]	; (80060dc <slalom_L902+0x1ac>)
 8006036:	6013      	str	r3, [r2, #0]
 8006038:	4a29      	ldr	r2, [pc, #164]	; (80060e0 <slalom_L902+0x1b0>)
 800603a:	6013      	str	r3, [r2, #0]
	MF.FLAG.SPD = 1;
 800603c:	4a16      	ldr	r2, [pc, #88]	; (8006098 <slalom_L902+0x168>)
 800603e:	8813      	ldrh	r3, [r2, #0]
 8006040:	f043 0304 	orr.w	r3, r3, #4
 8006044:	8013      	strh	r3, [r2, #0]
	control_start();
 8006046:	f7fe fe6d 	bl	8004d24 <control_start>
	while(dist_l < 34 && dist_r < 34);
 800604a:	bf00      	nop
 800604c:	4b24      	ldr	r3, [pc, #144]	; (80060e0 <slalom_L902+0x1b0>)
 800604e:	edd3 7a00 	vldr	s15, [r3]
 8006052:	ed9f 7a24 	vldr	s14, [pc, #144]	; 80060e4 <slalom_L902+0x1b4>
 8006056:	eef4 7ac7 	vcmpe.f32	s15, s14
 800605a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800605e:	d509      	bpl.n	8006074 <slalom_L902+0x144>
 8006060:	4b1e      	ldr	r3, [pc, #120]	; (80060dc <slalom_L902+0x1ac>)
 8006062:	edd3 7a00 	vldr	s15, [r3]
 8006066:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80060e4 <slalom_L902+0x1b4>
 800606a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800606e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006072:	d4eb      	bmi.n	800604c <slalom_L902+0x11c>
	if(MF.FLAG.SCND == 0)get_wall_info();					//
 8006074:	4b08      	ldr	r3, [pc, #32]	; (8006098 <slalom_L902+0x168>)
 8006076:	881b      	ldrh	r3, [r3, #0]
 8006078:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800607c:	b2db      	uxtb	r3, r3
 800607e:	2b00      	cmp	r3, #0
 8006080:	d101      	bne.n	8006086 <slalom_L902+0x156>
 8006082:	f005 fb93 	bl	800b7ac <get_wall_info>
}
 8006086:	bf00      	nop
 8006088:	bdb0      	pop	{r4, r5, r7, pc}
 800608a:	bf00      	nop
 800608c:	f3af 8000 	nop.w
 8006090:	33333333 	.word	0x33333333
 8006094:	40509333 	.word	0x40509333
 8006098:	20000ee4 	.word	0x20000ee4
 800609c:	20000cd8 	.word	0x20000cd8
 80060a0:	461c4000 	.word	0x461c4000
 80060a4:	20000a60 	.word	0x20000a60
 80060a8:	200006f4 	.word	0x200006f4
 80060ac:	44480000 	.word	0x44480000
 80060b0:	20000224 	.word	0x20000224
 80060b4:	20000ad4 	.word	0x20000ad4
 80060b8:	c69c4000 	.word	0xc69c4000
 80060bc:	20000334 	.word	0x20000334
 80060c0:	c4480000 	.word	0xc4480000
 80060c4:	20000a70 	.word	0x20000a70
 80060c8:	20000b78 	.word	0x20000b78
 80060cc:	42000000 	.word	0x42000000
 80060d0:	20000ad8 	.word	0x20000ad8
 80060d4:	469c4000 	.word	0x469c4000
 80060d8:	42a00000 	.word	0x42a00000
 80060dc:	20000a68 	.word	0x20000a68
 80060e0:	20000f00 	.word	0x20000f00
 80060e4:	42080000 	.word	0x42080000

080060e8 <v_R45>:
//v_R45
// 45
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void v_R45(void){
 80060e8:	b580      	push	{r7, lr}
 80060ea:	af00      	add	r7, sp, #0
	//MF.FLAG.LOG = 1;

	full_led_write(2);
 80060ec:	2002      	movs	r0, #2
 80060ee:	f005 fbd1 	bl	800b894 <full_led_write>
	MF.FLAG.GYRO = 0;
 80060f2:	4a53      	ldr	r2, [pc, #332]	; (8006240 <v_R45+0x158>)
 80060f4:	8813      	ldrh	r3, [r2, #0]
 80060f6:	f36f 2308 	bfc	r3, #8, #1
 80060fa:	8013      	strh	r3, [r2, #0]

	accel_l = 5000;
 80060fc:	4b51      	ldr	r3, [pc, #324]	; (8006244 <v_R45+0x15c>)
 80060fe:	4a52      	ldr	r2, [pc, #328]	; (8006248 <v_R45+0x160>)
 8006100:	601a      	str	r2, [r3, #0]
	accel_r = 5000;
 8006102:	4b52      	ldr	r3, [pc, #328]	; (800624c <v_R45+0x164>)
 8006104:	4a50      	ldr	r2, [pc, #320]	; (8006248 <v_R45+0x160>)
 8006106:	601a      	str	r2, [r3, #0]
	speed_max_l = 600;
 8006108:	4b51      	ldr	r3, [pc, #324]	; (8006250 <v_R45+0x168>)
 800610a:	4a52      	ldr	r2, [pc, #328]	; (8006254 <v_R45+0x16c>)
 800610c:	601a      	str	r2, [r3, #0]
	speed_max_r = 600;
 800610e:	4b52      	ldr	r3, [pc, #328]	; (8006258 <v_R45+0x170>)
 8006110:	4a50      	ldr	r2, [pc, #320]	; (8006254 <v_R45+0x16c>)
 8006112:	601a      	str	r2, [r3, #0]

	drive_start();											//
 8006114:	f7fe fdb0 	bl	8004c78 <drive_start>
//	control_start();
	while(dist_l < 25 && dist_r < 25);
 8006118:	bf00      	nop
 800611a:	4b50      	ldr	r3, [pc, #320]	; (800625c <v_R45+0x174>)
 800611c:	edd3 7a00 	vldr	s15, [r3]
 8006120:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8006124:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800612c:	d509      	bpl.n	8006142 <v_R45+0x5a>
 800612e:	4b4c      	ldr	r3, [pc, #304]	; (8006260 <v_R45+0x178>)
 8006130:	edd3 7a00 	vldr	s15, [r3]
 8006134:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8006138:	eef4 7ac7 	vcmpe.f32	s15, s14
 800613c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006140:	d4eb      	bmi.n	800611a <v_R45+0x32>
	drive_stop();
 8006142:	f7fe fdc7 	bl	8004cd4 <drive_stop>
	control_stop();
 8006146:	f7fe fe01 	bl	8004d4c <control_stop>

	full_led_write(3);
 800614a:	2003      	movs	r0, #3
 800614c:	f005 fba2 	bl	800b894 <full_led_write>
	MF.FLAG.GYRO = 1;
 8006150:	4a3b      	ldr	r2, [pc, #236]	; (8006240 <v_R45+0x158>)
 8006152:	8813      	ldrh	r3, [r2, #0]
 8006154:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006158:	8013      	strh	r3, [r2, #0]

	target_degaccel_z = 6000;
 800615a:	4b42      	ldr	r3, [pc, #264]	; (8006264 <v_R45+0x17c>)
 800615c:	4a42      	ldr	r2, [pc, #264]	; (8006268 <v_R45+0x180>)
 800615e:	601a      	str	r2, [r3, #0]
	omega_max = 300;
 8006160:	4b42      	ldr	r3, [pc, #264]	; (800626c <v_R45+0x184>)
 8006162:	4a43      	ldr	r2, [pc, #268]	; (8006270 <v_R45+0x188>)
 8006164:	601a      	str	r2, [r3, #0]
	speed_G = 600;
 8006166:	4b43      	ldr	r3, [pc, #268]	; (8006274 <v_R45+0x18c>)
 8006168:	4a3a      	ldr	r2, [pc, #232]	; (8006254 <v_R45+0x16c>)
 800616a:	601a      	str	r2, [r3, #0]

	degree_z = 0;				//a
 800616c:	4b42      	ldr	r3, [pc, #264]	; (8006278 <v_R45+0x190>)
 800616e:	f04f 0200 	mov.w	r2, #0
 8006172:	601a      	str	r2, [r3, #0]
	pulse_l = pulse_r = 0;		//a
 8006174:	f04f 0300 	mov.w	r3, #0
 8006178:	4a40      	ldr	r2, [pc, #256]	; (800627c <v_R45+0x194>)
 800617a:	6013      	str	r3, [r2, #0]
 800617c:	4a40      	ldr	r2, [pc, #256]	; (8006280 <v_R45+0x198>)
 800617e:	6013      	str	r3, [r2, #0]
	MF.FLAG.DRV = 1;
 8006180:	4a2f      	ldr	r2, [pc, #188]	; (8006240 <v_R45+0x158>)
 8006182:	8813      	ldrh	r3, [r2, #0]
 8006184:	f043 0302 	orr.w	r3, r3, #2
 8006188:	8013      	strh	r3, [r2, #0]
	while(degree_z > -7.5);
 800618a:	bf00      	nop
 800618c:	4b3a      	ldr	r3, [pc, #232]	; (8006278 <v_R45+0x190>)
 800618e:	edd3 7a00 	vldr	s15, [r3]
 8006192:	eeb9 7a0e 	vmov.f32	s14, #158	; 0xc0f00000 -7.5
 8006196:	eef4 7ac7 	vcmpe.f32	s15, s14
 800619a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800619e:	dcf5      	bgt.n	800618c <v_R45+0xa4>

	full_led_write(4);
 80061a0:	2004      	movs	r0, #4
 80061a2:	f005 fb77 	bl	800b894 <full_led_write>
	MF.FLAG.GYRO = 1;
 80061a6:	4a26      	ldr	r2, [pc, #152]	; (8006240 <v_R45+0x158>)
 80061a8:	8813      	ldrh	r3, [r2, #0]
 80061aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80061ae:	8013      	strh	r3, [r2, #0]

	target_degaccel_z = 0;
 80061b0:	4b2c      	ldr	r3, [pc, #176]	; (8006264 <v_R45+0x17c>)
 80061b2:	f04f 0200 	mov.w	r2, #0
 80061b6:	601a      	str	r2, [r3, #0]

//	degree_z = 0;				//a
	pulse_l = pulse_r = 0;		//a
 80061b8:	f04f 0300 	mov.w	r3, #0
 80061bc:	4a2f      	ldr	r2, [pc, #188]	; (800627c <v_R45+0x194>)
 80061be:	6013      	str	r3, [r2, #0]
 80061c0:	4a2f      	ldr	r2, [pc, #188]	; (8006280 <v_R45+0x198>)
 80061c2:	6013      	str	r3, [r2, #0]
	MF.FLAG.DRV = 1;
 80061c4:	4a1e      	ldr	r2, [pc, #120]	; (8006240 <v_R45+0x158>)
 80061c6:	8813      	ldrh	r3, [r2, #0]
 80061c8:	f043 0302 	orr.w	r3, r3, #2
 80061cc:	8013      	strh	r3, [r2, #0]
	while(degree_z > -37.5);
 80061ce:	bf00      	nop
 80061d0:	4b29      	ldr	r3, [pc, #164]	; (8006278 <v_R45+0x190>)
 80061d2:	edd3 7a00 	vldr	s15, [r3]
 80061d6:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8006284 <v_R45+0x19c>
 80061da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80061de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061e2:	dcf5      	bgt.n	80061d0 <v_R45+0xe8>

	full_led_write(5);
 80061e4:	2005      	movs	r0, #5
 80061e6:	f005 fb55 	bl	800b894 <full_led_write>
	MF.FLAG.GYRO = 1;
 80061ea:	4a15      	ldr	r2, [pc, #84]	; (8006240 <v_R45+0x158>)
 80061ec:	8813      	ldrh	r3, [r2, #0]
 80061ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80061f2:	8013      	strh	r3, [r2, #0]

	target_degaccel_z = -6000;
 80061f4:	4b1b      	ldr	r3, [pc, #108]	; (8006264 <v_R45+0x17c>)
 80061f6:	4a24      	ldr	r2, [pc, #144]	; (8006288 <v_R45+0x1a0>)
 80061f8:	601a      	str	r2, [r3, #0]

//	degree_z = 0;				//a
	pulse_l = pulse_r = 0;		//a
 80061fa:	f04f 0300 	mov.w	r3, #0
 80061fe:	4a1f      	ldr	r2, [pc, #124]	; (800627c <v_R45+0x194>)
 8006200:	6013      	str	r3, [r2, #0]
 8006202:	4a1f      	ldr	r2, [pc, #124]	; (8006280 <v_R45+0x198>)
 8006204:	6013      	str	r3, [r2, #0]
	MF.FLAG.DRV = 1;
 8006206:	4a0e      	ldr	r2, [pc, #56]	; (8006240 <v_R45+0x158>)
 8006208:	8813      	ldrh	r3, [r2, #0]
 800620a:	f043 0302 	orr.w	r3, r3, #2
 800620e:	8013      	strh	r3, [r2, #0]
	while(degree_z > -45);
 8006210:	bf00      	nop
 8006212:	4b19      	ldr	r3, [pc, #100]	; (8006278 <v_R45+0x190>)
 8006214:	edd3 7a00 	vldr	s15, [r3]
 8006218:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 800628c <v_R45+0x1a4>
 800621c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006220:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006224:	dcf5      	bgt.n	8006212 <v_R45+0x12a>

	full_led_write(6);
 8006226:	2006      	movs	r0, #6
 8006228:	f005 fb34 	bl	800b894 <full_led_write>
	MF.FLAG.GYRO = 0;
 800622c:	4a04      	ldr	r2, [pc, #16]	; (8006240 <v_R45+0x158>)
 800622e:	8813      	ldrh	r3, [r2, #0]
 8006230:	f36f 2308 	bfc	r3, #8, #1
 8006234:	8013      	strh	r3, [r2, #0]
	drive_start();											//
	control_start();
	while(dist_l < 34 && dist_r < 34);
	turn_dir(DIR_TURN_R90);									//
	get_wall_info();										//
*/	drive_stop();
 8006236:	f7fe fd4d 	bl	8004cd4 <drive_stop>
}
 800623a:	bf00      	nop
 800623c:	bd80      	pop	{r7, pc}
 800623e:	bf00      	nop
 8006240:	20000ee4 	.word	0x20000ee4
 8006244:	20000cd8 	.word	0x20000cd8
 8006248:	459c4000 	.word	0x459c4000
 800624c:	20000a60 	.word	0x20000a60
 8006250:	200006f4 	.word	0x200006f4
 8006254:	44160000 	.word	0x44160000
 8006258:	20000224 	.word	0x20000224
 800625c:	20000f00 	.word	0x20000f00
 8006260:	20000a68 	.word	0x20000a68
 8006264:	20000ad4 	.word	0x20000ad4
 8006268:	45bb8000 	.word	0x45bb8000
 800626c:	20000a64 	.word	0x20000a64
 8006270:	43960000 	.word	0x43960000
 8006274:	20000a70 	.word	0x20000a70
 8006278:	20000ad8 	.word	0x20000ad8
 800627c:	200006f8 	.word	0x200006f8
 8006280:	20000b24 	.word	0x20000b24
 8006284:	c2160000 	.word	0xc2160000
 8006288:	c5bb8000 	.word	0xc5bb8000
 800628c:	c2340000 	.word	0xc2340000

08006290 <test_select>:
//test_select
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void test_select(void){
 8006290:	b580      	push	{r7, lr}
 8006292:	b082      	sub	sp, #8
 8006294:	af00      	add	r7, sp, #0
	int mode = 0;
 8006296:	2300      	movs	r3, #0
 8006298:	607b      	str	r3, [r7, #4]
	printf("Test Select, Mode : %d\n", mode);
 800629a:	6879      	ldr	r1, [r7, #4]
 800629c:	483b      	ldr	r0, [pc, #236]	; (800638c <test_select+0xfc>)
 800629e:	f006 f88d 	bl	800c3bc <iprintf>

	while(1){
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	b2db      	uxtb	r3, r3
 80062a6:	f003 0301 	and.w	r3, r3, #1
 80062aa:	b2d8      	uxtb	r0, r3
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	b2db      	uxtb	r3, r3
 80062b0:	f003 0302 	and.w	r3, r3, #2
 80062b4:	b2d9      	uxtb	r1, r3
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	b2db      	uxtb	r3, r3
 80062ba:	f003 0304 	and.w	r3, r3, #4
 80062be:	b2db      	uxtb	r3, r3
 80062c0:	461a      	mov	r2, r3
 80062c2:	f005 faad 	bl	800b820 <led_write>
		  if(dist_r >= 20){
 80062c6:	4b32      	ldr	r3, [pc, #200]	; (8006390 <test_select+0x100>)
 80062c8:	edd3 7a00 	vldr	s15, [r3]
 80062cc:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80062d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80062d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062d8:	db0f      	blt.n	80062fa <test_select+0x6a>
			  mode++;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	3301      	adds	r3, #1
 80062de:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 80062e0:	4b2b      	ldr	r3, [pc, #172]	; (8006390 <test_select+0x100>)
 80062e2:	f04f 0200 	mov.w	r2, #0
 80062e6:	601a      	str	r2, [r3, #0]
			  if(mode > 7){
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2b07      	cmp	r3, #7
 80062ec:	dd01      	ble.n	80062f2 <test_select+0x62>
				  mode = 0;
 80062ee:	2300      	movs	r3, #0
 80062f0:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 80062f2:	6879      	ldr	r1, [r7, #4]
 80062f4:	4827      	ldr	r0, [pc, #156]	; (8006394 <test_select+0x104>)
 80062f6:	f006 f861 	bl	800c3bc <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(dist_r <= -20){
 80062fa:	4b25      	ldr	r3, [pc, #148]	; (8006390 <test_select+0x100>)
 80062fc:	edd3 7a00 	vldr	s15, [r3]
 8006300:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8006304:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006308:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800630c:	d80f      	bhi.n	800632e <test_select+0x9e>
			  mode--;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	3b01      	subs	r3, #1
 8006312:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 8006314:	4b1e      	ldr	r3, [pc, #120]	; (8006390 <test_select+0x100>)
 8006316:	f04f 0200 	mov.w	r2, #0
 800631a:	601a      	str	r2, [r3, #0]
			  if(mode < 0){
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2b00      	cmp	r3, #0
 8006320:	da01      	bge.n	8006326 <test_select+0x96>
				  mode = 7;
 8006322:	2307      	movs	r3, #7
 8006324:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 8006326:	6879      	ldr	r1, [r7, #4]
 8006328:	481a      	ldr	r0, [pc, #104]	; (8006394 <test_select+0x104>)
 800632a:	f006 f847 	bl	800c3bc <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET){
 800632e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006332:	4819      	ldr	r0, [pc, #100]	; (8006398 <test_select+0x108>)
 8006334:	f7fb ffa6 	bl	8002284 <HAL_GPIO_ReadPin>
 8006338:	4603      	mov	r3, r0
 800633a:	2b00      	cmp	r3, #0
 800633c:	d1b1      	bne.n	80062a2 <test_select+0x12>
			  HAL_Delay(50);
 800633e:	2032      	movs	r0, #50	; 0x32
 8006340:	f7fa fe44 	bl	8000fcc <HAL_Delay>
			  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET);
 8006344:	bf00      	nop
 8006346:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800634a:	4813      	ldr	r0, [pc, #76]	; (8006398 <test_select+0x108>)
 800634c:	f7fb ff9a 	bl	8002284 <HAL_GPIO_ReadPin>
 8006350:	4603      	mov	r3, r0
 8006352:	2b00      	cmp	r3, #0
 8006354:	d0f7      	beq.n	8006346 <test_select+0xb6>
			  switch(mode){
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	3b01      	subs	r3, #1
 800635a:	2b03      	cmp	r3, #3
 800635c:	d8a1      	bhi.n	80062a2 <test_select+0x12>
 800635e:	a201      	add	r2, pc, #4	; (adr r2, 8006364 <test_select+0xd4>)
 8006360:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006364:	08006375 	.word	0x08006375
 8006368:	0800637b 	.word	0x0800637b
 800636c:	08006381 	.word	0x08006381
 8006370:	08006387 	.word	0x08006387
				case 1:
					init_test();
 8006374:	f000 f812 	bl	800639c <init_test>
					break;
 8006378:	e007      	b.n	800638a <test_select+0xfa>

				case 2:
					slalom_test();
 800637a:	f000 f917 	bl	80065ac <slalom_test>
					break;
 800637e:	e004      	b.n	800638a <test_select+0xfa>

				case 3:
					sample_course_run();
 8006380:	f000 fe1c 	bl	8006fbc <sample_course_run>
					break;
 8006384:	e001      	b.n	800638a <test_select+0xfa>
				case 4:
					v_test();
 8006386:	f000 fa81 	bl	800688c <v_test>
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 800638a:	e78a      	b.n	80062a2 <test_select+0x12>
 800638c:	0800d5f8 	.word	0x0800d5f8
 8006390:	20000a68 	.word	0x20000a68
 8006394:	0800d610 	.word	0x0800d610
 8006398:	40020000 	.word	0x40020000

0800639c <init_test>:
//init_test
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void init_test(void){
 800639c:	b580      	push	{r7, lr}
 800639e:	b088      	sub	sp, #32
 80063a0:	af00      	add	r7, sp, #0

	int mode = 0;
 80063a2:	2300      	movs	r3, #0
 80063a4:	61fb      	str	r3, [r7, #28]
	printf("Test Init Run, Mode : %d\n", mode);
 80063a6:	69f9      	ldr	r1, [r7, #28]
 80063a8:	4872      	ldr	r0, [pc, #456]	; (8006574 <init_test+0x1d8>)
 80063aa:	f006 f807 	bl	800c3bc <iprintf>

	while(1){
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 80063ae:	69fb      	ldr	r3, [r7, #28]
 80063b0:	b2db      	uxtb	r3, r3
 80063b2:	f003 0301 	and.w	r3, r3, #1
 80063b6:	b2d8      	uxtb	r0, r3
 80063b8:	69fb      	ldr	r3, [r7, #28]
 80063ba:	b2db      	uxtb	r3, r3
 80063bc:	f003 0302 	and.w	r3, r3, #2
 80063c0:	b2d9      	uxtb	r1, r3
 80063c2:	69fb      	ldr	r3, [r7, #28]
 80063c4:	b2db      	uxtb	r3, r3
 80063c6:	f003 0304 	and.w	r3, r3, #4
 80063ca:	b2db      	uxtb	r3, r3
 80063cc:	461a      	mov	r2, r3
 80063ce:	f005 fa27 	bl	800b820 <led_write>
		  if(dist_r >= 20){
 80063d2:	4b69      	ldr	r3, [pc, #420]	; (8006578 <init_test+0x1dc>)
 80063d4:	edd3 7a00 	vldr	s15, [r3]
 80063d8:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80063dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80063e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063e4:	db0f      	blt.n	8006406 <init_test+0x6a>
			  mode++;
 80063e6:	69fb      	ldr	r3, [r7, #28]
 80063e8:	3301      	adds	r3, #1
 80063ea:	61fb      	str	r3, [r7, #28]
			  dist_r = 0;
 80063ec:	4b62      	ldr	r3, [pc, #392]	; (8006578 <init_test+0x1dc>)
 80063ee:	f04f 0200 	mov.w	r2, #0
 80063f2:	601a      	str	r2, [r3, #0]
			  if(mode > 7){
 80063f4:	69fb      	ldr	r3, [r7, #28]
 80063f6:	2b07      	cmp	r3, #7
 80063f8:	dd01      	ble.n	80063fe <init_test+0x62>
				  mode = 0;
 80063fa:	2300      	movs	r3, #0
 80063fc:	61fb      	str	r3, [r7, #28]
			  }
			  printf("Mode : %d\n", mode);
 80063fe:	69f9      	ldr	r1, [r7, #28]
 8006400:	485e      	ldr	r0, [pc, #376]	; (800657c <init_test+0x1e0>)
 8006402:	f005 ffdb 	bl	800c3bc <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(dist_r <= -20){
 8006406:	4b5c      	ldr	r3, [pc, #368]	; (8006578 <init_test+0x1dc>)
 8006408:	edd3 7a00 	vldr	s15, [r3]
 800640c:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8006410:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006414:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006418:	d80f      	bhi.n	800643a <init_test+0x9e>
			  mode--;
 800641a:	69fb      	ldr	r3, [r7, #28]
 800641c:	3b01      	subs	r3, #1
 800641e:	61fb      	str	r3, [r7, #28]
			  dist_r = 0;
 8006420:	4b55      	ldr	r3, [pc, #340]	; (8006578 <init_test+0x1dc>)
 8006422:	f04f 0200 	mov.w	r2, #0
 8006426:	601a      	str	r2, [r3, #0]
			  if(mode < 0){
 8006428:	69fb      	ldr	r3, [r7, #28]
 800642a:	2b00      	cmp	r3, #0
 800642c:	da01      	bge.n	8006432 <init_test+0x96>
				  mode = 7;
 800642e:	2307      	movs	r3, #7
 8006430:	61fb      	str	r3, [r7, #28]
			  }
			  printf("Mode : %d\n", mode);
 8006432:	69f9      	ldr	r1, [r7, #28]
 8006434:	4851      	ldr	r0, [pc, #324]	; (800657c <init_test+0x1e0>)
 8006436:	f005 ffc1 	bl	800c3bc <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET){
 800643a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800643e:	4850      	ldr	r0, [pc, #320]	; (8006580 <init_test+0x1e4>)
 8006440:	f7fb ff20 	bl	8002284 <HAL_GPIO_ReadPin>
 8006444:	4603      	mov	r3, r0
 8006446:	2b00      	cmp	r3, #0
 8006448:	d1b1      	bne.n	80063ae <init_test+0x12>
			  HAL_Delay(50);
 800644a:	2032      	movs	r0, #50	; 0x32
 800644c:	f7fa fdbe 	bl	8000fcc <HAL_Delay>
			  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET);
 8006450:	bf00      	nop
 8006452:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006456:	484a      	ldr	r0, [pc, #296]	; (8006580 <init_test+0x1e4>)
 8006458:	f7fb ff14 	bl	8002284 <HAL_GPIO_ReadPin>
 800645c:	4603      	mov	r3, r0
 800645e:	2b00      	cmp	r3, #0
 8006460:	d0f7      	beq.n	8006452 <init_test+0xb6>
			  drive_ready();
 8006462:	f7fe fbdf 	bl	8004c24 <drive_ready>

			  switch(mode){
 8006466:	69fb      	ldr	r3, [r7, #28]
 8006468:	2b07      	cmp	r3, #7
 800646a:	d8a0      	bhi.n	80063ae <init_test+0x12>
 800646c:	a201      	add	r2, pc, #4	; (adr r2, 8006474 <init_test+0xd8>)
 800646e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006472:	bf00      	nop
 8006474:	08006495 	.word	0x08006495
 8006478:	080064b3 	.word	0x080064b3
 800647c:	080064d3 	.word	0x080064d3
 8006480:	080064f1 	.word	0x080064f1
 8006484:	0800650f 	.word	0x0800650f
 8006488:	0800652d 	.word	0x0800652d
 800648c:	08006553 	.word	0x08006553
 8006490:	08006559 	.word	0x08006559
				case 0:
					//----right90----
					printf("Rotate R90.\n");
 8006494:	483b      	ldr	r0, [pc, #236]	; (8006584 <init_test+0x1e8>)
 8006496:	f006 f805 	bl	800c4a4 <puts>
					for(int i = 0; i < 16; i++){
 800649a:	2300      	movs	r3, #0
 800649c:	61bb      	str	r3, [r7, #24]
 800649e:	e004      	b.n	80064aa <init_test+0x10e>
						rotate_R90();				//16904
 80064a0:	f7ff f852 	bl	8005548 <rotate_R90>
					for(int i = 0; i < 16; i++){
 80064a4:	69bb      	ldr	r3, [r7, #24]
 80064a6:	3301      	adds	r3, #1
 80064a8:	61bb      	str	r3, [r7, #24]
 80064aa:	69bb      	ldr	r3, [r7, #24]
 80064ac:	2b0f      	cmp	r3, #15
 80064ae:	ddf7      	ble.n	80064a0 <init_test+0x104>
					}
//					get_base();
					break;
 80064b0:	e05f      	b.n	8006572 <init_test+0x1d6>
				case 1:
					//----4----
					printf("4 Section, Forward, Constant Speed.\n");
 80064b2:	4835      	ldr	r0, [pc, #212]	; (8006588 <init_test+0x1ec>)
 80064b4:	f005 fff6 	bl	800c4a4 <puts>
					for(int i = 0; i < 1; i++){
 80064b8:	2300      	movs	r3, #0
 80064ba:	617b      	str	r3, [r7, #20]
 80064bc:	e005      	b.n	80064ca <init_test+0x12e>
						driveC(SEC_HALF*2);	//
 80064be:	20b4      	movs	r0, #180	; 0xb4
 80064c0:	f7fe fe82 	bl	80051c8 <driveC>
					for(int i = 0; i < 1; i++){
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	3301      	adds	r3, #1
 80064c8:	617b      	str	r3, [r7, #20]
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	ddf6      	ble.n	80064be <init_test+0x122>
					}
					break;
 80064d0:	e04f      	b.n	8006572 <init_test+0x1d6>
				case 2:
					//----right90----
					printf("Rotate R90.\n");
 80064d2:	482c      	ldr	r0, [pc, #176]	; (8006584 <init_test+0x1e8>)
 80064d4:	f005 ffe6 	bl	800c4a4 <puts>
					for(int i = 0; i < 32; i++){
 80064d8:	2300      	movs	r3, #0
 80064da:	613b      	str	r3, [r7, #16]
 80064dc:	e004      	b.n	80064e8 <init_test+0x14c>
						rotate_R90();				//16904
 80064de:	f7ff f833 	bl	8005548 <rotate_R90>
					for(int i = 0; i < 32; i++){
 80064e2:	693b      	ldr	r3, [r7, #16]
 80064e4:	3301      	adds	r3, #1
 80064e6:	613b      	str	r3, [r7, #16]
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	2b1f      	cmp	r3, #31
 80064ec:	ddf7      	ble.n	80064de <init_test+0x142>
					}
					break;
 80064ee:	e040      	b.n	8006572 <init_test+0x1d6>
				case 3:
					//----left90----
					printf("Rotate L90.\n");
 80064f0:	4826      	ldr	r0, [pc, #152]	; (800658c <init_test+0x1f0>)
 80064f2:	f005 ffd7 	bl	800c4a4 <puts>
					for(int i = 0; i < 32; i++){
 80064f6:	2300      	movs	r3, #0
 80064f8:	60fb      	str	r3, [r7, #12]
 80064fa:	e004      	b.n	8006506 <init_test+0x16a>
						rotate_L90();				//16904
 80064fc:	f7ff f8ec 	bl	80056d8 <rotate_L90>
					for(int i = 0; i < 32; i++){
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	3301      	adds	r3, #1
 8006504:	60fb      	str	r3, [r7, #12]
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	2b1f      	cmp	r3, #31
 800650a:	ddf7      	ble.n	80064fc <init_test+0x160>
					}
					break;
 800650c:	e031      	b.n	8006572 <init_test+0x1d6>
				case 4:
					//----180----
					printf("Rotate 180.\n");
 800650e:	4820      	ldr	r0, [pc, #128]	; (8006590 <init_test+0x1f4>)
 8006510:	f005 ffc8 	bl	800c4a4 <puts>
					for(int i = 0; i < 16; i++){
 8006514:	2300      	movs	r3, #0
 8006516:	60bb      	str	r3, [r7, #8]
 8006518:	e004      	b.n	8006524 <init_test+0x188>
						rotate_180();				//81804
 800651a:	f7ff f9a5 	bl	8005868 <rotate_180>
					for(int i = 0; i < 16; i++){
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	3301      	adds	r3, #1
 8006522:	60bb      	str	r3, [r7, #8]
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	2b0f      	cmp	r3, #15
 8006528:	ddf7      	ble.n	800651a <init_test+0x17e>
					}
					break;
 800652a:	e022      	b.n	8006572 <init_test+0x1d6>
				case 5:
					//----4----
					printf("4 Section, Forward, Continuous.\n");
 800652c:	4819      	ldr	r0, [pc, #100]	; (8006594 <init_test+0x1f8>)
 800652e:	f005 ffb9 	bl	800c4a4 <puts>
					half_sectionA();				//
 8006532:	f7fe ff15 	bl	8005360 <half_sectionA>
					for(int i = 0; i < 6-1; i++){
 8006536:	2300      	movs	r3, #0
 8006538:	607b      	str	r3, [r7, #4]
 800653a:	e004      	b.n	8006546 <init_test+0x1aa>
						one_sectionU();			//
 800653c:	f7fe ffea 	bl	8005514 <one_sectionU>
					for(int i = 0; i < 6-1; i++){
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	3301      	adds	r3, #1
 8006544:	607b      	str	r3, [r7, #4]
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2b04      	cmp	r3, #4
 800654a:	ddf7      	ble.n	800653c <init_test+0x1a0>
					}
					half_sectionD();				//
 800654c:	f7fe ff22 	bl	8005394 <half_sectionD>
					break;
 8006550:	e00f      	b.n	8006572 <init_test+0x1d6>
				case 6:
					set_position();
 8006552:	f7fe fecf 	bl	80052f4 <set_position>
					break;
 8006556:	e00c      	b.n	8006572 <init_test+0x1d6>
				case 7:
					target_degree_z = degree_z;
 8006558:	4b0f      	ldr	r3, [pc, #60]	; (8006598 <init_test+0x1fc>)
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a0f      	ldr	r2, [pc, #60]	; (800659c <init_test+0x200>)
 800655e:	6013      	str	r3, [r2, #0]
					accel_l = 5000;
 8006560:	4b0f      	ldr	r3, [pc, #60]	; (80065a0 <init_test+0x204>)
 8006562:	4a10      	ldr	r2, [pc, #64]	; (80065a4 <init_test+0x208>)
 8006564:	601a      	str	r2, [r3, #0]

					MF.FLAG.ENKAI = 1;
 8006566:	4a10      	ldr	r2, [pc, #64]	; (80065a8 <init_test+0x20c>)
 8006568:	8813      	ldrh	r3, [r2, #0]
 800656a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800656e:	8013      	strh	r3, [r2, #0]

					while(1);
 8006570:	e7fe      	b.n	8006570 <init_test+0x1d4>
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 8006572:	e71c      	b.n	80063ae <init_test+0x12>
 8006574:	0800d61c 	.word	0x0800d61c
 8006578:	20000a68 	.word	0x20000a68
 800657c:	0800d610 	.word	0x0800d610
 8006580:	40020000 	.word	0x40020000
 8006584:	0800d638 	.word	0x0800d638
 8006588:	0800d644 	.word	0x0800d644
 800658c:	0800d668 	.word	0x0800d668
 8006590:	0800d674 	.word	0x0800d674
 8006594:	0800d680 	.word	0x0800d680
 8006598:	20000ad8 	.word	0x20000ad8
 800659c:	20000b78 	.word	0x20000b78
 80065a0:	20000cd8 	.word	0x20000cd8
 80065a4:	459c4000 	.word	0x459c4000
 80065a8:	20000ee4 	.word	0x20000ee4

080065ac <slalom_test>:
//slalom_test
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void slalom_test(void){
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b08a      	sub	sp, #40	; 0x28
 80065b0:	af00      	add	r7, sp, #0

	int mode = 0;
 80065b2:	2300      	movs	r3, #0
 80065b4:	627b      	str	r3, [r7, #36]	; 0x24
	printf("Test Slalom Run, Mode : %d\n", mode);
 80065b6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80065b8:	48aa      	ldr	r0, [pc, #680]	; (8006864 <slalom_test+0x2b8>)
 80065ba:	f005 feff 	bl	800c3bc <iprintf>

	while(1){
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 80065be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065c0:	b2db      	uxtb	r3, r3
 80065c2:	f003 0301 	and.w	r3, r3, #1
 80065c6:	b2d8      	uxtb	r0, r3
 80065c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ca:	b2db      	uxtb	r3, r3
 80065cc:	f003 0302 	and.w	r3, r3, #2
 80065d0:	b2d9      	uxtb	r1, r3
 80065d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065d4:	b2db      	uxtb	r3, r3
 80065d6:	f003 0304 	and.w	r3, r3, #4
 80065da:	b2db      	uxtb	r3, r3
 80065dc:	461a      	mov	r2, r3
 80065de:	f005 f91f 	bl	800b820 <led_write>
		  if(dist_r >= 20){
 80065e2:	4ba1      	ldr	r3, [pc, #644]	; (8006868 <slalom_test+0x2bc>)
 80065e4:	edd3 7a00 	vldr	s15, [r3]
 80065e8:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80065ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80065f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065f4:	db0f      	blt.n	8006616 <slalom_test+0x6a>
			  mode++;
 80065f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065f8:	3301      	adds	r3, #1
 80065fa:	627b      	str	r3, [r7, #36]	; 0x24
			  dist_r = 0;
 80065fc:	4b9a      	ldr	r3, [pc, #616]	; (8006868 <slalom_test+0x2bc>)
 80065fe:	f04f 0200 	mov.w	r2, #0
 8006602:	601a      	str	r2, [r3, #0]
			  if(mode > 7){
 8006604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006606:	2b07      	cmp	r3, #7
 8006608:	dd01      	ble.n	800660e <slalom_test+0x62>
				  mode = 0;
 800660a:	2300      	movs	r3, #0
 800660c:	627b      	str	r3, [r7, #36]	; 0x24
			  }
			  printf("Mode : %d\n", mode);
 800660e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006610:	4896      	ldr	r0, [pc, #600]	; (800686c <slalom_test+0x2c0>)
 8006612:	f005 fed3 	bl	800c3bc <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(dist_r <= -20){
 8006616:	4b94      	ldr	r3, [pc, #592]	; (8006868 <slalom_test+0x2bc>)
 8006618:	edd3 7a00 	vldr	s15, [r3]
 800661c:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8006620:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006628:	d80f      	bhi.n	800664a <slalom_test+0x9e>
			  mode--;
 800662a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800662c:	3b01      	subs	r3, #1
 800662e:	627b      	str	r3, [r7, #36]	; 0x24
			  dist_r = 0;
 8006630:	4b8d      	ldr	r3, [pc, #564]	; (8006868 <slalom_test+0x2bc>)
 8006632:	f04f 0200 	mov.w	r2, #0
 8006636:	601a      	str	r2, [r3, #0]
			  if(mode < 0){
 8006638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800663a:	2b00      	cmp	r3, #0
 800663c:	da01      	bge.n	8006642 <slalom_test+0x96>
				  mode = 7;
 800663e:	2307      	movs	r3, #7
 8006640:	627b      	str	r3, [r7, #36]	; 0x24
			  }
			  printf("Mode : %d\n", mode);
 8006642:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006644:	4889      	ldr	r0, [pc, #548]	; (800686c <slalom_test+0x2c0>)
 8006646:	f005 feb9 	bl	800c3bc <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET){
 800664a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800664e:	4888      	ldr	r0, [pc, #544]	; (8006870 <slalom_test+0x2c4>)
 8006650:	f7fb fe18 	bl	8002284 <HAL_GPIO_ReadPin>
 8006654:	4603      	mov	r3, r0
 8006656:	2b00      	cmp	r3, #0
 8006658:	d1b1      	bne.n	80065be <slalom_test+0x12>
			  HAL_Delay(50);
 800665a:	2032      	movs	r0, #50	; 0x32
 800665c:	f7fa fcb6 	bl	8000fcc <HAL_Delay>
			  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET);
 8006660:	bf00      	nop
 8006662:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006666:	4882      	ldr	r0, [pc, #520]	; (8006870 <slalom_test+0x2c4>)
 8006668:	f7fb fe0c 	bl	8002284 <HAL_GPIO_ReadPin>
 800666c:	4603      	mov	r3, r0
 800666e:	2b00      	cmp	r3, #0
 8006670:	d0f7      	beq.n	8006662 <slalom_test+0xb6>
			  drive_ready();
 8006672:	f7fe fad7 	bl	8004c24 <drive_ready>

			  switch(mode){
 8006676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006678:	2b07      	cmp	r3, #7
 800667a:	d8a0      	bhi.n	80065be <slalom_test+0x12>
 800667c:	a201      	add	r2, pc, #4	; (adr r2, 8006684 <slalom_test+0xd8>)
 800667e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006682:	bf00      	nop
 8006684:	080066a5 	.word	0x080066a5
 8006688:	080066ab 	.word	0x080066ab
 800668c:	080066d5 	.word	0x080066d5
 8006690:	080066ff 	.word	0x080066ff
 8006694:	08006787 	.word	0x08006787
 8006698:	080067ad 	.word	0x080067ad
 800669c:	080067e9 	.word	0x080067e9
 80066a0:	08006825 	.word	0x08006825
				case 0:
					get_base();
 80066a4:	f005 f864 	bl	800b770 <get_base>
					break;
 80066a8:	e0da      	b.n	8006860 <slalom_test+0x2b4>
				case 1:
					//----slalom----
					printf("slalom turn right .\n");
 80066aa:	4872      	ldr	r0, [pc, #456]	; (8006874 <slalom_test+0x2c8>)
 80066ac:	f005 fefa 	bl	800c4a4 <puts>
					half_sectionA();
 80066b0:	f7fe fe56 	bl	8005360 <half_sectionA>
					for(int i = 0; i < 32; i++){
 80066b4:	2300      	movs	r3, #0
 80066b6:	623b      	str	r3, [r7, #32]
 80066b8:	e006      	b.n	80066c8 <slalom_test+0x11c>
						slalom_R90();	//
 80066ba:	f7ff f99b 	bl	80059f4 <slalom_R90>
						one_sectionU();
 80066be:	f7fe ff29 	bl	8005514 <one_sectionU>
					for(int i = 0; i < 32; i++){
 80066c2:	6a3b      	ldr	r3, [r7, #32]
 80066c4:	3301      	adds	r3, #1
 80066c6:	623b      	str	r3, [r7, #32]
 80066c8:	6a3b      	ldr	r3, [r7, #32]
 80066ca:	2b1f      	cmp	r3, #31
 80066cc:	ddf5      	ble.n	80066ba <slalom_test+0x10e>
					}
					half_sectionD();
 80066ce:	f7fe fe61 	bl	8005394 <half_sectionD>
					break;
 80066d2:	e0c5      	b.n	8006860 <slalom_test+0x2b4>
				case 2:
					//----slalom----
					printf("slalom turn left .\n");
 80066d4:	4868      	ldr	r0, [pc, #416]	; (8006878 <slalom_test+0x2cc>)
 80066d6:	f005 fee5 	bl	800c4a4 <puts>
					half_sectionA();
 80066da:	f7fe fe41 	bl	8005360 <half_sectionA>
					for(int i = 0; i < 32; i++){
 80066de:	2300      	movs	r3, #0
 80066e0:	61fb      	str	r3, [r7, #28]
 80066e2:	e006      	b.n	80066f2 <slalom_test+0x146>
						slalom_L90();				//16904
 80066e4:	f7ff fa70 	bl	8005bc8 <slalom_L90>
						one_sectionU();
 80066e8:	f7fe ff14 	bl	8005514 <one_sectionU>
					for(int i = 0; i < 32; i++){
 80066ec:	69fb      	ldr	r3, [r7, #28]
 80066ee:	3301      	adds	r3, #1
 80066f0:	61fb      	str	r3, [r7, #28]
 80066f2:	69fb      	ldr	r3, [r7, #28]
 80066f4:	2b1f      	cmp	r3, #31
 80066f6:	ddf5      	ble.n	80066e4 <slalom_test+0x138>
					}
					half_sectionD();
 80066f8:	f7fe fe4c 	bl	8005394 <half_sectionD>
					break;
 80066fc:	e0b0      	b.n	8006860 <slalom_test+0x2b4>
				case 3:
					//----slalom----
					printf("slalom turn right .\n");
 80066fe:	485d      	ldr	r0, [pc, #372]	; (8006874 <slalom_test+0x2c8>)
 8006700:	f005 fed0 	bl	800c4a4 <puts>
					for(int i = 0; i < 1; i++){
 8006704:	2300      	movs	r3, #0
 8006706:	61bb      	str	r3, [r7, #24]
 8006708:	e008      	b.n	800671c <slalom_test+0x170>
						half_sectionA();
 800670a:	f7fe fe29 	bl	8005360 <half_sectionA>
						slalom_R90();	//
 800670e:	f7ff f971 	bl	80059f4 <slalom_R90>
						half_sectionD();
 8006712:	f7fe fe3f 	bl	8005394 <half_sectionD>
					for(int i = 0; i < 1; i++){
 8006716:	69bb      	ldr	r3, [r7, #24]
 8006718:	3301      	adds	r3, #1
 800671a:	61bb      	str	r3, [r7, #24]
 800671c:	69bb      	ldr	r3, [r7, #24]
 800671e:	2b00      	cmp	r3, #0
 8006720:	ddf3      	ble.n	800670a <slalom_test+0x15e>
					}
				//log print
					while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_SET);
 8006722:	bf00      	nop
 8006724:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006728:	4851      	ldr	r0, [pc, #324]	; (8006870 <slalom_test+0x2c4>)
 800672a:	f7fb fdab 	bl	8002284 <HAL_GPIO_ReadPin>
 800672e:	4603      	mov	r3, r0
 8006730:	2b01      	cmp	r3, #1
 8006732:	d0f7      	beq.n	8006724 <slalom_test+0x178>

					for(int i=0; i<log_allay; i++){
 8006734:	2300      	movs	r3, #0
 8006736:	617b      	str	r3, [r7, #20]
 8006738:	e00d      	b.n	8006756 <slalom_test+0x1aa>
						printf("l:	%d\n", get_speed_l[i]);
 800673a:	4a50      	ldr	r2, [pc, #320]	; (800687c <slalom_test+0x2d0>)
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006742:	4619      	mov	r1, r3
 8006744:	484e      	ldr	r0, [pc, #312]	; (8006880 <slalom_test+0x2d4>)
 8006746:	f005 fe39 	bl	800c3bc <iprintf>
						HAL_Delay(5);
 800674a:	2005      	movs	r0, #5
 800674c:	f7fa fc3e 	bl	8000fcc <HAL_Delay>
					for(int i=0; i<log_allay; i++){
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	3301      	adds	r3, #1
 8006754:	617b      	str	r3, [r7, #20]
 8006756:	697b      	ldr	r3, [r7, #20]
 8006758:	2bc7      	cmp	r3, #199	; 0xc7
 800675a:	ddee      	ble.n	800673a <slalom_test+0x18e>
					}
					for(int i=0; i<log_allay; i++){
 800675c:	2300      	movs	r3, #0
 800675e:	613b      	str	r3, [r7, #16]
 8006760:	e00d      	b.n	800677e <slalom_test+0x1d2>
						printf("r:	%d\n", get_speed_r[i]);
 8006762:	4a48      	ldr	r2, [pc, #288]	; (8006884 <slalom_test+0x2d8>)
 8006764:	693b      	ldr	r3, [r7, #16]
 8006766:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800676a:	4619      	mov	r1, r3
 800676c:	4846      	ldr	r0, [pc, #280]	; (8006888 <slalom_test+0x2dc>)
 800676e:	f005 fe25 	bl	800c3bc <iprintf>
						HAL_Delay(5);
 8006772:	2005      	movs	r0, #5
 8006774:	f7fa fc2a 	bl	8000fcc <HAL_Delay>
					for(int i=0; i<log_allay; i++){
 8006778:	693b      	ldr	r3, [r7, #16]
 800677a:	3301      	adds	r3, #1
 800677c:	613b      	str	r3, [r7, #16]
 800677e:	693b      	ldr	r3, [r7, #16]
 8006780:	2bc7      	cmp	r3, #199	; 0xc7
 8006782:	ddee      	ble.n	8006762 <slalom_test+0x1b6>
					}
					break;
 8006784:	e06c      	b.n	8006860 <slalom_test+0x2b4>
				case 4:
					//----slalom----
					printf("slalom turn left .\n");
 8006786:	483c      	ldr	r0, [pc, #240]	; (8006878 <slalom_test+0x2cc>)
 8006788:	f005 fe8c 	bl	800c4a4 <puts>
					for(int i = 0; i < 8; i++){
 800678c:	2300      	movs	r3, #0
 800678e:	60fb      	str	r3, [r7, #12]
 8006790:	e008      	b.n	80067a4 <slalom_test+0x1f8>
						half_sectionA();
 8006792:	f7fe fde5 	bl	8005360 <half_sectionA>
						slalom_L90();				//16904
 8006796:	f7ff fa17 	bl	8005bc8 <slalom_L90>
						half_sectionD();
 800679a:	f7fe fdfb 	bl	8005394 <half_sectionD>
					for(int i = 0; i < 8; i++){
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	3301      	adds	r3, #1
 80067a2:	60fb      	str	r3, [r7, #12]
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2b07      	cmp	r3, #7
 80067a8:	ddf3      	ble.n	8006792 <slalom_test+0x1e6>
					}
					break;
 80067aa:	e059      	b.n	8006860 <slalom_test+0x2b4>
				case 5:
					//----slalom2----
					printf("slalom turn right .\n");
 80067ac:	4831      	ldr	r0, [pc, #196]	; (8006874 <slalom_test+0x2c8>)
 80067ae:	f005 fe79 	bl	800c4a4 <puts>
					half_sectionA2();
 80067b2:	f7fe fe2b 	bl	800540c <half_sectionA2>
					for(int i = 0; i < 1; i++){
 80067b6:	2300      	movs	r3, #0
 80067b8:	60bb      	str	r3, [r7, #8]
 80067ba:	e00c      	b.n	80067d6 <slalom_test+0x22a>
						full_led_write(1);
 80067bc:	2001      	movs	r0, #1
 80067be:	f005 f869 	bl	800b894 <full_led_write>
						slalom_R902();	//
 80067c2:	f7ff faeb 	bl	8005d9c <slalom_R902>
						full_led_write(2);
 80067c6:	2002      	movs	r0, #2
 80067c8:	f005 f864 	bl	800b894 <full_led_write>
						one_sectionU();
 80067cc:	f7fe fea2 	bl	8005514 <one_sectionU>
					for(int i = 0; i < 1; i++){
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	3301      	adds	r3, #1
 80067d4:	60bb      	str	r3, [r7, #8]
 80067d6:	68bb      	ldr	r3, [r7, #8]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	ddef      	ble.n	80067bc <slalom_test+0x210>
					}
					full_led_write(3);
 80067dc:	2003      	movs	r0, #3
 80067de:	f005 f859 	bl	800b894 <full_led_write>
					half_sectionD2();
 80067e2:	f7fe fe2f 	bl	8005444 <half_sectionD2>
					break;
 80067e6:	e03b      	b.n	8006860 <slalom_test+0x2b4>
				case 6:
					//----slalom2----
					printf("slalom turn right .\n");
 80067e8:	4822      	ldr	r0, [pc, #136]	; (8006874 <slalom_test+0x2c8>)
 80067ea:	f005 fe5b 	bl	800c4a4 <puts>
					half_sectionA2();
 80067ee:	f7fe fe0d 	bl	800540c <half_sectionA2>
					for(int i = 0; i < 16; i++){
 80067f2:	2300      	movs	r3, #0
 80067f4:	607b      	str	r3, [r7, #4]
 80067f6:	e00c      	b.n	8006812 <slalom_test+0x266>
						full_led_write(1);
 80067f8:	2001      	movs	r0, #1
 80067fa:	f005 f84b 	bl	800b894 <full_led_write>
						slalom_R902();	//
 80067fe:	f7ff facd 	bl	8005d9c <slalom_R902>
						full_led_write(2);
 8006802:	2002      	movs	r0, #2
 8006804:	f005 f846 	bl	800b894 <full_led_write>
						one_sectionU();
 8006808:	f7fe fe84 	bl	8005514 <one_sectionU>
					for(int i = 0; i < 16; i++){
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	3301      	adds	r3, #1
 8006810:	607b      	str	r3, [r7, #4]
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2b0f      	cmp	r3, #15
 8006816:	ddef      	ble.n	80067f8 <slalom_test+0x24c>
					}
					full_led_write(3);
 8006818:	2003      	movs	r0, #3
 800681a:	f005 f83b 	bl	800b894 <full_led_write>
					half_sectionD2();
 800681e:	f7fe fe11 	bl	8005444 <half_sectionD2>
					break;
 8006822:	e01d      	b.n	8006860 <slalom_test+0x2b4>
				case 7:
					//----slalom2----
					printf("slalom turn left .\n");
 8006824:	4814      	ldr	r0, [pc, #80]	; (8006878 <slalom_test+0x2cc>)
 8006826:	f005 fe3d 	bl	800c4a4 <puts>
					half_sectionA2();
 800682a:	f7fe fdef 	bl	800540c <half_sectionA2>
					for(int i = 0; i < 16; i++){
 800682e:	2300      	movs	r3, #0
 8006830:	603b      	str	r3, [r7, #0]
 8006832:	e00c      	b.n	800684e <slalom_test+0x2a2>
						full_led_write(1);
 8006834:	2001      	movs	r0, #1
 8006836:	f005 f82d 	bl	800b894 <full_led_write>
						slalom_L902();				//16904
 800683a:	f7ff fb79 	bl	8005f30 <slalom_L902>
						full_led_write(2);
 800683e:	2002      	movs	r0, #2
 8006840:	f005 f828 	bl	800b894 <full_led_write>
						one_sectionU();
 8006844:	f7fe fe66 	bl	8005514 <one_sectionU>
					for(int i = 0; i < 16; i++){
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	3301      	adds	r3, #1
 800684c:	603b      	str	r3, [r7, #0]
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	2b0f      	cmp	r3, #15
 8006852:	ddef      	ble.n	8006834 <slalom_test+0x288>
					}
					full_led_write(3);
 8006854:	2003      	movs	r0, #3
 8006856:	f005 f81d 	bl	800b894 <full_led_write>
					half_sectionD2();
 800685a:	f7fe fdf3 	bl	8005444 <half_sectionD2>
					break;
 800685e:	bf00      	nop
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 8006860:	e6ad      	b.n	80065be <slalom_test+0x12>
 8006862:	bf00      	nop
 8006864:	0800d6a0 	.word	0x0800d6a0
 8006868:	20000a68 	.word	0x20000a68
 800686c:	0800d610 	.word	0x0800d610
 8006870:	40020000 	.word	0x40020000
 8006874:	0800d6bc 	.word	0x0800d6bc
 8006878:	0800d6d0 	.word	0x0800d6d0
 800687c:	200006fc 	.word	0x200006fc
 8006880:	0800d6e4 	.word	0x0800d6e4
 8006884:	200003d4 	.word	0x200003d4
 8006888:	0800d6ec 	.word	0x0800d6ec

0800688c <v_test>:
//v_test
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void v_test(void){
 800688c:	b580      	push	{r7, lr}
 800688e:	b082      	sub	sp, #8
 8006890:	af00      	add	r7, sp, #0

	int mode = 0;
 8006892:	2300      	movs	r3, #0
 8006894:	607b      	str	r3, [r7, #4]
	printf("Test V Run, Mode : %d\n", mode);
 8006896:	6879      	ldr	r1, [r7, #4]
 8006898:	484a      	ldr	r0, [pc, #296]	; (80069c4 <v_test+0x138>)
 800689a:	f005 fd8f 	bl	800c3bc <iprintf>

	while(1){
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	b2db      	uxtb	r3, r3
 80068a2:	f003 0301 	and.w	r3, r3, #1
 80068a6:	b2d8      	uxtb	r0, r3
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	b2db      	uxtb	r3, r3
 80068ac:	f003 0302 	and.w	r3, r3, #2
 80068b0:	b2d9      	uxtb	r1, r3
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	b2db      	uxtb	r3, r3
 80068b6:	f003 0304 	and.w	r3, r3, #4
 80068ba:	b2db      	uxtb	r3, r3
 80068bc:	461a      	mov	r2, r3
 80068be:	f004 ffaf 	bl	800b820 <led_write>
		  if(dist_r >= 20){
 80068c2:	4b41      	ldr	r3, [pc, #260]	; (80069c8 <v_test+0x13c>)
 80068c4:	edd3 7a00 	vldr	s15, [r3]
 80068c8:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80068cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80068d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068d4:	db0f      	blt.n	80068f6 <v_test+0x6a>
			  mode++;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	3301      	adds	r3, #1
 80068da:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 80068dc:	4b3a      	ldr	r3, [pc, #232]	; (80069c8 <v_test+0x13c>)
 80068de:	f04f 0200 	mov.w	r2, #0
 80068e2:	601a      	str	r2, [r3, #0]
			  if(mode > 7){
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2b07      	cmp	r3, #7
 80068e8:	dd01      	ble.n	80068ee <v_test+0x62>
				  mode = 0;
 80068ea:	2300      	movs	r3, #0
 80068ec:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 80068ee:	6879      	ldr	r1, [r7, #4]
 80068f0:	4836      	ldr	r0, [pc, #216]	; (80069cc <v_test+0x140>)
 80068f2:	f005 fd63 	bl	800c3bc <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(dist_r <= -20){
 80068f6:	4b34      	ldr	r3, [pc, #208]	; (80069c8 <v_test+0x13c>)
 80068f8:	edd3 7a00 	vldr	s15, [r3]
 80068fc:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8006900:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006908:	d80f      	bhi.n	800692a <v_test+0x9e>
			  mode--;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	3b01      	subs	r3, #1
 800690e:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 8006910:	4b2d      	ldr	r3, [pc, #180]	; (80069c8 <v_test+0x13c>)
 8006912:	f04f 0200 	mov.w	r2, #0
 8006916:	601a      	str	r2, [r3, #0]
			  if(mode < 0){
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2b00      	cmp	r3, #0
 800691c:	da01      	bge.n	8006922 <v_test+0x96>
				  mode = 7;
 800691e:	2307      	movs	r3, #7
 8006920:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 8006922:	6879      	ldr	r1, [r7, #4]
 8006924:	4829      	ldr	r0, [pc, #164]	; (80069cc <v_test+0x140>)
 8006926:	f005 fd49 	bl	800c3bc <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET){
 800692a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800692e:	4828      	ldr	r0, [pc, #160]	; (80069d0 <v_test+0x144>)
 8006930:	f7fb fca8 	bl	8002284 <HAL_GPIO_ReadPin>
 8006934:	4603      	mov	r3, r0
 8006936:	2b00      	cmp	r3, #0
 8006938:	d1b1      	bne.n	800689e <v_test+0x12>
			  HAL_Delay(50);
 800693a:	2032      	movs	r0, #50	; 0x32
 800693c:	f7fa fb46 	bl	8000fcc <HAL_Delay>
			  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET);
 8006940:	bf00      	nop
 8006942:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006946:	4822      	ldr	r0, [pc, #136]	; (80069d0 <v_test+0x144>)
 8006948:	f7fb fc9c 	bl	8002284 <HAL_GPIO_ReadPin>
 800694c:	4603      	mov	r3, r0
 800694e:	2b00      	cmp	r3, #0
 8006950:	d0f7      	beq.n	8006942 <v_test+0xb6>
			  drive_ready();
 8006952:	f7fe f967 	bl	8004c24 <drive_ready>

			  switch(mode){
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2b07      	cmp	r3, #7
 800695a:	d8a0      	bhi.n	800689e <v_test+0x12>
 800695c:	a201      	add	r2, pc, #4	; (adr r2, 8006964 <v_test+0xd8>)
 800695e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006962:	bf00      	nop
 8006964:	08006985 	.word	0x08006985
 8006968:	0800698b 	.word	0x0800698b
 800696c:	0800689f 	.word	0x0800689f
 8006970:	0800689f 	.word	0x0800689f
 8006974:	0800689f 	.word	0x0800689f
 8006978:	0800689f 	.word	0x0800689f
 800697c:	0800689f 	.word	0x0800689f
 8006980:	0800689f 	.word	0x0800689f
				case 0:
					get_base();
 8006984:	f004 fef4 	bl	800b770 <get_base>
					break;
 8006988:	e01a      	b.n	80069c0 <v_test+0x134>
				case 1:
					//----V45----
					printf("V 45 right .\n");
 800698a:	4812      	ldr	r0, [pc, #72]	; (80069d4 <v_test+0x148>)
 800698c:	f005 fd8a 	bl	800c4a4 <puts>
					full_led_write(7);
 8006990:	2007      	movs	r0, #7
 8006992:	f004 ff7f 	bl	800b894 <full_led_write>
					half_sectionA();
 8006996:	f7fe fce3 	bl	8005360 <half_sectionA>
					for(int i = 0; i < 1; i++){
 800699a:	2300      	movs	r3, #0
 800699c:	603b      	str	r3, [r7, #0]
 800699e:	e006      	b.n	80069ae <v_test+0x122>
						v_R45();
 80069a0:	f7ff fba2 	bl	80060e8 <v_R45>
						v_R45();
 80069a4:	f7ff fba0 	bl	80060e8 <v_R45>
					for(int i = 0; i < 1; i++){
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	3301      	adds	r3, #1
 80069ac:	603b      	str	r3, [r7, #0]
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	ddf5      	ble.n	80069a0 <v_test+0x114>
					}
					full_led_write(7);
 80069b4:	2007      	movs	r0, #7
 80069b6:	f004 ff6d 	bl	800b894 <full_led_write>
					half_sectionD();
 80069ba:	f7fe fceb 	bl	8005394 <half_sectionD>
					break;
 80069be:	bf00      	nop
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 80069c0:	e76d      	b.n	800689e <v_test+0x12>
 80069c2:	bf00      	nop
 80069c4:	0800d6f4 	.word	0x0800d6f4
 80069c8:	20000a68 	.word	0x20000a68
 80069cc:	0800d610 	.word	0x0800d610
 80069d0:	40020000 	.word	0x40020000
 80069d4:	0800d70c 	.word	0x0800d70c

080069d8 <simple_run>:
//simple_run
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void simple_run(void){
 80069d8:	b580      	push	{r7, lr}
 80069da:	b082      	sub	sp, #8
 80069dc:	af00      	add	r7, sp, #0

	int mode = 0;
 80069de:	2300      	movs	r3, #0
 80069e0:	607b      	str	r3, [r7, #4]
	printf("Simple Run, Mode : %d\n", mode);
 80069e2:	6879      	ldr	r1, [r7, #4]
 80069e4:	4874      	ldr	r0, [pc, #464]	; (8006bb8 <simple_run+0x1e0>)
 80069e6:	f005 fce9 	bl	800c3bc <iprintf>

	while(1){

		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	b2db      	uxtb	r3, r3
 80069ee:	f003 0301 	and.w	r3, r3, #1
 80069f2:	b2d8      	uxtb	r0, r3
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	b2db      	uxtb	r3, r3
 80069f8:	f003 0302 	and.w	r3, r3, #2
 80069fc:	b2d9      	uxtb	r1, r3
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	b2db      	uxtb	r3, r3
 8006a02:	f003 0304 	and.w	r3, r3, #4
 8006a06:	b2db      	uxtb	r3, r3
 8006a08:	461a      	mov	r2, r3
 8006a0a:	f004 ff09 	bl	800b820 <led_write>
		  if(dist_r >= 20){
 8006a0e:	4b6b      	ldr	r3, [pc, #428]	; (8006bbc <simple_run+0x1e4>)
 8006a10:	edd3 7a00 	vldr	s15, [r3]
 8006a14:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8006a18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006a1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a20:	db0f      	blt.n	8006a42 <simple_run+0x6a>
			  mode++;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	3301      	adds	r3, #1
 8006a26:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 8006a28:	4b64      	ldr	r3, [pc, #400]	; (8006bbc <simple_run+0x1e4>)
 8006a2a:	f04f 0200 	mov.w	r2, #0
 8006a2e:	601a      	str	r2, [r3, #0]
			  if(mode > 7){
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2b07      	cmp	r3, #7
 8006a34:	dd01      	ble.n	8006a3a <simple_run+0x62>
				  mode = 0;
 8006a36:	2300      	movs	r3, #0
 8006a38:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 8006a3a:	6879      	ldr	r1, [r7, #4]
 8006a3c:	4860      	ldr	r0, [pc, #384]	; (8006bc0 <simple_run+0x1e8>)
 8006a3e:	f005 fcbd 	bl	800c3bc <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(dist_r <= -20){
 8006a42:	4b5e      	ldr	r3, [pc, #376]	; (8006bbc <simple_run+0x1e4>)
 8006a44:	edd3 7a00 	vldr	s15, [r3]
 8006a48:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8006a4c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006a50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a54:	d80f      	bhi.n	8006a76 <simple_run+0x9e>
			  mode--;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	3b01      	subs	r3, #1
 8006a5a:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 8006a5c:	4b57      	ldr	r3, [pc, #348]	; (8006bbc <simple_run+0x1e4>)
 8006a5e:	f04f 0200 	mov.w	r2, #0
 8006a62:	601a      	str	r2, [r3, #0]
			  if(mode < 0){
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	da01      	bge.n	8006a6e <simple_run+0x96>
				  mode = 7;
 8006a6a:	2307      	movs	r3, #7
 8006a6c:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 8006a6e:	6879      	ldr	r1, [r7, #4]
 8006a70:	4853      	ldr	r0, [pc, #332]	; (8006bc0 <simple_run+0x1e8>)
 8006a72:	f005 fca3 	bl	800c3bc <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET){
 8006a76:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006a7a:	4852      	ldr	r0, [pc, #328]	; (8006bc4 <simple_run+0x1ec>)
 8006a7c:	f7fb fc02 	bl	8002284 <HAL_GPIO_ReadPin>
 8006a80:	4603      	mov	r3, r0
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d1b1      	bne.n	80069ea <simple_run+0x12>
			  HAL_Delay(50);
 8006a86:	2032      	movs	r0, #50	; 0x32
 8006a88:	f7fa faa0 	bl	8000fcc <HAL_Delay>
			  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET);
 8006a8c:	bf00      	nop
 8006a8e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006a92:	484c      	ldr	r0, [pc, #304]	; (8006bc4 <simple_run+0x1ec>)
 8006a94:	f7fb fbf6 	bl	8002284 <HAL_GPIO_ReadPin>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d0f7      	beq.n	8006a8e <simple_run+0xb6>
			  drive_ready();
 8006a9e:	f7fe f8c1 	bl	8004c24 <drive_ready>

			  switch(mode){
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2b07      	cmp	r3, #7
 8006aa6:	d8a0      	bhi.n	80069ea <simple_run+0x12>
 8006aa8:	a201      	add	r2, pc, #4	; (adr r2, 8006ab0 <simple_run+0xd8>)
 8006aaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aae:	bf00      	nop
 8006ab0:	080069eb 	.word	0x080069eb
 8006ab4:	08006ad1 	.word	0x08006ad1
 8006ab8:	08006b1d 	.word	0x08006b1d
 8006abc:	08006b69 	.word	0x08006b69
 8006ac0:	080069eb 	.word	0x080069eb
 8006ac4:	080069eb 	.word	0x080069eb
 8006ac8:	080069eb 	.word	0x080069eb
 8006acc:	080069eb 	.word	0x080069eb

				case 0:
					break;
				case 1:
					//--------
					printf("First Run.\n");
 8006ad0:	483d      	ldr	r0, [pc, #244]	; (8006bc8 <simple_run+0x1f0>)
 8006ad2:	f005 fce7 	bl	800c4a4 <puts>

					MF.FLAG.SCND = 0;
 8006ad6:	4a3d      	ldr	r2, [pc, #244]	; (8006bcc <simple_run+0x1f4>)
 8006ad8:	8813      	ldrh	r3, [r2, #0]
 8006ada:	f36f 1345 	bfc	r3, #5, #1
 8006ade:	8013      	strh	r3, [r2, #0]
					goal_x = GOAL_X;
 8006ae0:	4b3b      	ldr	r3, [pc, #236]	; (8006bd0 <simple_run+0x1f8>)
 8006ae2:	2203      	movs	r2, #3
 8006ae4:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8006ae6:	4b3b      	ldr	r3, [pc, #236]	; (8006bd4 <simple_run+0x1fc>)
 8006ae8:	2206      	movs	r2, #6
 8006aea:	701a      	strb	r2, [r3, #0]

					get_base();
 8006aec:	f004 fe40 	bl	800b770 <get_base>

					searchA();
 8006af0:	f002 ff36 	bl	8009960 <searchA>
					HAL_Delay(500);
 8006af4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006af8:	f7fa fa68 	bl	8000fcc <HAL_Delay>

					goal_x = goal_y = 0;
 8006afc:	4b35      	ldr	r3, [pc, #212]	; (8006bd4 <simple_run+0x1fc>)
 8006afe:	2200      	movs	r2, #0
 8006b00:	701a      	strb	r2, [r3, #0]
 8006b02:	4b34      	ldr	r3, [pc, #208]	; (8006bd4 <simple_run+0x1fc>)
 8006b04:	781a      	ldrb	r2, [r3, #0]
 8006b06:	4b32      	ldr	r3, [pc, #200]	; (8006bd0 <simple_run+0x1f8>)
 8006b08:	701a      	strb	r2, [r3, #0]
					searchA();
 8006b0a:	f002 ff29 	bl	8009960 <searchA>

					goal_x = GOAL_X;
 8006b0e:	4b30      	ldr	r3, [pc, #192]	; (8006bd0 <simple_run+0x1f8>)
 8006b10:	2203      	movs	r2, #3
 8006b12:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8006b14:	4b2f      	ldr	r3, [pc, #188]	; (8006bd4 <simple_run+0x1fc>)
 8006b16:	2206      	movs	r2, #6
 8006b18:	701a      	strb	r2, [r3, #0]

					break;
 8006b1a:	e04b      	b.n	8006bb4 <simple_run+0x1dc>

				case 2:
					//--------
					printf("First Run. (Continuous)\n");
 8006b1c:	482e      	ldr	r0, [pc, #184]	; (8006bd8 <simple_run+0x200>)
 8006b1e:	f005 fcc1 	bl	800c4a4 <puts>

					MF.FLAG.SCND = 0;
 8006b22:	4a2a      	ldr	r2, [pc, #168]	; (8006bcc <simple_run+0x1f4>)
 8006b24:	8813      	ldrh	r3, [r2, #0]
 8006b26:	f36f 1345 	bfc	r3, #5, #1
 8006b2a:	8013      	strh	r3, [r2, #0]
					goal_x = GOAL_X;
 8006b2c:	4b28      	ldr	r3, [pc, #160]	; (8006bd0 <simple_run+0x1f8>)
 8006b2e:	2203      	movs	r2, #3
 8006b30:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8006b32:	4b28      	ldr	r3, [pc, #160]	; (8006bd4 <simple_run+0x1fc>)
 8006b34:	2206      	movs	r2, #6
 8006b36:	701a      	strb	r2, [r3, #0]

					get_base();
 8006b38:	f004 fe1a 	bl	800b770 <get_base>

					searchB();
 8006b3c:	f002 ff92 	bl	8009a64 <searchB>
					HAL_Delay(500);
 8006b40:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006b44:	f7fa fa42 	bl	8000fcc <HAL_Delay>

					goal_x = goal_y = 0;
 8006b48:	4b22      	ldr	r3, [pc, #136]	; (8006bd4 <simple_run+0x1fc>)
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	701a      	strb	r2, [r3, #0]
 8006b4e:	4b21      	ldr	r3, [pc, #132]	; (8006bd4 <simple_run+0x1fc>)
 8006b50:	781a      	ldrb	r2, [r3, #0]
 8006b52:	4b1f      	ldr	r3, [pc, #124]	; (8006bd0 <simple_run+0x1f8>)
 8006b54:	701a      	strb	r2, [r3, #0]
					searchB();
 8006b56:	f002 ff85 	bl	8009a64 <searchB>

					goal_x = GOAL_X;
 8006b5a:	4b1d      	ldr	r3, [pc, #116]	; (8006bd0 <simple_run+0x1f8>)
 8006b5c:	2203      	movs	r2, #3
 8006b5e:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8006b60:	4b1c      	ldr	r3, [pc, #112]	; (8006bd4 <simple_run+0x1fc>)
 8006b62:	2206      	movs	r2, #6
 8006b64:	701a      	strb	r2, [r3, #0]

					break;
 8006b66:	e025      	b.n	8006bb4 <simple_run+0x1dc>

				case 3:
					//--------
					printf("Second Run. (Continuous)\n");
 8006b68:	481c      	ldr	r0, [pc, #112]	; (8006bdc <simple_run+0x204>)
 8006b6a:	f005 fc9b 	bl	800c4a4 <puts>

					MF.FLAG.SCND = 1;
 8006b6e:	4a17      	ldr	r2, [pc, #92]	; (8006bcc <simple_run+0x1f4>)
 8006b70:	8813      	ldrh	r3, [r2, #0]
 8006b72:	f043 0320 	orr.w	r3, r3, #32
 8006b76:	8013      	strh	r3, [r2, #0]
					goal_x = GOAL_X;
 8006b78:	4b15      	ldr	r3, [pc, #84]	; (8006bd0 <simple_run+0x1f8>)
 8006b7a:	2203      	movs	r2, #3
 8006b7c:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8006b7e:	4b15      	ldr	r3, [pc, #84]	; (8006bd4 <simple_run+0x1fc>)
 8006b80:	2206      	movs	r2, #6
 8006b82:	701a      	strb	r2, [r3, #0]

					get_base();
 8006b84:	f004 fdf4 	bl	800b770 <get_base>

					searchB();
 8006b88:	f002 ff6c 	bl	8009a64 <searchB>
					HAL_Delay(500);
 8006b8c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006b90:	f7fa fa1c 	bl	8000fcc <HAL_Delay>

					goal_x = goal_y = 0;
 8006b94:	4b0f      	ldr	r3, [pc, #60]	; (8006bd4 <simple_run+0x1fc>)
 8006b96:	2200      	movs	r2, #0
 8006b98:	701a      	strb	r2, [r3, #0]
 8006b9a:	4b0e      	ldr	r3, [pc, #56]	; (8006bd4 <simple_run+0x1fc>)
 8006b9c:	781a      	ldrb	r2, [r3, #0]
 8006b9e:	4b0c      	ldr	r3, [pc, #48]	; (8006bd0 <simple_run+0x1f8>)
 8006ba0:	701a      	strb	r2, [r3, #0]
					searchB();
 8006ba2:	f002 ff5f 	bl	8009a64 <searchB>

					goal_x = GOAL_X;
 8006ba6:	4b0a      	ldr	r3, [pc, #40]	; (8006bd0 <simple_run+0x1f8>)
 8006ba8:	2203      	movs	r2, #3
 8006baa:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8006bac:	4b09      	ldr	r3, [pc, #36]	; (8006bd4 <simple_run+0x1fc>)
 8006bae:	2206      	movs	r2, #6
 8006bb0:	701a      	strb	r2, [r3, #0]

					break;
 8006bb2:	bf00      	nop
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 8006bb4:	e719      	b.n	80069ea <simple_run+0x12>
 8006bb6:	bf00      	nop
 8006bb8:	0800d71c 	.word	0x0800d71c
 8006bbc:	20000a68 	.word	0x20000a68
 8006bc0:	0800d610 	.word	0x0800d610
 8006bc4:	40020000 	.word	0x40020000
 8006bc8:	0800d734 	.word	0x0800d734
 8006bcc:	20000ee4 	.word	0x20000ee4
 8006bd0:	20000b2d 	.word	0x20000b2d
 8006bd4:	20000ac8 	.word	0x20000ac8
 8006bd8:	0800d740 	.word	0x0800d740
 8006bdc:	0800d758 	.word	0x0800d758

08006be0 <slalom_run>:
//slalom_run
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void slalom_run(void){
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b082      	sub	sp, #8
 8006be4:	af00      	add	r7, sp, #0

	int mode = 0;
 8006be6:	2300      	movs	r3, #0
 8006be8:	607b      	str	r3, [r7, #4]
	printf("Slalom Run, Mode : %d\n", mode);
 8006bea:	6879      	ldr	r1, [r7, #4]
 8006bec:	48b1      	ldr	r0, [pc, #708]	; (8006eb4 <slalom_run+0x2d4>)
 8006bee:	f005 fbe5 	bl	800c3bc <iprintf>

	while(1){
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	b2db      	uxtb	r3, r3
 8006bf6:	f003 0301 	and.w	r3, r3, #1
 8006bfa:	b2d8      	uxtb	r0, r3
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	b2db      	uxtb	r3, r3
 8006c00:	f003 0302 	and.w	r3, r3, #2
 8006c04:	b2d9      	uxtb	r1, r3
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	b2db      	uxtb	r3, r3
 8006c0a:	f003 0304 	and.w	r3, r3, #4
 8006c0e:	b2db      	uxtb	r3, r3
 8006c10:	461a      	mov	r2, r3
 8006c12:	f004 fe05 	bl	800b820 <led_write>
		  if(dist_r >= 20){
 8006c16:	4ba8      	ldr	r3, [pc, #672]	; (8006eb8 <slalom_run+0x2d8>)
 8006c18:	edd3 7a00 	vldr	s15, [r3]
 8006c1c:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8006c20:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006c24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c28:	db0f      	blt.n	8006c4a <slalom_run+0x6a>
			  mode++;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	3301      	adds	r3, #1
 8006c2e:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 8006c30:	4ba1      	ldr	r3, [pc, #644]	; (8006eb8 <slalom_run+0x2d8>)
 8006c32:	f04f 0200 	mov.w	r2, #0
 8006c36:	601a      	str	r2, [r3, #0]
			  if(mode > 7){
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2b07      	cmp	r3, #7
 8006c3c:	dd01      	ble.n	8006c42 <slalom_run+0x62>
				  mode = 0;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 8006c42:	6879      	ldr	r1, [r7, #4]
 8006c44:	489d      	ldr	r0, [pc, #628]	; (8006ebc <slalom_run+0x2dc>)
 8006c46:	f005 fbb9 	bl	800c3bc <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(dist_r <= -20){
 8006c4a:	4b9b      	ldr	r3, [pc, #620]	; (8006eb8 <slalom_run+0x2d8>)
 8006c4c:	edd3 7a00 	vldr	s15, [r3]
 8006c50:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8006c54:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006c58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c5c:	d80f      	bhi.n	8006c7e <slalom_run+0x9e>
			  mode--;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	3b01      	subs	r3, #1
 8006c62:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 8006c64:	4b94      	ldr	r3, [pc, #592]	; (8006eb8 <slalom_run+0x2d8>)
 8006c66:	f04f 0200 	mov.w	r2, #0
 8006c6a:	601a      	str	r2, [r3, #0]
			  if(mode < 0){
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	da01      	bge.n	8006c76 <slalom_run+0x96>
				  mode = 7;
 8006c72:	2307      	movs	r3, #7
 8006c74:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 8006c76:	6879      	ldr	r1, [r7, #4]
 8006c78:	4890      	ldr	r0, [pc, #576]	; (8006ebc <slalom_run+0x2dc>)
 8006c7a:	f005 fb9f 	bl	800c3bc <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET){
 8006c7e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006c82:	488f      	ldr	r0, [pc, #572]	; (8006ec0 <slalom_run+0x2e0>)
 8006c84:	f7fb fafe 	bl	8002284 <HAL_GPIO_ReadPin>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d1b1      	bne.n	8006bf2 <slalom_run+0x12>
			  HAL_Delay(50);
 8006c8e:	2032      	movs	r0, #50	; 0x32
 8006c90:	f7fa f99c 	bl	8000fcc <HAL_Delay>
			  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET);
 8006c94:	bf00      	nop
 8006c96:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006c9a:	4889      	ldr	r0, [pc, #548]	; (8006ec0 <slalom_run+0x2e0>)
 8006c9c:	f7fb faf2 	bl	8002284 <HAL_GPIO_ReadPin>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d0f7      	beq.n	8006c96 <slalom_run+0xb6>
			  drive_ready();
 8006ca6:	f7fd ffbd 	bl	8004c24 <drive_ready>

			  switch(mode){
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2b07      	cmp	r3, #7
 8006cae:	d8a0      	bhi.n	8006bf2 <slalom_run+0x12>
 8006cb0:	a201      	add	r2, pc, #4	; (adr r2, 8006cb8 <slalom_run+0xd8>)
 8006cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cb6:	bf00      	nop
 8006cb8:	08006cd9 	.word	0x08006cd9
 8006cbc:	08006d2b 	.word	0x08006d2b
 8006cc0:	08006d7d 	.word	0x08006d7d
 8006cc4:	08006de9 	.word	0x08006de9
 8006cc8:	08006e4f 	.word	0x08006e4f
 8006ccc:	08006ee9 	.word	0x08006ee9
 8006cd0:	08006f4d 	.word	0x08006f4d
 8006cd4:	08006bf3 	.word	0x08006bf3

			  case 0:
					//--------
					printf("First Run. (Slalom)\n");
 8006cd8:	487a      	ldr	r0, [pc, #488]	; (8006ec4 <slalom_run+0x2e4>)
 8006cda:	f005 fbe3 	bl	800c4a4 <puts>

					MF.FLAG.SCND = 0;
 8006cde:	4a7a      	ldr	r2, [pc, #488]	; (8006ec8 <slalom_run+0x2e8>)
 8006ce0:	8813      	ldrh	r3, [r2, #0]
 8006ce2:	f36f 1345 	bfc	r3, #5, #1
 8006ce6:	8013      	strh	r3, [r2, #0]
					start_flag = 0;
 8006ce8:	4b78      	ldr	r3, [pc, #480]	; (8006ecc <slalom_run+0x2ec>)
 8006cea:	2200      	movs	r2, #0
 8006cec:	701a      	strb	r2, [r3, #0]
					goal_x = GOAL_X;
 8006cee:	4b78      	ldr	r3, [pc, #480]	; (8006ed0 <slalom_run+0x2f0>)
 8006cf0:	2203      	movs	r2, #3
 8006cf2:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8006cf4:	4b77      	ldr	r3, [pc, #476]	; (8006ed4 <slalom_run+0x2f4>)
 8006cf6:	2206      	movs	r2, #6
 8006cf8:	701a      	strb	r2, [r3, #0]

					get_base();
 8006cfa:	f004 fd39 	bl	800b770 <get_base>

					searchC();
 8006cfe:	f002 ff3b 	bl	8009b78 <searchC>
					HAL_Delay(500);
 8006d02:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006d06:	f7fa f961 	bl	8000fcc <HAL_Delay>

					goal_x = goal_y = 0;
 8006d0a:	4b72      	ldr	r3, [pc, #456]	; (8006ed4 <slalom_run+0x2f4>)
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	701a      	strb	r2, [r3, #0]
 8006d10:	4b70      	ldr	r3, [pc, #448]	; (8006ed4 <slalom_run+0x2f4>)
 8006d12:	781a      	ldrb	r2, [r3, #0]
 8006d14:	4b6e      	ldr	r3, [pc, #440]	; (8006ed0 <slalom_run+0x2f0>)
 8006d16:	701a      	strb	r2, [r3, #0]
					searchC();
 8006d18:	f002 ff2e 	bl	8009b78 <searchC>

					goal_x = GOAL_X;
 8006d1c:	4b6c      	ldr	r3, [pc, #432]	; (8006ed0 <slalom_run+0x2f0>)
 8006d1e:	2203      	movs	r2, #3
 8006d20:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8006d22:	4b6c      	ldr	r3, [pc, #432]	; (8006ed4 <slalom_run+0x2f4>)
 8006d24:	2206      	movs	r2, #6
 8006d26:	701a      	strb	r2, [r3, #0]
					break;
 8006d28:	e13d      	b.n	8006fa6 <slalom_run+0x3c6>

				case 1:
					//--------
					printf("Second Run. (Slalom)\n");
 8006d2a:	486b      	ldr	r0, [pc, #428]	; (8006ed8 <slalom_run+0x2f8>)
 8006d2c:	f005 fbba 	bl	800c4a4 <puts>

					MF.FLAG.SCND = 1;
 8006d30:	4a65      	ldr	r2, [pc, #404]	; (8006ec8 <slalom_run+0x2e8>)
 8006d32:	8813      	ldrh	r3, [r2, #0]
 8006d34:	f043 0320 	orr.w	r3, r3, #32
 8006d38:	8013      	strh	r3, [r2, #0]
					start_flag = 0;
 8006d3a:	4b64      	ldr	r3, [pc, #400]	; (8006ecc <slalom_run+0x2ec>)
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	701a      	strb	r2, [r3, #0]
					goal_x = GOAL_X;
 8006d40:	4b63      	ldr	r3, [pc, #396]	; (8006ed0 <slalom_run+0x2f0>)
 8006d42:	2203      	movs	r2, #3
 8006d44:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8006d46:	4b63      	ldr	r3, [pc, #396]	; (8006ed4 <slalom_run+0x2f4>)
 8006d48:	2206      	movs	r2, #6
 8006d4a:	701a      	strb	r2, [r3, #0]

					get_base();
 8006d4c:	f004 fd10 	bl	800b770 <get_base>

					searchC();
 8006d50:	f002 ff12 	bl	8009b78 <searchC>
					HAL_Delay(500);
 8006d54:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006d58:	f7fa f938 	bl	8000fcc <HAL_Delay>

					goal_x = goal_y = 0;
 8006d5c:	4b5d      	ldr	r3, [pc, #372]	; (8006ed4 <slalom_run+0x2f4>)
 8006d5e:	2200      	movs	r2, #0
 8006d60:	701a      	strb	r2, [r3, #0]
 8006d62:	4b5c      	ldr	r3, [pc, #368]	; (8006ed4 <slalom_run+0x2f4>)
 8006d64:	781a      	ldrb	r2, [r3, #0]
 8006d66:	4b5a      	ldr	r3, [pc, #360]	; (8006ed0 <slalom_run+0x2f0>)
 8006d68:	701a      	strb	r2, [r3, #0]
					searchC();
 8006d6a:	f002 ff05 	bl	8009b78 <searchC>

					goal_x = GOAL_X;
 8006d6e:	4b58      	ldr	r3, [pc, #352]	; (8006ed0 <slalom_run+0x2f0>)
 8006d70:	2203      	movs	r2, #3
 8006d72:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8006d74:	4b57      	ldr	r3, [pc, #348]	; (8006ed4 <slalom_run+0x2f4>)
 8006d76:	2206      	movs	r2, #6
 8006d78:	701a      	strb	r2, [r3, #0]
					break;
 8006d7a:	e114      	b.n	8006fa6 <slalom_run+0x3c6>

				case 2:
					//----+----
					printf("Second Run. (Slalom+accel)\n");
 8006d7c:	4857      	ldr	r0, [pc, #348]	; (8006edc <slalom_run+0x2fc>)
 8006d7e:	f005 fb91 	bl	800c4a4 <puts>

					MF.FLAG.SCND = 1;
 8006d82:	4a51      	ldr	r2, [pc, #324]	; (8006ec8 <slalom_run+0x2e8>)
 8006d84:	8813      	ldrh	r3, [r2, #0]
 8006d86:	f043 0320 	orr.w	r3, r3, #32
 8006d8a:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 8006d8c:	4a4e      	ldr	r2, [pc, #312]	; (8006ec8 <slalom_run+0x2e8>)
 8006d8e:	8813      	ldrh	r3, [r2, #0]
 8006d90:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006d94:	8013      	strh	r3, [r2, #0]
					start_flag = 0;
 8006d96:	4b4d      	ldr	r3, [pc, #308]	; (8006ecc <slalom_run+0x2ec>)
 8006d98:	2200      	movs	r2, #0
 8006d9a:	701a      	strb	r2, [r3, #0]
					accel_hs = 5000;
 8006d9c:	4b50      	ldr	r3, [pc, #320]	; (8006ee0 <slalom_run+0x300>)
 8006d9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006da2:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 600;
 8006da4:	4b4f      	ldr	r3, [pc, #316]	; (8006ee4 <slalom_run+0x304>)
 8006da6:	f44f 7216 	mov.w	r2, #600	; 0x258
 8006daa:	801a      	strh	r2, [r3, #0]
					goal_x = GOAL_X;
 8006dac:	4b48      	ldr	r3, [pc, #288]	; (8006ed0 <slalom_run+0x2f0>)
 8006dae:	2203      	movs	r2, #3
 8006db0:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8006db2:	4b48      	ldr	r3, [pc, #288]	; (8006ed4 <slalom_run+0x2f4>)
 8006db4:	2206      	movs	r2, #6
 8006db6:	701a      	strb	r2, [r3, #0]

					get_base();
 8006db8:	f004 fcda 	bl	800b770 <get_base>

					searchD();
 8006dbc:	f003 f82e 	bl	8009e1c <searchD>
					HAL_Delay(500);
 8006dc0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006dc4:	f7fa f902 	bl	8000fcc <HAL_Delay>

					goal_x = goal_y = 0;
 8006dc8:	4b42      	ldr	r3, [pc, #264]	; (8006ed4 <slalom_run+0x2f4>)
 8006dca:	2200      	movs	r2, #0
 8006dcc:	701a      	strb	r2, [r3, #0]
 8006dce:	4b41      	ldr	r3, [pc, #260]	; (8006ed4 <slalom_run+0x2f4>)
 8006dd0:	781a      	ldrb	r2, [r3, #0]
 8006dd2:	4b3f      	ldr	r3, [pc, #252]	; (8006ed0 <slalom_run+0x2f0>)
 8006dd4:	701a      	strb	r2, [r3, #0]
					searchD();
 8006dd6:	f003 f821 	bl	8009e1c <searchD>

					goal_x = GOAL_X;
 8006dda:	4b3d      	ldr	r3, [pc, #244]	; (8006ed0 <slalom_run+0x2f0>)
 8006ddc:	2203      	movs	r2, #3
 8006dde:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8006de0:	4b3c      	ldr	r3, [pc, #240]	; (8006ed4 <slalom_run+0x2f4>)
 8006de2:	2206      	movs	r2, #6
 8006de4:	701a      	strb	r2, [r3, #0]
					break;
 8006de6:	e0de      	b.n	8006fa6 <slalom_run+0x3c6>

				case 3:
					//----+----
					printf("Second Run. (Slalom+accel)\n");
 8006de8:	483c      	ldr	r0, [pc, #240]	; (8006edc <slalom_run+0x2fc>)
 8006dea:	f005 fb5b 	bl	800c4a4 <puts>

					MF.FLAG.SCND = 1;
 8006dee:	4a36      	ldr	r2, [pc, #216]	; (8006ec8 <slalom_run+0x2e8>)
 8006df0:	8813      	ldrh	r3, [r2, #0]
 8006df2:	f043 0320 	orr.w	r3, r3, #32
 8006df6:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 8006df8:	4a33      	ldr	r2, [pc, #204]	; (8006ec8 <slalom_run+0x2e8>)
 8006dfa:	8813      	ldrh	r3, [r2, #0]
 8006dfc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006e00:	8013      	strh	r3, [r2, #0]
					accel_hs = 5000;
 8006e02:	4b37      	ldr	r3, [pc, #220]	; (8006ee0 <slalom_run+0x300>)
 8006e04:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e08:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1000;
 8006e0a:	4b36      	ldr	r3, [pc, #216]	; (8006ee4 <slalom_run+0x304>)
 8006e0c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006e10:	801a      	strh	r2, [r3, #0]
					goal_x = GOAL_X;
 8006e12:	4b2f      	ldr	r3, [pc, #188]	; (8006ed0 <slalom_run+0x2f0>)
 8006e14:	2203      	movs	r2, #3
 8006e16:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8006e18:	4b2e      	ldr	r3, [pc, #184]	; (8006ed4 <slalom_run+0x2f4>)
 8006e1a:	2206      	movs	r2, #6
 8006e1c:	701a      	strb	r2, [r3, #0]

					get_base();
 8006e1e:	f004 fca7 	bl	800b770 <get_base>

					searchD();
 8006e22:	f002 fffb 	bl	8009e1c <searchD>
					HAL_Delay(500);
 8006e26:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006e2a:	f7fa f8cf 	bl	8000fcc <HAL_Delay>

					goal_x = goal_y = 0;
 8006e2e:	4b29      	ldr	r3, [pc, #164]	; (8006ed4 <slalom_run+0x2f4>)
 8006e30:	2200      	movs	r2, #0
 8006e32:	701a      	strb	r2, [r3, #0]
 8006e34:	4b27      	ldr	r3, [pc, #156]	; (8006ed4 <slalom_run+0x2f4>)
 8006e36:	781a      	ldrb	r2, [r3, #0]
 8006e38:	4b25      	ldr	r3, [pc, #148]	; (8006ed0 <slalom_run+0x2f0>)
 8006e3a:	701a      	strb	r2, [r3, #0]
					searchD();
 8006e3c:	f002 ffee 	bl	8009e1c <searchD>

					goal_x = GOAL_X;
 8006e40:	4b23      	ldr	r3, [pc, #140]	; (8006ed0 <slalom_run+0x2f0>)
 8006e42:	2203      	movs	r2, #3
 8006e44:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8006e46:	4b23      	ldr	r3, [pc, #140]	; (8006ed4 <slalom_run+0x2f4>)
 8006e48:	2206      	movs	r2, #6
 8006e4a:	701a      	strb	r2, [r3, #0]
					break;
 8006e4c:	e0ab      	b.n	8006fa6 <slalom_run+0x3c6>

				case 4:
					//----+----
					printf("Second Run. (Slalom+accel)\n");
 8006e4e:	4823      	ldr	r0, [pc, #140]	; (8006edc <slalom_run+0x2fc>)
 8006e50:	f005 fb28 	bl	800c4a4 <puts>

					MF.FLAG.SCND = 1;
 8006e54:	4a1c      	ldr	r2, [pc, #112]	; (8006ec8 <slalom_run+0x2e8>)
 8006e56:	8813      	ldrh	r3, [r2, #0]
 8006e58:	f043 0320 	orr.w	r3, r3, #32
 8006e5c:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 8006e5e:	4a1a      	ldr	r2, [pc, #104]	; (8006ec8 <slalom_run+0x2e8>)
 8006e60:	8813      	ldrh	r3, [r2, #0]
 8006e62:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006e66:	8013      	strh	r3, [r2, #0]
					accel_hs = 5000;
 8006e68:	4b1d      	ldr	r3, [pc, #116]	; (8006ee0 <slalom_run+0x300>)
 8006e6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e6e:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1500;
 8006e70:	4b1c      	ldr	r3, [pc, #112]	; (8006ee4 <slalom_run+0x304>)
 8006e72:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8006e76:	801a      	strh	r2, [r3, #0]
					goal_x = GOAL_X;
 8006e78:	4b15      	ldr	r3, [pc, #84]	; (8006ed0 <slalom_run+0x2f0>)
 8006e7a:	2203      	movs	r2, #3
 8006e7c:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8006e7e:	4b15      	ldr	r3, [pc, #84]	; (8006ed4 <slalom_run+0x2f4>)
 8006e80:	2206      	movs	r2, #6
 8006e82:	701a      	strb	r2, [r3, #0]

					get_base();
 8006e84:	f004 fc74 	bl	800b770 <get_base>

					searchD();
 8006e88:	f002 ffc8 	bl	8009e1c <searchD>
					HAL_Delay(500);
 8006e8c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006e90:	f7fa f89c 	bl	8000fcc <HAL_Delay>

					goal_x = goal_y = 0;
 8006e94:	4b0f      	ldr	r3, [pc, #60]	; (8006ed4 <slalom_run+0x2f4>)
 8006e96:	2200      	movs	r2, #0
 8006e98:	701a      	strb	r2, [r3, #0]
 8006e9a:	4b0e      	ldr	r3, [pc, #56]	; (8006ed4 <slalom_run+0x2f4>)
 8006e9c:	781a      	ldrb	r2, [r3, #0]
 8006e9e:	4b0c      	ldr	r3, [pc, #48]	; (8006ed0 <slalom_run+0x2f0>)
 8006ea0:	701a      	strb	r2, [r3, #0]
					searchD();
 8006ea2:	f002 ffbb 	bl	8009e1c <searchD>

					goal_x = GOAL_X;
 8006ea6:	4b0a      	ldr	r3, [pc, #40]	; (8006ed0 <slalom_run+0x2f0>)
 8006ea8:	2203      	movs	r2, #3
 8006eaa:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8006eac:	4b09      	ldr	r3, [pc, #36]	; (8006ed4 <slalom_run+0x2f4>)
 8006eae:	2206      	movs	r2, #6
 8006eb0:	701a      	strb	r2, [r3, #0]
					break;
 8006eb2:	e078      	b.n	8006fa6 <slalom_run+0x3c6>
 8006eb4:	0800d774 	.word	0x0800d774
 8006eb8:	20000a68 	.word	0x20000a68
 8006ebc:	0800d610 	.word	0x0800d610
 8006ec0:	40020000 	.word	0x40020000
 8006ec4:	0800d78c 	.word	0x0800d78c
 8006ec8:	20000ee4 	.word	0x20000ee4
 8006ecc:	20000f04 	.word	0x20000f04
 8006ed0:	20000b2d 	.word	0x20000b2d
 8006ed4:	20000ac8 	.word	0x20000ac8
 8006ed8:	0800d7a0 	.word	0x0800d7a0
 8006edc:	0800d7b8 	.word	0x0800d7b8
 8006ee0:	200003d0 	.word	0x200003d0
 8006ee4:	20000ef8 	.word	0x20000ef8

				case 5:
					//----+----
					printf("High Speed Run. (Slalom)\n");
 8006ee8:	482f      	ldr	r0, [pc, #188]	; (8006fa8 <slalom_run+0x3c8>)
 8006eea:	f005 fadb 	bl	800c4a4 <puts>

					MF.FLAG.SCND = 1;
 8006eee:	4a2f      	ldr	r2, [pc, #188]	; (8006fac <slalom_run+0x3cc>)
 8006ef0:	8813      	ldrh	r3, [r2, #0]
 8006ef2:	f043 0320 	orr.w	r3, r3, #32
 8006ef6:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 8006ef8:	4a2c      	ldr	r2, [pc, #176]	; (8006fac <slalom_run+0x3cc>)
 8006efa:	8813      	ldrh	r3, [r2, #0]
 8006efc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006f00:	8013      	strh	r3, [r2, #0]
					start_flag = 0;
 8006f02:	4b2b      	ldr	r3, [pc, #172]	; (8006fb0 <slalom_run+0x3d0>)
 8006f04:	2200      	movs	r2, #0
 8006f06:	701a      	strb	r2, [r3, #0]
					goal_x = GOAL_X;
 8006f08:	4b2a      	ldr	r3, [pc, #168]	; (8006fb4 <slalom_run+0x3d4>)
 8006f0a:	2203      	movs	r2, #3
 8006f0c:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8006f0e:	4b2a      	ldr	r3, [pc, #168]	; (8006fb8 <slalom_run+0x3d8>)
 8006f10:	2206      	movs	r2, #6
 8006f12:	701a      	strb	r2, [r3, #0]

					get_base();
 8006f14:	f004 fc2c 	bl	800b770 <get_base>

					HAL_Delay(5000);
 8006f18:	f241 3088 	movw	r0, #5000	; 0x1388
 8006f1c:	f7fa f856 	bl	8000fcc <HAL_Delay>
					searchC();
 8006f20:	f002 fe2a 	bl	8009b78 <searchC>
					HAL_Delay(500);
 8006f24:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006f28:	f7fa f850 	bl	8000fcc <HAL_Delay>

					goal_x = goal_y = 0;
 8006f2c:	4b22      	ldr	r3, [pc, #136]	; (8006fb8 <slalom_run+0x3d8>)
 8006f2e:	2200      	movs	r2, #0
 8006f30:	701a      	strb	r2, [r3, #0]
 8006f32:	4b21      	ldr	r3, [pc, #132]	; (8006fb8 <slalom_run+0x3d8>)
 8006f34:	781a      	ldrb	r2, [r3, #0]
 8006f36:	4b1f      	ldr	r3, [pc, #124]	; (8006fb4 <slalom_run+0x3d4>)
 8006f38:	701a      	strb	r2, [r3, #0]
					searchC();
 8006f3a:	f002 fe1d 	bl	8009b78 <searchC>

					goal_x = GOAL_X;
 8006f3e:	4b1d      	ldr	r3, [pc, #116]	; (8006fb4 <slalom_run+0x3d4>)
 8006f40:	2203      	movs	r2, #3
 8006f42:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8006f44:	4b1c      	ldr	r3, [pc, #112]	; (8006fb8 <slalom_run+0x3d8>)
 8006f46:	2206      	movs	r2, #6
 8006f48:	701a      	strb	r2, [r3, #0]
					break;
 8006f4a:	e02c      	b.n	8006fa6 <slalom_run+0x3c6>

				case 6:
					//----+----
					printf("High Speed Run. (Slalom)\n");
 8006f4c:	4816      	ldr	r0, [pc, #88]	; (8006fa8 <slalom_run+0x3c8>)
 8006f4e:	f005 faa9 	bl	800c4a4 <puts>

					MF.FLAG.SCND = 1;
 8006f52:	4a16      	ldr	r2, [pc, #88]	; (8006fac <slalom_run+0x3cc>)
 8006f54:	8813      	ldrh	r3, [r2, #0]
 8006f56:	f043 0320 	orr.w	r3, r3, #32
 8006f5a:	8013      	strh	r3, [r2, #0]
//					MF.FLAG.STRAIGHT = 1;
					start_flag = 0;
 8006f5c:	4b14      	ldr	r3, [pc, #80]	; (8006fb0 <slalom_run+0x3d0>)
 8006f5e:	2200      	movs	r2, #0
 8006f60:	701a      	strb	r2, [r3, #0]
					goal_x = GOAL_X;
 8006f62:	4b14      	ldr	r3, [pc, #80]	; (8006fb4 <slalom_run+0x3d4>)
 8006f64:	2203      	movs	r2, #3
 8006f66:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8006f68:	4b13      	ldr	r3, [pc, #76]	; (8006fb8 <slalom_run+0x3d8>)
 8006f6a:	2206      	movs	r2, #6
 8006f6c:	701a      	strb	r2, [r3, #0]

					get_base();
 8006f6e:	f004 fbff 	bl	800b770 <get_base>

					HAL_Delay(5000);
 8006f72:	f241 3088 	movw	r0, #5000	; 0x1388
 8006f76:	f7fa f829 	bl	8000fcc <HAL_Delay>
					searchC2();
 8006f7a:	f002 fea9 	bl	8009cd0 <searchC2>
					HAL_Delay(500);
 8006f7e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006f82:	f7fa f823 	bl	8000fcc <HAL_Delay>

					goal_x = goal_y = 0;
 8006f86:	4b0c      	ldr	r3, [pc, #48]	; (8006fb8 <slalom_run+0x3d8>)
 8006f88:	2200      	movs	r2, #0
 8006f8a:	701a      	strb	r2, [r3, #0]
 8006f8c:	4b0a      	ldr	r3, [pc, #40]	; (8006fb8 <slalom_run+0x3d8>)
 8006f8e:	781a      	ldrb	r2, [r3, #0]
 8006f90:	4b08      	ldr	r3, [pc, #32]	; (8006fb4 <slalom_run+0x3d4>)
 8006f92:	701a      	strb	r2, [r3, #0]
					searchC2();
 8006f94:	f002 fe9c 	bl	8009cd0 <searchC2>

					goal_x = GOAL_X;
 8006f98:	4b06      	ldr	r3, [pc, #24]	; (8006fb4 <slalom_run+0x3d4>)
 8006f9a:	2203      	movs	r2, #3
 8006f9c:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8006f9e:	4b06      	ldr	r3, [pc, #24]	; (8006fb8 <slalom_run+0x3d8>)
 8006fa0:	2206      	movs	r2, #6
 8006fa2:	701a      	strb	r2, [r3, #0]
					break;
 8006fa4:	bf00      	nop
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 8006fa6:	e624      	b.n	8006bf2 <slalom_run+0x12>
 8006fa8:	0800d7d4 	.word	0x0800d7d4
 8006fac:	20000ee4 	.word	0x20000ee4
 8006fb0:	20000f04 	.word	0x20000f04
 8006fb4:	20000b2d 	.word	0x20000b2d
 8006fb8:	20000ac8 	.word	0x20000ac8

08006fbc <sample_course_run>:
//sample_course_run
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void sample_course_run(void){
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b082      	sub	sp, #8
 8006fc0:	af00      	add	r7, sp, #0

	int mode = 0;
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	607b      	str	r3, [r7, #4]
	printf("Sample Course Run, Mode : %d\n", mode);
 8006fc6:	6879      	ldr	r1, [r7, #4]
 8006fc8:	487a      	ldr	r0, [pc, #488]	; (80071b4 <sample_course_run+0x1f8>)
 8006fca:	f005 f9f7 	bl	800c3bc <iprintf>

	while(1){
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	b2db      	uxtb	r3, r3
 8006fd2:	f003 0301 	and.w	r3, r3, #1
 8006fd6:	b2d8      	uxtb	r0, r3
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	b2db      	uxtb	r3, r3
 8006fdc:	f003 0302 	and.w	r3, r3, #2
 8006fe0:	b2d9      	uxtb	r1, r3
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	b2db      	uxtb	r3, r3
 8006fe6:	f003 0304 	and.w	r3, r3, #4
 8006fea:	b2db      	uxtb	r3, r3
 8006fec:	461a      	mov	r2, r3
 8006fee:	f004 fc17 	bl	800b820 <led_write>
		  if(dist_r >= 20){
 8006ff2:	4b71      	ldr	r3, [pc, #452]	; (80071b8 <sample_course_run+0x1fc>)
 8006ff4:	edd3 7a00 	vldr	s15, [r3]
 8006ff8:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8006ffc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007000:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007004:	db0f      	blt.n	8007026 <sample_course_run+0x6a>
			  mode++;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	3301      	adds	r3, #1
 800700a:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 800700c:	4b6a      	ldr	r3, [pc, #424]	; (80071b8 <sample_course_run+0x1fc>)
 800700e:	f04f 0200 	mov.w	r2, #0
 8007012:	601a      	str	r2, [r3, #0]
			  if(mode > 7){
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2b07      	cmp	r3, #7
 8007018:	dd01      	ble.n	800701e <sample_course_run+0x62>
				  mode = 0;
 800701a:	2300      	movs	r3, #0
 800701c:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 800701e:	6879      	ldr	r1, [r7, #4]
 8007020:	4866      	ldr	r0, [pc, #408]	; (80071bc <sample_course_run+0x200>)
 8007022:	f005 f9cb 	bl	800c3bc <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(dist_r <= -20){
 8007026:	4b64      	ldr	r3, [pc, #400]	; (80071b8 <sample_course_run+0x1fc>)
 8007028:	edd3 7a00 	vldr	s15, [r3]
 800702c:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8007030:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007034:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007038:	d80f      	bhi.n	800705a <sample_course_run+0x9e>
			  mode--;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	3b01      	subs	r3, #1
 800703e:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 8007040:	4b5d      	ldr	r3, [pc, #372]	; (80071b8 <sample_course_run+0x1fc>)
 8007042:	f04f 0200 	mov.w	r2, #0
 8007046:	601a      	str	r2, [r3, #0]
			  if(mode < 0){
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2b00      	cmp	r3, #0
 800704c:	da01      	bge.n	8007052 <sample_course_run+0x96>
				  mode = 7;
 800704e:	2307      	movs	r3, #7
 8007050:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 8007052:	6879      	ldr	r1, [r7, #4]
 8007054:	4859      	ldr	r0, [pc, #356]	; (80071bc <sample_course_run+0x200>)
 8007056:	f005 f9b1 	bl	800c3bc <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET){
 800705a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800705e:	4858      	ldr	r0, [pc, #352]	; (80071c0 <sample_course_run+0x204>)
 8007060:	f7fb f910 	bl	8002284 <HAL_GPIO_ReadPin>
 8007064:	4603      	mov	r3, r0
 8007066:	2b00      	cmp	r3, #0
 8007068:	d1b1      	bne.n	8006fce <sample_course_run+0x12>
			  HAL_Delay(50);
 800706a:	2032      	movs	r0, #50	; 0x32
 800706c:	f7f9 ffae 	bl	8000fcc <HAL_Delay>
			  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET);
 8007070:	bf00      	nop
 8007072:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007076:	4852      	ldr	r0, [pc, #328]	; (80071c0 <sample_course_run+0x204>)
 8007078:	f7fb f904 	bl	8002284 <HAL_GPIO_ReadPin>
 800707c:	4603      	mov	r3, r0
 800707e:	2b00      	cmp	r3, #0
 8007080:	d0f7      	beq.n	8007072 <sample_course_run+0xb6>
			  drive_ready();
 8007082:	f7fd fdcf 	bl	8004c24 <drive_ready>

			  switch(mode){
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	2b07      	cmp	r3, #7
 800708a:	d8a0      	bhi.n	8006fce <sample_course_run+0x12>
 800708c:	a201      	add	r2, pc, #4	; (adr r2, 8007094 <sample_course_run+0xd8>)
 800708e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007092:	bf00      	nop
 8007094:	080070b5 	.word	0x080070b5
 8007098:	080070bb 	.word	0x080070bb
 800709c:	080070dd 	.word	0x080070dd
 80070a0:	080070ff 	.word	0x080070ff
 80070a4:	08006fcf 	.word	0x08006fcf
 80070a8:	08007111 	.word	0x08007111
 80070ac:	08007161 	.word	0x08007161
 80070b0:	08006fcf 	.word	0x08006fcf
				case 0:
					get_base();
 80070b4:	f004 fb5c 	bl	800b770 <get_base>
					break;
 80070b8:	e07a      	b.n	80071b0 <sample_course_run+0x1f4>

				case 1:
					//----1----
					half_sectionA();
 80070ba:	f7fe f951 	bl	8005360 <half_sectionA>
					half_sectionD();
 80070be:	f7fe f969 	bl	8005394 <half_sectionD>
					rotate_R90();
 80070c2:	f7fe fa41 	bl	8005548 <rotate_R90>
					half_sectionA();
 80070c6:	f7fe f94b 	bl	8005360 <half_sectionA>
					half_sectionD();
 80070ca:	f7fe f963 	bl	8005394 <half_sectionD>
					rotate_R90();
 80070ce:	f7fe fa3b 	bl	8005548 <rotate_R90>
					half_sectionA();
 80070d2:	f7fe f945 	bl	8005360 <half_sectionA>
					half_sectionD();
 80070d6:	f7fe f95d 	bl	8005394 <half_sectionD>
					break;
 80070da:	e069      	b.n	80071b0 <sample_course_run+0x1f4>

				case 2:
					//----1----
					half_sectionA();
 80070dc:	f7fe f940 	bl	8005360 <half_sectionA>
					half_sectionD();
 80070e0:	f7fe f958 	bl	8005394 <half_sectionD>
					rotate_L90();
 80070e4:	f7fe faf8 	bl	80056d8 <rotate_L90>
					half_sectionA();
 80070e8:	f7fe f93a 	bl	8005360 <half_sectionA>
					half_sectionD();
 80070ec:	f7fe f952 	bl	8005394 <half_sectionD>
					rotate_L90();
 80070f0:	f7fe faf2 	bl	80056d8 <rotate_L90>
					half_sectionA();
 80070f4:	f7fe f934 	bl	8005360 <half_sectionA>
					half_sectionD();
 80070f8:	f7fe f94c 	bl	8005394 <half_sectionD>
					break;
 80070fc:	e058      	b.n	80071b0 <sample_course_run+0x1f4>

				case 3:
					//---2----
					half_sectionA();
 80070fe:	f7fe f92f 	bl	8005360 <half_sectionA>
					slalom_R90();
 8007102:	f7fe fc77 	bl	80059f4 <slalom_R90>
					slalom_R90();
 8007106:	f7fe fc75 	bl	80059f4 <slalom_R90>
					half_sectionD();
 800710a:	f7fe f943 	bl	8005394 <half_sectionD>
					break;
 800710e:	e04f      	b.n	80071b0 <sample_course_run+0x1f4>
					goal_y = GOAL_Y;
*/					break;

				case 5:
					//----&----
					printf("Slalom Run & All Map Run.\n");
 8007110:	482c      	ldr	r0, [pc, #176]	; (80071c4 <sample_course_run+0x208>)
 8007112:	f005 f9c7 	bl	800c4a4 <puts>

					MF.FLAG.SCND = 0;
 8007116:	4a2c      	ldr	r2, [pc, #176]	; (80071c8 <sample_course_run+0x20c>)
 8007118:	8813      	ldrh	r3, [r2, #0]
 800711a:	f36f 1345 	bfc	r3, #5, #1
 800711e:	8013      	strh	r3, [r2, #0]
					goal_x = GOAL_X;
 8007120:	4b2a      	ldr	r3, [pc, #168]	; (80071cc <sample_course_run+0x210>)
 8007122:	2203      	movs	r2, #3
 8007124:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8007126:	4b2a      	ldr	r3, [pc, #168]	; (80071d0 <sample_course_run+0x214>)
 8007128:	2206      	movs	r2, #6
 800712a:	701a      	strb	r2, [r3, #0]

					get_base();
 800712c:	f004 fb20 	bl	800b770 <get_base>

					searchC();
 8007130:	f002 fd22 	bl	8009b78 <searchC>
					HAL_Delay(500);
 8007134:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007138:	f7f9 ff48 	bl	8000fcc <HAL_Delay>

					goal_x = goal_y = 0;
 800713c:	4b24      	ldr	r3, [pc, #144]	; (80071d0 <sample_course_run+0x214>)
 800713e:	2200      	movs	r2, #0
 8007140:	701a      	strb	r2, [r3, #0]
 8007142:	4b23      	ldr	r3, [pc, #140]	; (80071d0 <sample_course_run+0x214>)
 8007144:	781a      	ldrb	r2, [r3, #0]
 8007146:	4b21      	ldr	r3, [pc, #132]	; (80071cc <sample_course_run+0x210>)
 8007148:	701a      	strb	r2, [r3, #0]
					searchE();
 800714a:	f003 f837 	bl	800a1bc <searchE>

					searchC();
 800714e:	f002 fd13 	bl	8009b78 <searchC>
					goal_x = GOAL_X;
 8007152:	4b1e      	ldr	r3, [pc, #120]	; (80071cc <sample_course_run+0x210>)
 8007154:	2203      	movs	r2, #3
 8007156:	701a      	strb	r2, [r3, #0]
					goal_y = GOAL_Y;
 8007158:	4b1d      	ldr	r3, [pc, #116]	; (80071d0 <sample_course_run+0x214>)
 800715a:	2206      	movs	r2, #6
 800715c:	701a      	strb	r2, [r3, #0]

					break;
 800715e:	e027      	b.n	80071b0 <sample_course_run+0x1f4>

				case 6:
					//----&----
					printf("Slalom Run & All Map Run.\n");
 8007160:	4818      	ldr	r0, [pc, #96]	; (80071c4 <sample_course_run+0x208>)
 8007162:	f005 f99f 	bl	800c4a4 <puts>

					MF.FLAG.SCND = 0;
 8007166:	4a18      	ldr	r2, [pc, #96]	; (80071c8 <sample_course_run+0x20c>)
 8007168:	8813      	ldrh	r3, [r2, #0]
 800716a:	f36f 1345 	bfc	r3, #5, #1
 800716e:	8013      	strh	r3, [r2, #0]
					goal_x = 7;
 8007170:	4b16      	ldr	r3, [pc, #88]	; (80071cc <sample_course_run+0x210>)
 8007172:	2207      	movs	r2, #7
 8007174:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 8007176:	4b16      	ldr	r3, [pc, #88]	; (80071d0 <sample_course_run+0x214>)
 8007178:	2207      	movs	r2, #7
 800717a:	701a      	strb	r2, [r3, #0]

					get_base();
 800717c:	f004 faf8 	bl	800b770 <get_base>

					searchC();
 8007180:	f002 fcfa 	bl	8009b78 <searchC>
					HAL_Delay(500);
 8007184:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007188:	f7f9 ff20 	bl	8000fcc <HAL_Delay>

					goal_x = goal_y = 0;
 800718c:	4b10      	ldr	r3, [pc, #64]	; (80071d0 <sample_course_run+0x214>)
 800718e:	2200      	movs	r2, #0
 8007190:	701a      	strb	r2, [r3, #0]
 8007192:	4b0f      	ldr	r3, [pc, #60]	; (80071d0 <sample_course_run+0x214>)
 8007194:	781a      	ldrb	r2, [r3, #0]
 8007196:	4b0d      	ldr	r3, [pc, #52]	; (80071cc <sample_course_run+0x210>)
 8007198:	701a      	strb	r2, [r3, #0]
					searchE();
 800719a:	f003 f80f 	bl	800a1bc <searchE>

					searchC();
 800719e:	f002 fceb 	bl	8009b78 <searchC>
					goal_x = 7;
 80071a2:	4b0a      	ldr	r3, [pc, #40]	; (80071cc <sample_course_run+0x210>)
 80071a4:	2207      	movs	r2, #7
 80071a6:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 80071a8:	4b09      	ldr	r3, [pc, #36]	; (80071d0 <sample_course_run+0x214>)
 80071aa:	2207      	movs	r2, #7
 80071ac:	701a      	strb	r2, [r3, #0]

					break;
 80071ae:	bf00      	nop
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 80071b0:	e70d      	b.n	8006fce <sample_course_run+0x12>
 80071b2:	bf00      	nop
 80071b4:	0800d7f0 	.word	0x0800d7f0
 80071b8:	20000a68 	.word	0x20000a68
 80071bc:	0800d610 	.word	0x0800d610
 80071c0:	40020000 	.word	0x40020000
 80071c4:	0800d810 	.word	0x0800d810
 80071c8:	20000ee4 	.word	0x20000ee4
 80071cc:	20000b2d 	.word	0x20000b2d
 80071d0:	20000ac8 	.word	0x20000ac8

080071d4 <perfect_run>:
//perfect_run
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void perfect_run(void){
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b082      	sub	sp, #8
 80071d8:	af00      	add	r7, sp, #0

	int mode = 0;
 80071da:	2300      	movs	r3, #0
 80071dc:	607b      	str	r3, [r7, #4]
	printf("Perfect Run, Mode : %d\n", mode);
 80071de:	6879      	ldr	r1, [r7, #4]
 80071e0:	4892      	ldr	r0, [pc, #584]	; (800742c <perfect_run+0x258>)
 80071e2:	f005 f8eb 	bl	800c3bc <iprintf>

	while(1){
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	b2db      	uxtb	r3, r3
 80071ea:	f003 0301 	and.w	r3, r3, #1
 80071ee:	b2d8      	uxtb	r0, r3
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	b2db      	uxtb	r3, r3
 80071f4:	f003 0302 	and.w	r3, r3, #2
 80071f8:	b2d9      	uxtb	r1, r3
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	b2db      	uxtb	r3, r3
 80071fe:	f003 0304 	and.w	r3, r3, #4
 8007202:	b2db      	uxtb	r3, r3
 8007204:	461a      	mov	r2, r3
 8007206:	f004 fb0b 	bl	800b820 <led_write>
		  if(dist_r >= 20){
 800720a:	4b89      	ldr	r3, [pc, #548]	; (8007430 <perfect_run+0x25c>)
 800720c:	edd3 7a00 	vldr	s15, [r3]
 8007210:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8007214:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800721c:	db0f      	blt.n	800723e <perfect_run+0x6a>
			  mode++;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	3301      	adds	r3, #1
 8007222:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 8007224:	4b82      	ldr	r3, [pc, #520]	; (8007430 <perfect_run+0x25c>)
 8007226:	f04f 0200 	mov.w	r2, #0
 800722a:	601a      	str	r2, [r3, #0]
			  if(mode > 7){
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2b07      	cmp	r3, #7
 8007230:	dd01      	ble.n	8007236 <perfect_run+0x62>
				  mode = 0;
 8007232:	2300      	movs	r3, #0
 8007234:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 8007236:	6879      	ldr	r1, [r7, #4]
 8007238:	487e      	ldr	r0, [pc, #504]	; (8007434 <perfect_run+0x260>)
 800723a:	f005 f8bf 	bl	800c3bc <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(dist_r <= -20){
 800723e:	4b7c      	ldr	r3, [pc, #496]	; (8007430 <perfect_run+0x25c>)
 8007240:	edd3 7a00 	vldr	s15, [r3]
 8007244:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8007248:	eef4 7ac7 	vcmpe.f32	s15, s14
 800724c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007250:	d80f      	bhi.n	8007272 <perfect_run+0x9e>
			  mode--;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	3b01      	subs	r3, #1
 8007256:	607b      	str	r3, [r7, #4]
			  dist_r = 0;
 8007258:	4b75      	ldr	r3, [pc, #468]	; (8007430 <perfect_run+0x25c>)
 800725a:	f04f 0200 	mov.w	r2, #0
 800725e:	601a      	str	r2, [r3, #0]
			  if(mode < 0){
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2b00      	cmp	r3, #0
 8007264:	da01      	bge.n	800726a <perfect_run+0x96>
				  mode = 7;
 8007266:	2307      	movs	r3, #7
 8007268:	607b      	str	r3, [r7, #4]
			  }
			  printf("Mode : %d\n", mode);
 800726a:	6879      	ldr	r1, [r7, #4]
 800726c:	4871      	ldr	r0, [pc, #452]	; (8007434 <perfect_run+0x260>)
 800726e:	f005 f8a5 	bl	800c3bc <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET){
 8007272:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007276:	4870      	ldr	r0, [pc, #448]	; (8007438 <perfect_run+0x264>)
 8007278:	f7fb f804 	bl	8002284 <HAL_GPIO_ReadPin>
 800727c:	4603      	mov	r3, r0
 800727e:	2b00      	cmp	r3, #0
 8007280:	d1b1      	bne.n	80071e6 <perfect_run+0x12>
			  HAL_Delay(50);
 8007282:	2032      	movs	r0, #50	; 0x32
 8007284:	f7f9 fea2 	bl	8000fcc <HAL_Delay>
			  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET);
 8007288:	bf00      	nop
 800728a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800728e:	486a      	ldr	r0, [pc, #424]	; (8007438 <perfect_run+0x264>)
 8007290:	f7fa fff8 	bl	8002284 <HAL_GPIO_ReadPin>
 8007294:	4603      	mov	r3, r0
 8007296:	2b00      	cmp	r3, #0
 8007298:	d0f7      	beq.n	800728a <perfect_run+0xb6>
			  switch(mode){
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2b07      	cmp	r3, #7
 800729e:	d8a2      	bhi.n	80071e6 <perfect_run+0x12>
 80072a0:	a201      	add	r2, pc, #4	; (adr r2, 80072a8 <perfect_run+0xd4>)
 80072a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072a6:	bf00      	nop
 80072a8:	080071e7 	.word	0x080071e7
 80072ac:	080072c9 	.word	0x080072c9
 80072b0:	08007315 	.word	0x08007315
 80072b4:	08007361 	.word	0x08007361
 80072b8:	080073ad 	.word	0x080073ad
 80072bc:	080071e7 	.word	0x080071e7
 80072c0:	080071e7 	.word	0x080071e7
 80072c4:	080073f9 	.word	0x080073f9
				case 0:
					break;

				case 1:
					//--------
					printf("First Run. (Continuous)\n");
 80072c8:	485c      	ldr	r0, [pc, #368]	; (800743c <perfect_run+0x268>)
 80072ca:	f005 f8eb 	bl	800c4a4 <puts>

					MF.FLAG.SCND = 0;
 80072ce:	4a5c      	ldr	r2, [pc, #368]	; (8007440 <perfect_run+0x26c>)
 80072d0:	8813      	ldrh	r3, [r2, #0]
 80072d2:	f36f 1345 	bfc	r3, #5, #1
 80072d6:	8013      	strh	r3, [r2, #0]
					goal_x = 7;
 80072d8:	4b5a      	ldr	r3, [pc, #360]	; (8007444 <perfect_run+0x270>)
 80072da:	2207      	movs	r2, #7
 80072dc:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 80072de:	4b5a      	ldr	r3, [pc, #360]	; (8007448 <perfect_run+0x274>)
 80072e0:	2207      	movs	r2, #7
 80072e2:	701a      	strb	r2, [r3, #0]

					get_base();
 80072e4:	f004 fa44 	bl	800b770 <get_base>

					searchB();
 80072e8:	f002 fbbc 	bl	8009a64 <searchB>
					HAL_Delay(500);
 80072ec:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80072f0:	f7f9 fe6c 	bl	8000fcc <HAL_Delay>

					goal_x = goal_y = 0;
 80072f4:	4b54      	ldr	r3, [pc, #336]	; (8007448 <perfect_run+0x274>)
 80072f6:	2200      	movs	r2, #0
 80072f8:	701a      	strb	r2, [r3, #0]
 80072fa:	4b53      	ldr	r3, [pc, #332]	; (8007448 <perfect_run+0x274>)
 80072fc:	781a      	ldrb	r2, [r3, #0]
 80072fe:	4b51      	ldr	r3, [pc, #324]	; (8007444 <perfect_run+0x270>)
 8007300:	701a      	strb	r2, [r3, #0]
					searchB();
 8007302:	f002 fbaf 	bl	8009a64 <searchB>

					goal_x = 7;
 8007306:	4b4f      	ldr	r3, [pc, #316]	; (8007444 <perfect_run+0x270>)
 8007308:	2207      	movs	r2, #7
 800730a:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800730c:	4b4e      	ldr	r3, [pc, #312]	; (8007448 <perfect_run+0x274>)
 800730e:	2207      	movs	r2, #7
 8007310:	701a      	strb	r2, [r3, #0]

					break;
 8007312:	e089      	b.n	8007428 <perfect_run+0x254>

				case 2:
					//--------
					printf("Second Run. (Continuous)\n");
 8007314:	484d      	ldr	r0, [pc, #308]	; (800744c <perfect_run+0x278>)
 8007316:	f005 f8c5 	bl	800c4a4 <puts>

					MF.FLAG.SCND = 1;
 800731a:	4a49      	ldr	r2, [pc, #292]	; (8007440 <perfect_run+0x26c>)
 800731c:	8813      	ldrh	r3, [r2, #0]
 800731e:	f043 0320 	orr.w	r3, r3, #32
 8007322:	8013      	strh	r3, [r2, #0]
					goal_x = 7;
 8007324:	4b47      	ldr	r3, [pc, #284]	; (8007444 <perfect_run+0x270>)
 8007326:	2207      	movs	r2, #7
 8007328:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 800732a:	4b47      	ldr	r3, [pc, #284]	; (8007448 <perfect_run+0x274>)
 800732c:	2207      	movs	r2, #7
 800732e:	701a      	strb	r2, [r3, #0]

					get_base();
 8007330:	f004 fa1e 	bl	800b770 <get_base>

					searchB();
 8007334:	f002 fb96 	bl	8009a64 <searchB>
					HAL_Delay(500);
 8007338:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800733c:	f7f9 fe46 	bl	8000fcc <HAL_Delay>

					goal_x = goal_y = 0;
 8007340:	4b41      	ldr	r3, [pc, #260]	; (8007448 <perfect_run+0x274>)
 8007342:	2200      	movs	r2, #0
 8007344:	701a      	strb	r2, [r3, #0]
 8007346:	4b40      	ldr	r3, [pc, #256]	; (8007448 <perfect_run+0x274>)
 8007348:	781a      	ldrb	r2, [r3, #0]
 800734a:	4b3e      	ldr	r3, [pc, #248]	; (8007444 <perfect_run+0x270>)
 800734c:	701a      	strb	r2, [r3, #0]
					searchB();
 800734e:	f002 fb89 	bl	8009a64 <searchB>

					goal_x = 7;
 8007352:	4b3c      	ldr	r3, [pc, #240]	; (8007444 <perfect_run+0x270>)
 8007354:	2207      	movs	r2, #7
 8007356:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 8007358:	4b3b      	ldr	r3, [pc, #236]	; (8007448 <perfect_run+0x274>)
 800735a:	2207      	movs	r2, #7
 800735c:	701a      	strb	r2, [r3, #0]

					break;
 800735e:	e063      	b.n	8007428 <perfect_run+0x254>

				case 3:
					//--------
					printf("First Run. (Slalom)\n");
 8007360:	483b      	ldr	r0, [pc, #236]	; (8007450 <perfect_run+0x27c>)
 8007362:	f005 f89f 	bl	800c4a4 <puts>

					MF.FLAG.SCND = 0;
 8007366:	4a36      	ldr	r2, [pc, #216]	; (8007440 <perfect_run+0x26c>)
 8007368:	8813      	ldrh	r3, [r2, #0]
 800736a:	f36f 1345 	bfc	r3, #5, #1
 800736e:	8013      	strh	r3, [r2, #0]
					goal_x = 7;
 8007370:	4b34      	ldr	r3, [pc, #208]	; (8007444 <perfect_run+0x270>)
 8007372:	2207      	movs	r2, #7
 8007374:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 8007376:	4b34      	ldr	r3, [pc, #208]	; (8007448 <perfect_run+0x274>)
 8007378:	2207      	movs	r2, #7
 800737a:	701a      	strb	r2, [r3, #0]

					get_base();
 800737c:	f004 f9f8 	bl	800b770 <get_base>

					searchC();
 8007380:	f002 fbfa 	bl	8009b78 <searchC>
					HAL_Delay(500);
 8007384:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007388:	f7f9 fe20 	bl	8000fcc <HAL_Delay>

					goal_x = goal_y = 0;
 800738c:	4b2e      	ldr	r3, [pc, #184]	; (8007448 <perfect_run+0x274>)
 800738e:	2200      	movs	r2, #0
 8007390:	701a      	strb	r2, [r3, #0]
 8007392:	4b2d      	ldr	r3, [pc, #180]	; (8007448 <perfect_run+0x274>)
 8007394:	781a      	ldrb	r2, [r3, #0]
 8007396:	4b2b      	ldr	r3, [pc, #172]	; (8007444 <perfect_run+0x270>)
 8007398:	701a      	strb	r2, [r3, #0]
					searchC();
 800739a:	f002 fbed 	bl	8009b78 <searchC>

					goal_x = 7;
 800739e:	4b29      	ldr	r3, [pc, #164]	; (8007444 <perfect_run+0x270>)
 80073a0:	2207      	movs	r2, #7
 80073a2:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 80073a4:	4b28      	ldr	r3, [pc, #160]	; (8007448 <perfect_run+0x274>)
 80073a6:	2207      	movs	r2, #7
 80073a8:	701a      	strb	r2, [r3, #0]

					break;
 80073aa:	e03d      	b.n	8007428 <perfect_run+0x254>

				case 4:
					//-------
					printf("Second Run. (Slalom)\n");
 80073ac:	4829      	ldr	r0, [pc, #164]	; (8007454 <perfect_run+0x280>)
 80073ae:	f005 f879 	bl	800c4a4 <puts>

					MF.FLAG.SCND = 1;
 80073b2:	4a23      	ldr	r2, [pc, #140]	; (8007440 <perfect_run+0x26c>)
 80073b4:	8813      	ldrh	r3, [r2, #0]
 80073b6:	f043 0320 	orr.w	r3, r3, #32
 80073ba:	8013      	strh	r3, [r2, #0]
					goal_x = 7;
 80073bc:	4b21      	ldr	r3, [pc, #132]	; (8007444 <perfect_run+0x270>)
 80073be:	2207      	movs	r2, #7
 80073c0:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 80073c2:	4b21      	ldr	r3, [pc, #132]	; (8007448 <perfect_run+0x274>)
 80073c4:	2207      	movs	r2, #7
 80073c6:	701a      	strb	r2, [r3, #0]

					get_base();
 80073c8:	f004 f9d2 	bl	800b770 <get_base>

					searchC();
 80073cc:	f002 fbd4 	bl	8009b78 <searchC>
					HAL_Delay(500);
 80073d0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80073d4:	f7f9 fdfa 	bl	8000fcc <HAL_Delay>

					goal_x = goal_y = 0;
 80073d8:	4b1b      	ldr	r3, [pc, #108]	; (8007448 <perfect_run+0x274>)
 80073da:	2200      	movs	r2, #0
 80073dc:	701a      	strb	r2, [r3, #0]
 80073de:	4b1a      	ldr	r3, [pc, #104]	; (8007448 <perfect_run+0x274>)
 80073e0:	781a      	ldrb	r2, [r3, #0]
 80073e2:	4b18      	ldr	r3, [pc, #96]	; (8007444 <perfect_run+0x270>)
 80073e4:	701a      	strb	r2, [r3, #0]
					searchC();
 80073e6:	f002 fbc7 	bl	8009b78 <searchC>

					goal_x = 7;
 80073ea:	4b16      	ldr	r3, [pc, #88]	; (8007444 <perfect_run+0x270>)
 80073ec:	2207      	movs	r2, #7
 80073ee:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 80073f0:	4b15      	ldr	r3, [pc, #84]	; (8007448 <perfect_run+0x274>)
 80073f2:	2207      	movs	r2, #7
 80073f4:	701a      	strb	r2, [r3, #0]

					break;
 80073f6:	e017      	b.n	8007428 <perfect_run+0x254>
					break;

				case 6:
					break;
				case 7:
			  		  for(int i=0; i<m_select; i++){
 80073f8:	2300      	movs	r3, #0
 80073fa:	603b      	str	r3, [r7, #0]
 80073fc:	e00e      	b.n	800741c <perfect_run+0x248>
			  			  buzzer(mario_select[i][0], mario_select[i][1]);
 80073fe:	4a16      	ldr	r2, [pc, #88]	; (8007458 <perfect_run+0x284>)
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8007406:	4a14      	ldr	r2, [pc, #80]	; (8007458 <perfect_run+0x284>)
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	00db      	lsls	r3, r3, #3
 800740c:	4413      	add	r3, r2
 800740e:	685b      	ldr	r3, [r3, #4]
 8007410:	4619      	mov	r1, r3
 8007412:	f002 fa19 	bl	8009848 <buzzer>
			  		  for(int i=0; i<m_select; i++){
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	3301      	adds	r3, #1
 800741a:	603b      	str	r3, [r7, #0]
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	2b01      	cmp	r3, #1
 8007420:	dded      	ble.n	80073fe <perfect_run+0x22a>
			  		  }
					perfect_slalom();
 8007422:	f000 f81b 	bl	800745c <perfect_slalom>
					break;
 8007426:	bf00      	nop
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 8007428:	e6dd      	b.n	80071e6 <perfect_run+0x12>
 800742a:	bf00      	nop
 800742c:	0800d82c 	.word	0x0800d82c
 8007430:	20000a68 	.word	0x20000a68
 8007434:	0800d610 	.word	0x0800d610
 8007438:	40020000 	.word	0x40020000
 800743c:	0800d740 	.word	0x0800d740
 8007440:	20000ee4 	.word	0x20000ee4
 8007444:	20000b2d 	.word	0x20000b2d
 8007448:	20000ac8 	.word	0x20000ac8
 800744c:	0800d758 	.word	0x0800d758
 8007450:	0800d78c 	.word	0x0800d78c
 8007454:	0800d7a0 	.word	0x0800d7a0
 8007458:	20000040 	.word	0x20000040

0800745c <perfect_slalom>:
//perfect_slalom
// 
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void perfect_slalom(void){
 800745c:	b580      	push	{r7, lr}
 800745e:	b086      	sub	sp, #24
 8007460:	af00      	add	r7, sp, #0

	int mode = 0;
 8007462:	2300      	movs	r3, #0
 8007464:	617b      	str	r3, [r7, #20]
	printf("Perfect Slalom, Mode : %d\n", mode);
 8007466:	6979      	ldr	r1, [r7, #20]
 8007468:	48b4      	ldr	r0, [pc, #720]	; (800773c <perfect_slalom+0x2e0>)
 800746a:	f004 ffa7 	bl	800c3bc <iprintf>

	while(1){
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 800746e:	697b      	ldr	r3, [r7, #20]
 8007470:	b2db      	uxtb	r3, r3
 8007472:	f003 0301 	and.w	r3, r3, #1
 8007476:	b2d8      	uxtb	r0, r3
 8007478:	697b      	ldr	r3, [r7, #20]
 800747a:	b2db      	uxtb	r3, r3
 800747c:	f003 0302 	and.w	r3, r3, #2
 8007480:	b2d9      	uxtb	r1, r3
 8007482:	697b      	ldr	r3, [r7, #20]
 8007484:	b2db      	uxtb	r3, r3
 8007486:	f003 0304 	and.w	r3, r3, #4
 800748a:	b2db      	uxtb	r3, r3
 800748c:	461a      	mov	r2, r3
 800748e:	f004 f9c7 	bl	800b820 <led_write>
		  if(dist_r >= 20){
 8007492:	4bab      	ldr	r3, [pc, #684]	; (8007740 <perfect_slalom+0x2e4>)
 8007494:	edd3 7a00 	vldr	s15, [r3]
 8007498:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800749c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80074a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074a4:	db24      	blt.n	80074f0 <perfect_slalom+0x94>
			  mode++;
 80074a6:	697b      	ldr	r3, [r7, #20]
 80074a8:	3301      	adds	r3, #1
 80074aa:	617b      	str	r3, [r7, #20]
			  dist_r = 0;
 80074ac:	4ba4      	ldr	r3, [pc, #656]	; (8007740 <perfect_slalom+0x2e4>)
 80074ae:	f04f 0200 	mov.w	r2, #0
 80074b2:	601a      	str	r2, [r3, #0]
			  if(mode > 7){
 80074b4:	697b      	ldr	r3, [r7, #20]
 80074b6:	2b07      	cmp	r3, #7
 80074b8:	dd01      	ble.n	80074be <perfect_slalom+0x62>
				  mode = 0;
 80074ba:	2300      	movs	r3, #0
 80074bc:	617b      	str	r3, [r7, #20]
			  }
			  printf("Mode : %d\n", mode);
 80074be:	6979      	ldr	r1, [r7, #20]
 80074c0:	48a0      	ldr	r0, [pc, #640]	; (8007744 <perfect_slalom+0x2e8>)
 80074c2:	f004 ff7b 	bl	800c3bc <iprintf>
	  		  for(int i=0; i<m_select; i++){
 80074c6:	2300      	movs	r3, #0
 80074c8:	613b      	str	r3, [r7, #16]
 80074ca:	e00e      	b.n	80074ea <perfect_slalom+0x8e>
	  			  buzzer(mario_select[i][0], mario_select[i][1]);
 80074cc:	4a9e      	ldr	r2, [pc, #632]	; (8007748 <perfect_slalom+0x2ec>)
 80074ce:	693b      	ldr	r3, [r7, #16]
 80074d0:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80074d4:	4a9c      	ldr	r2, [pc, #624]	; (8007748 <perfect_slalom+0x2ec>)
 80074d6:	693b      	ldr	r3, [r7, #16]
 80074d8:	00db      	lsls	r3, r3, #3
 80074da:	4413      	add	r3, r2
 80074dc:	685b      	ldr	r3, [r3, #4]
 80074de:	4619      	mov	r1, r3
 80074e0:	f002 f9b2 	bl	8009848 <buzzer>
	  		  for(int i=0; i<m_select; i++){
 80074e4:	693b      	ldr	r3, [r7, #16]
 80074e6:	3301      	adds	r3, #1
 80074e8:	613b      	str	r3, [r7, #16]
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	2b01      	cmp	r3, #1
 80074ee:	dded      	ble.n	80074cc <perfect_slalom+0x70>
	  		  }
		  }
		  if(dist_r <= -20){
 80074f0:	4b93      	ldr	r3, [pc, #588]	; (8007740 <perfect_slalom+0x2e4>)
 80074f2:	edd3 7a00 	vldr	s15, [r3]
 80074f6:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 80074fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80074fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007502:	d824      	bhi.n	800754e <perfect_slalom+0xf2>
			  mode--;
 8007504:	697b      	ldr	r3, [r7, #20]
 8007506:	3b01      	subs	r3, #1
 8007508:	617b      	str	r3, [r7, #20]
			  dist_r = 0;
 800750a:	4b8d      	ldr	r3, [pc, #564]	; (8007740 <perfect_slalom+0x2e4>)
 800750c:	f04f 0200 	mov.w	r2, #0
 8007510:	601a      	str	r2, [r3, #0]
			  if(mode < 0){
 8007512:	697b      	ldr	r3, [r7, #20]
 8007514:	2b00      	cmp	r3, #0
 8007516:	da01      	bge.n	800751c <perfect_slalom+0xc0>
				  mode = 7;
 8007518:	2307      	movs	r3, #7
 800751a:	617b      	str	r3, [r7, #20]
			  }
			  printf("Mode : %d\n", mode);
 800751c:	6979      	ldr	r1, [r7, #20]
 800751e:	4889      	ldr	r0, [pc, #548]	; (8007744 <perfect_slalom+0x2e8>)
 8007520:	f004 ff4c 	bl	800c3bc <iprintf>
	  		  for(int i=0; i<m_select; i++){
 8007524:	2300      	movs	r3, #0
 8007526:	60fb      	str	r3, [r7, #12]
 8007528:	e00e      	b.n	8007548 <perfect_slalom+0xec>
	  			  buzzer(mario_select[i][0], mario_select[i][1]);
 800752a:	4a87      	ldr	r2, [pc, #540]	; (8007748 <perfect_slalom+0x2ec>)
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8007532:	4a85      	ldr	r2, [pc, #532]	; (8007748 <perfect_slalom+0x2ec>)
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	00db      	lsls	r3, r3, #3
 8007538:	4413      	add	r3, r2
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	4619      	mov	r1, r3
 800753e:	f002 f983 	bl	8009848 <buzzer>
	  		  for(int i=0; i<m_select; i++){
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	3301      	adds	r3, #1
 8007546:	60fb      	str	r3, [r7, #12]
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	2b01      	cmp	r3, #1
 800754c:	dded      	ble.n	800752a <perfect_slalom+0xce>
	  		  }
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET){
 800754e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007552:	487e      	ldr	r0, [pc, #504]	; (800774c <perfect_slalom+0x2f0>)
 8007554:	f7fa fe96 	bl	8002284 <HAL_GPIO_ReadPin>
 8007558:	4603      	mov	r3, r0
 800755a:	2b00      	cmp	r3, #0
 800755c:	d187      	bne.n	800746e <perfect_slalom+0x12>
			  HAL_Delay(50);
 800755e:	2032      	movs	r0, #50	; 0x32
 8007560:	f7f9 fd34 	bl	8000fcc <HAL_Delay>
			  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET);
 8007564:	bf00      	nop
 8007566:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800756a:	4878      	ldr	r0, [pc, #480]	; (800774c <perfect_slalom+0x2f0>)
 800756c:	f7fa fe8a 	bl	8002284 <HAL_GPIO_ReadPin>
 8007570:	4603      	mov	r3, r0
 8007572:	2b00      	cmp	r3, #0
 8007574:	d0f7      	beq.n	8007566 <perfect_slalom+0x10a>
			  for(int i=0; i<m_ok; i++){
 8007576:	2300      	movs	r3, #0
 8007578:	60bb      	str	r3, [r7, #8]
 800757a:	e00e      	b.n	800759a <perfect_slalom+0x13e>
	  			  buzzer(mario_ok[i][0], mario_ok[i][1]);
 800757c:	4a74      	ldr	r2, [pc, #464]	; (8007750 <perfect_slalom+0x2f4>)
 800757e:	68bb      	ldr	r3, [r7, #8]
 8007580:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8007584:	4a72      	ldr	r2, [pc, #456]	; (8007750 <perfect_slalom+0x2f4>)
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	00db      	lsls	r3, r3, #3
 800758a:	4413      	add	r3, r2
 800758c:	685b      	ldr	r3, [r3, #4]
 800758e:	4619      	mov	r1, r3
 8007590:	f002 f95a 	bl	8009848 <buzzer>
			  for(int i=0; i<m_ok; i++){
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	3301      	adds	r3, #1
 8007598:	60bb      	str	r3, [r7, #8]
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	2b06      	cmp	r3, #6
 800759e:	dded      	ble.n	800757c <perfect_slalom+0x120>
	  		  }

			  drive_ready();
 80075a0:	f7fd fb40 	bl	8004c24 <drive_ready>
	  		  for(int i=0; i<m_start; i++){
 80075a4:	2300      	movs	r3, #0
 80075a6:	607b      	str	r3, [r7, #4]
 80075a8:	e011      	b.n	80075ce <perfect_slalom+0x172>
	  			  buzzer(mario_start[i][0], mario_start[i][1]);
 80075aa:	4a6a      	ldr	r2, [pc, #424]	; (8007754 <perfect_slalom+0x2f8>)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80075b2:	4a68      	ldr	r2, [pc, #416]	; (8007754 <perfect_slalom+0x2f8>)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	00db      	lsls	r3, r3, #3
 80075b8:	4413      	add	r3, r2
 80075ba:	685b      	ldr	r3, [r3, #4]
 80075bc:	4619      	mov	r1, r3
 80075be:	f002 f943 	bl	8009848 <buzzer>
	  			  full_led_write(1);
 80075c2:	2001      	movs	r0, #1
 80075c4:	f004 f966 	bl	800b894 <full_led_write>
	  		  for(int i=0; i<m_start; i++){
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	3301      	adds	r3, #1
 80075cc:	607b      	str	r3, [r7, #4]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2b06      	cmp	r3, #6
 80075d2:	ddea      	ble.n	80075aa <perfect_slalom+0x14e>
	  		  }

			  switch(mode){
 80075d4:	697b      	ldr	r3, [r7, #20]
 80075d6:	2b07      	cmp	r3, #7
 80075d8:	f63f af49 	bhi.w	800746e <perfect_slalom+0x12>
 80075dc:	a201      	add	r2, pc, #4	; (adr r2, 80075e4 <perfect_slalom+0x188>)
 80075de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075e2:	bf00      	nop
 80075e4:	0800746f 	.word	0x0800746f
 80075e8:	08007605 	.word	0x08007605
 80075ec:	0800765b 	.word	0x0800765b
 80075f0:	080076cb 	.word	0x080076cb
 80075f4:	08007779 	.word	0x08007779
 80075f8:	080077e9 	.word	0x080077e9
 80075fc:	08007849 	.word	0x08007849
 8007600:	080078b9 	.word	0x080078b9
				case 0:
					break;

				case 1:
					//--------
					printf("First Run.\n");
 8007604:	4854      	ldr	r0, [pc, #336]	; (8007758 <perfect_slalom+0x2fc>)
 8007606:	f004 ff4d 	bl	800c4a4 <puts>
					MF.FLAG.SCND = 0;
 800760a:	4a54      	ldr	r2, [pc, #336]	; (800775c <perfect_slalom+0x300>)
 800760c:	8813      	ldrh	r3, [r2, #0]
 800760e:	f36f 1345 	bfc	r3, #5, #1
 8007612:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 0;
 8007614:	4a51      	ldr	r2, [pc, #324]	; (800775c <perfect_slalom+0x300>)
 8007616:	8813      	ldrh	r3, [r2, #0]
 8007618:	f36f 2349 	bfc	r3, #9, #1
 800761c:	8013      	strh	r3, [r2, #0]

					goal_x = 7;
 800761e:	4b50      	ldr	r3, [pc, #320]	; (8007760 <perfect_slalom+0x304>)
 8007620:	2207      	movs	r2, #7
 8007622:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 8007624:	4b4f      	ldr	r3, [pc, #316]	; (8007764 <perfect_slalom+0x308>)
 8007626:	2207      	movs	r2, #7
 8007628:	701a      	strb	r2, [r3, #0]

					get_base();
 800762a:	f004 f8a1 	bl	800b770 <get_base>

					searchC();
 800762e:	f002 faa3 	bl	8009b78 <searchC>
					HAL_Delay(500);
 8007632:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007636:	f7f9 fcc9 	bl	8000fcc <HAL_Delay>

					goal_x = goal_y = 0;
 800763a:	4b4a      	ldr	r3, [pc, #296]	; (8007764 <perfect_slalom+0x308>)
 800763c:	2200      	movs	r2, #0
 800763e:	701a      	strb	r2, [r3, #0]
 8007640:	4b48      	ldr	r3, [pc, #288]	; (8007764 <perfect_slalom+0x308>)
 8007642:	781a      	ldrb	r2, [r3, #0]
 8007644:	4b46      	ldr	r3, [pc, #280]	; (8007760 <perfect_slalom+0x304>)
 8007646:	701a      	strb	r2, [r3, #0]
					searchC();
 8007648:	f002 fa96 	bl	8009b78 <searchC>

					goal_x = 7;
 800764c:	4b44      	ldr	r3, [pc, #272]	; (8007760 <perfect_slalom+0x304>)
 800764e:	2207      	movs	r2, #7
 8007650:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 8007652:	4b44      	ldr	r3, [pc, #272]	; (8007764 <perfect_slalom+0x308>)
 8007654:	2207      	movs	r2, #7
 8007656:	701a      	strb	r2, [r3, #0]
					break;
 8007658:	e166      	b.n	8007928 <perfect_slalom+0x4cc>

				case 2:
					//----+ speed1----
					printf("First Run. (Continuous)\n");
 800765a:	4843      	ldr	r0, [pc, #268]	; (8007768 <perfect_slalom+0x30c>)
 800765c:	f004 ff22 	bl	800c4a4 <puts>
					MF.FLAG.SCND = 1;
 8007660:	4a3e      	ldr	r2, [pc, #248]	; (800775c <perfect_slalom+0x300>)
 8007662:	8813      	ldrh	r3, [r2, #0]
 8007664:	f043 0320 	orr.w	r3, r3, #32
 8007668:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 800766a:	4a3c      	ldr	r2, [pc, #240]	; (800775c <perfect_slalom+0x300>)
 800766c:	8813      	ldrh	r3, [r2, #0]
 800766e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007672:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 8007674:	4a39      	ldr	r2, [pc, #228]	; (800775c <perfect_slalom+0x300>)
 8007676:	8813      	ldrh	r3, [r2, #0]
 8007678:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800767c:	8013      	strh	r3, [r2, #0]

					accel_hs = 3000;
 800767e:	4b3b      	ldr	r3, [pc, #236]	; (800776c <perfect_slalom+0x310>)
 8007680:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8007684:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 600;
 8007686:	4b3a      	ldr	r3, [pc, #232]	; (8007770 <perfect_slalom+0x314>)
 8007688:	f44f 7216 	mov.w	r2, #600	; 0x258
 800768c:	801a      	strh	r2, [r3, #0]
					goal_x = 7;
 800768e:	4b34      	ldr	r3, [pc, #208]	; (8007760 <perfect_slalom+0x304>)
 8007690:	2207      	movs	r2, #7
 8007692:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 8007694:	4b33      	ldr	r3, [pc, #204]	; (8007764 <perfect_slalom+0x308>)
 8007696:	2207      	movs	r2, #7
 8007698:	701a      	strb	r2, [r3, #0]

					get_base();
 800769a:	f004 f869 	bl	800b770 <get_base>

					searchD();
 800769e:	f002 fbbd 	bl	8009e1c <searchD>
					HAL_Delay(500);
 80076a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80076a6:	f7f9 fc91 	bl	8000fcc <HAL_Delay>

					goal_x = goal_y = 0;
 80076aa:	4b2e      	ldr	r3, [pc, #184]	; (8007764 <perfect_slalom+0x308>)
 80076ac:	2200      	movs	r2, #0
 80076ae:	701a      	strb	r2, [r3, #0]
 80076b0:	4b2c      	ldr	r3, [pc, #176]	; (8007764 <perfect_slalom+0x308>)
 80076b2:	781a      	ldrb	r2, [r3, #0]
 80076b4:	4b2a      	ldr	r3, [pc, #168]	; (8007760 <perfect_slalom+0x304>)
 80076b6:	701a      	strb	r2, [r3, #0]
					searchD();
 80076b8:	f002 fbb0 	bl	8009e1c <searchD>

					goal_x = 7;
 80076bc:	4b28      	ldr	r3, [pc, #160]	; (8007760 <perfect_slalom+0x304>)
 80076be:	2207      	movs	r2, #7
 80076c0:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 80076c2:	4b28      	ldr	r3, [pc, #160]	; (8007764 <perfect_slalom+0x308>)
 80076c4:	2207      	movs	r2, #7
 80076c6:	701a      	strb	r2, [r3, #0]
					break;
 80076c8:	e12e      	b.n	8007928 <perfect_slalom+0x4cc>

				case 3:
					//----+ speed2----
					printf("Second Run. (Continuous)\n");
 80076ca:	482a      	ldr	r0, [pc, #168]	; (8007774 <perfect_slalom+0x318>)
 80076cc:	f004 feea 	bl	800c4a4 <puts>
					MF.FLAG.SCND = 1;
 80076d0:	4a22      	ldr	r2, [pc, #136]	; (800775c <perfect_slalom+0x300>)
 80076d2:	8813      	ldrh	r3, [r2, #0]
 80076d4:	f043 0320 	orr.w	r3, r3, #32
 80076d8:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 80076da:	4a20      	ldr	r2, [pc, #128]	; (800775c <perfect_slalom+0x300>)
 80076dc:	8813      	ldrh	r3, [r2, #0]
 80076de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80076e2:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 80076e4:	4a1d      	ldr	r2, [pc, #116]	; (800775c <perfect_slalom+0x300>)
 80076e6:	8813      	ldrh	r3, [r2, #0]
 80076e8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80076ec:	8013      	strh	r3, [r2, #0]

					accel_hs = 3000;
 80076ee:	4b1f      	ldr	r3, [pc, #124]	; (800776c <perfect_slalom+0x310>)
 80076f0:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80076f4:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1000;
 80076f6:	4b1e      	ldr	r3, [pc, #120]	; (8007770 <perfect_slalom+0x314>)
 80076f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80076fc:	801a      	strh	r2, [r3, #0]
					goal_x = 7;
 80076fe:	4b18      	ldr	r3, [pc, #96]	; (8007760 <perfect_slalom+0x304>)
 8007700:	2207      	movs	r2, #7
 8007702:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 8007704:	4b17      	ldr	r3, [pc, #92]	; (8007764 <perfect_slalom+0x308>)
 8007706:	2207      	movs	r2, #7
 8007708:	701a      	strb	r2, [r3, #0]

					get_base();
 800770a:	f004 f831 	bl	800b770 <get_base>

					searchD();
 800770e:	f002 fb85 	bl	8009e1c <searchD>
					HAL_Delay(500);
 8007712:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007716:	f7f9 fc59 	bl	8000fcc <HAL_Delay>

					goal_x = goal_y = 0;
 800771a:	4b12      	ldr	r3, [pc, #72]	; (8007764 <perfect_slalom+0x308>)
 800771c:	2200      	movs	r2, #0
 800771e:	701a      	strb	r2, [r3, #0]
 8007720:	4b10      	ldr	r3, [pc, #64]	; (8007764 <perfect_slalom+0x308>)
 8007722:	781a      	ldrb	r2, [r3, #0]
 8007724:	4b0e      	ldr	r3, [pc, #56]	; (8007760 <perfect_slalom+0x304>)
 8007726:	701a      	strb	r2, [r3, #0]
					searchD();
 8007728:	f002 fb78 	bl	8009e1c <searchD>

					goal_x = 7;
 800772c:	4b0c      	ldr	r3, [pc, #48]	; (8007760 <perfect_slalom+0x304>)
 800772e:	2207      	movs	r2, #7
 8007730:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 8007732:	4b0c      	ldr	r3, [pc, #48]	; (8007764 <perfect_slalom+0x308>)
 8007734:	2207      	movs	r2, #7
 8007736:	701a      	strb	r2, [r3, #0]
					break;
 8007738:	e0f6      	b.n	8007928 <perfect_slalom+0x4cc>
 800773a:	bf00      	nop
 800773c:	0800d844 	.word	0x0800d844
 8007740:	20000a68 	.word	0x20000a68
 8007744:	0800d610 	.word	0x0800d610
 8007748:	20000040 	.word	0x20000040
 800774c:	40020000 	.word	0x40020000
 8007750:	20000050 	.word	0x20000050
 8007754:	20000008 	.word	0x20000008
 8007758:	0800d734 	.word	0x0800d734
 800775c:	20000ee4 	.word	0x20000ee4
 8007760:	20000b2d 	.word	0x20000b2d
 8007764:	20000ac8 	.word	0x20000ac8
 8007768:	0800d740 	.word	0x0800d740
 800776c:	200003d0 	.word	0x200003d0
 8007770:	20000ef8 	.word	0x20000ef8
 8007774:	0800d758 	.word	0x0800d758

				case 4:
					//----+ speed3----
					printf("First Run. (Slalom)\n");
 8007778:	486c      	ldr	r0, [pc, #432]	; (800792c <perfect_slalom+0x4d0>)
 800777a:	f004 fe93 	bl	800c4a4 <puts>
					MF.FLAG.SCND = 1;
 800777e:	4a6c      	ldr	r2, [pc, #432]	; (8007930 <perfect_slalom+0x4d4>)
 8007780:	8813      	ldrh	r3, [r2, #0]
 8007782:	f043 0320 	orr.w	r3, r3, #32
 8007786:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 8007788:	4a69      	ldr	r2, [pc, #420]	; (8007930 <perfect_slalom+0x4d4>)
 800778a:	8813      	ldrh	r3, [r2, #0]
 800778c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007790:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 8007792:	4a67      	ldr	r2, [pc, #412]	; (8007930 <perfect_slalom+0x4d4>)
 8007794:	8813      	ldrh	r3, [r2, #0]
 8007796:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800779a:	8013      	strh	r3, [r2, #0]

					accel_hs = 3000;
 800779c:	4b65      	ldr	r3, [pc, #404]	; (8007934 <perfect_slalom+0x4d8>)
 800779e:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80077a2:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1200;
 80077a4:	4b64      	ldr	r3, [pc, #400]	; (8007938 <perfect_slalom+0x4dc>)
 80077a6:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 80077aa:	801a      	strh	r2, [r3, #0]
					goal_x = 7;
 80077ac:	4b63      	ldr	r3, [pc, #396]	; (800793c <perfect_slalom+0x4e0>)
 80077ae:	2207      	movs	r2, #7
 80077b0:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 80077b2:	4b63      	ldr	r3, [pc, #396]	; (8007940 <perfect_slalom+0x4e4>)
 80077b4:	2207      	movs	r2, #7
 80077b6:	701a      	strb	r2, [r3, #0]

					get_base();
 80077b8:	f003 ffda 	bl	800b770 <get_base>

					searchD();
 80077bc:	f002 fb2e 	bl	8009e1c <searchD>
					HAL_Delay(500);
 80077c0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80077c4:	f7f9 fc02 	bl	8000fcc <HAL_Delay>

					goal_x = goal_y = 0;
 80077c8:	4b5d      	ldr	r3, [pc, #372]	; (8007940 <perfect_slalom+0x4e4>)
 80077ca:	2200      	movs	r2, #0
 80077cc:	701a      	strb	r2, [r3, #0]
 80077ce:	4b5c      	ldr	r3, [pc, #368]	; (8007940 <perfect_slalom+0x4e4>)
 80077d0:	781a      	ldrb	r2, [r3, #0]
 80077d2:	4b5a      	ldr	r3, [pc, #360]	; (800793c <perfect_slalom+0x4e0>)
 80077d4:	701a      	strb	r2, [r3, #0]
					searchD();
 80077d6:	f002 fb21 	bl	8009e1c <searchD>

					goal_x = 7;
 80077da:	4b58      	ldr	r3, [pc, #352]	; (800793c <perfect_slalom+0x4e0>)
 80077dc:	2207      	movs	r2, #7
 80077de:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 80077e0:	4b57      	ldr	r3, [pc, #348]	; (8007940 <perfect_slalom+0x4e4>)
 80077e2:	2207      	movs	r2, #7
 80077e4:	701a      	strb	r2, [r3, #0]
					break;
 80077e6:	e09f      	b.n	8007928 <perfect_slalom+0x4cc>

				case 5:
					//----High Speed----
					printf("Second Run. (Slalom)\n");
 80077e8:	4856      	ldr	r0, [pc, #344]	; (8007944 <perfect_slalom+0x4e8>)
 80077ea:	f004 fe5b 	bl	800c4a4 <puts>
					MF.FLAG.SCND = 1;
 80077ee:	4a50      	ldr	r2, [pc, #320]	; (8007930 <perfect_slalom+0x4d4>)
 80077f0:	8813      	ldrh	r3, [r2, #0]
 80077f2:	f043 0320 	orr.w	r3, r3, #32
 80077f6:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 0;
 80077f8:	4a4d      	ldr	r2, [pc, #308]	; (8007930 <perfect_slalom+0x4d4>)
 80077fa:	8813      	ldrh	r3, [r2, #0]
 80077fc:	f36f 2349 	bfc	r3, #9, #1
 8007800:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 8007802:	4a4b      	ldr	r2, [pc, #300]	; (8007930 <perfect_slalom+0x4d4>)
 8007804:	8813      	ldrh	r3, [r2, #0]
 8007806:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800780a:	8013      	strh	r3, [r2, #0]

					goal_x = 7;
 800780c:	4b4b      	ldr	r3, [pc, #300]	; (800793c <perfect_slalom+0x4e0>)
 800780e:	2207      	movs	r2, #7
 8007810:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 8007812:	4b4b      	ldr	r3, [pc, #300]	; (8007940 <perfect_slalom+0x4e4>)
 8007814:	2207      	movs	r2, #7
 8007816:	701a      	strb	r2, [r3, #0]

					get_base();
 8007818:	f003 ffaa 	bl	800b770 <get_base>

					searchC2();
 800781c:	f002 fa58 	bl	8009cd0 <searchC2>
					HAL_Delay(500);
 8007820:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007824:	f7f9 fbd2 	bl	8000fcc <HAL_Delay>

					goal_x = goal_y = 0;
 8007828:	4b45      	ldr	r3, [pc, #276]	; (8007940 <perfect_slalom+0x4e4>)
 800782a:	2200      	movs	r2, #0
 800782c:	701a      	strb	r2, [r3, #0]
 800782e:	4b44      	ldr	r3, [pc, #272]	; (8007940 <perfect_slalom+0x4e4>)
 8007830:	781a      	ldrb	r2, [r3, #0]
 8007832:	4b42      	ldr	r3, [pc, #264]	; (800793c <perfect_slalom+0x4e0>)
 8007834:	701a      	strb	r2, [r3, #0]
					searchC2();
 8007836:	f002 fa4b 	bl	8009cd0 <searchC2>

					goal_x = 7;
 800783a:	4b40      	ldr	r3, [pc, #256]	; (800793c <perfect_slalom+0x4e0>)
 800783c:	2207      	movs	r2, #7
 800783e:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 8007840:	4b3f      	ldr	r3, [pc, #252]	; (8007940 <perfect_slalom+0x4e4>)
 8007842:	2207      	movs	r2, #7
 8007844:	701a      	strb	r2, [r3, #0]
					break;
 8007846:	e06f      	b.n	8007928 <perfect_slalom+0x4cc>

				case 6:
					//----High Speed----
					printf("Second Run. (Slalom)\n");
 8007848:	483e      	ldr	r0, [pc, #248]	; (8007944 <perfect_slalom+0x4e8>)
 800784a:	f004 fe2b 	bl	800c4a4 <puts>
					MF.FLAG.SCND = 1;
 800784e:	4a38      	ldr	r2, [pc, #224]	; (8007930 <perfect_slalom+0x4d4>)
 8007850:	8813      	ldrh	r3, [r2, #0]
 8007852:	f043 0320 	orr.w	r3, r3, #32
 8007856:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 8007858:	4a35      	ldr	r2, [pc, #212]	; (8007930 <perfect_slalom+0x4d4>)
 800785a:	8813      	ldrh	r3, [r2, #0]
 800785c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007860:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 8007862:	4a33      	ldr	r2, [pc, #204]	; (8007930 <perfect_slalom+0x4d4>)
 8007864:	8813      	ldrh	r3, [r2, #0]
 8007866:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800786a:	8013      	strh	r3, [r2, #0]

					accel_hs = 3000;
 800786c:	4b31      	ldr	r3, [pc, #196]	; (8007934 <perfect_slalom+0x4d8>)
 800786e:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8007872:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1200;
 8007874:	4b30      	ldr	r3, [pc, #192]	; (8007938 <perfect_slalom+0x4dc>)
 8007876:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 800787a:	801a      	strh	r2, [r3, #0]
					goal_x = 7;
 800787c:	4b2f      	ldr	r3, [pc, #188]	; (800793c <perfect_slalom+0x4e0>)
 800787e:	2207      	movs	r2, #7
 8007880:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 8007882:	4b2f      	ldr	r3, [pc, #188]	; (8007940 <perfect_slalom+0x4e4>)
 8007884:	2207      	movs	r2, #7
 8007886:	701a      	strb	r2, [r3, #0]

					get_base();
 8007888:	f003 ff72 	bl	800b770 <get_base>

					searchD2();
 800788c:	f002 fbae 	bl	8009fec <searchD2>
					HAL_Delay(500);
 8007890:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007894:	f7f9 fb9a 	bl	8000fcc <HAL_Delay>

					goal_x = goal_y = 0;
 8007898:	4b29      	ldr	r3, [pc, #164]	; (8007940 <perfect_slalom+0x4e4>)
 800789a:	2200      	movs	r2, #0
 800789c:	701a      	strb	r2, [r3, #0]
 800789e:	4b28      	ldr	r3, [pc, #160]	; (8007940 <perfect_slalom+0x4e4>)
 80078a0:	781a      	ldrb	r2, [r3, #0]
 80078a2:	4b26      	ldr	r3, [pc, #152]	; (800793c <perfect_slalom+0x4e0>)
 80078a4:	701a      	strb	r2, [r3, #0]
					searchD2();
 80078a6:	f002 fba1 	bl	8009fec <searchD2>

					goal_x = 7;
 80078aa:	4b24      	ldr	r3, [pc, #144]	; (800793c <perfect_slalom+0x4e0>)
 80078ac:	2207      	movs	r2, #7
 80078ae:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 80078b0:	4b23      	ldr	r3, [pc, #140]	; (8007940 <perfect_slalom+0x4e4>)
 80078b2:	2207      	movs	r2, #7
 80078b4:	701a      	strb	r2, [r3, #0]
					break;
 80078b6:	e037      	b.n	8007928 <perfect_slalom+0x4cc>

				case 7:
					//----High Speed + ----
					printf("Second Run. (Slalom)\n");
 80078b8:	4822      	ldr	r0, [pc, #136]	; (8007944 <perfect_slalom+0x4e8>)
 80078ba:	f004 fdf3 	bl	800c4a4 <puts>
					MF.FLAG.SCND = 1;
 80078be:	4a1c      	ldr	r2, [pc, #112]	; (8007930 <perfect_slalom+0x4d4>)
 80078c0:	8813      	ldrh	r3, [r2, #0]
 80078c2:	f043 0320 	orr.w	r3, r3, #32
 80078c6:	8013      	strh	r3, [r2, #0]
					MF.FLAG.ACCL2 = 1;
 80078c8:	4a19      	ldr	r2, [pc, #100]	; (8007930 <perfect_slalom+0x4d4>)
 80078ca:	8813      	ldrh	r3, [r2, #0]
 80078cc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80078d0:	8013      	strh	r3, [r2, #0]
					MF.FLAG.STRAIGHT = 1;
 80078d2:	4a17      	ldr	r2, [pc, #92]	; (8007930 <perfect_slalom+0x4d4>)
 80078d4:	8813      	ldrh	r3, [r2, #0]
 80078d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80078da:	8013      	strh	r3, [r2, #0]

					accel_hs = 3000;
 80078dc:	4b15      	ldr	r3, [pc, #84]	; (8007934 <perfect_slalom+0x4d8>)
 80078de:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80078e2:	801a      	strh	r2, [r3, #0]
					speed_max_hs = 1600;
 80078e4:	4b14      	ldr	r3, [pc, #80]	; (8007938 <perfect_slalom+0x4dc>)
 80078e6:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 80078ea:	801a      	strh	r2, [r3, #0]
					goal_x = 7;
 80078ec:	4b13      	ldr	r3, [pc, #76]	; (800793c <perfect_slalom+0x4e0>)
 80078ee:	2207      	movs	r2, #7
 80078f0:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 80078f2:	4b13      	ldr	r3, [pc, #76]	; (8007940 <perfect_slalom+0x4e4>)
 80078f4:	2207      	movs	r2, #7
 80078f6:	701a      	strb	r2, [r3, #0]

					get_base();
 80078f8:	f003 ff3a 	bl	800b770 <get_base>

					searchD2();
 80078fc:	f002 fb76 	bl	8009fec <searchD2>
					HAL_Delay(500);
 8007900:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007904:	f7f9 fb62 	bl	8000fcc <HAL_Delay>

					goal_x = goal_y = 0;
 8007908:	4b0d      	ldr	r3, [pc, #52]	; (8007940 <perfect_slalom+0x4e4>)
 800790a:	2200      	movs	r2, #0
 800790c:	701a      	strb	r2, [r3, #0]
 800790e:	4b0c      	ldr	r3, [pc, #48]	; (8007940 <perfect_slalom+0x4e4>)
 8007910:	781a      	ldrb	r2, [r3, #0]
 8007912:	4b0a      	ldr	r3, [pc, #40]	; (800793c <perfect_slalom+0x4e0>)
 8007914:	701a      	strb	r2, [r3, #0]
					searchD2();
 8007916:	f002 fb69 	bl	8009fec <searchD2>

					goal_x = 7;
 800791a:	4b08      	ldr	r3, [pc, #32]	; (800793c <perfect_slalom+0x4e0>)
 800791c:	2207      	movs	r2, #7
 800791e:	701a      	strb	r2, [r3, #0]
					goal_y = 7;
 8007920:	4b07      	ldr	r3, [pc, #28]	; (8007940 <perfect_slalom+0x4e4>)
 8007922:	2207      	movs	r2, #7
 8007924:	701a      	strb	r2, [r3, #0]
					break;
 8007926:	bf00      	nop
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 8007928:	e5a1      	b.n	800746e <perfect_slalom+0x12>
 800792a:	bf00      	nop
 800792c:	0800d78c 	.word	0x0800d78c
 8007930:	20000ee4 	.word	0x20000ee4
 8007934:	200003d0 	.word	0x200003d0
 8007938:	20000ef8 	.word	0x20000ef8
 800793c:	20000b2d 	.word	0x20000b2d
 8007940:	20000ac8 	.word	0x20000ac8
 8007944:	0800d7a0 	.word	0x0800d7a0

08007948 <eeprom_enable_write>:
//eeprom_enable_write
// eepromflasherase
// 
// HAL_OK
//+++++++++++++++++++++++++++++++++++++++++++++++
HAL_StatusTypeDef eeprom_enable_write(void){
 8007948:	b580      	push	{r7, lr}
 800794a:	b088      	sub	sp, #32
 800794c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status;
  FLASH_EraseInitTypeDef EraseInitStruct;
  uint32_t PageError = 0;
 800794e:	2300      	movs	r3, #0
 8007950:	607b      	str	r3, [r7, #4]
  EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8007952:	2300      	movs	r3, #0
 8007954:	60bb      	str	r3, [r7, #8]
  //EraseInitStruct.Banks = FLASH_BANK_1;
  //EraseInitStruct.Sector = EEPROM_START_ADDRESS;
  EraseInitStruct.Sector = FLASH_SECTOR_11;
 8007956:	230b      	movs	r3, #11
 8007958:	613b      	str	r3, [r7, #16]
  EraseInitStruct.NbSectors = 1;
 800795a:	2301      	movs	r3, #1
 800795c:	617b      	str	r3, [r7, #20]
  EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800795e:	2302      	movs	r3, #2
 8007960:	61bb      	str	r3, [r7, #24]

  status = HAL_FLASH_Unlock();
 8007962:	f7fa f875 	bl	8001a50 <HAL_FLASH_Unlock>
 8007966:	4603      	mov	r3, r0
 8007968:	77fb      	strb	r3, [r7, #31]
  if(status != HAL_OK) return status;
 800796a:	7ffb      	ldrb	r3, [r7, #31]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d001      	beq.n	8007974 <eeprom_enable_write+0x2c>
 8007970:	7ffb      	ldrb	r3, [r7, #31]
 8007972:	e009      	b.n	8007988 <eeprom_enable_write+0x40>
  status = HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 8007974:	1d3a      	adds	r2, r7, #4
 8007976:	f107 0308 	add.w	r3, r7, #8
 800797a:	4611      	mov	r1, r2
 800797c:	4618      	mov	r0, r3
 800797e:	f7fa f9c5 	bl	8001d0c <HAL_FLASHEx_Erase>
 8007982:	4603      	mov	r3, r0
 8007984:	77fb      	strb	r3, [r7, #31]
  return status;
 8007986:	7ffb      	ldrb	r3, [r7, #31]
}
 8007988:	4618      	mov	r0, r3
 800798a:	3720      	adds	r7, #32
 800798c:	46bd      	mov	sp, r7
 800798e:	bd80      	pop	{r7, pc}

08007990 <eeprom_disable_write>:
//eeprom_disable_write
// eepromflash
// 
// HAL_OK
//+++++++++++++++++++++++++++++++++++++++++++++++
HAL_StatusTypeDef eeprom_disable_write(void){
 8007990:	b580      	push	{r7, lr}
 8007992:	af00      	add	r7, sp, #0
  return HAL_FLASH_Lock();
 8007994:	f7fa f87e 	bl	8001a94 <HAL_FLASH_Lock>
 8007998:	4603      	mov	r3, r0
}
 800799a:	4618      	mov	r0, r3
 800799c:	bd80      	pop	{r7, pc}

0800799e <eeprom_write_halfword>:
//eeprom_write_halfword
// eepromflash2
// address  eepromflashdata  uin16_t
// HAL_OK
//+++++++++++++++++++++++++++++++++++++++++++++++
HAL_StatusTypeDef eeprom_write_halfword(uint32_t address, uint16_t data){
 800799e:	b590      	push	{r4, r7, lr}
 80079a0:	b085      	sub	sp, #20
 80079a2:	af00      	add	r7, sp, #0
 80079a4:	6078      	str	r0, [r7, #4]
 80079a6:	460b      	mov	r3, r1
 80079a8:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status;
  address = address*2 + EEPROM_START_ADDRESS;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	f103 6380 	add.w	r3, r3, #67108864	; 0x4000000
 80079b0:	f503 23e0 	add.w	r3, r3, #458752	; 0x70000
 80079b4:	005b      	lsls	r3, r3, #1
 80079b6:	607b      	str	r3, [r7, #4]
  status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address, data);
 80079b8:	887b      	ldrh	r3, [r7, #2]
 80079ba:	f04f 0400 	mov.w	r4, #0
 80079be:	461a      	mov	r2, r3
 80079c0:	4623      	mov	r3, r4
 80079c2:	6879      	ldr	r1, [r7, #4]
 80079c4:	2001      	movs	r0, #1
 80079c6:	f7f9 ffef 	bl	80019a8 <HAL_FLASH_Program>
 80079ca:	4603      	mov	r3, r0
 80079cc:	73fb      	strb	r3, [r7, #15]
  return status;
 80079ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	3714      	adds	r7, #20
 80079d4:	46bd      	mov	sp, r7
 80079d6:	bd90      	pop	{r4, r7, pc}

080079d8 <eeprom_read_halfword>:
//eeprom_read_halfword
// eepromflash2
// address  eepromflash
// uin16_t
//+++++++++++++++++++++++++++++++++++++++++++++++
uint16_t eeprom_read_halfword(uint32_t address){
 80079d8:	b480      	push	{r7}
 80079da:	b085      	sub	sp, #20
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
  uint16_t val = 0;
 80079e0:	2300      	movs	r3, #0
 80079e2:	81fb      	strh	r3, [r7, #14]
  address = address*2 + EEPROM_START_ADDRESS;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	f103 6380 	add.w	r3, r3, #67108864	; 0x4000000
 80079ea:	f503 23e0 	add.w	r3, r3, #458752	; 0x70000
 80079ee:	005b      	lsls	r3, r3, #1
 80079f0:	607b      	str	r3, [r7, #4]
  val = *(__IO uint16_t *)address;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	881b      	ldrh	r3, [r3, #0]
 80079f6:	81fb      	strh	r3, [r7, #14]
  return val;
 80079f8:	89fb      	ldrh	r3, [r7, #14]
}
 80079fa:	4618      	mov	r0, r3
 80079fc:	3714      	adds	r7, #20
 80079fe:	46bd      	mov	sp, r7
 8007a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a04:	4770      	bx	lr
	...

08007a08 <gyro_init>:
#include "global.h"

SPI_HandleTypeDef hspi3;


void gyro_init(void){
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b082      	sub	sp, #8
 8007a0c:	af00      	add	r7, sp, #0
  uint8_t who_am_i;

  HAL_Delay(100); 					// wait start up
 8007a0e:	2064      	movs	r0, #100	; 0x64
 8007a10:	f7f9 fadc 	bl	8000fcc <HAL_Delay>
  who_am_i = read_byte(WHO_AM_I); 	// 1. read who am i
 8007a14:	2075      	movs	r0, #117	; 0x75
 8007a16:	f000 f82f 	bl	8007a78 <read_byte>
 8007a1a:	4603      	mov	r3, r0
 8007a1c:	71fb      	strb	r3, [r7, #7]
  printf("0x%x\r\n",who_am_i); 		// 2. check who am i value
 8007a1e:	79fb      	ldrb	r3, [r7, #7]
 8007a20:	4619      	mov	r1, r3
 8007a22:	4813      	ldr	r0, [pc, #76]	; (8007a70 <gyro_init+0x68>)
 8007a24:	f004 fcca 	bl	800c3bc <iprintf>

  // 2. error check
  if (who_am_i != 0x98){
 8007a28:	79fb      	ldrb	r3, [r7, #7]
 8007a2a:	2b98      	cmp	r3, #152	; 0x98
 8007a2c:	d003      	beq.n	8007a36 <gyro_init+0x2e>
    while(1){
      printf("gyro_error\r");
 8007a2e:	4811      	ldr	r0, [pc, #68]	; (8007a74 <gyro_init+0x6c>)
 8007a30:	f004 fcc4 	bl	800c3bc <iprintf>
 8007a34:	e7fb      	b.n	8007a2e <gyro_init+0x26>
    }
  }

  HAL_Delay(50); // wait
 8007a36:	2032      	movs	r0, #50	; 0x32
 8007a38:	f7f9 fac8 	bl	8000fcc <HAL_Delay>
  write_byte(PWR_MGMT_1, 0x00); 	// 3. set pwr_might
 8007a3c:	2100      	movs	r1, #0
 8007a3e:	206b      	movs	r0, #107	; 0x6b
 8007a40:	f000 f846 	bl	8007ad0 <write_byte>

  HAL_Delay(50);
 8007a44:	2032      	movs	r0, #50	; 0x32
 8007a46:	f7f9 fac1 	bl	8000fcc <HAL_Delay>
  write_byte(CONFIG, 0x00); 		// 4. set config
 8007a4a:	2100      	movs	r1, #0
 8007a4c:	201a      	movs	r0, #26
 8007a4e:	f000 f83f 	bl	8007ad0 <write_byte>

  HAL_Delay(50);
 8007a52:	2032      	movs	r0, #50	; 0x32
 8007a54:	f7f9 faba 	bl	8000fcc <HAL_Delay>
  write_byte(GYRO_CONFIG, 0x18); 	// 5. set gyro config
 8007a58:	2118      	movs	r1, #24
 8007a5a:	201b      	movs	r0, #27
 8007a5c:	f000 f838 	bl	8007ad0 <write_byte>

  HAL_Delay(50);
 8007a60:	2032      	movs	r0, #50	; 0x32
 8007a62:	f7f9 fab3 	bl	8000fcc <HAL_Delay>
}
 8007a66:	bf00      	nop
 8007a68:	3708      	adds	r7, #8
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	bd80      	pop	{r7, pc}
 8007a6e:	bf00      	nop
 8007a70:	0800d860 	.word	0x0800d860
 8007a74:	0800d868 	.word	0x0800d868

08007a78 <read_byte>:


uint8_t read_byte(uint8_t reg){
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b084      	sub	sp, #16
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	4603      	mov	r3, r0
 8007a80:	71fb      	strb	r3, [r7, #7]
  uint8_t ret,val;
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET ); 	//cs = Low;
 8007a82:	2200      	movs	r2, #0
 8007a84:	2104      	movs	r1, #4
 8007a86:	4810      	ldr	r0, [pc, #64]	; (8007ac8 <read_byte+0x50>)
 8007a88:	f7fa fc14 	bl	80022b4 <HAL_GPIO_WritePin>
  ret = reg | 0x80;  // MSB = 1
 8007a8c:	79fb      	ldrb	r3, [r7, #7]
 8007a8e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007a92:	b2db      	uxtb	r3, r3
 8007a94:	73fb      	strb	r3, [r7, #15]
  HAL_SPI_Transmit(&hspi3, &ret,1,100); 					// sent 1byte(address)
 8007a96:	f107 010f 	add.w	r1, r7, #15
 8007a9a:	2364      	movs	r3, #100	; 0x64
 8007a9c:	2201      	movs	r2, #1
 8007a9e:	480b      	ldr	r0, [pc, #44]	; (8007acc <read_byte+0x54>)
 8007aa0:	f7fb f890 	bl	8002bc4 <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi3,&val,1,100); 						// read 1byte(read data)
 8007aa4:	f107 010e 	add.w	r1, r7, #14
 8007aa8:	2364      	movs	r3, #100	; 0x64
 8007aaa:	2201      	movs	r2, #1
 8007aac:	4807      	ldr	r0, [pc, #28]	; (8007acc <read_byte+0x54>)
 8007aae:	f7fb f9bd 	bl	8002e2c <HAL_SPI_Receive>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET );  	//cs = High;
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	2104      	movs	r1, #4
 8007ab6:	4804      	ldr	r0, [pc, #16]	; (8007ac8 <read_byte+0x50>)
 8007ab8:	f7fa fbfc 	bl	80022b4 <HAL_GPIO_WritePin>
  return val;
 8007abc:	7bbb      	ldrb	r3, [r7, #14]
}
 8007abe:	4618      	mov	r0, r3
 8007ac0:	3710      	adds	r7, #16
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	bd80      	pop	{r7, pc}
 8007ac6:	bf00      	nop
 8007ac8:	40020c00 	.word	0x40020c00
 8007acc:	200001c4 	.word	0x200001c4

08007ad0 <write_byte>:


void write_byte(uint8_t reg, uint8_t val){
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b084      	sub	sp, #16
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	4603      	mov	r3, r0
 8007ad8:	460a      	mov	r2, r1
 8007ada:	71fb      	strb	r3, [r7, #7]
 8007adc:	4613      	mov	r3, r2
 8007ade:	71bb      	strb	r3, [r7, #6]
  uint8_t ret;
  ret = reg & 0x7F ; // MSB = 0
 8007ae0:	79fb      	ldrb	r3, [r7, #7]
 8007ae2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ae6:	b2db      	uxtb	r3, r3
 8007ae8:	73fb      	strb	r3, [r7, #15]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET); 	// cs = Low;
 8007aea:	2200      	movs	r2, #0
 8007aec:	2104      	movs	r1, #4
 8007aee:	480c      	ldr	r0, [pc, #48]	; (8007b20 <write_byte+0x50>)
 8007af0:	f7fa fbe0 	bl	80022b4 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi3, &ret,1,100); 					// sent 1byte(address)
 8007af4:	f107 010f 	add.w	r1, r7, #15
 8007af8:	2364      	movs	r3, #100	; 0x64
 8007afa:	2201      	movs	r2, #1
 8007afc:	4809      	ldr	r0, [pc, #36]	; (8007b24 <write_byte+0x54>)
 8007afe:	f7fb f861 	bl	8002bc4 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi3, &val,1,100); 					// read 1byte(write data)
 8007b02:	1db9      	adds	r1, r7, #6
 8007b04:	2364      	movs	r3, #100	; 0x64
 8007b06:	2201      	movs	r2, #1
 8007b08:	4806      	ldr	r0, [pc, #24]	; (8007b24 <write_byte+0x54>)
 8007b0a:	f7fb f85b 	bl	8002bc4 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET); 		// cs = High;
 8007b0e:	2201      	movs	r2, #1
 8007b10:	2104      	movs	r1, #4
 8007b12:	4803      	ldr	r0, [pc, #12]	; (8007b20 <write_byte+0x50>)
 8007b14:	f7fa fbce 	bl	80022b4 <HAL_GPIO_WritePin>
}
 8007b18:	bf00      	nop
 8007b1a:	3710      	adds	r7, #16
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	bd80      	pop	{r7, pc}
 8007b20:	40020c00 	.word	0x40020c00
 8007b24:	200001c4 	.word	0x200001c4

08007b28 <accel_read_x>:


float accel_read_x(void){
 8007b28:	b590      	push	{r4, r7, lr}
 8007b2a:	b083      	sub	sp, #12
 8007b2c:	af00      	add	r7, sp, #0
  int16_t accel_x;
  float accel;

  // H:8bit shift, Link h and l
  accel_x = (int16_t)((int16_t)(read_byte(ACCEL_XOUT_H) << 8) | read_byte(ACCEL_XOUT_L));
 8007b2e:	203b      	movs	r0, #59	; 0x3b
 8007b30:	f7ff ffa2 	bl	8007a78 <read_byte>
 8007b34:	4603      	mov	r3, r0
 8007b36:	021b      	lsls	r3, r3, #8
 8007b38:	b21c      	sxth	r4, r3
 8007b3a:	203c      	movs	r0, #60	; 0x3c
 8007b3c:	f7ff ff9c 	bl	8007a78 <read_byte>
 8007b40:	4603      	mov	r3, r0
 8007b42:	b21b      	sxth	r3, r3
 8007b44:	4323      	orrs	r3, r4
 8007b46:	80fb      	strh	r3, [r7, #6]

  accel = (float)(accel_x / ACCEL_FACTOR); // dps to accel
 8007b48:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	da01      	bge.n	8007b54 <accel_read_x+0x2c>
 8007b50:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8007b54:	12db      	asrs	r3, r3, #11
 8007b56:	b21b      	sxth	r3, r3
 8007b58:	ee07 3a90 	vmov	s15, r3
 8007b5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007b60:	edc7 7a00 	vstr	s15, [r7]
  return accel;
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	ee07 3a90 	vmov	s15, r3
}
 8007b6a:	eeb0 0a67 	vmov.f32	s0, s15
 8007b6e:	370c      	adds	r7, #12
 8007b70:	46bd      	mov	sp, r7
 8007b72:	bd90      	pop	{r4, r7, pc}

08007b74 <accel_read_y>:


float accel_read_y(void){
 8007b74:	b590      	push	{r4, r7, lr}
 8007b76:	b083      	sub	sp, #12
 8007b78:	af00      	add	r7, sp, #0
  int16_t accel_y;
  float accel;

  // H:8bit shift, Link h and l
  accel_y = (int16_t)((int16_t)(read_byte(ACCEL_YOUT_H) << 8) | read_byte(ACCEL_YOUT_L));
 8007b7a:	203d      	movs	r0, #61	; 0x3d
 8007b7c:	f7ff ff7c 	bl	8007a78 <read_byte>
 8007b80:	4603      	mov	r3, r0
 8007b82:	021b      	lsls	r3, r3, #8
 8007b84:	b21c      	sxth	r4, r3
 8007b86:	203e      	movs	r0, #62	; 0x3e
 8007b88:	f7ff ff76 	bl	8007a78 <read_byte>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	b21b      	sxth	r3, r3
 8007b90:	4323      	orrs	r3, r4
 8007b92:	80fb      	strh	r3, [r7, #6]

  accel = (float)(accel_y / ACCEL_FACTOR); // dps to accel
 8007b94:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	da01      	bge.n	8007ba0 <accel_read_y+0x2c>
 8007b9c:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8007ba0:	12db      	asrs	r3, r3, #11
 8007ba2:	b21b      	sxth	r3, r3
 8007ba4:	ee07 3a90 	vmov	s15, r3
 8007ba8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007bac:	edc7 7a00 	vstr	s15, [r7]
  return accel;
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	ee07 3a90 	vmov	s15, r3
}
 8007bb6:	eeb0 0a67 	vmov.f32	s0, s15
 8007bba:	370c      	adds	r7, #12
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	bd90      	pop	{r4, r7, pc}

08007bc0 <accel_read_z>:


float accel_read_z(void){
 8007bc0:	b590      	push	{r4, r7, lr}
 8007bc2:	b083      	sub	sp, #12
 8007bc4:	af00      	add	r7, sp, #0
  int16_t accel_z;
  float accel;

  // H:8bit shift, Link h and l
  accel_z = (int16_t)((int16_t)(read_byte(ACCEL_ZOUT_H) << 8) | read_byte(ACCEL_ZOUT_L));
 8007bc6:	203f      	movs	r0, #63	; 0x3f
 8007bc8:	f7ff ff56 	bl	8007a78 <read_byte>
 8007bcc:	4603      	mov	r3, r0
 8007bce:	021b      	lsls	r3, r3, #8
 8007bd0:	b21c      	sxth	r4, r3
 8007bd2:	2040      	movs	r0, #64	; 0x40
 8007bd4:	f7ff ff50 	bl	8007a78 <read_byte>
 8007bd8:	4603      	mov	r3, r0
 8007bda:	b21b      	sxth	r3, r3
 8007bdc:	4323      	orrs	r3, r4
 8007bde:	80fb      	strh	r3, [r7, #6]

  accel = (float)(accel_z / ACCEL_FACTOR-7); // dps to accel
 8007be0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	da01      	bge.n	8007bec <accel_read_z+0x2c>
 8007be8:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8007bec:	12db      	asrs	r3, r3, #11
 8007bee:	b21b      	sxth	r3, r3
 8007bf0:	3b07      	subs	r3, #7
 8007bf2:	ee07 3a90 	vmov	s15, r3
 8007bf6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007bfa:	edc7 7a00 	vstr	s15, [r7]
  return accel;
 8007bfe:	683b      	ldr	r3, [r7, #0]
 8007c00:	ee07 3a90 	vmov	s15, r3
}
 8007c04:	eeb0 0a67 	vmov.f32	s0, s15
 8007c08:	370c      	adds	r7, #12
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bd90      	pop	{r4, r7, pc}
	...

08007c10 <gyro_read_x>:


float gyro_read_x(void){
 8007c10:	b590      	push	{r4, r7, lr}
 8007c12:	b083      	sub	sp, #12
 8007c14:	af00      	add	r7, sp, #0
  int16_t gyro_x;
  float omega;

  // H:8bit shift, Link h and l
  gyro_x = (int16_t)((int16_t)(read_byte(GYRO_XOUT_H) << 8) | read_byte(GYRO_XOUT_L));
 8007c16:	2043      	movs	r0, #67	; 0x43
 8007c18:	f7ff ff2e 	bl	8007a78 <read_byte>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	021b      	lsls	r3, r3, #8
 8007c20:	b21c      	sxth	r4, r3
 8007c22:	2044      	movs	r0, #68	; 0x44
 8007c24:	f7ff ff28 	bl	8007a78 <read_byte>
 8007c28:	4603      	mov	r3, r0
 8007c2a:	b21b      	sxth	r3, r3
 8007c2c:	4323      	orrs	r3, r4
 8007c2e:	80fb      	strh	r3, [r7, #6]

  omega = (float)(gyro_x / GYRO_FACTOR+1.4); // dps to deg/sec
 8007c30:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007c34:	4618      	mov	r0, r3
 8007c36:	f7f8 fc6d 	bl	8000514 <__aeabi_i2d>
 8007c3a:	a30f      	add	r3, pc, #60	; (adr r3, 8007c78 <gyro_read_x+0x68>)
 8007c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c40:	f7f8 fdfc 	bl	800083c <__aeabi_ddiv>
 8007c44:	4603      	mov	r3, r0
 8007c46:	460c      	mov	r4, r1
 8007c48:	4618      	mov	r0, r3
 8007c4a:	4621      	mov	r1, r4
 8007c4c:	a30c      	add	r3, pc, #48	; (adr r3, 8007c80 <gyro_read_x+0x70>)
 8007c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c52:	f7f8 fb13 	bl	800027c <__adddf3>
 8007c56:	4603      	mov	r3, r0
 8007c58:	460c      	mov	r4, r1
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	4621      	mov	r1, r4
 8007c5e:	f7f8 ff73 	bl	8000b48 <__aeabi_d2f>
 8007c62:	4603      	mov	r3, r0
 8007c64:	603b      	str	r3, [r7, #0]
  return omega;
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	ee07 3a90 	vmov	s15, r3
}
 8007c6c:	eeb0 0a67 	vmov.f32	s0, s15
 8007c70:	370c      	adds	r7, #12
 8007c72:	46bd      	mov	sp, r7
 8007c74:	bd90      	pop	{r4, r7, pc}
 8007c76:	bf00      	nop
 8007c78:	66666666 	.word	0x66666666
 8007c7c:	40306666 	.word	0x40306666
 8007c80:	66666666 	.word	0x66666666
 8007c84:	3ff66666 	.word	0x3ff66666

08007c88 <gyro_read_y>:


float gyro_read_y(void){
 8007c88:	b590      	push	{r4, r7, lr}
 8007c8a:	b083      	sub	sp, #12
 8007c8c:	af00      	add	r7, sp, #0
  int16_t gyro_y;
  float omega;

  // H:8bit shift, Link h and l
  gyro_y = (int16_t)((int16_t)(read_byte(GYRO_YOUT_H) << 8) | read_byte(GYRO_YOUT_L));
 8007c8e:	2045      	movs	r0, #69	; 0x45
 8007c90:	f7ff fef2 	bl	8007a78 <read_byte>
 8007c94:	4603      	mov	r3, r0
 8007c96:	021b      	lsls	r3, r3, #8
 8007c98:	b21c      	sxth	r4, r3
 8007c9a:	2046      	movs	r0, #70	; 0x46
 8007c9c:	f7ff feec 	bl	8007a78 <read_byte>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	b21b      	sxth	r3, r3
 8007ca4:	4323      	orrs	r3, r4
 8007ca6:	80fb      	strh	r3, [r7, #6]

  omega = (float)(gyro_y / GYRO_FACTOR-0.75); // dps to deg/sec
 8007ca8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007cac:	4618      	mov	r0, r3
 8007cae:	f7f8 fc31 	bl	8000514 <__aeabi_i2d>
 8007cb2:	a310      	add	r3, pc, #64	; (adr r3, 8007cf4 <gyro_read_y+0x6c>)
 8007cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cb8:	f7f8 fdc0 	bl	800083c <__aeabi_ddiv>
 8007cbc:	4603      	mov	r3, r0
 8007cbe:	460c      	mov	r4, r1
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	4621      	mov	r1, r4
 8007cc4:	f04f 0200 	mov.w	r2, #0
 8007cc8:	4b09      	ldr	r3, [pc, #36]	; (8007cf0 <gyro_read_y+0x68>)
 8007cca:	f7f8 fad5 	bl	8000278 <__aeabi_dsub>
 8007cce:	4603      	mov	r3, r0
 8007cd0:	460c      	mov	r4, r1
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	4621      	mov	r1, r4
 8007cd6:	f7f8 ff37 	bl	8000b48 <__aeabi_d2f>
 8007cda:	4603      	mov	r3, r0
 8007cdc:	603b      	str	r3, [r7, #0]
  return omega;
 8007cde:	683b      	ldr	r3, [r7, #0]
 8007ce0:	ee07 3a90 	vmov	s15, r3
}
 8007ce4:	eeb0 0a67 	vmov.f32	s0, s15
 8007ce8:	370c      	adds	r7, #12
 8007cea:	46bd      	mov	sp, r7
 8007cec:	bd90      	pop	{r4, r7, pc}
 8007cee:	bf00      	nop
 8007cf0:	3fe80000 	.word	0x3fe80000
 8007cf4:	66666666 	.word	0x66666666
 8007cf8:	40306666 	.word	0x40306666
 8007cfc:	00000000 	.word	0x00000000

08007d00 <gyro_read_z>:


float gyro_read_z(void){
 8007d00:	b5b0      	push	{r4, r5, r7, lr}
 8007d02:	b082      	sub	sp, #8
 8007d04:	af00      	add	r7, sp, #0
  int16_t gyro_z;
  float omega;

  // H:8bit shift, Link h and l
  gyro_z = (int16_t)((int16_t)(read_byte(GYRO_ZOUT_H) << 8) | read_byte(GYRO_ZOUT_L));
 8007d06:	2047      	movs	r0, #71	; 0x47
 8007d08:	f7ff feb6 	bl	8007a78 <read_byte>
 8007d0c:	4603      	mov	r3, r0
 8007d0e:	021b      	lsls	r3, r3, #8
 8007d10:	b21c      	sxth	r4, r3
 8007d12:	2048      	movs	r0, #72	; 0x48
 8007d14:	f7ff feb0 	bl	8007a78 <read_byte>
 8007d18:	4603      	mov	r3, r0
 8007d1a:	b21b      	sxth	r3, r3
 8007d1c:	4323      	orrs	r3, r4
 8007d1e:	80fb      	strh	r3, [r7, #6]

//  omega = (float)(gyro_z / GYRO_FACTOR+1.15); // dps to deg/sec
  omega = (float)(gyro_z / GYRO_FACTOR-gyro_drift_value); // dps to deg/sec
 8007d20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007d24:	4618      	mov	r0, r3
 8007d26:	f7f8 fbf5 	bl	8000514 <__aeabi_i2d>
 8007d2a:	a314      	add	r3, pc, #80	; (adr r3, 8007d7c <gyro_read_z+0x7c>)
 8007d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d30:	f7f8 fd84 	bl	800083c <__aeabi_ddiv>
 8007d34:	4603      	mov	r3, r0
 8007d36:	460c      	mov	r4, r1
 8007d38:	4625      	mov	r5, r4
 8007d3a:	461c      	mov	r4, r3
 8007d3c:	4b0e      	ldr	r3, [pc, #56]	; (8007d78 <gyro_read_z+0x78>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	4618      	mov	r0, r3
 8007d42:	f7f8 fbf9 	bl	8000538 <__aeabi_f2d>
 8007d46:	4602      	mov	r2, r0
 8007d48:	460b      	mov	r3, r1
 8007d4a:	4620      	mov	r0, r4
 8007d4c:	4629      	mov	r1, r5
 8007d4e:	f7f8 fa93 	bl	8000278 <__aeabi_dsub>
 8007d52:	4603      	mov	r3, r0
 8007d54:	460c      	mov	r4, r1
 8007d56:	4618      	mov	r0, r3
 8007d58:	4621      	mov	r1, r4
 8007d5a:	f7f8 fef5 	bl	8000b48 <__aeabi_d2f>
 8007d5e:	4603      	mov	r3, r0
 8007d60:	603b      	str	r3, [r7, #0]
  return omega;
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	ee07 3a90 	vmov	s15, r3
}
 8007d68:	eeb0 0a67 	vmov.f32	s0, s15
 8007d6c:	3708      	adds	r7, #8
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	bdb0      	pop	{r4, r5, r7, pc}
 8007d72:	bf00      	nop
 8007d74:	f3af 8000 	nop.w
 8007d78:	20000b70 	.word	0x20000b70
 8007d7c:	66666666 	.word	0x66666666
 8007d80:	40306666 	.word	0x40306666

08007d84 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int c) {
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b084      	sub	sp, #16
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
  if( c == '\n' ) {
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2b0a      	cmp	r3, #10
 8007d90:	d108      	bne.n	8007da4 <__io_putchar+0x20>
    int _c = '\r';
 8007d92:	230d      	movs	r3, #13
 8007d94:	60fb      	str	r3, [r7, #12]
    HAL_UART_Transmit(&huart1, &_c, 1, 1);
 8007d96:	f107 010c 	add.w	r1, r7, #12
 8007d9a:	2301      	movs	r3, #1
 8007d9c:	2201      	movs	r2, #1
 8007d9e:	4807      	ldr	r0, [pc, #28]	; (8007dbc <__io_putchar+0x38>)
 8007da0:	f7fc fc47 	bl	8004632 <HAL_UART_Transmit>
  }
  HAL_UART_Transmit(&huart1, &c, 1, 1);
 8007da4:	1d39      	adds	r1, r7, #4
 8007da6:	2301      	movs	r3, #1
 8007da8:	2201      	movs	r2, #1
 8007daa:	4804      	ldr	r0, [pc, #16]	; (8007dbc <__io_putchar+0x38>)
 8007dac:	f7fc fc41 	bl	8004632 <HAL_UART_Transmit>
  return 0;
 8007db0:	2300      	movs	r3, #0
}
 8007db2:	4618      	mov	r0, r3
 8007db4:	3710      	adds	r7, #16
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd80      	pop	{r7, pc}
 8007dba:	bf00      	nop
 8007dbc:	20000ae0 	.word	0x20000ae0

08007dc0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007dc0:	b5b0      	push	{r4, r5, r7, lr}
 8007dc2:	ed2d 8b02 	vpush	{d8}
 8007dc6:	b08c      	sub	sp, #48	; 0x30
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
	TIM_OC_InitTypeDef ConfigOC;
	ConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007dcc:	2360      	movs	r3, #96	; 0x60
 8007dce:	60fb      	str	r3, [r7, #12]
	ConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	617b      	str	r3, [r7, #20]
	ConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	61fb      	str	r3, [r7, #28]

	if(htim == &htim6){
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	4ab5      	ldr	r2, [pc, #724]	; (80080b0 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	f041 8032 	bne.w	8008e46 <HAL_TIM_PeriodElapsedCallback+0x1086>
		cnt_l = TIM4 -> CNT;
 8007de2:	4bb4      	ldr	r3, [pc, #720]	; (80080b4 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8007de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007de6:	ee07 3a90 	vmov	s15, r3
 8007dea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dee:	4bb2      	ldr	r3, [pc, #712]	; (80080b8 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8007df0:	edc3 7a00 	vstr	s15, [r3]
		cnt_r = TIM8 -> CNT;
 8007df4:	4bb1      	ldr	r3, [pc, #708]	; (80080bc <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8007df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007df8:	ee07 3a90 	vmov	s15, r3
 8007dfc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e00:	4baf      	ldr	r3, [pc, #700]	; (80080c0 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8007e02:	edc3 7a00 	vstr	s15, [r3]
		if(cnt_l > 40000) cnt_l = cnt_l - 65535;
 8007e06:	4bac      	ldr	r3, [pc, #688]	; (80080b8 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8007e08:	edd3 7a00 	vldr	s15, [r3]
 8007e0c:	ed9f 7aad 	vldr	s14, [pc, #692]	; 80080c4 <HAL_TIM_PeriodElapsedCallback+0x304>
 8007e10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007e14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e18:	dd09      	ble.n	8007e2e <HAL_TIM_PeriodElapsedCallback+0x6e>
 8007e1a:	4ba7      	ldr	r3, [pc, #668]	; (80080b8 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8007e1c:	edd3 7a00 	vldr	s15, [r3]
 8007e20:	ed9f 7aa9 	vldr	s14, [pc, #676]	; 80080c8 <HAL_TIM_PeriodElapsedCallback+0x308>
 8007e24:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007e28:	4ba3      	ldr	r3, [pc, #652]	; (80080b8 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8007e2a:	edc3 7a00 	vstr	s15, [r3]
		if(cnt_r > 40000) cnt_r = cnt_r - 65535;
 8007e2e:	4ba4      	ldr	r3, [pc, #656]	; (80080c0 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8007e30:	edd3 7a00 	vldr	s15, [r3]
 8007e34:	ed9f 7aa3 	vldr	s14, [pc, #652]	; 80080c4 <HAL_TIM_PeriodElapsedCallback+0x304>
 8007e38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007e3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e40:	dd09      	ble.n	8007e56 <HAL_TIM_PeriodElapsedCallback+0x96>
 8007e42:	4b9f      	ldr	r3, [pc, #636]	; (80080c0 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8007e44:	edd3 7a00 	vldr	s15, [r3]
 8007e48:	ed9f 7a9f 	vldr	s14, [pc, #636]	; 80080c8 <HAL_TIM_PeriodElapsedCallback+0x308>
 8007e4c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007e50:	4b9b      	ldr	r3, [pc, #620]	; (80080c0 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8007e52:	edc3 7a00 	vstr	s15, [r3]
		cnt_r = cnt_r * -1;
 8007e56:	4b9a      	ldr	r3, [pc, #616]	; (80080c0 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8007e58:	edd3 7a00 	vldr	s15, [r3]
 8007e5c:	eef1 7a67 	vneg.f32	s15, s15
 8007e60:	4b97      	ldr	r3, [pc, #604]	; (80080c0 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8007e62:	edc3 7a00 	vstr	s15, [r3]

		dist_l = dist_l + cnt_l * (DIAMETER * M_PI * 11 / 40 / 4096 / 4);
 8007e66:	4b99      	ldr	r3, [pc, #612]	; (80080cc <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f7f8 fb64 	bl	8000538 <__aeabi_f2d>
 8007e70:	4604      	mov	r4, r0
 8007e72:	460d      	mov	r5, r1
 8007e74:	4b90      	ldr	r3, [pc, #576]	; (80080b8 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	4618      	mov	r0, r3
 8007e7a:	f7f8 fb5d 	bl	8000538 <__aeabi_f2d>
 8007e7e:	a388      	add	r3, pc, #544	; (adr r3, 80080a0 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8007e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e84:	f7f8 fbb0 	bl	80005e8 <__aeabi_dmul>
 8007e88:	4602      	mov	r2, r0
 8007e8a:	460b      	mov	r3, r1
 8007e8c:	4620      	mov	r0, r4
 8007e8e:	4629      	mov	r1, r5
 8007e90:	f7f8 f9f4 	bl	800027c <__adddf3>
 8007e94:	4603      	mov	r3, r0
 8007e96:	460c      	mov	r4, r1
 8007e98:	4618      	mov	r0, r3
 8007e9a:	4621      	mov	r1, r4
 8007e9c:	f7f8 fe54 	bl	8000b48 <__aeabi_d2f>
 8007ea0:	4602      	mov	r2, r0
 8007ea2:	4b8a      	ldr	r3, [pc, #552]	; (80080cc <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8007ea4:	601a      	str	r2, [r3, #0]
		dist_r = dist_r + cnt_r * (DIAMETER * M_PI * 11 / 40 / 4096 / 4);
 8007ea6:	4b8a      	ldr	r3, [pc, #552]	; (80080d0 <HAL_TIM_PeriodElapsedCallback+0x310>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	4618      	mov	r0, r3
 8007eac:	f7f8 fb44 	bl	8000538 <__aeabi_f2d>
 8007eb0:	4604      	mov	r4, r0
 8007eb2:	460d      	mov	r5, r1
 8007eb4:	4b82      	ldr	r3, [pc, #520]	; (80080c0 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	4618      	mov	r0, r3
 8007eba:	f7f8 fb3d 	bl	8000538 <__aeabi_f2d>
 8007ebe:	a378      	add	r3, pc, #480	; (adr r3, 80080a0 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8007ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ec4:	f7f8 fb90 	bl	80005e8 <__aeabi_dmul>
 8007ec8:	4602      	mov	r2, r0
 8007eca:	460b      	mov	r3, r1
 8007ecc:	4620      	mov	r0, r4
 8007ece:	4629      	mov	r1, r5
 8007ed0:	f7f8 f9d4 	bl	800027c <__adddf3>
 8007ed4:	4603      	mov	r3, r0
 8007ed6:	460c      	mov	r4, r1
 8007ed8:	4618      	mov	r0, r3
 8007eda:	4621      	mov	r1, r4
 8007edc:	f7f8 fe34 	bl	8000b48 <__aeabi_d2f>
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	4b7b      	ldr	r3, [pc, #492]	; (80080d0 <HAL_TIM_PeriodElapsedCallback+0x310>)
 8007ee4:	601a      	str	r2, [r3, #0]

		speed_l = cnt_l * (DIAMETER * M_PI * 11 / 40 / 4096 / 4) / 0.001;
 8007ee6:	4b74      	ldr	r3, [pc, #464]	; (80080b8 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	4618      	mov	r0, r3
 8007eec:	f7f8 fb24 	bl	8000538 <__aeabi_f2d>
 8007ef0:	a36b      	add	r3, pc, #428	; (adr r3, 80080a0 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8007ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ef6:	f7f8 fb77 	bl	80005e8 <__aeabi_dmul>
 8007efa:	4603      	mov	r3, r0
 8007efc:	460c      	mov	r4, r1
 8007efe:	4618      	mov	r0, r3
 8007f00:	4621      	mov	r1, r4
 8007f02:	a369      	add	r3, pc, #420	; (adr r3, 80080a8 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8007f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f08:	f7f8 fc98 	bl	800083c <__aeabi_ddiv>
 8007f0c:	4603      	mov	r3, r0
 8007f0e:	460c      	mov	r4, r1
 8007f10:	4618      	mov	r0, r3
 8007f12:	4621      	mov	r1, r4
 8007f14:	f7f8 fe18 	bl	8000b48 <__aeabi_d2f>
 8007f18:	4602      	mov	r2, r0
 8007f1a:	4b6e      	ldr	r3, [pc, #440]	; (80080d4 <HAL_TIM_PeriodElapsedCallback+0x314>)
 8007f1c:	601a      	str	r2, [r3, #0]
		speed_r = cnt_r * (DIAMETER * M_PI * 11 / 40 / 4096 / 4) / 0.001;
 8007f1e:	4b68      	ldr	r3, [pc, #416]	; (80080c0 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	4618      	mov	r0, r3
 8007f24:	f7f8 fb08 	bl	8000538 <__aeabi_f2d>
 8007f28:	a35d      	add	r3, pc, #372	; (adr r3, 80080a0 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8007f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f2e:	f7f8 fb5b 	bl	80005e8 <__aeabi_dmul>
 8007f32:	4603      	mov	r3, r0
 8007f34:	460c      	mov	r4, r1
 8007f36:	4618      	mov	r0, r3
 8007f38:	4621      	mov	r1, r4
 8007f3a:	a35b      	add	r3, pc, #364	; (adr r3, 80080a8 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8007f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f40:	f7f8 fc7c 	bl	800083c <__aeabi_ddiv>
 8007f44:	4603      	mov	r3, r0
 8007f46:	460c      	mov	r4, r1
 8007f48:	4618      	mov	r0, r3
 8007f4a:	4621      	mov	r1, r4
 8007f4c:	f7f8 fdfc 	bl	8000b48 <__aeabi_d2f>
 8007f50:	4602      	mov	r2, r0
 8007f52:	4b61      	ldr	r3, [pc, #388]	; (80080d8 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8007f54:	601a      	str	r2, [r3, #0]

		TIM4 -> CNT = 0;
 8007f56:	4b57      	ldr	r3, [pc, #348]	; (80080b4 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8007f58:	2200      	movs	r2, #0
 8007f5a:	625a      	str	r2, [r3, #36]	; 0x24
		TIM8 -> CNT = 0;
 8007f5c:	4b57      	ldr	r3, [pc, #348]	; (80080bc <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8007f5e:	2200      	movs	r2, #0
 8007f60:	625a      	str	r2, [r3, #36]	; 0x24

		if(MF.FLAG.SPD){
 8007f62:	4b5e      	ldr	r3, [pc, #376]	; (80080dc <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8007f64:	881b      	ldrh	r3, [r3, #0]
 8007f66:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007f6a:	b2db      	uxtb	r3, r3
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	f000 80fe 	beq.w	800816e <HAL_TIM_PeriodElapsedCallback+0x3ae>
			target_speed_l += accel_l * 0.001;
 8007f72:	4b5b      	ldr	r3, [pc, #364]	; (80080e0 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	4618      	mov	r0, r3
 8007f78:	f7f8 fade 	bl	8000538 <__aeabi_f2d>
 8007f7c:	a34a      	add	r3, pc, #296	; (adr r3, 80080a8 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8007f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f82:	f7f8 fb31 	bl	80005e8 <__aeabi_dmul>
 8007f86:	4603      	mov	r3, r0
 8007f88:	460c      	mov	r4, r1
 8007f8a:	4625      	mov	r5, r4
 8007f8c:	461c      	mov	r4, r3
 8007f8e:	4b55      	ldr	r3, [pc, #340]	; (80080e4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	4618      	mov	r0, r3
 8007f94:	f7f8 fad0 	bl	8000538 <__aeabi_f2d>
 8007f98:	4602      	mov	r2, r0
 8007f9a:	460b      	mov	r3, r1
 8007f9c:	4620      	mov	r0, r4
 8007f9e:	4629      	mov	r1, r5
 8007fa0:	f7f8 f96c 	bl	800027c <__adddf3>
 8007fa4:	4603      	mov	r3, r0
 8007fa6:	460c      	mov	r4, r1
 8007fa8:	4618      	mov	r0, r3
 8007faa:	4621      	mov	r1, r4
 8007fac:	f7f8 fdcc 	bl	8000b48 <__aeabi_d2f>
 8007fb0:	4602      	mov	r2, r0
 8007fb2:	4b4c      	ldr	r3, [pc, #304]	; (80080e4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8007fb4:	601a      	str	r2, [r3, #0]
			target_speed_l = max(min(target_speed_l, speed_max_l), speed_min_l);
 8007fb6:	4b4b      	ldr	r3, [pc, #300]	; (80080e4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8007fb8:	ed93 7a00 	vldr	s14, [r3]
 8007fbc:	4b4a      	ldr	r3, [pc, #296]	; (80080e8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8007fbe:	edd3 7a00 	vldr	s15, [r3]
 8007fc2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007fc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007fca:	dd03      	ble.n	8007fd4 <HAL_TIM_PeriodElapsedCallback+0x214>
 8007fcc:	4b46      	ldr	r3, [pc, #280]	; (80080e8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8007fce:	edd3 7a00 	vldr	s15, [r3]
 8007fd2:	e002      	b.n	8007fda <HAL_TIM_PeriodElapsedCallback+0x21a>
 8007fd4:	4b43      	ldr	r3, [pc, #268]	; (80080e4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8007fd6:	edd3 7a00 	vldr	s15, [r3]
 8007fda:	4b44      	ldr	r3, [pc, #272]	; (80080ec <HAL_TIM_PeriodElapsedCallback+0x32c>)
 8007fdc:	ed93 7a00 	vldr	s14, [r3]
 8007fe0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007fe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007fe8:	dd10      	ble.n	800800c <HAL_TIM_PeriodElapsedCallback+0x24c>
 8007fea:	4b3e      	ldr	r3, [pc, #248]	; (80080e4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8007fec:	ed93 7a00 	vldr	s14, [r3]
 8007ff0:	4b3d      	ldr	r3, [pc, #244]	; (80080e8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8007ff2:	edd3 7a00 	vldr	s15, [r3]
 8007ff6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007ffa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ffe:	dd02      	ble.n	8008006 <HAL_TIM_PeriodElapsedCallback+0x246>
 8008000:	4b39      	ldr	r3, [pc, #228]	; (80080e8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	e004      	b.n	8008010 <HAL_TIM_PeriodElapsedCallback+0x250>
 8008006:	4b37      	ldr	r3, [pc, #220]	; (80080e4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	e001      	b.n	8008010 <HAL_TIM_PeriodElapsedCallback+0x250>
 800800c:	4b37      	ldr	r3, [pc, #220]	; (80080ec <HAL_TIM_PeriodElapsedCallback+0x32c>)
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	4a34      	ldr	r2, [pc, #208]	; (80080e4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8008012:	6013      	str	r3, [r2, #0]
			epsilon_l = target_speed_l - speed_l;
 8008014:	4b33      	ldr	r3, [pc, #204]	; (80080e4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8008016:	ed93 7a00 	vldr	s14, [r3]
 800801a:	4b2e      	ldr	r3, [pc, #184]	; (80080d4 <HAL_TIM_PeriodElapsedCallback+0x314>)
 800801c:	edd3 7a00 	vldr	s15, [r3]
 8008020:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008024:	4b32      	ldr	r3, [pc, #200]	; (80080f0 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8008026:	edc3 7a00 	vstr	s15, [r3]
			pulse_l = Kp * epsilon_l;
 800802a:	4b31      	ldr	r3, [pc, #196]	; (80080f0 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800802c:	edd3 7a00 	vldr	s15, [r3]
 8008030:	eeb0 7a04 	vmov.f32	s14, #4	; 0x40200000  2.5
 8008034:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008038:	4b2e      	ldr	r3, [pc, #184]	; (80080f4 <HAL_TIM_PeriodElapsedCallback+0x334>)
 800803a:	edc3 7a00 	vstr	s15, [r3]

			target_speed_r += accel_r * 0.001;
 800803e:	4b2e      	ldr	r3, [pc, #184]	; (80080f8 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	4618      	mov	r0, r3
 8008044:	f7f8 fa78 	bl	8000538 <__aeabi_f2d>
 8008048:	a317      	add	r3, pc, #92	; (adr r3, 80080a8 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 800804a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800804e:	f7f8 facb 	bl	80005e8 <__aeabi_dmul>
 8008052:	4603      	mov	r3, r0
 8008054:	460c      	mov	r4, r1
 8008056:	4625      	mov	r5, r4
 8008058:	461c      	mov	r4, r3
 800805a:	4b28      	ldr	r3, [pc, #160]	; (80080fc <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	4618      	mov	r0, r3
 8008060:	f7f8 fa6a 	bl	8000538 <__aeabi_f2d>
 8008064:	4602      	mov	r2, r0
 8008066:	460b      	mov	r3, r1
 8008068:	4620      	mov	r0, r4
 800806a:	4629      	mov	r1, r5
 800806c:	f7f8 f906 	bl	800027c <__adddf3>
 8008070:	4603      	mov	r3, r0
 8008072:	460c      	mov	r4, r1
 8008074:	4618      	mov	r0, r3
 8008076:	4621      	mov	r1, r4
 8008078:	f7f8 fd66 	bl	8000b48 <__aeabi_d2f>
 800807c:	4602      	mov	r2, r0
 800807e:	4b1f      	ldr	r3, [pc, #124]	; (80080fc <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8008080:	601a      	str	r2, [r3, #0]
			target_speed_r = max(min(target_speed_r, speed_max_r), speed_min_r);
 8008082:	4b1e      	ldr	r3, [pc, #120]	; (80080fc <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8008084:	ed93 7a00 	vldr	s14, [r3]
 8008088:	4b1d      	ldr	r3, [pc, #116]	; (8008100 <HAL_TIM_PeriodElapsedCallback+0x340>)
 800808a:	edd3 7a00 	vldr	s15, [r3]
 800808e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008092:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008096:	dd35      	ble.n	8008104 <HAL_TIM_PeriodElapsedCallback+0x344>
 8008098:	4b19      	ldr	r3, [pc, #100]	; (8008100 <HAL_TIM_PeriodElapsedCallback+0x340>)
 800809a:	edd3 7a00 	vldr	s15, [r3]
 800809e:	e034      	b.n	800810a <HAL_TIM_PeriodElapsedCallback+0x34a>
 80080a0:	775e3793 	.word	0x775e3793
 80080a4:	3f552a9e 	.word	0x3f552a9e
 80080a8:	d2f1a9fc 	.word	0xd2f1a9fc
 80080ac:	3f50624d 	.word	0x3f50624d
 80080b0:	20000b30 	.word	0x20000b30
 80080b4:	40000800 	.word	0x40000800
 80080b8:	2000032c 	.word	0x2000032c
 80080bc:	40010400 	.word	0x40010400
 80080c0:	20000b28 	.word	0x20000b28
 80080c4:	471c4000 	.word	0x471c4000
 80080c8:	477fff00 	.word	0x477fff00
 80080cc:	20000f00 	.word	0x20000f00
 80080d0:	20000a68 	.word	0x20000a68
 80080d4:	20000a6c 	.word	0x20000a6c
 80080d8:	20000338 	.word	0x20000338
 80080dc:	20000ee4 	.word	0x20000ee4
 80080e0:	20000cd8 	.word	0x20000cd8
 80080e4:	20000b7c 	.word	0x20000b7c
 80080e8:	200006f4 	.word	0x200006f4
 80080ec:	20000ad0 	.word	0x20000ad0
 80080f0:	20000adc 	.word	0x20000adc
 80080f4:	20000b24 	.word	0x20000b24
 80080f8:	20000a60 	.word	0x20000a60
 80080fc:	20000220 	.word	0x20000220
 8008100:	20000224 	.word	0x20000224
 8008104:	4b9a      	ldr	r3, [pc, #616]	; (8008370 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 8008106:	edd3 7a00 	vldr	s15, [r3]
 800810a:	4b9a      	ldr	r3, [pc, #616]	; (8008374 <HAL_TIM_PeriodElapsedCallback+0x5b4>)
 800810c:	ed93 7a00 	vldr	s14, [r3]
 8008110:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008118:	dd10      	ble.n	800813c <HAL_TIM_PeriodElapsedCallback+0x37c>
 800811a:	4b95      	ldr	r3, [pc, #596]	; (8008370 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 800811c:	ed93 7a00 	vldr	s14, [r3]
 8008120:	4b95      	ldr	r3, [pc, #596]	; (8008378 <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8008122:	edd3 7a00 	vldr	s15, [r3]
 8008126:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800812a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800812e:	dd02      	ble.n	8008136 <HAL_TIM_PeriodElapsedCallback+0x376>
 8008130:	4b91      	ldr	r3, [pc, #580]	; (8008378 <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	e004      	b.n	8008140 <HAL_TIM_PeriodElapsedCallback+0x380>
 8008136:	4b8e      	ldr	r3, [pc, #568]	; (8008370 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	e001      	b.n	8008140 <HAL_TIM_PeriodElapsedCallback+0x380>
 800813c:	4b8d      	ldr	r3, [pc, #564]	; (8008374 <HAL_TIM_PeriodElapsedCallback+0x5b4>)
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	4a8b      	ldr	r2, [pc, #556]	; (8008370 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 8008142:	6013      	str	r3, [r2, #0]
			epsilon_r = target_speed_r - speed_r;
 8008144:	4b8a      	ldr	r3, [pc, #552]	; (8008370 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 8008146:	ed93 7a00 	vldr	s14, [r3]
 800814a:	4b8c      	ldr	r3, [pc, #560]	; (800837c <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 800814c:	edd3 7a00 	vldr	s15, [r3]
 8008150:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008154:	4b8a      	ldr	r3, [pc, #552]	; (8008380 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 8008156:	edc3 7a00 	vstr	s15, [r3]
			pulse_r = Kp * epsilon_r;
 800815a:	4b89      	ldr	r3, [pc, #548]	; (8008380 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 800815c:	edd3 7a00 	vldr	s15, [r3]
 8008160:	eeb0 7a04 	vmov.f32	s14, #4	; 0x40200000  2.5
 8008164:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008168:	4b86      	ldr	r3, [pc, #536]	; (8008384 <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 800816a:	edc3 7a00 	vstr	s15, [r3]
		}

		log_cnt ++;
 800816e:	4b86      	ldr	r3, [pc, #536]	; (8008388 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	3301      	adds	r3, #1
 8008174:	4a84      	ldr	r2, [pc, #528]	; (8008388 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8008176:	6013      	str	r3, [r2, #0]

		if(log_cnt >= 5 && MF.FLAG.LOG){
 8008178:	4b83      	ldr	r3, [pc, #524]	; (8008388 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	2b04      	cmp	r3, #4
 800817e:	dd2a      	ble.n	80081d6 <HAL_TIM_PeriodElapsedCallback+0x416>
 8008180:	4b82      	ldr	r3, [pc, #520]	; (800838c <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8008182:	881b      	ldrh	r3, [r3, #0]
 8008184:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8008188:	b2db      	uxtb	r3, r3
 800818a:	2b00      	cmp	r3, #0
 800818c:	d023      	beq.n	80081d6 <HAL_TIM_PeriodElapsedCallback+0x416>
			log_cnt = 0;
 800818e:	4b7e      	ldr	r3, [pc, #504]	; (8008388 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8008190:	2200      	movs	r2, #0
 8008192:	601a      	str	r2, [r3, #0]
			if(get_cnt < log_allay){
 8008194:	4b7e      	ldr	r3, [pc, #504]	; (8008390 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	2bc7      	cmp	r3, #199	; 0xc7
 800819a:	dc1c      	bgt.n	80081d6 <HAL_TIM_PeriodElapsedCallback+0x416>
				get_speed_l[get_cnt] = speed_l;
 800819c:	4b7d      	ldr	r3, [pc, #500]	; (8008394 <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 800819e:	edd3 7a00 	vldr	s15, [r3]
 80081a2:	4b7b      	ldr	r3, [pc, #492]	; (8008390 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80081aa:	ee17 1a90 	vmov	r1, s15
 80081ae:	4a7a      	ldr	r2, [pc, #488]	; (8008398 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 80081b0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				get_speed_r[get_cnt] = speed_r;
 80081b4:	4b71      	ldr	r3, [pc, #452]	; (800837c <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 80081b6:	edd3 7a00 	vldr	s15, [r3]
 80081ba:	4b75      	ldr	r3, [pc, #468]	; (8008390 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80081c2:	ee17 1a90 	vmov	r1, s15
 80081c6:	4a75      	ldr	r2, [pc, #468]	; (800839c <HAL_TIM_PeriodElapsedCallback+0x5dc>)
 80081c8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				get_cnt++;
 80081cc:	4b70      	ldr	r3, [pc, #448]	; (8008390 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	3301      	adds	r3, #1
 80081d2:	4a6f      	ldr	r2, [pc, #444]	; (8008390 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 80081d4:	6013      	str	r3, [r2, #0]
//		degree_x += accel_read_x() * 0.001;
//		degree_y += accel_read_y() * 0.001;
//		degree_z += accel_read_z() * 0.001;
//		degree_x += gyro_read_x() * 0.001;
//		degree_y += gyro_read_y() * 0.001;
		degree_z += gyro_read_z() * 0.001;
 80081d6:	f7ff fd93 	bl	8007d00 <gyro_read_z>
 80081da:	ee10 3a10 	vmov	r3, s0
 80081de:	4618      	mov	r0, r3
 80081e0:	f7f8 f9aa 	bl	8000538 <__aeabi_f2d>
 80081e4:	a35e      	add	r3, pc, #376	; (adr r3, 8008360 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 80081e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ea:	f7f8 f9fd 	bl	80005e8 <__aeabi_dmul>
 80081ee:	4603      	mov	r3, r0
 80081f0:	460c      	mov	r4, r1
 80081f2:	4625      	mov	r5, r4
 80081f4:	461c      	mov	r4, r3
 80081f6:	4b6a      	ldr	r3, [pc, #424]	; (80083a0 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	4618      	mov	r0, r3
 80081fc:	f7f8 f99c 	bl	8000538 <__aeabi_f2d>
 8008200:	4602      	mov	r2, r0
 8008202:	460b      	mov	r3, r1
 8008204:	4620      	mov	r0, r4
 8008206:	4629      	mov	r1, r5
 8008208:	f7f8 f838 	bl	800027c <__adddf3>
 800820c:	4603      	mov	r3, r0
 800820e:	460c      	mov	r4, r1
 8008210:	4618      	mov	r0, r3
 8008212:	4621      	mov	r1, r4
 8008214:	f7f8 fc98 	bl	8000b48 <__aeabi_d2f>
 8008218:	4602      	mov	r2, r0
 800821a:	4b61      	ldr	r3, [pc, #388]	; (80083a0 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 800821c:	601a      	str	r2, [r3, #0]

		//gyro 
		if(gyro_drift_flag == 1){
 800821e:	4b61      	ldr	r3, [pc, #388]	; (80083a4 <HAL_TIM_PeriodElapsedCallback+0x5e4>)
 8008220:	781b      	ldrb	r3, [r3, #0]
 8008222:	b2db      	uxtb	r3, r3
 8008224:	2b01      	cmp	r3, #1
 8008226:	d14b      	bne.n	80082c0 <HAL_TIM_PeriodElapsedCallback+0x500>
			gyro_cnt ++;
 8008228:	4b5f      	ldr	r3, [pc, #380]	; (80083a8 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	3301      	adds	r3, #1
 800822e:	4a5e      	ldr	r2, [pc, #376]	; (80083a8 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
 8008230:	6013      	str	r3, [r2, #0]
			if(gyro_cnt >= 2)dif_omega_z += old_omega_z - gyro_read_z();
 8008232:	4b5d      	ldr	r3, [pc, #372]	; (80083a8 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	2b01      	cmp	r3, #1
 8008238:	dd10      	ble.n	800825c <HAL_TIM_PeriodElapsedCallback+0x49c>
 800823a:	4b5c      	ldr	r3, [pc, #368]	; (80083ac <HAL_TIM_PeriodElapsedCallback+0x5ec>)
 800823c:	ed93 8a00 	vldr	s16, [r3]
 8008240:	f7ff fd5e 	bl	8007d00 <gyro_read_z>
 8008244:	eef0 7a40 	vmov.f32	s15, s0
 8008248:	ee38 7a67 	vsub.f32	s14, s16, s15
 800824c:	4b58      	ldr	r3, [pc, #352]	; (80083b0 <HAL_TIM_PeriodElapsedCallback+0x5f0>)
 800824e:	edd3 7a00 	vldr	s15, [r3]
 8008252:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008256:	4b56      	ldr	r3, [pc, #344]	; (80083b0 <HAL_TIM_PeriodElapsedCallback+0x5f0>)
 8008258:	edc3 7a00 	vstr	s15, [r3]
			old_omega_z = gyro_read_z();
 800825c:	f7ff fd50 	bl	8007d00 <gyro_read_z>
 8008260:	eef0 7a40 	vmov.f32	s15, s0
 8008264:	4b51      	ldr	r3, [pc, #324]	; (80083ac <HAL_TIM_PeriodElapsedCallback+0x5ec>)
 8008266:	edc3 7a00 	vstr	s15, [r3]
			full_led_write(6);
 800826a:	2006      	movs	r0, #6
 800826c:	f003 fb12 	bl	800b894 <full_led_write>
			if(gyro_cnt >= 1001) {
 8008270:	4b4d      	ldr	r3, [pc, #308]	; (80083a8 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008278:	dd1a      	ble.n	80082b0 <HAL_TIM_PeriodElapsedCallback+0x4f0>
				gyro_drift_flag = 0;
 800827a:	4b4a      	ldr	r3, [pc, #296]	; (80083a4 <HAL_TIM_PeriodElapsedCallback+0x5e4>)
 800827c:	2200      	movs	r2, #0
 800827e:	701a      	strb	r2, [r3, #0]
				gyro_drift_value = dif_omega_z / gyro_cnt-1;
 8008280:	4b4b      	ldr	r3, [pc, #300]	; (80083b0 <HAL_TIM_PeriodElapsedCallback+0x5f0>)
 8008282:	edd3 6a00 	vldr	s13, [r3]
 8008286:	4b48      	ldr	r3, [pc, #288]	; (80083a8 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	ee07 3a90 	vmov	s15, r3
 800828e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008292:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008296:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800829a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800829e:	4b45      	ldr	r3, [pc, #276]	; (80083b4 <HAL_TIM_PeriodElapsedCallback+0x5f4>)
 80082a0:	edc3 7a00 	vstr	s15, [r3]
				gyro_cnt = 0;
 80082a4:	4b40      	ldr	r3, [pc, #256]	; (80083a8 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
 80082a6:	2200      	movs	r2, #0
 80082a8:	601a      	str	r2, [r3, #0]
				full_led_write(4);
 80082aa:	2004      	movs	r0, #4
 80082ac:	f003 faf2 	bl	800b894 <full_led_write>
			}
			degree_z = 0;
 80082b0:	4b3b      	ldr	r3, [pc, #236]	; (80083a0 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 80082b2:	f04f 0200 	mov.w	r2, #0
 80082b6:	601a      	str	r2, [r3, #0]
			target_degree_z = 0;
 80082b8:	4b3f      	ldr	r3, [pc, #252]	; (80083b8 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 80082ba:	f04f 0200 	mov.w	r2, #0
 80082be:	601a      	str	r2, [r3, #0]
		}


		if(MF.FLAG.ENKAI){
 80082c0:	4b32      	ldr	r3, [pc, #200]	; (800838c <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 80082c2:	881b      	ldrh	r3, [r3, #0]
 80082c4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80082c8:	b2db      	uxtb	r3, r3
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	f000 80d3 	beq.w	8008476 <HAL_TIM_PeriodElapsedCallback+0x6b6>
			target_dist = TREAD*M_PI/360*(degree_z-target_degree_z);
 80082d0:	4b33      	ldr	r3, [pc, #204]	; (80083a0 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 80082d2:	ed93 7a00 	vldr	s14, [r3]
 80082d6:	4b38      	ldr	r3, [pc, #224]	; (80083b8 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 80082d8:	edd3 7a00 	vldr	s15, [r3]
 80082dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80082e0:	ee17 0a90 	vmov	r0, s15
 80082e4:	f7f8 f928 	bl	8000538 <__aeabi_f2d>
 80082e8:	a31f      	add	r3, pc, #124	; (adr r3, 8008368 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 80082ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ee:	f7f8 f97b 	bl	80005e8 <__aeabi_dmul>
 80082f2:	4603      	mov	r3, r0
 80082f4:	460c      	mov	r4, r1
 80082f6:	4618      	mov	r0, r3
 80082f8:	4621      	mov	r1, r4
 80082fa:	f7f8 fc25 	bl	8000b48 <__aeabi_d2f>
 80082fe:	4602      	mov	r2, r0
 8008300:	4b2e      	ldr	r3, [pc, #184]	; (80083bc <HAL_TIM_PeriodElapsedCallback+0x5fc>)
 8008302:	601a      	str	r2, [r3, #0]
			if(target_dist > 0){
 8008304:	4b2d      	ldr	r3, [pc, #180]	; (80083bc <HAL_TIM_PeriodElapsedCallback+0x5fc>)
 8008306:	edd3 7a00 	vldr	s15, [r3]
 800830a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800830e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008312:	dd59      	ble.n	80083c8 <HAL_TIM_PeriodElapsedCallback+0x608>
				target_speed_l = sqrt(2*accel_l*target_dist);
 8008314:	4b2a      	ldr	r3, [pc, #168]	; (80083c0 <HAL_TIM_PeriodElapsedCallback+0x600>)
 8008316:	edd3 7a00 	vldr	s15, [r3]
 800831a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800831e:	4b27      	ldr	r3, [pc, #156]	; (80083bc <HAL_TIM_PeriodElapsedCallback+0x5fc>)
 8008320:	edd3 7a00 	vldr	s15, [r3]
 8008324:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008328:	ee17 0a90 	vmov	r0, s15
 800832c:	f7f8 f904 	bl	8000538 <__aeabi_f2d>
 8008330:	4603      	mov	r3, r0
 8008332:	460c      	mov	r4, r1
 8008334:	ec44 3b10 	vmov	d0, r3, r4
 8008338:	f005 f846 	bl	800d3c8 <sqrt>
 800833c:	ec54 3b10 	vmov	r3, r4, d0
 8008340:	4618      	mov	r0, r3
 8008342:	4621      	mov	r1, r4
 8008344:	f7f8 fc00 	bl	8000b48 <__aeabi_d2f>
 8008348:	4602      	mov	r2, r0
 800834a:	4b1e      	ldr	r3, [pc, #120]	; (80083c4 <HAL_TIM_PeriodElapsedCallback+0x604>)
 800834c:	601a      	str	r2, [r3, #0]
				target_speed_r = -1 * target_speed_l;
 800834e:	4b1d      	ldr	r3, [pc, #116]	; (80083c4 <HAL_TIM_PeriodElapsedCallback+0x604>)
 8008350:	edd3 7a00 	vldr	s15, [r3]
 8008354:	eef1 7a67 	vneg.f32	s15, s15
 8008358:	4b05      	ldr	r3, [pc, #20]	; (8008370 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 800835a:	edc3 7a00 	vstr	s15, [r3]
 800835e:	e060      	b.n	8008422 <HAL_TIM_PeriodElapsedCallback+0x662>
 8008360:	d2f1a9fc 	.word	0xd2f1a9fc
 8008364:	3f50624d 	.word	0x3f50624d
 8008368:	d7653223 	.word	0xd7653223
 800836c:	3fe26e40 	.word	0x3fe26e40
 8008370:	20000220 	.word	0x20000220
 8008374:	20000ee8 	.word	0x20000ee8
 8008378:	20000224 	.word	0x20000224
 800837c:	20000338 	.word	0x20000338
 8008380:	20000b88 	.word	0x20000b88
 8008384:	200006f8 	.word	0x200006f8
 8008388:	20000188 	.word	0x20000188
 800838c:	20000ee4 	.word	0x20000ee4
 8008390:	20000190 	.word	0x20000190
 8008394:	20000a6c 	.word	0x20000a6c
 8008398:	200006fc 	.word	0x200006fc
 800839c:	200003d4 	.word	0x200003d4
 80083a0:	20000ad8 	.word	0x20000ad8
 80083a4:	20000a1c 	.word	0x20000a1c
 80083a8:	2000018c 	.word	0x2000018c
 80083ac:	20000f08 	.word	0x20000f08
 80083b0:	20000b20 	.word	0x20000b20
 80083b4:	20000b70 	.word	0x20000b70
 80083b8:	20000b78 	.word	0x20000b78
 80083bc:	20000ef4 	.word	0x20000ef4
 80083c0:	20000cd8 	.word	0x20000cd8
 80083c4:	20000b7c 	.word	0x20000b7c
			}else{
				target_speed_l = sqrt(2*accel_l*target_dist*-1)*-1;
 80083c8:	4bcb      	ldr	r3, [pc, #812]	; (80086f8 <HAL_TIM_PeriodElapsedCallback+0x938>)
 80083ca:	edd3 7a00 	vldr	s15, [r3]
 80083ce:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80083d2:	4bca      	ldr	r3, [pc, #808]	; (80086fc <HAL_TIM_PeriodElapsedCallback+0x93c>)
 80083d4:	edd3 7a00 	vldr	s15, [r3]
 80083d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80083dc:	eef1 7a67 	vneg.f32	s15, s15
 80083e0:	ee17 3a90 	vmov	r3, s15
 80083e4:	4618      	mov	r0, r3
 80083e6:	f7f8 f8a7 	bl	8000538 <__aeabi_f2d>
 80083ea:	4603      	mov	r3, r0
 80083ec:	460c      	mov	r4, r1
 80083ee:	ec44 3b10 	vmov	d0, r3, r4
 80083f2:	f004 ffe9 	bl	800d3c8 <sqrt>
 80083f6:	ec54 3b10 	vmov	r3, r4, d0
 80083fa:	4618      	mov	r0, r3
 80083fc:	4621      	mov	r1, r4
 80083fe:	f7f8 fba3 	bl	8000b48 <__aeabi_d2f>
 8008402:	4603      	mov	r3, r0
 8008404:	ee07 3a90 	vmov	s15, r3
 8008408:	eef1 7a67 	vneg.f32	s15, s15
 800840c:	4bbc      	ldr	r3, [pc, #752]	; (8008700 <HAL_TIM_PeriodElapsedCallback+0x940>)
 800840e:	edc3 7a00 	vstr	s15, [r3]
				target_speed_r = -1 * target_speed_l;
 8008412:	4bbb      	ldr	r3, [pc, #748]	; (8008700 <HAL_TIM_PeriodElapsedCallback+0x940>)
 8008414:	edd3 7a00 	vldr	s15, [r3]
 8008418:	eef1 7a67 	vneg.f32	s15, s15
 800841c:	4bb9      	ldr	r3, [pc, #740]	; (8008704 <HAL_TIM_PeriodElapsedCallback+0x944>)
 800841e:	edc3 7a00 	vstr	s15, [r3]
			}

			epsilon_l = target_speed_l - speed_l;
 8008422:	4bb7      	ldr	r3, [pc, #732]	; (8008700 <HAL_TIM_PeriodElapsedCallback+0x940>)
 8008424:	ed93 7a00 	vldr	s14, [r3]
 8008428:	4bb7      	ldr	r3, [pc, #732]	; (8008708 <HAL_TIM_PeriodElapsedCallback+0x948>)
 800842a:	edd3 7a00 	vldr	s15, [r3]
 800842e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008432:	4bb6      	ldr	r3, [pc, #728]	; (800870c <HAL_TIM_PeriodElapsedCallback+0x94c>)
 8008434:	edc3 7a00 	vstr	s15, [r3]
			pulse_l = Kp * epsilon_l;
 8008438:	4bb4      	ldr	r3, [pc, #720]	; (800870c <HAL_TIM_PeriodElapsedCallback+0x94c>)
 800843a:	edd3 7a00 	vldr	s15, [r3]
 800843e:	eeb0 7a04 	vmov.f32	s14, #4	; 0x40200000  2.5
 8008442:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008446:	4bb2      	ldr	r3, [pc, #712]	; (8008710 <HAL_TIM_PeriodElapsedCallback+0x950>)
 8008448:	edc3 7a00 	vstr	s15, [r3]
			epsilon_r = target_speed_r - speed_r;
 800844c:	4bad      	ldr	r3, [pc, #692]	; (8008704 <HAL_TIM_PeriodElapsedCallback+0x944>)
 800844e:	ed93 7a00 	vldr	s14, [r3]
 8008452:	4bb0      	ldr	r3, [pc, #704]	; (8008714 <HAL_TIM_PeriodElapsedCallback+0x954>)
 8008454:	edd3 7a00 	vldr	s15, [r3]
 8008458:	ee77 7a67 	vsub.f32	s15, s14, s15
 800845c:	4bae      	ldr	r3, [pc, #696]	; (8008718 <HAL_TIM_PeriodElapsedCallback+0x958>)
 800845e:	edc3 7a00 	vstr	s15, [r3]
			pulse_r = Kp * epsilon_r;
 8008462:	4bad      	ldr	r3, [pc, #692]	; (8008718 <HAL_TIM_PeriodElapsedCallback+0x958>)
 8008464:	edd3 7a00 	vldr	s15, [r3]
 8008468:	eeb0 7a04 	vmov.f32	s14, #4	; 0x40200000  2.5
 800846c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008470:	4baa      	ldr	r3, [pc, #680]	; (800871c <HAL_TIM_PeriodElapsedCallback+0x95c>)
 8008472:	edc3 7a00 	vstr	s15, [r3]
		}

		if(MF.FLAG.GYRO){
 8008476:	4baa      	ldr	r3, [pc, #680]	; (8008720 <HAL_TIM_PeriodElapsedCallback+0x960>)
 8008478:	881b      	ldrh	r3, [r3, #0]
 800847a:	f3c3 2300 	ubfx	r3, r3, #8, #1
 800847e:	b2db      	uxtb	r3, r3
 8008480:	2b00      	cmp	r3, #0
 8008482:	f000 80ed 	beq.w	8008660 <HAL_TIM_PeriodElapsedCallback+0x8a0>
			target_omega_z += target_degaccel_z * 0.001;
 8008486:	4ba7      	ldr	r3, [pc, #668]	; (8008724 <HAL_TIM_PeriodElapsedCallback+0x964>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	4618      	mov	r0, r3
 800848c:	f7f8 f854 	bl	8000538 <__aeabi_f2d>
 8008490:	a395      	add	r3, pc, #596	; (adr r3, 80086e8 <HAL_TIM_PeriodElapsedCallback+0x928>)
 8008492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008496:	f7f8 f8a7 	bl	80005e8 <__aeabi_dmul>
 800849a:	4603      	mov	r3, r0
 800849c:	460c      	mov	r4, r1
 800849e:	4625      	mov	r5, r4
 80084a0:	461c      	mov	r4, r3
 80084a2:	4ba1      	ldr	r3, [pc, #644]	; (8008728 <HAL_TIM_PeriodElapsedCallback+0x968>)
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	4618      	mov	r0, r3
 80084a8:	f7f8 f846 	bl	8000538 <__aeabi_f2d>
 80084ac:	4602      	mov	r2, r0
 80084ae:	460b      	mov	r3, r1
 80084b0:	4620      	mov	r0, r4
 80084b2:	4629      	mov	r1, r5
 80084b4:	f7f7 fee2 	bl	800027c <__adddf3>
 80084b8:	4603      	mov	r3, r0
 80084ba:	460c      	mov	r4, r1
 80084bc:	4618      	mov	r0, r3
 80084be:	4621      	mov	r1, r4
 80084c0:	f7f8 fb42 	bl	8000b48 <__aeabi_d2f>
 80084c4:	4602      	mov	r2, r0
 80084c6:	4b98      	ldr	r3, [pc, #608]	; (8008728 <HAL_TIM_PeriodElapsedCallback+0x968>)
 80084c8:	601a      	str	r2, [r3, #0]
			target_omega_z = max(min(target_omega_z, omega_max), omega_min);
 80084ca:	4b97      	ldr	r3, [pc, #604]	; (8008728 <HAL_TIM_PeriodElapsedCallback+0x968>)
 80084cc:	ed93 7a00 	vldr	s14, [r3]
 80084d0:	4b96      	ldr	r3, [pc, #600]	; (800872c <HAL_TIM_PeriodElapsedCallback+0x96c>)
 80084d2:	edd3 7a00 	vldr	s15, [r3]
 80084d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80084da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084de:	dd03      	ble.n	80084e8 <HAL_TIM_PeriodElapsedCallback+0x728>
 80084e0:	4b92      	ldr	r3, [pc, #584]	; (800872c <HAL_TIM_PeriodElapsedCallback+0x96c>)
 80084e2:	edd3 7a00 	vldr	s15, [r3]
 80084e6:	e002      	b.n	80084ee <HAL_TIM_PeriodElapsedCallback+0x72e>
 80084e8:	4b8f      	ldr	r3, [pc, #572]	; (8008728 <HAL_TIM_PeriodElapsedCallback+0x968>)
 80084ea:	edd3 7a00 	vldr	s15, [r3]
 80084ee:	4b90      	ldr	r3, [pc, #576]	; (8008730 <HAL_TIM_PeriodElapsedCallback+0x970>)
 80084f0:	ed93 7a00 	vldr	s14, [r3]
 80084f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80084f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084fc:	dd10      	ble.n	8008520 <HAL_TIM_PeriodElapsedCallback+0x760>
 80084fe:	4b8a      	ldr	r3, [pc, #552]	; (8008728 <HAL_TIM_PeriodElapsedCallback+0x968>)
 8008500:	ed93 7a00 	vldr	s14, [r3]
 8008504:	4b89      	ldr	r3, [pc, #548]	; (800872c <HAL_TIM_PeriodElapsedCallback+0x96c>)
 8008506:	edd3 7a00 	vldr	s15, [r3]
 800850a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800850e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008512:	dd02      	ble.n	800851a <HAL_TIM_PeriodElapsedCallback+0x75a>
 8008514:	4b85      	ldr	r3, [pc, #532]	; (800872c <HAL_TIM_PeriodElapsedCallback+0x96c>)
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	e004      	b.n	8008524 <HAL_TIM_PeriodElapsedCallback+0x764>
 800851a:	4b83      	ldr	r3, [pc, #524]	; (8008728 <HAL_TIM_PeriodElapsedCallback+0x968>)
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	e001      	b.n	8008524 <HAL_TIM_PeriodElapsedCallback+0x764>
 8008520:	4b83      	ldr	r3, [pc, #524]	; (8008730 <HAL_TIM_PeriodElapsedCallback+0x970>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	4a80      	ldr	r2, [pc, #512]	; (8008728 <HAL_TIM_PeriodElapsedCallback+0x968>)
 8008526:	6013      	str	r3, [r2, #0]
			target_speed_l = speed_G + target_omega_z/180*M_PI*TREAD/2;
 8008528:	4b82      	ldr	r3, [pc, #520]	; (8008734 <HAL_TIM_PeriodElapsedCallback+0x974>)
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	4618      	mov	r0, r3
 800852e:	f7f8 f803 	bl	8000538 <__aeabi_f2d>
 8008532:	4604      	mov	r4, r0
 8008534:	460d      	mov	r5, r1
 8008536:	4b7c      	ldr	r3, [pc, #496]	; (8008728 <HAL_TIM_PeriodElapsedCallback+0x968>)
 8008538:	edd3 7a00 	vldr	s15, [r3]
 800853c:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 8008738 <HAL_TIM_PeriodElapsedCallback+0x978>
 8008540:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8008544:	ee16 0a90 	vmov	r0, s13
 8008548:	f7f7 fff6 	bl	8000538 <__aeabi_f2d>
 800854c:	a368      	add	r3, pc, #416	; (adr r3, 80086f0 <HAL_TIM_PeriodElapsedCallback+0x930>)
 800854e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008552:	f7f8 f849 	bl	80005e8 <__aeabi_dmul>
 8008556:	4602      	mov	r2, r0
 8008558:	460b      	mov	r3, r1
 800855a:	4610      	mov	r0, r2
 800855c:	4619      	mov	r1, r3
 800855e:	f04f 0200 	mov.w	r2, #0
 8008562:	4b76      	ldr	r3, [pc, #472]	; (800873c <HAL_TIM_PeriodElapsedCallback+0x97c>)
 8008564:	f7f8 f840 	bl	80005e8 <__aeabi_dmul>
 8008568:	4602      	mov	r2, r0
 800856a:	460b      	mov	r3, r1
 800856c:	4610      	mov	r0, r2
 800856e:	4619      	mov	r1, r3
 8008570:	f04f 0200 	mov.w	r2, #0
 8008574:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008578:	f7f8 f960 	bl	800083c <__aeabi_ddiv>
 800857c:	4602      	mov	r2, r0
 800857e:	460b      	mov	r3, r1
 8008580:	4620      	mov	r0, r4
 8008582:	4629      	mov	r1, r5
 8008584:	f7f7 fe7a 	bl	800027c <__adddf3>
 8008588:	4603      	mov	r3, r0
 800858a:	460c      	mov	r4, r1
 800858c:	4618      	mov	r0, r3
 800858e:	4621      	mov	r1, r4
 8008590:	f7f8 fada 	bl	8000b48 <__aeabi_d2f>
 8008594:	4602      	mov	r2, r0
 8008596:	4b5a      	ldr	r3, [pc, #360]	; (8008700 <HAL_TIM_PeriodElapsedCallback+0x940>)
 8008598:	601a      	str	r2, [r3, #0]
			target_speed_r = speed_G - target_omega_z/180*M_PI*TREAD/2;
 800859a:	4b66      	ldr	r3, [pc, #408]	; (8008734 <HAL_TIM_PeriodElapsedCallback+0x974>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	4618      	mov	r0, r3
 80085a0:	f7f7 ffca 	bl	8000538 <__aeabi_f2d>
 80085a4:	4604      	mov	r4, r0
 80085a6:	460d      	mov	r5, r1
 80085a8:	4b5f      	ldr	r3, [pc, #380]	; (8008728 <HAL_TIM_PeriodElapsedCallback+0x968>)
 80085aa:	edd3 7a00 	vldr	s15, [r3]
 80085ae:	ed9f 7a62 	vldr	s14, [pc, #392]	; 8008738 <HAL_TIM_PeriodElapsedCallback+0x978>
 80085b2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80085b6:	ee16 0a90 	vmov	r0, s13
 80085ba:	f7f7 ffbd 	bl	8000538 <__aeabi_f2d>
 80085be:	a34c      	add	r3, pc, #304	; (adr r3, 80086f0 <HAL_TIM_PeriodElapsedCallback+0x930>)
 80085c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085c4:	f7f8 f810 	bl	80005e8 <__aeabi_dmul>
 80085c8:	4602      	mov	r2, r0
 80085ca:	460b      	mov	r3, r1
 80085cc:	4610      	mov	r0, r2
 80085ce:	4619      	mov	r1, r3
 80085d0:	f04f 0200 	mov.w	r2, #0
 80085d4:	4b59      	ldr	r3, [pc, #356]	; (800873c <HAL_TIM_PeriodElapsedCallback+0x97c>)
 80085d6:	f7f8 f807 	bl	80005e8 <__aeabi_dmul>
 80085da:	4602      	mov	r2, r0
 80085dc:	460b      	mov	r3, r1
 80085de:	4610      	mov	r0, r2
 80085e0:	4619      	mov	r1, r3
 80085e2:	f04f 0200 	mov.w	r2, #0
 80085e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80085ea:	f7f8 f927 	bl	800083c <__aeabi_ddiv>
 80085ee:	4602      	mov	r2, r0
 80085f0:	460b      	mov	r3, r1
 80085f2:	4620      	mov	r0, r4
 80085f4:	4629      	mov	r1, r5
 80085f6:	f7f7 fe3f 	bl	8000278 <__aeabi_dsub>
 80085fa:	4603      	mov	r3, r0
 80085fc:	460c      	mov	r4, r1
 80085fe:	4618      	mov	r0, r3
 8008600:	4621      	mov	r1, r4
 8008602:	f7f8 faa1 	bl	8000b48 <__aeabi_d2f>
 8008606:	4602      	mov	r2, r0
 8008608:	4b3e      	ldr	r3, [pc, #248]	; (8008704 <HAL_TIM_PeriodElapsedCallback+0x944>)
 800860a:	601a      	str	r2, [r3, #0]

			epsilon_l = target_speed_l - speed_l;
 800860c:	4b3c      	ldr	r3, [pc, #240]	; (8008700 <HAL_TIM_PeriodElapsedCallback+0x940>)
 800860e:	ed93 7a00 	vldr	s14, [r3]
 8008612:	4b3d      	ldr	r3, [pc, #244]	; (8008708 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8008614:	edd3 7a00 	vldr	s15, [r3]
 8008618:	ee77 7a67 	vsub.f32	s15, s14, s15
 800861c:	4b3b      	ldr	r3, [pc, #236]	; (800870c <HAL_TIM_PeriodElapsedCallback+0x94c>)
 800861e:	edc3 7a00 	vstr	s15, [r3]
			pulse_l = Kp * epsilon_l;
 8008622:	4b3a      	ldr	r3, [pc, #232]	; (800870c <HAL_TIM_PeriodElapsedCallback+0x94c>)
 8008624:	edd3 7a00 	vldr	s15, [r3]
 8008628:	eeb0 7a04 	vmov.f32	s14, #4	; 0x40200000  2.5
 800862c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008630:	4b37      	ldr	r3, [pc, #220]	; (8008710 <HAL_TIM_PeriodElapsedCallback+0x950>)
 8008632:	edc3 7a00 	vstr	s15, [r3]
			epsilon_r = target_speed_r - speed_r;
 8008636:	4b33      	ldr	r3, [pc, #204]	; (8008704 <HAL_TIM_PeriodElapsedCallback+0x944>)
 8008638:	ed93 7a00 	vldr	s14, [r3]
 800863c:	4b35      	ldr	r3, [pc, #212]	; (8008714 <HAL_TIM_PeriodElapsedCallback+0x954>)
 800863e:	edd3 7a00 	vldr	s15, [r3]
 8008642:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008646:	4b34      	ldr	r3, [pc, #208]	; (8008718 <HAL_TIM_PeriodElapsedCallback+0x958>)
 8008648:	edc3 7a00 	vstr	s15, [r3]
			pulse_r = Kp * epsilon_r;
 800864c:	4b32      	ldr	r3, [pc, #200]	; (8008718 <HAL_TIM_PeriodElapsedCallback+0x958>)
 800864e:	edd3 7a00 	vldr	s15, [r3]
 8008652:	eeb0 7a04 	vmov.f32	s14, #4	; 0x40200000  2.5
 8008656:	ee67 7a87 	vmul.f32	s15, s15, s14
 800865a:	4b30      	ldr	r3, [pc, #192]	; (800871c <HAL_TIM_PeriodElapsedCallback+0x95c>)
 800865c:	edc3 7a00 	vstr	s15, [r3]
		}


		//ADchange interrupt
		uint16_t delay;
		tp = (tp+1)%3;
 8008660:	4b37      	ldr	r3, [pc, #220]	; (8008740 <HAL_TIM_PeriodElapsedCallback+0x980>)
 8008662:	781b      	ldrb	r3, [r3, #0]
 8008664:	1c5a      	adds	r2, r3, #1
 8008666:	4b37      	ldr	r3, [pc, #220]	; (8008744 <HAL_TIM_PeriodElapsedCallback+0x984>)
 8008668:	fb83 3102 	smull	r3, r1, r3, r2
 800866c:	17d3      	asrs	r3, r2, #31
 800866e:	1ac9      	subs	r1, r1, r3
 8008670:	460b      	mov	r3, r1
 8008672:	005b      	lsls	r3, r3, #1
 8008674:	440b      	add	r3, r1
 8008676:	1ad1      	subs	r1, r2, r3
 8008678:	b2ca      	uxtb	r2, r1
 800867a:	4b31      	ldr	r3, [pc, #196]	; (8008740 <HAL_TIM_PeriodElapsedCallback+0x980>)
 800867c:	701a      	strb	r2, [r3, #0]

		switch(tp){
 800867e:	4b30      	ldr	r3, [pc, #192]	; (8008740 <HAL_TIM_PeriodElapsedCallback+0x980>)
 8008680:	781b      	ldrb	r3, [r3, #0]
 8008682:	2b01      	cmp	r3, #1
 8008684:	d07f      	beq.n	8008786 <HAL_TIM_PeriodElapsedCallback+0x9c6>
 8008686:	2b02      	cmp	r3, #2
 8008688:	f000 80bc 	beq.w	8008804 <HAL_TIM_PeriodElapsedCallback+0xa44>
 800868c:	2b00      	cmp	r3, #0
 800868e:	f040 81f3 	bne.w	8008a78 <HAL_TIM_PeriodElapsedCallback+0xcb8>
		  case 0:
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET); 	//L
 8008692:	2201      	movs	r2, #1
 8008694:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8008698:	482b      	ldr	r0, [pc, #172]	; (8008748 <HAL_TIM_PeriodElapsedCallback+0x988>)
 800869a:	f7f9 fe0b 	bl	80022b4 <HAL_GPIO_WritePin>
				for(delay=0; delay<sensor_wait; delay++);
 800869e:	2300      	movs	r3, #0
 80086a0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80086a2:	e002      	b.n	80086aa <HAL_TIM_PeriodElapsedCallback+0x8ea>
 80086a4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80086a6:	3301      	adds	r3, #1
 80086a8:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80086aa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80086ac:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80086b0:	4293      	cmp	r3, r2
 80086b2:	d9f7      	bls.n	80086a4 <HAL_TIM_PeriodElapsedCallback+0x8e4>
				ad_l = get_adc_value(&hadc1, ADC_CHANNEL_3);			//L
 80086b4:	2103      	movs	r1, #3
 80086b6:	4825      	ldr	r0, [pc, #148]	; (800874c <HAL_TIM_PeriodElapsedCallback+0x98c>)
 80086b8:	f001 f906 	bl	80098c8 <get_adc_value>
 80086bc:	4603      	mov	r3, r0
 80086be:	461a      	mov	r2, r3
 80086c0:	4b23      	ldr	r3, [pc, #140]	; (8008750 <HAL_TIM_PeriodElapsedCallback+0x990>)
 80086c2:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 80086c4:	2200      	movs	r2, #0
 80086c6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80086ca:	481f      	ldr	r0, [pc, #124]	; (8008748 <HAL_TIM_PeriodElapsedCallback+0x988>)
 80086cc:	f7f9 fdf2 	bl	80022b4 <HAL_GPIO_WritePin>

				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);  	//R
 80086d0:	2201      	movs	r2, #1
 80086d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80086d6:	481f      	ldr	r0, [pc, #124]	; (8008754 <HAL_TIM_PeriodElapsedCallback+0x994>)
 80086d8:	f7f9 fdec 	bl	80022b4 <HAL_GPIO_WritePin>
				for(delay=0; delay<sensor_wait; delay++);
 80086dc:	2300      	movs	r3, #0
 80086de:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80086e0:	e03d      	b.n	800875e <HAL_TIM_PeriodElapsedCallback+0x99e>
 80086e2:	bf00      	nop
 80086e4:	f3af 8000 	nop.w
 80086e8:	d2f1a9fc 	.word	0xd2f1a9fc
 80086ec:	3f50624d 	.word	0x3f50624d
 80086f0:	54442d18 	.word	0x54442d18
 80086f4:	400921fb 	.word	0x400921fb
 80086f8:	20000cd8 	.word	0x20000cd8
 80086fc:	20000ef4 	.word	0x20000ef4
 8008700:	20000b7c 	.word	0x20000b7c
 8008704:	20000220 	.word	0x20000220
 8008708:	20000a6c 	.word	0x20000a6c
 800870c:	20000adc 	.word	0x20000adc
 8008710:	20000b24 	.word	0x20000b24
 8008714:	20000338 	.word	0x20000338
 8008718:	20000b88 	.word	0x20000b88
 800871c:	200006f8 	.word	0x200006f8
 8008720:	20000ee4 	.word	0x20000ee4
 8008724:	20000ad4 	.word	0x20000ad4
 8008728:	20000228 	.word	0x20000228
 800872c:	20000a64 	.word	0x20000a64
 8008730:	20000334 	.word	0x20000334
 8008734:	20000a70 	.word	0x20000a70
 8008738:	43340000 	.word	0x43340000
 800873c:	40508000 	.word	0x40508000
 8008740:	20000efb 	.word	0x20000efb
 8008744:	55555556 	.word	0x55555556
 8008748:	40020800 	.word	0x40020800
 800874c:	20000a7c 	.word	0x20000a7c
 8008750:	20000a78 	.word	0x20000a78
 8008754:	40020000 	.word	0x40020000
 8008758:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800875a:	3301      	adds	r3, #1
 800875c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800875e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008760:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8008764:	4293      	cmp	r3, r2
 8008766:	d9f7      	bls.n	8008758 <HAL_TIM_PeriodElapsedCallback+0x998>
				ad_r = get_adc_value(&hadc1, ADC_CHANNEL_1);			//R
 8008768:	2101      	movs	r1, #1
 800876a:	48aa      	ldr	r0, [pc, #680]	; (8008a14 <HAL_TIM_PeriodElapsedCallback+0xc54>)
 800876c:	f001 f8ac 	bl	80098c8 <get_adc_value>
 8008770:	4603      	mov	r3, r0
 8008772:	461a      	mov	r2, r3
 8008774:	4ba8      	ldr	r3, [pc, #672]	; (8008a18 <HAL_TIM_PeriodElapsedCallback+0xc58>)
 8008776:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8008778:	2200      	movs	r2, #0
 800877a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800877e:	48a7      	ldr	r0, [pc, #668]	; (8008a1c <HAL_TIM_PeriodElapsedCallback+0xc5c>)
 8008780:	f7f9 fd98 	bl	80022b4 <HAL_GPIO_WritePin>
			break;
 8008784:	e178      	b.n	8008a78 <HAL_TIM_PeriodElapsedCallback+0xcb8>

		  case 1:
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET); 	//FL
 8008786:	2201      	movs	r2, #1
 8008788:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800878c:	48a4      	ldr	r0, [pc, #656]	; (8008a20 <HAL_TIM_PeriodElapsedCallback+0xc60>)
 800878e:	f7f9 fd91 	bl	80022b4 <HAL_GPIO_WritePin>
				for(delay=0; delay<sensor_wait; delay++);
 8008792:	2300      	movs	r3, #0
 8008794:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8008796:	e002      	b.n	800879e <HAL_TIM_PeriodElapsedCallback+0x9de>
 8008798:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800879a:	3301      	adds	r3, #1
 800879c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800879e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80087a0:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80087a4:	4293      	cmp	r3, r2
 80087a6:	d9f7      	bls.n	8008798 <HAL_TIM_PeriodElapsedCallback+0x9d8>
				ad_fl = get_adc_value(&hadc1, ADC_CHANNEL_2);			//FL
 80087a8:	2102      	movs	r1, #2
 80087aa:	489a      	ldr	r0, [pc, #616]	; (8008a14 <HAL_TIM_PeriodElapsedCallback+0xc54>)
 80087ac:	f001 f88c 	bl	80098c8 <get_adc_value>
 80087b0:	4603      	mov	r3, r0
 80087b2:	461a      	mov	r2, r3
 80087b4:	4b9b      	ldr	r3, [pc, #620]	; (8008a24 <HAL_TIM_PeriodElapsedCallback+0xc64>)
 80087b6:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 80087b8:	2200      	movs	r2, #0
 80087ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80087be:	4898      	ldr	r0, [pc, #608]	; (8008a20 <HAL_TIM_PeriodElapsedCallback+0xc60>)
 80087c0:	f7f9 fd78 	bl	80022b4 <HAL_GPIO_WritePin>

				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);   	//FR
 80087c4:	2201      	movs	r2, #1
 80087c6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80087ca:	4895      	ldr	r0, [pc, #596]	; (8008a20 <HAL_TIM_PeriodElapsedCallback+0xc60>)
 80087cc:	f7f9 fd72 	bl	80022b4 <HAL_GPIO_WritePin>
				for(delay=0; delay<sensor_wait; delay++);
 80087d0:	2300      	movs	r3, #0
 80087d2:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80087d4:	e002      	b.n	80087dc <HAL_TIM_PeriodElapsedCallback+0xa1c>
 80087d6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80087d8:	3301      	adds	r3, #1
 80087da:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80087dc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80087de:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d9f7      	bls.n	80087d6 <HAL_TIM_PeriodElapsedCallback+0xa16>
				ad_fr = get_adc_value(&hadc1, ADC_CHANNEL_0);			//FR
 80087e6:	2100      	movs	r1, #0
 80087e8:	488a      	ldr	r0, [pc, #552]	; (8008a14 <HAL_TIM_PeriodElapsedCallback+0xc54>)
 80087ea:	f001 f86d 	bl	80098c8 <get_adc_value>
 80087ee:	4603      	mov	r3, r0
 80087f0:	461a      	mov	r2, r3
 80087f2:	4b8d      	ldr	r3, [pc, #564]	; (8008a28 <HAL_TIM_PeriodElapsedCallback+0xc68>)
 80087f4:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 80087f6:	2200      	movs	r2, #0
 80087f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80087fc:	4888      	ldr	r0, [pc, #544]	; (8008a20 <HAL_TIM_PeriodElapsedCallback+0xc60>)
 80087fe:	f7f9 fd59 	bl	80022b4 <HAL_GPIO_WritePin>
			break;
 8008802:	e139      	b.n	8008a78 <HAL_TIM_PeriodElapsedCallback+0xcb8>

		  case 2:
				//
				if(MF.FLAG.WCTRL){
 8008804:	4b89      	ldr	r3, [pc, #548]	; (8008a2c <HAL_TIM_PeriodElapsedCallback+0xc6c>)
 8008806:	881b      	ldrh	r3, [r3, #0]
 8008808:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800880c:	b2db      	uxtb	r3, r3
 800880e:	2b00      	cmp	r3, #0
 8008810:	f000 80b7 	beq.w	8008982 <HAL_TIM_PeriodElapsedCallback+0xbc2>
					int16_t dwl_tmp = 0, dwr_tmp = 0;
 8008814:	2300      	movs	r3, #0
 8008816:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8008818:	2300      	movs	r3, #0
 800881a:	857b      	strh	r3, [r7, #42]	; 0x2a
					dif_l = (int32_t) ad_l - base_l;
 800881c:	4b84      	ldr	r3, [pc, #528]	; (8008a30 <HAL_TIM_PeriodElapsedCallback+0xc70>)
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	b29a      	uxth	r2, r3
 8008822:	4b84      	ldr	r3, [pc, #528]	; (8008a34 <HAL_TIM_PeriodElapsedCallback+0xc74>)
 8008824:	881b      	ldrh	r3, [r3, #0]
 8008826:	1ad3      	subs	r3, r2, r3
 8008828:	b29b      	uxth	r3, r3
 800882a:	b21a      	sxth	r2, r3
 800882c:	4b82      	ldr	r3, [pc, #520]	; (8008a38 <HAL_TIM_PeriodElapsedCallback+0xc78>)
 800882e:	801a      	strh	r2, [r3, #0]
					dif_r = (int32_t) ad_r - base_r;
 8008830:	4b79      	ldr	r3, [pc, #484]	; (8008a18 <HAL_TIM_PeriodElapsedCallback+0xc58>)
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	b29a      	uxth	r2, r3
 8008836:	4b81      	ldr	r3, [pc, #516]	; (8008a3c <HAL_TIM_PeriodElapsedCallback+0xc7c>)
 8008838:	881b      	ldrh	r3, [r3, #0]
 800883a:	1ad3      	subs	r3, r2, r3
 800883c:	b29b      	uxth	r3, r3
 800883e:	b21a      	sxth	r2, r3
 8008840:	4b7f      	ldr	r3, [pc, #508]	; (8008a40 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 8008842:	801a      	strh	r2, [r3, #0]

					if(CTRL_BASE_L < dif_l || CTRL_BASE_R < dif_r){
 8008844:	4b7c      	ldr	r3, [pc, #496]	; (8008a38 <HAL_TIM_PeriodElapsedCallback+0xc78>)
 8008846:	f9b3 3000 	ldrsh.w	r3, [r3]
 800884a:	2b0a      	cmp	r3, #10
 800884c:	dc04      	bgt.n	8008858 <HAL_TIM_PeriodElapsedCallback+0xa98>
 800884e:	4b7c      	ldr	r3, [pc, #496]	; (8008a40 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 8008850:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008854:	2b0a      	cmp	r3, #10
 8008856:	dd6e      	ble.n	8008936 <HAL_TIM_PeriodElapsedCallback+0xb76>
						if(CTRL_BASE_L < dif_l){
 8008858:	4b77      	ldr	r3, [pc, #476]	; (8008a38 <HAL_TIM_PeriodElapsedCallback+0xc78>)
 800885a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800885e:	2b0a      	cmp	r3, #10
 8008860:	dd30      	ble.n	80088c4 <HAL_TIM_PeriodElapsedCallback+0xb04>
							dwl_tmp += CTRL_CONT_W * dif_l;				//a
 8008862:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8008866:	ee07 3a90 	vmov	s15, r3
 800886a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800886e:	4b72      	ldr	r3, [pc, #456]	; (8008a38 <HAL_TIM_PeriodElapsedCallback+0xc78>)
 8008870:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008874:	ee07 3a90 	vmov	s15, r3
 8008878:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800887c:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8008880:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008884:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008888:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800888c:	ee17 3a90 	vmov	r3, s15
 8008890:	85bb      	strh	r3, [r7, #44]	; 0x2c
							dwr_tmp += -1 * CTRL_CONT_W * dif_l;		//a
 8008892:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8008896:	ee07 3a90 	vmov	s15, r3
 800889a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800889e:	4b66      	ldr	r3, [pc, #408]	; (8008a38 <HAL_TIM_PeriodElapsedCallback+0xc78>)
 80088a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80088a4:	ee07 3a90 	vmov	s15, r3
 80088a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80088ac:	eefe 6a00 	vmov.f32	s13, #224	; 0xbf000000 -0.5
 80088b0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80088b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80088b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80088bc:	ee17 3a90 	vmov	r3, s15
 80088c0:	857b      	strh	r3, [r7, #42]	; 0x2a
 80088c2:	e034      	b.n	800892e <HAL_TIM_PeriodElapsedCallback+0xb6e>
						}
						else if(CTRL_BASE_R < dif_r){
 80088c4:	4b5e      	ldr	r3, [pc, #376]	; (8008a40 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 80088c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80088ca:	2b0a      	cmp	r3, #10
 80088cc:	dd2f      	ble.n	800892e <HAL_TIM_PeriodElapsedCallback+0xb6e>
							dwl_tmp += -1 * CTRL_CONT_W * dif_r;		//a
 80088ce:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 80088d2:	ee07 3a90 	vmov	s15, r3
 80088d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80088da:	4b59      	ldr	r3, [pc, #356]	; (8008a40 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 80088dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80088e0:	ee07 3a90 	vmov	s15, r3
 80088e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80088e8:	eefe 6a00 	vmov.f32	s13, #224	; 0xbf000000 -0.5
 80088ec:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80088f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80088f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80088f8:	ee17 3a90 	vmov	r3, s15
 80088fc:	85bb      	strh	r3, [r7, #44]	; 0x2c
							dwr_tmp += CTRL_CONT_W * dif_r;				//a
 80088fe:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8008902:	ee07 3a90 	vmov	s15, r3
 8008906:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800890a:	4b4d      	ldr	r3, [pc, #308]	; (8008a40 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 800890c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008910:	ee07 3a90 	vmov	s15, r3
 8008914:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008918:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800891c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008920:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008924:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008928:	ee17 3a90 	vmov	r3, s15
 800892c:	857b      	strh	r3, [r7, #42]	; 0x2a
						}
						W_G_flag = 1;
 800892e:	4b45      	ldr	r3, [pc, #276]	; (8008a44 <HAL_TIM_PeriodElapsedCallback+0xc84>)
 8008930:	2201      	movs	r2, #1
 8008932:	701a      	strb	r2, [r3, #0]
 8008934:	e002      	b.n	800893c <HAL_TIM_PeriodElapsedCallback+0xb7c>
					}else{
						W_G_flag = 0;
 8008936:	4b43      	ldr	r3, [pc, #268]	; (8008a44 <HAL_TIM_PeriodElapsedCallback+0xc84>)
 8008938:	2200      	movs	r2, #0
 800893a:	701a      	strb	r2, [r3, #0]
					}
					dwl = max(min(CTRL_MAX_W, dwl_tmp), -1 * CTRL_MAX_W);
 800893c:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8008940:	f513 6ffa 	cmn.w	r3, #2000	; 0x7d0
 8008944:	dd08      	ble.n	8008958 <HAL_TIM_PeriodElapsedCallback+0xb98>
 8008946:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800894a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800894e:	bfa8      	it	ge
 8008950:	f44f 63fa 	movge.w	r3, #2000	; 0x7d0
 8008954:	b21b      	sxth	r3, r3
 8008956:	e000      	b.n	800895a <HAL_TIM_PeriodElapsedCallback+0xb9a>
 8008958:	4b3b      	ldr	r3, [pc, #236]	; (8008a48 <HAL_TIM_PeriodElapsedCallback+0xc88>)
 800895a:	4a3c      	ldr	r2, [pc, #240]	; (8008a4c <HAL_TIM_PeriodElapsedCallback+0xc8c>)
 800895c:	8013      	strh	r3, [r2, #0]
					dwr = max(min(CTRL_MAX_W, dwr_tmp), -1 * CTRL_MAX_W);
 800895e:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8008962:	f513 6ffa 	cmn.w	r3, #2000	; 0x7d0
 8008966:	dd08      	ble.n	800897a <HAL_TIM_PeriodElapsedCallback+0xbba>
 8008968:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 800896c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8008970:	bfa8      	it	ge
 8008972:	f44f 63fa 	movge.w	r3, #2000	; 0x7d0
 8008976:	b21b      	sxth	r3, r3
 8008978:	e000      	b.n	800897c <HAL_TIM_PeriodElapsedCallback+0xbbc>
 800897a:	4b33      	ldr	r3, [pc, #204]	; (8008a48 <HAL_TIM_PeriodElapsedCallback+0xc88>)
 800897c:	4a34      	ldr	r2, [pc, #208]	; (8008a50 <HAL_TIM_PeriodElapsedCallback+0xc90>)
 800897e:	8013      	strh	r3, [r2, #0]
 8008980:	e006      	b.n	8008990 <HAL_TIM_PeriodElapsedCallback+0xbd0>
				}else{
					//a0
					dwl = dwr = 0;
 8008982:	2100      	movs	r1, #0
 8008984:	4b32      	ldr	r3, [pc, #200]	; (8008a50 <HAL_TIM_PeriodElapsedCallback+0xc90>)
 8008986:	460a      	mov	r2, r1
 8008988:	801a      	strh	r2, [r3, #0]
 800898a:	4b30      	ldr	r3, [pc, #192]	; (8008a4c <HAL_TIM_PeriodElapsedCallback+0xc8c>)
 800898c:	460a      	mov	r2, r1
 800898e:	801a      	strh	r2, [r3, #0]
				}

				if(MF.FLAG.GCTRL){
 8008990:	4b26      	ldr	r3, [pc, #152]	; (8008a2c <HAL_TIM_PeriodElapsedCallback+0xc6c>)
 8008992:	881b      	ldrh	r3, [r3, #0]
 8008994:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8008998:	b2db      	uxtb	r3, r3
 800899a:	2b00      	cmp	r3, #0
 800899c:	d064      	beq.n	8008a68 <HAL_TIM_PeriodElapsedCallback+0xca8>
				}

					dg = CTRL_CONT_G * gyro_read_z();			//a
					dg = CTRL_CONT_G * degree_z;				//a
*/
					dg = CTRL_CONT_G * (degree_z - target_degree_z);		//(0)
 800899e:	4b2d      	ldr	r3, [pc, #180]	; (8008a54 <HAL_TIM_PeriodElapsedCallback+0xc94>)
 80089a0:	ed93 7a00 	vldr	s14, [r3]
 80089a4:	4b2c      	ldr	r3, [pc, #176]	; (8008a58 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 80089a6:	edd3 7a00 	vldr	s15, [r3]
 80089aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80089ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80089b2:	ee17 3a90 	vmov	r3, s15
 80089b6:	b21a      	sxth	r2, r3
 80089b8:	4b28      	ldr	r3, [pc, #160]	; (8008a5c <HAL_TIM_PeriodElapsedCallback+0xc9c>)
 80089ba:	801a      	strh	r2, [r3, #0]

					dg = max(min(CTRL_MAX_G, dg), -1 * CTRL_MAX_G);
 80089bc:	4b27      	ldr	r3, [pc, #156]	; (8008a5c <HAL_TIM_PeriodElapsedCallback+0xc9c>)
 80089be:	881b      	ldrh	r3, [r3, #0]
 80089c0:	b21b      	sxth	r3, r3
 80089c2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80089c6:	da05      	bge.n	80089d4 <HAL_TIM_PeriodElapsedCallback+0xc14>
 80089c8:	4b24      	ldr	r3, [pc, #144]	; (8008a5c <HAL_TIM_PeriodElapsedCallback+0xc9c>)
 80089ca:	881b      	ldrh	r3, [r3, #0]
 80089cc:	b21b      	sxth	r3, r3
 80089ce:	f513 6ffa 	cmn.w	r3, #2000	; 0x7d0
 80089d2:	dd0c      	ble.n	80089ee <HAL_TIM_PeriodElapsedCallback+0xc2e>
 80089d4:	4b21      	ldr	r3, [pc, #132]	; (8008a5c <HAL_TIM_PeriodElapsedCallback+0xc9c>)
 80089d6:	881b      	ldrh	r3, [r3, #0]
 80089d8:	b21b      	sxth	r3, r3
 80089da:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80089de:	da03      	bge.n	80089e8 <HAL_TIM_PeriodElapsedCallback+0xc28>
 80089e0:	4b1e      	ldr	r3, [pc, #120]	; (8008a5c <HAL_TIM_PeriodElapsedCallback+0xc9c>)
 80089e2:	881b      	ldrh	r3, [r3, #0]
 80089e4:	b21b      	sxth	r3, r3
 80089e6:	e003      	b.n	80089f0 <HAL_TIM_PeriodElapsedCallback+0xc30>
 80089e8:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80089ec:	e000      	b.n	80089f0 <HAL_TIM_PeriodElapsedCallback+0xc30>
 80089ee:	4b16      	ldr	r3, [pc, #88]	; (8008a48 <HAL_TIM_PeriodElapsedCallback+0xc88>)
 80089f0:	4a1a      	ldr	r2, [pc, #104]	; (8008a5c <HAL_TIM_PeriodElapsedCallback+0xc9c>)
 80089f2:	8013      	strh	r3, [r2, #0]
					dgl = dg;
 80089f4:	4b19      	ldr	r3, [pc, #100]	; (8008a5c <HAL_TIM_PeriodElapsedCallback+0xc9c>)
 80089f6:	881b      	ldrh	r3, [r3, #0]
 80089f8:	b21a      	sxth	r2, r3
 80089fa:	4b19      	ldr	r3, [pc, #100]	; (8008a60 <HAL_TIM_PeriodElapsedCallback+0xca0>)
 80089fc:	801a      	strh	r2, [r3, #0]
					dgr = -1*dg;
 80089fe:	4b17      	ldr	r3, [pc, #92]	; (8008a5c <HAL_TIM_PeriodElapsedCallback+0xc9c>)
 8008a00:	881b      	ldrh	r3, [r3, #0]
 8008a02:	b21b      	sxth	r3, r3
 8008a04:	b29b      	uxth	r3, r3
 8008a06:	425b      	negs	r3, r3
 8008a08:	b29b      	uxth	r3, r3
 8008a0a:	b21a      	sxth	r2, r3
 8008a0c:	4b15      	ldr	r3, [pc, #84]	; (8008a64 <HAL_TIM_PeriodElapsedCallback+0xca4>)
 8008a0e:	801a      	strh	r2, [r3, #0]
				}else{
					//a0
					dgl = dgr = 0;
				}

				break;
 8008a10:	e031      	b.n	8008a76 <HAL_TIM_PeriodElapsedCallback+0xcb6>
 8008a12:	bf00      	nop
 8008a14:	20000a7c 	.word	0x20000a7c
 8008a18:	20000ee0 	.word	0x20000ee0
 8008a1c:	40020000 	.word	0x40020000
 8008a20:	40020800 	.word	0x40020800
 8008a24:	20000cd4 	.word	0x20000cd4
 8008a28:	20000b80 	.word	0x20000b80
 8008a2c:	20000ee4 	.word	0x20000ee4
 8008a30:	20000a78 	.word	0x20000a78
 8008a34:	200003c8 	.word	0x200003c8
 8008a38:	20000acc 	.word	0x20000acc
 8008a3c:	2000033c 	.word	0x2000033c
 8008a40:	20000b2e 	.word	0x20000b2e
 8008a44:	20000b74 	.word	0x20000b74
 8008a48:	fffff830 	.word	0xfffff830
 8008a4c:	20000a74 	.word	0x20000a74
 8008a50:	20000ef0 	.word	0x20000ef0
 8008a54:	20000ad8 	.word	0x20000ad8
 8008a58:	20000b78 	.word	0x20000b78
 8008a5c:	20000b90 	.word	0x20000b90
 8008a60:	2000021c 	.word	0x2000021c
 8008a64:	20000aca 	.word	0x20000aca
					dgl = dgr = 0;
 8008a68:	2100      	movs	r1, #0
 8008a6a:	4bba      	ldr	r3, [pc, #744]	; (8008d54 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 8008a6c:	460a      	mov	r2, r1
 8008a6e:	801a      	strh	r2, [r3, #0]
 8008a70:	4bb9      	ldr	r3, [pc, #740]	; (8008d58 <HAL_TIM_PeriodElapsedCallback+0xf98>)
 8008a72:	460a      	mov	r2, r1
 8008a74:	801a      	strh	r2, [r3, #0]
				break;
 8008a76:	bf00      	nop
		}


		if(MF.FLAG.DRV){
 8008a78:	4bb8      	ldr	r3, [pc, #736]	; (8008d5c <HAL_TIM_PeriodElapsedCallback+0xf9c>)
 8008a7a:	881b      	ldrh	r3, [r3, #0]
 8008a7c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8008a80:	b2db      	uxtb	r3, r3
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	f000 8142 	beq.w	8008d0c <HAL_TIM_PeriodElapsedCallback+0xf4c>
			if(W_G_flag == 0){
 8008a88:	4bb5      	ldr	r3, [pc, #724]	; (8008d60 <HAL_TIM_PeriodElapsedCallback+0xfa0>)
 8008a8a:	781b      	ldrb	r3, [r3, #0]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d130      	bne.n	8008af2 <HAL_TIM_PeriodElapsedCallback+0xd32>
				pulse_l = pulse_l + dgl + dwl;
 8008a90:	4bb1      	ldr	r3, [pc, #708]	; (8008d58 <HAL_TIM_PeriodElapsedCallback+0xf98>)
 8008a92:	881b      	ldrh	r3, [r3, #0]
 8008a94:	b21b      	sxth	r3, r3
 8008a96:	ee07 3a90 	vmov	s15, r3
 8008a9a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008a9e:	4bb1      	ldr	r3, [pc, #708]	; (8008d64 <HAL_TIM_PeriodElapsedCallback+0xfa4>)
 8008aa0:	edd3 7a00 	vldr	s15, [r3]
 8008aa4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008aa8:	4baf      	ldr	r3, [pc, #700]	; (8008d68 <HAL_TIM_PeriodElapsedCallback+0xfa8>)
 8008aaa:	881b      	ldrh	r3, [r3, #0]
 8008aac:	b21b      	sxth	r3, r3
 8008aae:	ee07 3a90 	vmov	s15, r3
 8008ab2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008ab6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008aba:	4baa      	ldr	r3, [pc, #680]	; (8008d64 <HAL_TIM_PeriodElapsedCallback+0xfa4>)
 8008abc:	edc3 7a00 	vstr	s15, [r3]
				pulse_r = pulse_r + dgr + dwr;
 8008ac0:	4ba4      	ldr	r3, [pc, #656]	; (8008d54 <HAL_TIM_PeriodElapsedCallback+0xf94>)
 8008ac2:	881b      	ldrh	r3, [r3, #0]
 8008ac4:	b21b      	sxth	r3, r3
 8008ac6:	ee07 3a90 	vmov	s15, r3
 8008aca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008ace:	4ba7      	ldr	r3, [pc, #668]	; (8008d6c <HAL_TIM_PeriodElapsedCallback+0xfac>)
 8008ad0:	edd3 7a00 	vldr	s15, [r3]
 8008ad4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008ad8:	4ba5      	ldr	r3, [pc, #660]	; (8008d70 <HAL_TIM_PeriodElapsedCallback+0xfb0>)
 8008ada:	881b      	ldrh	r3, [r3, #0]
 8008adc:	b21b      	sxth	r3, r3
 8008ade:	ee07 3a90 	vmov	s15, r3
 8008ae2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008ae6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008aea:	4ba0      	ldr	r3, [pc, #640]	; (8008d6c <HAL_TIM_PeriodElapsedCallback+0xfac>)
 8008aec:	edc3 7a00 	vstr	s15, [r3]
 8008af0:	e01d      	b.n	8008b2e <HAL_TIM_PeriodElapsedCallback+0xd6e>
			}else{
				pulse_l = pulse_l + dwl;
 8008af2:	4b9d      	ldr	r3, [pc, #628]	; (8008d68 <HAL_TIM_PeriodElapsedCallback+0xfa8>)
 8008af4:	881b      	ldrh	r3, [r3, #0]
 8008af6:	b21b      	sxth	r3, r3
 8008af8:	ee07 3a90 	vmov	s15, r3
 8008afc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008b00:	4b98      	ldr	r3, [pc, #608]	; (8008d64 <HAL_TIM_PeriodElapsedCallback+0xfa4>)
 8008b02:	edd3 7a00 	vldr	s15, [r3]
 8008b06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008b0a:	4b96      	ldr	r3, [pc, #600]	; (8008d64 <HAL_TIM_PeriodElapsedCallback+0xfa4>)
 8008b0c:	edc3 7a00 	vstr	s15, [r3]
				pulse_r = pulse_r + dwr;
 8008b10:	4b97      	ldr	r3, [pc, #604]	; (8008d70 <HAL_TIM_PeriodElapsedCallback+0xfb0>)
 8008b12:	881b      	ldrh	r3, [r3, #0]
 8008b14:	b21b      	sxth	r3, r3
 8008b16:	ee07 3a90 	vmov	s15, r3
 8008b1a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008b1e:	4b93      	ldr	r3, [pc, #588]	; (8008d6c <HAL_TIM_PeriodElapsedCallback+0xfac>)
 8008b20:	edd3 7a00 	vldr	s15, [r3]
 8008b24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008b28:	4b90      	ldr	r3, [pc, #576]	; (8008d6c <HAL_TIM_PeriodElapsedCallback+0xfac>)
 8008b2a:	edc3 7a00 	vstr	s15, [r3]
			}
			pulse_l = min(max(pulse_l, -1000), 1000);
 8008b2e:	4b8d      	ldr	r3, [pc, #564]	; (8008d64 <HAL_TIM_PeriodElapsedCallback+0xfa4>)
 8008b30:	edd3 7a00 	vldr	s15, [r3]
 8008b34:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 8008d74 <HAL_TIM_PeriodElapsedCallback+0xfb4>
 8008b38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008b3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b40:	bfcc      	ite	gt
 8008b42:	2301      	movgt	r3, #1
 8008b44:	2300      	movle	r3, #0
 8008b46:	b2db      	uxtb	r3, r3
 8008b48:	f083 0301 	eor.w	r3, r3, #1
 8008b4c:	b2db      	uxtb	r3, r3
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d111      	bne.n	8008b76 <HAL_TIM_PeriodElapsedCallback+0xdb6>
 8008b52:	4b84      	ldr	r3, [pc, #528]	; (8008d64 <HAL_TIM_PeriodElapsedCallback+0xfa4>)
 8008b54:	edd3 7a00 	vldr	s15, [r3]
 8008b58:	ed9f 7a87 	vldr	s14, [pc, #540]	; 8008d78 <HAL_TIM_PeriodElapsedCallback+0xfb8>
 8008b5c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008b60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b64:	bfcc      	ite	gt
 8008b66:	2301      	movgt	r3, #1
 8008b68:	2300      	movle	r3, #0
 8008b6a:	b2db      	uxtb	r3, r3
 8008b6c:	f083 0301 	eor.w	r3, r3, #1
 8008b70:	b2db      	uxtb	r3, r3
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d00e      	beq.n	8008b94 <HAL_TIM_PeriodElapsedCallback+0xdd4>
 8008b76:	4b7b      	ldr	r3, [pc, #492]	; (8008d64 <HAL_TIM_PeriodElapsedCallback+0xfa4>)
 8008b78:	edd3 7a00 	vldr	s15, [r3]
 8008b7c:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8008d74 <HAL_TIM_PeriodElapsedCallback+0xfb4>
 8008b80:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008b84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b88:	dd02      	ble.n	8008b90 <HAL_TIM_PeriodElapsedCallback+0xdd0>
 8008b8a:	4b76      	ldr	r3, [pc, #472]	; (8008d64 <HAL_TIM_PeriodElapsedCallback+0xfa4>)
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	e002      	b.n	8008b96 <HAL_TIM_PeriodElapsedCallback+0xdd6>
 8008b90:	4b7a      	ldr	r3, [pc, #488]	; (8008d7c <HAL_TIM_PeriodElapsedCallback+0xfbc>)
 8008b92:	e000      	b.n	8008b96 <HAL_TIM_PeriodElapsedCallback+0xdd6>
 8008b94:	4b7a      	ldr	r3, [pc, #488]	; (8008d80 <HAL_TIM_PeriodElapsedCallback+0xfc0>)
 8008b96:	4a73      	ldr	r2, [pc, #460]	; (8008d64 <HAL_TIM_PeriodElapsedCallback+0xfa4>)
 8008b98:	6013      	str	r3, [r2, #0]
			pulse_r = min(max(pulse_r, -1000), 1000);
 8008b9a:	4b74      	ldr	r3, [pc, #464]	; (8008d6c <HAL_TIM_PeriodElapsedCallback+0xfac>)
 8008b9c:	edd3 7a00 	vldr	s15, [r3]
 8008ba0:	ed9f 7a74 	vldr	s14, [pc, #464]	; 8008d74 <HAL_TIM_PeriodElapsedCallback+0xfb4>
 8008ba4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008ba8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bac:	bfcc      	ite	gt
 8008bae:	2301      	movgt	r3, #1
 8008bb0:	2300      	movle	r3, #0
 8008bb2:	b2db      	uxtb	r3, r3
 8008bb4:	f083 0301 	eor.w	r3, r3, #1
 8008bb8:	b2db      	uxtb	r3, r3
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d111      	bne.n	8008be2 <HAL_TIM_PeriodElapsedCallback+0xe22>
 8008bbe:	4b6b      	ldr	r3, [pc, #428]	; (8008d6c <HAL_TIM_PeriodElapsedCallback+0xfac>)
 8008bc0:	edd3 7a00 	vldr	s15, [r3]
 8008bc4:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8008d78 <HAL_TIM_PeriodElapsedCallback+0xfb8>
 8008bc8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008bcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bd0:	bfcc      	ite	gt
 8008bd2:	2301      	movgt	r3, #1
 8008bd4:	2300      	movle	r3, #0
 8008bd6:	b2db      	uxtb	r3, r3
 8008bd8:	f083 0301 	eor.w	r3, r3, #1
 8008bdc:	b2db      	uxtb	r3, r3
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d00e      	beq.n	8008c00 <HAL_TIM_PeriodElapsedCallback+0xe40>
 8008be2:	4b62      	ldr	r3, [pc, #392]	; (8008d6c <HAL_TIM_PeriodElapsedCallback+0xfac>)
 8008be4:	edd3 7a00 	vldr	s15, [r3]
 8008be8:	ed9f 7a62 	vldr	s14, [pc, #392]	; 8008d74 <HAL_TIM_PeriodElapsedCallback+0xfb4>
 8008bec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008bf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bf4:	dd02      	ble.n	8008bfc <HAL_TIM_PeriodElapsedCallback+0xe3c>
 8008bf6:	4b5d      	ldr	r3, [pc, #372]	; (8008d6c <HAL_TIM_PeriodElapsedCallback+0xfac>)
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	e002      	b.n	8008c02 <HAL_TIM_PeriodElapsedCallback+0xe42>
 8008bfc:	4b5f      	ldr	r3, [pc, #380]	; (8008d7c <HAL_TIM_PeriodElapsedCallback+0xfbc>)
 8008bfe:	e000      	b.n	8008c02 <HAL_TIM_PeriodElapsedCallback+0xe42>
 8008c00:	4b5f      	ldr	r3, [pc, #380]	; (8008d80 <HAL_TIM_PeriodElapsedCallback+0xfc0>)
 8008c02:	4a5a      	ldr	r2, [pc, #360]	; (8008d6c <HAL_TIM_PeriodElapsedCallback+0xfac>)
 8008c04:	6013      	str	r3, [r2, #0]

			if(pulse_l > 0){
 8008c06:	4b57      	ldr	r3, [pc, #348]	; (8008d64 <HAL_TIM_PeriodElapsedCallback+0xfa4>)
 8008c08:	edd3 7a00 	vldr	s15, [r3]
 8008c0c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008c10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c14:	dd17      	ble.n	8008c46 <HAL_TIM_PeriodElapsedCallback+0xe86>
				drive_dir(0, 0);
 8008c16:	2100      	movs	r1, #0
 8008c18:	2000      	movs	r0, #0
 8008c1a:	f7fc f8ab 	bl	8004d74 <drive_dir>
				ConfigOC.Pulse = pulse_l;
 8008c1e:	4b51      	ldr	r3, [pc, #324]	; (8008d64 <HAL_TIM_PeriodElapsedCallback+0xfa4>)
 8008c20:	edd3 7a00 	vldr	s15, [r3]
 8008c24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008c28:	ee17 3a90 	vmov	r3, s15
 8008c2c:	613b      	str	r3, [r7, #16]
				HAL_TIM_PWM_ConfigChannel(&htim2, &ConfigOC, TIM_CHANNEL_1);
 8008c2e:	f107 030c 	add.w	r3, r7, #12
 8008c32:	2200      	movs	r2, #0
 8008c34:	4619      	mov	r1, r3
 8008c36:	4853      	ldr	r0, [pc, #332]	; (8008d84 <HAL_TIM_PeriodElapsedCallback+0xfc4>)
 8008c38:	f7fa ffa0 	bl	8003b7c <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 8008c3c:	2100      	movs	r1, #0
 8008c3e:	4851      	ldr	r0, [pc, #324]	; (8008d84 <HAL_TIM_PeriodElapsedCallback+0xfc4>)
 8008c40:	f7fa fd34 	bl	80036ac <HAL_TIM_PWM_Start>
 8008c44:	e020      	b.n	8008c88 <HAL_TIM_PeriodElapsedCallback+0xec8>
			}
			else if(pulse_l < 0){
 8008c46:	4b47      	ldr	r3, [pc, #284]	; (8008d64 <HAL_TIM_PeriodElapsedCallback+0xfa4>)
 8008c48:	edd3 7a00 	vldr	s15, [r3]
 8008c4c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008c50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c54:	d518      	bpl.n	8008c88 <HAL_TIM_PeriodElapsedCallback+0xec8>
				drive_dir(0, 1);
 8008c56:	2101      	movs	r1, #1
 8008c58:	2000      	movs	r0, #0
 8008c5a:	f7fc f88b 	bl	8004d74 <drive_dir>
				ConfigOC.Pulse = -pulse_l;
 8008c5e:	4b41      	ldr	r3, [pc, #260]	; (8008d64 <HAL_TIM_PeriodElapsedCallback+0xfa4>)
 8008c60:	edd3 7a00 	vldr	s15, [r3]
 8008c64:	eef1 7a67 	vneg.f32	s15, s15
 8008c68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008c6c:	ee17 3a90 	vmov	r3, s15
 8008c70:	613b      	str	r3, [r7, #16]
				HAL_TIM_PWM_ConfigChannel(&htim2, &ConfigOC, TIM_CHANNEL_1);
 8008c72:	f107 030c 	add.w	r3, r7, #12
 8008c76:	2200      	movs	r2, #0
 8008c78:	4619      	mov	r1, r3
 8008c7a:	4842      	ldr	r0, [pc, #264]	; (8008d84 <HAL_TIM_PeriodElapsedCallback+0xfc4>)
 8008c7c:	f7fa ff7e 	bl	8003b7c <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 8008c80:	2100      	movs	r1, #0
 8008c82:	4840      	ldr	r0, [pc, #256]	; (8008d84 <HAL_TIM_PeriodElapsedCallback+0xfc4>)
 8008c84:	f7fa fd12 	bl	80036ac <HAL_TIM_PWM_Start>
			}

			if(pulse_r > 0){
 8008c88:	4b38      	ldr	r3, [pc, #224]	; (8008d6c <HAL_TIM_PeriodElapsedCallback+0xfac>)
 8008c8a:	edd3 7a00 	vldr	s15, [r3]
 8008c8e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008c92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c96:	dd17      	ble.n	8008cc8 <HAL_TIM_PeriodElapsedCallback+0xf08>
				drive_dir(1, 0);
 8008c98:	2100      	movs	r1, #0
 8008c9a:	2001      	movs	r0, #1
 8008c9c:	f7fc f86a 	bl	8004d74 <drive_dir>
				ConfigOC.Pulse = pulse_r;
 8008ca0:	4b32      	ldr	r3, [pc, #200]	; (8008d6c <HAL_TIM_PeriodElapsedCallback+0xfac>)
 8008ca2:	edd3 7a00 	vldr	s15, [r3]
 8008ca6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008caa:	ee17 3a90 	vmov	r3, s15
 8008cae:	613b      	str	r3, [r7, #16]
				HAL_TIM_PWM_ConfigChannel(&htim2, &ConfigOC, TIM_CHANNEL_4);
 8008cb0:	f107 030c 	add.w	r3, r7, #12
 8008cb4:	220c      	movs	r2, #12
 8008cb6:	4619      	mov	r1, r3
 8008cb8:	4832      	ldr	r0, [pc, #200]	; (8008d84 <HAL_TIM_PeriodElapsedCallback+0xfc4>)
 8008cba:	f7fa ff5f 	bl	8003b7c <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_4);
 8008cbe:	210c      	movs	r1, #12
 8008cc0:	4830      	ldr	r0, [pc, #192]	; (8008d84 <HAL_TIM_PeriodElapsedCallback+0xfc4>)
 8008cc2:	f7fa fcf3 	bl	80036ac <HAL_TIM_PWM_Start>
 8008cc6:	e029      	b.n	8008d1c <HAL_TIM_PeriodElapsedCallback+0xf5c>
			}
			else if(pulse_r < 0){
 8008cc8:	4b28      	ldr	r3, [pc, #160]	; (8008d6c <HAL_TIM_PeriodElapsedCallback+0xfac>)
 8008cca:	edd3 7a00 	vldr	s15, [r3]
 8008cce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008cd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008cd6:	d521      	bpl.n	8008d1c <HAL_TIM_PeriodElapsedCallback+0xf5c>
				drive_dir(1, 1);
 8008cd8:	2101      	movs	r1, #1
 8008cda:	2001      	movs	r0, #1
 8008cdc:	f7fc f84a 	bl	8004d74 <drive_dir>
				ConfigOC.Pulse = -pulse_r;
 8008ce0:	4b22      	ldr	r3, [pc, #136]	; (8008d6c <HAL_TIM_PeriodElapsedCallback+0xfac>)
 8008ce2:	edd3 7a00 	vldr	s15, [r3]
 8008ce6:	eef1 7a67 	vneg.f32	s15, s15
 8008cea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008cee:	ee17 3a90 	vmov	r3, s15
 8008cf2:	613b      	str	r3, [r7, #16]
				HAL_TIM_PWM_ConfigChannel(&htim2, &ConfigOC, TIM_CHANNEL_4);
 8008cf4:	f107 030c 	add.w	r3, r7, #12
 8008cf8:	220c      	movs	r2, #12
 8008cfa:	4619      	mov	r1, r3
 8008cfc:	4821      	ldr	r0, [pc, #132]	; (8008d84 <HAL_TIM_PeriodElapsedCallback+0xfc4>)
 8008cfe:	f7fa ff3d 	bl	8003b7c <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_4);
 8008d02:	210c      	movs	r1, #12
 8008d04:	481f      	ldr	r0, [pc, #124]	; (8008d84 <HAL_TIM_PeriodElapsedCallback+0xfc4>)
 8008d06:	f7fa fcd1 	bl	80036ac <HAL_TIM_PWM_Start>
 8008d0a:	e007      	b.n	8008d1c <HAL_TIM_PeriodElapsedCallback+0xf5c>
			}
		}else{
			drive_dir(0, 2);
 8008d0c:	2102      	movs	r1, #2
 8008d0e:	2000      	movs	r0, #0
 8008d10:	f7fc f830 	bl	8004d74 <drive_dir>
			drive_dir(1, 2);
 8008d14:	2102      	movs	r1, #2
 8008d16:	2001      	movs	r0, #1
 8008d18:	f7fc f82c 	bl	8004d74 <drive_dir>
		}


		//wall check
		//----look right----
		if(ad_r > WALL_BASE_R){
 8008d1c:	4b1a      	ldr	r3, [pc, #104]	; (8008d88 <HAL_TIM_PeriodElapsedCallback+0xfc8>)
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	2b28      	cmp	r3, #40	; 0x28
 8008d22:	d906      	bls.n	8008d32 <HAL_TIM_PeriodElapsedCallback+0xf72>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8008d24:	2201      	movs	r2, #1
 8008d26:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008d2a:	4818      	ldr	r0, [pc, #96]	; (8008d8c <HAL_TIM_PeriodElapsedCallback+0xfcc>)
 8008d2c:	f7f9 fac2 	bl	80022b4 <HAL_GPIO_WritePin>
 8008d30:	e005      	b.n	8008d3e <HAL_TIM_PeriodElapsedCallback+0xf7e>
		}else{
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8008d32:	2200      	movs	r2, #0
 8008d34:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008d38:	4814      	ldr	r0, [pc, #80]	; (8008d8c <HAL_TIM_PeriodElapsedCallback+0xfcc>)
 8008d3a:	f7f9 fabb 	bl	80022b4 <HAL_GPIO_WritePin>
		}
		//----look left----
		if(ad_l > WALL_BASE_L){
 8008d3e:	4b14      	ldr	r3, [pc, #80]	; (8008d90 <HAL_TIM_PeriodElapsedCallback+0xfd0>)
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	2b28      	cmp	r3, #40	; 0x28
 8008d44:	d928      	bls.n	8008d98 <HAL_TIM_PeriodElapsedCallback+0xfd8>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 8008d46:	2201      	movs	r2, #1
 8008d48:	2104      	movs	r1, #4
 8008d4a:	4812      	ldr	r0, [pc, #72]	; (8008d94 <HAL_TIM_PeriodElapsedCallback+0xfd4>)
 8008d4c:	f7f9 fab2 	bl	80022b4 <HAL_GPIO_WritePin>
 8008d50:	e027      	b.n	8008da2 <HAL_TIM_PeriodElapsedCallback+0xfe2>
 8008d52:	bf00      	nop
 8008d54:	20000aca 	.word	0x20000aca
 8008d58:	2000021c 	.word	0x2000021c
 8008d5c:	20000ee4 	.word	0x20000ee4
 8008d60:	20000b74 	.word	0x20000b74
 8008d64:	20000b24 	.word	0x20000b24
 8008d68:	20000a74 	.word	0x20000a74
 8008d6c:	200006f8 	.word	0x200006f8
 8008d70:	20000ef0 	.word	0x20000ef0
 8008d74:	c47a0000 	.word	0xc47a0000
 8008d78:	447a0000 	.word	0x447a0000
 8008d7c:	c47a0000 	.word	0xc47a0000
 8008d80:	447a0000 	.word	0x447a0000
 8008d84:	20000b94 	.word	0x20000b94
 8008d88:	20000ee0 	.word	0x20000ee0
 8008d8c:	40020400 	.word	0x40020400
 8008d90:	20000a78 	.word	0x20000a78
 8008d94:	40020800 	.word	0x40020800
		}else{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8008d98:	2200      	movs	r2, #0
 8008d9a:	2104      	movs	r1, #4
 8008d9c:	482d      	ldr	r0, [pc, #180]	; (8008e54 <HAL_TIM_PeriodElapsedCallback+0x1094>)
 8008d9e:	f7f9 fa89 	bl	80022b4 <HAL_GPIO_WritePin>
		}


		//battery check
		if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_RESET) {	//2.1V=>LiPo7V
 8008da2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008da6:	482c      	ldr	r0, [pc, #176]	; (8008e58 <HAL_TIM_PeriodElapsedCallback+0x1098>)
 8008da8:	f7f9 fa6c 	bl	8002284 <HAL_GPIO_ReadPin>
 8008dac:	4603      	mov	r3, r0
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d105      	bne.n	8008dbe <HAL_TIM_PeriodElapsedCallback+0xffe>
		   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 8008db2:	2201      	movs	r2, #1
 8008db4:	2108      	movs	r1, #8
 8008db6:	4827      	ldr	r0, [pc, #156]	; (8008e54 <HAL_TIM_PeriodElapsedCallback+0x1094>)
 8008db8:	f7f9 fa7c 	bl	80022b4 <HAL_GPIO_WritePin>
 8008dbc:	e004      	b.n	8008dc8 <HAL_TIM_PeriodElapsedCallback+0x1008>
		} else {
		   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8008dbe:	2200      	movs	r2, #0
 8008dc0:	2108      	movs	r1, #8
 8008dc2:	4824      	ldr	r0, [pc, #144]	; (8008e54 <HAL_TIM_PeriodElapsedCallback+0x1094>)
 8008dc4:	f7f9 fa76 	bl	80022b4 <HAL_GPIO_WritePin>
		}


		//fail safe
		if(degree_z >= target_degree_z+360 || degree_z <= target_degree_z-360 || dist_r >= 360 || dist_l >= 360){	//360Fail Safe
 8008dc8:	4b24      	ldr	r3, [pc, #144]	; (8008e5c <HAL_TIM_PeriodElapsedCallback+0x109c>)
 8008dca:	edd3 7a00 	vldr	s15, [r3]
 8008dce:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8008e60 <HAL_TIM_PeriodElapsedCallback+0x10a0>
 8008dd2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008dd6:	4b23      	ldr	r3, [pc, #140]	; (8008e64 <HAL_TIM_PeriodElapsedCallback+0x10a4>)
 8008dd8:	edd3 7a00 	vldr	s15, [r3]
 8008ddc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008de0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008de4:	d923      	bls.n	8008e2e <HAL_TIM_PeriodElapsedCallback+0x106e>
 8008de6:	4b1d      	ldr	r3, [pc, #116]	; (8008e5c <HAL_TIM_PeriodElapsedCallback+0x109c>)
 8008de8:	edd3 7a00 	vldr	s15, [r3]
 8008dec:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8008e60 <HAL_TIM_PeriodElapsedCallback+0x10a0>
 8008df0:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8008df4:	4b1b      	ldr	r3, [pc, #108]	; (8008e64 <HAL_TIM_PeriodElapsedCallback+0x10a4>)
 8008df6:	edd3 7a00 	vldr	s15, [r3]
 8008dfa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008dfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e02:	da14      	bge.n	8008e2e <HAL_TIM_PeriodElapsedCallback+0x106e>
 8008e04:	4b18      	ldr	r3, [pc, #96]	; (8008e68 <HAL_TIM_PeriodElapsedCallback+0x10a8>)
 8008e06:	edd3 7a00 	vldr	s15, [r3]
 8008e0a:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8008e60 <HAL_TIM_PeriodElapsedCallback+0x10a0>
 8008e0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008e12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e16:	da0a      	bge.n	8008e2e <HAL_TIM_PeriodElapsedCallback+0x106e>
 8008e18:	4b14      	ldr	r3, [pc, #80]	; (8008e6c <HAL_TIM_PeriodElapsedCallback+0x10ac>)
 8008e1a:	edd3 7a00 	vldr	s15, [r3]
 8008e1e:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8008e60 <HAL_TIM_PeriodElapsedCallback+0x10a0>
 8008e22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e2a:	da00      	bge.n	8008e2e <HAL_TIM_PeriodElapsedCallback+0x106e>
			   drive_dir(1, 2);
			   full_led_write(1);
		   }
		}
	}
}
 8008e2c:	e00b      	b.n	8008e46 <HAL_TIM_PeriodElapsedCallback+0x1086>
			   drive_dir(0, 2);
 8008e2e:	2102      	movs	r1, #2
 8008e30:	2000      	movs	r0, #0
 8008e32:	f7fb ff9f 	bl	8004d74 <drive_dir>
			   drive_dir(1, 2);
 8008e36:	2102      	movs	r1, #2
 8008e38:	2001      	movs	r0, #1
 8008e3a:	f7fb ff9b 	bl	8004d74 <drive_dir>
			   full_led_write(1);
 8008e3e:	2001      	movs	r0, #1
 8008e40:	f002 fd28 	bl	800b894 <full_led_write>
			   drive_dir(0, 2);
 8008e44:	e7f3      	b.n	8008e2e <HAL_TIM_PeriodElapsedCallback+0x106e>
}
 8008e46:	bf00      	nop
 8008e48:	3730      	adds	r7, #48	; 0x30
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	ecbd 8b02 	vpop	{d8}
 8008e50:	bdb0      	pop	{r4, r5, r7, pc}
 8008e52:	bf00      	nop
 8008e54:	40020800 	.word	0x40020800
 8008e58:	40020400 	.word	0x40020400
 8008e5c:	20000b78 	.word	0x20000b78
 8008e60:	43b40000 	.word	0x43b40000
 8008e64:	20000ad8 	.word	0x20000ad8
 8008e68:	20000a68 	.word	0x20000a68
 8008e6c:	20000f00 	.word	0x20000f00

08008e70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b084      	sub	sp, #16
 8008e74:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008e76:	f7f8 f837 	bl	8000ee8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008e7a:	f000 f933 	bl	80090e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8008e7e:	f000 fc25 	bl	80096cc <MX_GPIO_Init>
  MX_ADC1_Init();
 8008e82:	f000 f999 	bl	80091b8 <MX_ADC1_Init>
  MX_TIM2_Init();
 8008e86:	f000 fa1f 	bl	80092c8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8008e8a:	f000 fa9d 	bl	80093c8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8008e8e:	f000 fb11 	bl	80094b4 <MX_TIM4_Init>
  MX_TIM6_Init();
 8008e92:	f000 fb63 	bl	800955c <MX_TIM6_Init>
  MX_TIM8_Init();
 8008e96:	f000 fb97 	bl	80095c8 <MX_TIM8_Init>
  MX_SPI3_Init();
 8008e9a:	f000 f9df 	bl	800925c <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8008e9e:	f000 fbeb 	bl	8009678 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  drive_init();
 8008ea2:	f7fb feb3 	bl	8004c0c <drive_init>
  gyro_init();
 8008ea6:	f7fe fdaf 	bl	8007a08 <gyro_init>
  search_init();
 8008eaa:	f000 fd3d 	bl	8009928 <search_init>
  sensor_init();
 8008eae:	f002 fc31 	bl	800b714 <sensor_init>

  printf("*** Welcome to WMMC ! ***\n");
 8008eb2:	487c      	ldr	r0, [pc, #496]	; (80090a4 <main+0x234>)
 8008eb4:	f003 faf6 	bl	800c4a4 <puts>

  setbuf(stdout, NULL);
 8008eb8:	4b7b      	ldr	r3, [pc, #492]	; (80090a8 <main+0x238>)
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	689b      	ldr	r3, [r3, #8]
 8008ebe:	2100      	movs	r1, #0
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	f003 faf7 	bl	800c4b4 <setbuf>
  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 8008ec6:	213c      	movs	r1, #60	; 0x3c
 8008ec8:	4878      	ldr	r0, [pc, #480]	; (80090ac <main+0x23c>)
 8008eca:	f7fa fd17 	bl	80038fc <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 8008ece:	213c      	movs	r1, #60	; 0x3c
 8008ed0:	4877      	ldr	r0, [pc, #476]	; (80090b0 <main+0x240>)
 8008ed2:	f7fa fd13 	bl	80038fc <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start_IT(&htim6);
 8008ed6:	4877      	ldr	r0, [pc, #476]	; (80090b4 <main+0x244>)
 8008ed8:	f7fa fb8f 	bl	80035fa <HAL_TIM_Base_Start_IT>

  int mode = 0;
 8008edc:	2300      	movs	r3, #0
 8008ede:	60fb      	str	r3, [r7, #12]
  printf("Mode : %d\n", mode);
 8008ee0:	68f9      	ldr	r1, [r7, #12]
 8008ee2:	4875      	ldr	r0, [pc, #468]	; (80090b8 <main+0x248>)
 8008ee4:	f003 fa6a 	bl	800c3bc <iprintf>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	b2db      	uxtb	r3, r3
 8008eec:	f003 0301 	and.w	r3, r3, #1
 8008ef0:	b2d8      	uxtb	r0, r3
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	b2db      	uxtb	r3, r3
 8008ef6:	f003 0302 	and.w	r3, r3, #2
 8008efa:	b2d9      	uxtb	r1, r3
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	b2db      	uxtb	r3, r3
 8008f00:	f003 0304 	and.w	r3, r3, #4
 8008f04:	b2db      	uxtb	r3, r3
 8008f06:	461a      	mov	r2, r3
 8008f08:	f002 fc8a 	bl	800b820 <led_write>
	  if(dist_r >= 20){
 8008f0c:	4b6b      	ldr	r3, [pc, #428]	; (80090bc <main+0x24c>)
 8008f0e:	edd3 7a00 	vldr	s15, [r3]
 8008f12:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8008f16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008f1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f1e:	db0f      	blt.n	8008f40 <main+0xd0>
		  mode++;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	3301      	adds	r3, #1
 8008f24:	60fb      	str	r3, [r7, #12]
		  dist_r = 0;
 8008f26:	4b65      	ldr	r3, [pc, #404]	; (80090bc <main+0x24c>)
 8008f28:	f04f 0200 	mov.w	r2, #0
 8008f2c:	601a      	str	r2, [r3, #0]
		  if(mode > 7){
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	2b07      	cmp	r3, #7
 8008f32:	dd01      	ble.n	8008f38 <main+0xc8>
			  mode = 0;
 8008f34:	2300      	movs	r3, #0
 8008f36:	60fb      	str	r3, [r7, #12]
		  }
		  printf("Mode : %d\n", mode);
 8008f38:	68f9      	ldr	r1, [r7, #12]
 8008f3a:	485f      	ldr	r0, [pc, #380]	; (80090b8 <main+0x248>)
 8008f3c:	f003 fa3e 	bl	800c3bc <iprintf>
		  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
		  //buzzer(pitagola[2][0], pitagola[2][1]);
	  }
	  if(dist_r <= -20){
 8008f40:	4b5e      	ldr	r3, [pc, #376]	; (80090bc <main+0x24c>)
 8008f42:	edd3 7a00 	vldr	s15, [r3]
 8008f46:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8008f4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008f4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f52:	d80f      	bhi.n	8008f74 <main+0x104>
		  mode--;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	3b01      	subs	r3, #1
 8008f58:	60fb      	str	r3, [r7, #12]
		  dist_r = 0;
 8008f5a:	4b58      	ldr	r3, [pc, #352]	; (80090bc <main+0x24c>)
 8008f5c:	f04f 0200 	mov.w	r2, #0
 8008f60:	601a      	str	r2, [r3, #0]
		  if(mode < 0){
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	da01      	bge.n	8008f6c <main+0xfc>
			  mode = 7;
 8008f68:	2307      	movs	r3, #7
 8008f6a:	60fb      	str	r3, [r7, #12]
		  }
		  printf("Mode : %d\n", mode);
 8008f6c:	68f9      	ldr	r1, [r7, #12]
 8008f6e:	4852      	ldr	r0, [pc, #328]	; (80090b8 <main+0x248>)
 8008f70:	f003 fa24 	bl	800c3bc <iprintf>
		  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
		  //buzzer(pitagola[2][0], pitagola[2][1]);
	  }
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET){
 8008f74:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008f78:	4851      	ldr	r0, [pc, #324]	; (80090c0 <main+0x250>)
 8008f7a:	f7f9 f983 	bl	8002284 <HAL_GPIO_ReadPin>
 8008f7e:	4603      	mov	r3, r0
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d1b1      	bne.n	8008ee8 <main+0x78>
		  HAL_Delay(50);
 8008f84:	2032      	movs	r0, #50	; 0x32
 8008f86:	f7f8 f821 	bl	8000fcc <HAL_Delay>
		  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET);
 8008f8a:	bf00      	nop
 8008f8c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008f90:	484b      	ldr	r0, [pc, #300]	; (80090c0 <main+0x250>)
 8008f92:	f7f9 f977 	bl	8002284 <HAL_GPIO_ReadPin>
 8008f96:	4603      	mov	r3, r0
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d0f7      	beq.n	8008f8c <main+0x11c>
		  switch(mode){
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	2b07      	cmp	r3, #7
 8008fa0:	d8a2      	bhi.n	8008ee8 <main+0x78>
 8008fa2:	a201      	add	r2, pc, #4	; (adr r2, 8008fa8 <main+0x138>)
 8008fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fa8:	08008fc9 	.word	0x08008fc9
 8008fac:	08008fd3 	.word	0x08008fd3
 8008fb0:	08008fdf 	.word	0x08008fdf
 8008fb4:	08008feb 	.word	0x08008feb
 8008fb8:	08008ffd 	.word	0x08008ffd
 8008fbc:	08009003 	.word	0x08009003
 8008fc0:	0800902f 	.word	0x0800902f
 8008fc4:	08009071 	.word	0x08009071

		  	  case 0:
		  		  HAL_Delay(5000);
 8008fc8:	f241 3088 	movw	r0, #5000	; 0x1388
 8008fcc:	f7f7 fffe 	bl	8000fcc <HAL_Delay>
		  		  break;
 8008fd0:	e066      	b.n	80090a0 <main+0x230>

		  	  case 1:
		  		  //----a----
		  		  printf("Simple Run.\n");
 8008fd2:	483c      	ldr	r0, [pc, #240]	; (80090c4 <main+0x254>)
 8008fd4:	f003 fa66 	bl	800c4a4 <puts>
		  		  //MF.FLAG.WEDGE = 1;
		  		  simple_run();
 8008fd8:	f7fd fcfe 	bl	80069d8 <simple_run>
		  		  break;
 8008fdc:	e060      	b.n	80090a0 <main+0x230>

		  	  case 2:
		  		  //----a----
		  		  printf("slalom Run.\n");
 8008fde:	483a      	ldr	r0, [pc, #232]	; (80090c8 <main+0x258>)
 8008fe0:	f003 fa60 	bl	800c4a4 <puts>
		  		  //MF.FLAG.WEDGE = 1;
		  		  slalom_run();
 8008fe4:	f7fd fdfc 	bl	8006be0 <slalom_run>
		  		  break;
 8008fe8:	e05a      	b.n	80090a0 <main+0x230>

		  	  case 3:
		  		  //----flash ----
		  		  printf("eprom start \n");
 8008fea:	4838      	ldr	r0, [pc, #224]	; (80090cc <main+0x25c>)
 8008fec:	f003 fa5a 	bl	800c4a4 <puts>
		  		  store_map_in_eeprom();
 8008ff0:	f002 fb2a 	bl	800b648 <store_map_in_eeprom>
		  		  printf("eprom fin \n");
 8008ff4:	4836      	ldr	r0, [pc, #216]	; (80090d0 <main+0x260>)
 8008ff6:	f003 fa55 	bl	800c4a4 <puts>
		  		  break;
 8008ffa:	e051      	b.n	80090a0 <main+0x230>

		  	  case 4:
		  		  //----a----
		  		  test_select();
 8008ffc:	f7fd f948 	bl	8006290 <test_select>
		  		  break;
 8009000:	e04e      	b.n	80090a0 <main+0x230>

		  	  case 5:
		  		  //----sensor check----
		  		  printf("Sensor Check.\n");
 8009002:	4834      	ldr	r0, [pc, #208]	; (80090d4 <main+0x264>)
 8009004:	f003 fa4e 	bl	800c4a4 <puts>
		  		  sensor_test();
 8009008:	f002 fd00 	bl	800ba0c <sensor_test>
		  		  break;
 800900c:	e048      	b.n	80090a0 <main+0x230>

		  	  case 6:
		  		  //----pitagola sound----
				  while(ad_fl <= WALL_BASE_FL){
					  led_write(1, 1, 1);
 800900e:	2201      	movs	r2, #1
 8009010:	2101      	movs	r1, #1
 8009012:	2001      	movs	r0, #1
 8009014:	f002 fc04 	bl	800b820 <led_write>
					  HAL_Delay(200);
 8009018:	20c8      	movs	r0, #200	; 0xc8
 800901a:	f7f7 ffd7 	bl	8000fcc <HAL_Delay>
					  led_write(0, 0, 0);
 800901e:	2200      	movs	r2, #0
 8009020:	2100      	movs	r1, #0
 8009022:	2000      	movs	r0, #0
 8009024:	f002 fbfc 	bl	800b820 <led_write>
					  HAL_Delay(200);
 8009028:	20c8      	movs	r0, #200	; 0xc8
 800902a:	f7f7 ffcf 	bl	8000fcc <HAL_Delay>
				  while(ad_fl <= WALL_BASE_FL){
 800902e:	4b2a      	ldr	r3, [pc, #168]	; (80090d8 <main+0x268>)
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	2b46      	cmp	r3, #70	; 0x46
 8009034:	d9eb      	bls.n	800900e <main+0x19e>
				  }
				  HAL_Delay(200);
 8009036:	20c8      	movs	r0, #200	; 0xc8
 8009038:	f7f7 ffc8 	bl	8000fcc <HAL_Delay>
		  		  }
				  HAL_Delay(2000);
				  for(int i=0; i<m_ok; i++){
		  			  buzzer(mario_ok[i][0], mario_ok[i][1]);
		  		  }
*/				  HAL_Delay(2000);
 800903c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009040:	f7f7 ffc4 	bl	8000fcc <HAL_Delay>
				  for(int i=0; i<m_goal; i++){
 8009044:	2300      	movs	r3, #0
 8009046:	60bb      	str	r3, [r7, #8]
 8009048:	e00e      	b.n	8009068 <main+0x1f8>
		  			  buzzer(mario_goal[i][0], mario_goal[i][1]);
 800904a:	4a24      	ldr	r2, [pc, #144]	; (80090dc <main+0x26c>)
 800904c:	68bb      	ldr	r3, [r7, #8]
 800904e:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8009052:	4a22      	ldr	r2, [pc, #136]	; (80090dc <main+0x26c>)
 8009054:	68bb      	ldr	r3, [r7, #8]
 8009056:	00db      	lsls	r3, r3, #3
 8009058:	4413      	add	r3, r2
 800905a:	685b      	ldr	r3, [r3, #4]
 800905c:	4619      	mov	r1, r3
 800905e:	f000 fbf3 	bl	8009848 <buzzer>
				  for(int i=0; i<m_goal; i++){
 8009062:	68bb      	ldr	r3, [r7, #8]
 8009064:	3301      	adds	r3, #1
 8009066:	60bb      	str	r3, [r7, #8]
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	2b0e      	cmp	r3, #14
 800906c:	dded      	ble.n	800904a <main+0x1da>
		  		  }
		  		  break;
 800906e:	e017      	b.n	80090a0 <main+0x230>

		  	  case 7:
		  		  //----a----
		  		  //MF.FLAG.WEDGE = 1;
		  		  for(int i=0; i<m_select; i++){
 8009070:	2300      	movs	r3, #0
 8009072:	607b      	str	r3, [r7, #4]
 8009074:	e00e      	b.n	8009094 <main+0x224>
		  			  buzzer(mario_select[i][0], mario_select[i][1]);
 8009076:	4a1a      	ldr	r2, [pc, #104]	; (80090e0 <main+0x270>)
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800907e:	4a18      	ldr	r2, [pc, #96]	; (80090e0 <main+0x270>)
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	00db      	lsls	r3, r3, #3
 8009084:	4413      	add	r3, r2
 8009086:	685b      	ldr	r3, [r3, #4]
 8009088:	4619      	mov	r1, r3
 800908a:	f000 fbdd 	bl	8009848 <buzzer>
		  		  for(int i=0; i<m_select; i++){
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	3301      	adds	r3, #1
 8009092:	607b      	str	r3, [r7, #4]
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	2b01      	cmp	r3, #1
 8009098:	dded      	ble.n	8009076 <main+0x206>
		  		  }
		  		  perfect_run();
 800909a:	f7fe f89b 	bl	80071d4 <perfect_run>
		  		  break;
 800909e:	bf00      	nop
	  led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 80090a0:	e722      	b.n	8008ee8 <main+0x78>
 80090a2:	bf00      	nop
 80090a4:	0800d874 	.word	0x0800d874
 80090a8:	20000104 	.word	0x20000104
 80090ac:	20000388 	.word	0x20000388
 80090b0:	20000348 	.word	0x20000348
 80090b4:	20000b30 	.word	0x20000b30
 80090b8:	0800d890 	.word	0x0800d890
 80090bc:	20000a68 	.word	0x20000a68
 80090c0:	40020000 	.word	0x40020000
 80090c4:	0800d89c 	.word	0x0800d89c
 80090c8:	0800d8a8 	.word	0x0800d8a8
 80090cc:	0800d8b4 	.word	0x0800d8b4
 80090d0:	0800d8c4 	.word	0x0800d8c4
 80090d4:	0800d8d0 	.word	0x0800d8d0
 80090d8:	20000cd4 	.word	0x20000cd4
 80090dc:	20000088 	.word	0x20000088
 80090e0:	20000040 	.word	0x20000040

080090e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b094      	sub	sp, #80	; 0x50
 80090e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80090ea:	f107 0320 	add.w	r3, r7, #32
 80090ee:	2230      	movs	r2, #48	; 0x30
 80090f0:	2100      	movs	r1, #0
 80090f2:	4618      	mov	r0, r3
 80090f4:	f003 f95a 	bl	800c3ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80090f8:	f107 030c 	add.w	r3, r7, #12
 80090fc:	2200      	movs	r2, #0
 80090fe:	601a      	str	r2, [r3, #0]
 8009100:	605a      	str	r2, [r3, #4]
 8009102:	609a      	str	r2, [r3, #8]
 8009104:	60da      	str	r2, [r3, #12]
 8009106:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8009108:	2300      	movs	r3, #0
 800910a:	60bb      	str	r3, [r7, #8]
 800910c:	4b28      	ldr	r3, [pc, #160]	; (80091b0 <SystemClock_Config+0xcc>)
 800910e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009110:	4a27      	ldr	r2, [pc, #156]	; (80091b0 <SystemClock_Config+0xcc>)
 8009112:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009116:	6413      	str	r3, [r2, #64]	; 0x40
 8009118:	4b25      	ldr	r3, [pc, #148]	; (80091b0 <SystemClock_Config+0xcc>)
 800911a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800911c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009120:	60bb      	str	r3, [r7, #8]
 8009122:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8009124:	2300      	movs	r3, #0
 8009126:	607b      	str	r3, [r7, #4]
 8009128:	4b22      	ldr	r3, [pc, #136]	; (80091b4 <SystemClock_Config+0xd0>)
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	4a21      	ldr	r2, [pc, #132]	; (80091b4 <SystemClock_Config+0xd0>)
 800912e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009132:	6013      	str	r3, [r2, #0]
 8009134:	4b1f      	ldr	r3, [pc, #124]	; (80091b4 <SystemClock_Config+0xd0>)
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800913c:	607b      	str	r3, [r7, #4]
 800913e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8009140:	2302      	movs	r3, #2
 8009142:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8009144:	2301      	movs	r3, #1
 8009146:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8009148:	2310      	movs	r3, #16
 800914a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800914c:	2302      	movs	r3, #2
 800914e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8009150:	2300      	movs	r3, #0
 8009152:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8009154:	2308      	movs	r3, #8
 8009156:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8009158:	23a8      	movs	r3, #168	; 0xa8
 800915a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800915c:	2302      	movs	r3, #2
 800915e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8009160:	2304      	movs	r3, #4
 8009162:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009164:	f107 0320 	add.w	r3, r7, #32
 8009168:	4618      	mov	r0, r3
 800916a:	f7f9 f8bd 	bl	80022e8 <HAL_RCC_OscConfig>
 800916e:	4603      	mov	r3, r0
 8009170:	2b00      	cmp	r3, #0
 8009172:	d001      	beq.n	8009178 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8009174:	f000 fbd1 	bl	800991a <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8009178:	230f      	movs	r3, #15
 800917a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800917c:	2302      	movs	r3, #2
 800917e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009180:	2300      	movs	r3, #0
 8009182:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8009184:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8009188:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800918a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800918e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8009190:	f107 030c 	add.w	r3, r7, #12
 8009194:	2105      	movs	r1, #5
 8009196:	4618      	mov	r0, r3
 8009198:	f7f9 fae8 	bl	800276c <HAL_RCC_ClockConfig>
 800919c:	4603      	mov	r3, r0
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d001      	beq.n	80091a6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80091a2:	f000 fbba 	bl	800991a <Error_Handler>
  }
}
 80091a6:	bf00      	nop
 80091a8:	3750      	adds	r7, #80	; 0x50
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bd80      	pop	{r7, pc}
 80091ae:	bf00      	nop
 80091b0:	40023800 	.word	0x40023800
 80091b4:	40007000 	.word	0x40007000

080091b8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80091b8:	b580      	push	{r7, lr}
 80091ba:	b084      	sub	sp, #16
 80091bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80091be:	463b      	mov	r3, r7
 80091c0:	2200      	movs	r2, #0
 80091c2:	601a      	str	r2, [r3, #0]
 80091c4:	605a      	str	r2, [r3, #4]
 80091c6:	609a      	str	r2, [r3, #8]
 80091c8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 80091ca:	4b21      	ldr	r3, [pc, #132]	; (8009250 <MX_ADC1_Init+0x98>)
 80091cc:	4a21      	ldr	r2, [pc, #132]	; (8009254 <MX_ADC1_Init+0x9c>)
 80091ce:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80091d0:	4b1f      	ldr	r3, [pc, #124]	; (8009250 <MX_ADC1_Init+0x98>)
 80091d2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80091d6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80091d8:	4b1d      	ldr	r3, [pc, #116]	; (8009250 <MX_ADC1_Init+0x98>)
 80091da:	2200      	movs	r2, #0
 80091dc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80091de:	4b1c      	ldr	r3, [pc, #112]	; (8009250 <MX_ADC1_Init+0x98>)
 80091e0:	2200      	movs	r2, #0
 80091e2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80091e4:	4b1a      	ldr	r3, [pc, #104]	; (8009250 <MX_ADC1_Init+0x98>)
 80091e6:	2200      	movs	r2, #0
 80091e8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80091ea:	4b19      	ldr	r3, [pc, #100]	; (8009250 <MX_ADC1_Init+0x98>)
 80091ec:	2200      	movs	r2, #0
 80091ee:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80091f2:	4b17      	ldr	r3, [pc, #92]	; (8009250 <MX_ADC1_Init+0x98>)
 80091f4:	2200      	movs	r2, #0
 80091f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80091f8:	4b15      	ldr	r3, [pc, #84]	; (8009250 <MX_ADC1_Init+0x98>)
 80091fa:	4a17      	ldr	r2, [pc, #92]	; (8009258 <MX_ADC1_Init+0xa0>)
 80091fc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80091fe:	4b14      	ldr	r3, [pc, #80]	; (8009250 <MX_ADC1_Init+0x98>)
 8009200:	2200      	movs	r2, #0
 8009202:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8009204:	4b12      	ldr	r3, [pc, #72]	; (8009250 <MX_ADC1_Init+0x98>)
 8009206:	2201      	movs	r2, #1
 8009208:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800920a:	4b11      	ldr	r3, [pc, #68]	; (8009250 <MX_ADC1_Init+0x98>)
 800920c:	2200      	movs	r2, #0
 800920e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8009212:	4b0f      	ldr	r3, [pc, #60]	; (8009250 <MX_ADC1_Init+0x98>)
 8009214:	2201      	movs	r2, #1
 8009216:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8009218:	480d      	ldr	r0, [pc, #52]	; (8009250 <MX_ADC1_Init+0x98>)
 800921a:	f7f7 fef9 	bl	8001010 <HAL_ADC_Init>
 800921e:	4603      	mov	r3, r0
 8009220:	2b00      	cmp	r3, #0
 8009222:	d001      	beq.n	8009228 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8009224:	f000 fb79 	bl	800991a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8009228:	2300      	movs	r3, #0
 800922a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800922c:	2301      	movs	r3, #1
 800922e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8009230:	2300      	movs	r3, #0
 8009232:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009234:	463b      	mov	r3, r7
 8009236:	4619      	mov	r1, r3
 8009238:	4805      	ldr	r0, [pc, #20]	; (8009250 <MX_ADC1_Init+0x98>)
 800923a:	f7f8 f885 	bl	8001348 <HAL_ADC_ConfigChannel>
 800923e:	4603      	mov	r3, r0
 8009240:	2b00      	cmp	r3, #0
 8009242:	d001      	beq.n	8009248 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8009244:	f000 fb69 	bl	800991a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8009248:	bf00      	nop
 800924a:	3710      	adds	r7, #16
 800924c:	46bd      	mov	sp, r7
 800924e:	bd80      	pop	{r7, pc}
 8009250:	20000a7c 	.word	0x20000a7c
 8009254:	40012000 	.word	0x40012000
 8009258:	0f000001 	.word	0x0f000001

0800925c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800925c:	b580      	push	{r7, lr}
 800925e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8009260:	4b17      	ldr	r3, [pc, #92]	; (80092c0 <MX_SPI3_Init+0x64>)
 8009262:	4a18      	ldr	r2, [pc, #96]	; (80092c4 <MX_SPI3_Init+0x68>)
 8009264:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8009266:	4b16      	ldr	r3, [pc, #88]	; (80092c0 <MX_SPI3_Init+0x64>)
 8009268:	f44f 7282 	mov.w	r2, #260	; 0x104
 800926c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800926e:	4b14      	ldr	r3, [pc, #80]	; (80092c0 <MX_SPI3_Init+0x64>)
 8009270:	2200      	movs	r2, #0
 8009272:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8009274:	4b12      	ldr	r3, [pc, #72]	; (80092c0 <MX_SPI3_Init+0x64>)
 8009276:	2200      	movs	r2, #0
 8009278:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800927a:	4b11      	ldr	r3, [pc, #68]	; (80092c0 <MX_SPI3_Init+0x64>)
 800927c:	2200      	movs	r2, #0
 800927e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8009280:	4b0f      	ldr	r3, [pc, #60]	; (80092c0 <MX_SPI3_Init+0x64>)
 8009282:	2200      	movs	r2, #0
 8009284:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8009286:	4b0e      	ldr	r3, [pc, #56]	; (80092c0 <MX_SPI3_Init+0x64>)
 8009288:	f44f 7200 	mov.w	r2, #512	; 0x200
 800928c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800928e:	4b0c      	ldr	r3, [pc, #48]	; (80092c0 <MX_SPI3_Init+0x64>)
 8009290:	2218      	movs	r2, #24
 8009292:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8009294:	4b0a      	ldr	r3, [pc, #40]	; (80092c0 <MX_SPI3_Init+0x64>)
 8009296:	2200      	movs	r2, #0
 8009298:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800929a:	4b09      	ldr	r3, [pc, #36]	; (80092c0 <MX_SPI3_Init+0x64>)
 800929c:	2200      	movs	r2, #0
 800929e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80092a0:	4b07      	ldr	r3, [pc, #28]	; (80092c0 <MX_SPI3_Init+0x64>)
 80092a2:	2200      	movs	r2, #0
 80092a4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80092a6:	4b06      	ldr	r3, [pc, #24]	; (80092c0 <MX_SPI3_Init+0x64>)
 80092a8:	220a      	movs	r2, #10
 80092aa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80092ac:	4804      	ldr	r0, [pc, #16]	; (80092c0 <MX_SPI3_Init+0x64>)
 80092ae:	f7f9 fc25 	bl	8002afc <HAL_SPI_Init>
 80092b2:	4603      	mov	r3, r0
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d001      	beq.n	80092bc <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80092b8:	f000 fb2f 	bl	800991a <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80092bc:	bf00      	nop
 80092be:	bd80      	pop	{r7, pc}
 80092c0:	200001c4 	.word	0x200001c4
 80092c4:	40003c00 	.word	0x40003c00

080092c8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b08e      	sub	sp, #56	; 0x38
 80092cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80092ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80092d2:	2200      	movs	r2, #0
 80092d4:	601a      	str	r2, [r3, #0]
 80092d6:	605a      	str	r2, [r3, #4]
 80092d8:	609a      	str	r2, [r3, #8]
 80092da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80092dc:	f107 0320 	add.w	r3, r7, #32
 80092e0:	2200      	movs	r2, #0
 80092e2:	601a      	str	r2, [r3, #0]
 80092e4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80092e6:	1d3b      	adds	r3, r7, #4
 80092e8:	2200      	movs	r2, #0
 80092ea:	601a      	str	r2, [r3, #0]
 80092ec:	605a      	str	r2, [r3, #4]
 80092ee:	609a      	str	r2, [r3, #8]
 80092f0:	60da      	str	r2, [r3, #12]
 80092f2:	611a      	str	r2, [r3, #16]
 80092f4:	615a      	str	r2, [r3, #20]
 80092f6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80092f8:	4b32      	ldr	r3, [pc, #200]	; (80093c4 <MX_TIM2_Init+0xfc>)
 80092fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80092fe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8009300:	4b30      	ldr	r3, [pc, #192]	; (80093c4 <MX_TIM2_Init+0xfc>)
 8009302:	2200      	movs	r2, #0
 8009304:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009306:	4b2f      	ldr	r3, [pc, #188]	; (80093c4 <MX_TIM2_Init+0xfc>)
 8009308:	2200      	movs	r2, #0
 800930a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 800930c:	4b2d      	ldr	r3, [pc, #180]	; (80093c4 <MX_TIM2_Init+0xfc>)
 800930e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8009312:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009314:	4b2b      	ldr	r3, [pc, #172]	; (80093c4 <MX_TIM2_Init+0xfc>)
 8009316:	2200      	movs	r2, #0
 8009318:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800931a:	4b2a      	ldr	r3, [pc, #168]	; (80093c4 <MX_TIM2_Init+0xfc>)
 800931c:	2200      	movs	r2, #0
 800931e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8009320:	4828      	ldr	r0, [pc, #160]	; (80093c4 <MX_TIM2_Init+0xfc>)
 8009322:	f7fa f93f 	bl	80035a4 <HAL_TIM_Base_Init>
 8009326:	4603      	mov	r3, r0
 8009328:	2b00      	cmp	r3, #0
 800932a:	d001      	beq.n	8009330 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800932c:	f000 faf5 	bl	800991a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009330:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009334:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8009336:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800933a:	4619      	mov	r1, r3
 800933c:	4821      	ldr	r0, [pc, #132]	; (80093c4 <MX_TIM2_Init+0xfc>)
 800933e:	f7fa fce3 	bl	8003d08 <HAL_TIM_ConfigClockSource>
 8009342:	4603      	mov	r3, r0
 8009344:	2b00      	cmp	r3, #0
 8009346:	d001      	beq.n	800934c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8009348:	f000 fae7 	bl	800991a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800934c:	481d      	ldr	r0, [pc, #116]	; (80093c4 <MX_TIM2_Init+0xfc>)
 800934e:	f7fa f978 	bl	8003642 <HAL_TIM_PWM_Init>
 8009352:	4603      	mov	r3, r0
 8009354:	2b00      	cmp	r3, #0
 8009356:	d001      	beq.n	800935c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8009358:	f000 fadf 	bl	800991a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800935c:	2300      	movs	r3, #0
 800935e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009360:	2300      	movs	r3, #0
 8009362:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8009364:	f107 0320 	add.w	r3, r7, #32
 8009368:	4619      	mov	r1, r3
 800936a:	4816      	ldr	r0, [pc, #88]	; (80093c4 <MX_TIM2_Init+0xfc>)
 800936c:	f7fb f8bb 	bl	80044e6 <HAL_TIMEx_MasterConfigSynchronization>
 8009370:	4603      	mov	r3, r0
 8009372:	2b00      	cmp	r3, #0
 8009374:	d001      	beq.n	800937a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8009376:	f000 fad0 	bl	800991a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800937a:	2360      	movs	r3, #96	; 0x60
 800937c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800937e:	2300      	movs	r3, #0
 8009380:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009382:	2300      	movs	r3, #0
 8009384:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009386:	2300      	movs	r3, #0
 8009388:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800938a:	1d3b      	adds	r3, r7, #4
 800938c:	2200      	movs	r2, #0
 800938e:	4619      	mov	r1, r3
 8009390:	480c      	ldr	r0, [pc, #48]	; (80093c4 <MX_TIM2_Init+0xfc>)
 8009392:	f7fa fbf3 	bl	8003b7c <HAL_TIM_PWM_ConfigChannel>
 8009396:	4603      	mov	r3, r0
 8009398:	2b00      	cmp	r3, #0
 800939a:	d001      	beq.n	80093a0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800939c:	f000 fabd 	bl	800991a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80093a0:	1d3b      	adds	r3, r7, #4
 80093a2:	220c      	movs	r2, #12
 80093a4:	4619      	mov	r1, r3
 80093a6:	4807      	ldr	r0, [pc, #28]	; (80093c4 <MX_TIM2_Init+0xfc>)
 80093a8:	f7fa fbe8 	bl	8003b7c <HAL_TIM_PWM_ConfigChannel>
 80093ac:	4603      	mov	r3, r0
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d001      	beq.n	80093b6 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80093b2:	f000 fab2 	bl	800991a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80093b6:	4803      	ldr	r0, [pc, #12]	; (80093c4 <MX_TIM2_Init+0xfc>)
 80093b8:	f002 fdd6 	bl	800bf68 <HAL_TIM_MspPostInit>

}
 80093bc:	bf00      	nop
 80093be:	3738      	adds	r7, #56	; 0x38
 80093c0:	46bd      	mov	sp, r7
 80093c2:	bd80      	pop	{r7, pc}
 80093c4:	20000b94 	.word	0x20000b94

080093c8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b08e      	sub	sp, #56	; 0x38
 80093cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80093ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80093d2:	2200      	movs	r2, #0
 80093d4:	601a      	str	r2, [r3, #0]
 80093d6:	605a      	str	r2, [r3, #4]
 80093d8:	609a      	str	r2, [r3, #8]
 80093da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80093dc:	f107 0320 	add.w	r3, r7, #32
 80093e0:	2200      	movs	r2, #0
 80093e2:	601a      	str	r2, [r3, #0]
 80093e4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80093e6:	1d3b      	adds	r3, r7, #4
 80093e8:	2200      	movs	r2, #0
 80093ea:	601a      	str	r2, [r3, #0]
 80093ec:	605a      	str	r2, [r3, #4]
 80093ee:	609a      	str	r2, [r3, #8]
 80093f0:	60da      	str	r2, [r3, #12]
 80093f2:	611a      	str	r2, [r3, #16]
 80093f4:	615a      	str	r2, [r3, #20]
 80093f6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80093f8:	4b2c      	ldr	r3, [pc, #176]	; (80094ac <MX_TIM3_Init+0xe4>)
 80093fa:	4a2d      	ldr	r2, [pc, #180]	; (80094b0 <MX_TIM3_Init+0xe8>)
 80093fc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 64-1;
 80093fe:	4b2b      	ldr	r3, [pc, #172]	; (80094ac <MX_TIM3_Init+0xe4>)
 8009400:	223f      	movs	r2, #63	; 0x3f
 8009402:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009404:	4b29      	ldr	r3, [pc, #164]	; (80094ac <MX_TIM3_Init+0xe4>)
 8009406:	2200      	movs	r2, #0
 8009408:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0;
 800940a:	4b28      	ldr	r3, [pc, #160]	; (80094ac <MX_TIM3_Init+0xe4>)
 800940c:	2200      	movs	r2, #0
 800940e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009410:	4b26      	ldr	r3, [pc, #152]	; (80094ac <MX_TIM3_Init+0xe4>)
 8009412:	2200      	movs	r2, #0
 8009414:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009416:	4b25      	ldr	r3, [pc, #148]	; (80094ac <MX_TIM3_Init+0xe4>)
 8009418:	2200      	movs	r2, #0
 800941a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800941c:	4823      	ldr	r0, [pc, #140]	; (80094ac <MX_TIM3_Init+0xe4>)
 800941e:	f7fa f8c1 	bl	80035a4 <HAL_TIM_Base_Init>
 8009422:	4603      	mov	r3, r0
 8009424:	2b00      	cmp	r3, #0
 8009426:	d001      	beq.n	800942c <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8009428:	f000 fa77 	bl	800991a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800942c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009430:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8009432:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009436:	4619      	mov	r1, r3
 8009438:	481c      	ldr	r0, [pc, #112]	; (80094ac <MX_TIM3_Init+0xe4>)
 800943a:	f7fa fc65 	bl	8003d08 <HAL_TIM_ConfigClockSource>
 800943e:	4603      	mov	r3, r0
 8009440:	2b00      	cmp	r3, #0
 8009442:	d001      	beq.n	8009448 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8009444:	f000 fa69 	bl	800991a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8009448:	4818      	ldr	r0, [pc, #96]	; (80094ac <MX_TIM3_Init+0xe4>)
 800944a:	f7fa f8fa 	bl	8003642 <HAL_TIM_PWM_Init>
 800944e:	4603      	mov	r3, r0
 8009450:	2b00      	cmp	r3, #0
 8009452:	d001      	beq.n	8009458 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8009454:	f000 fa61 	bl	800991a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009458:	2300      	movs	r3, #0
 800945a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800945c:	2300      	movs	r3, #0
 800945e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8009460:	f107 0320 	add.w	r3, r7, #32
 8009464:	4619      	mov	r1, r3
 8009466:	4811      	ldr	r0, [pc, #68]	; (80094ac <MX_TIM3_Init+0xe4>)
 8009468:	f7fb f83d 	bl	80044e6 <HAL_TIMEx_MasterConfigSynchronization>
 800946c:	4603      	mov	r3, r0
 800946e:	2b00      	cmp	r3, #0
 8009470:	d001      	beq.n	8009476 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8009472:	f000 fa52 	bl	800991a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009476:	2360      	movs	r3, #96	; 0x60
 8009478:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800947a:	2300      	movs	r3, #0
 800947c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800947e:	2300      	movs	r3, #0
 8009480:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009482:	2300      	movs	r3, #0
 8009484:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8009486:	1d3b      	adds	r3, r7, #4
 8009488:	2204      	movs	r2, #4
 800948a:	4619      	mov	r1, r3
 800948c:	4807      	ldr	r0, [pc, #28]	; (80094ac <MX_TIM3_Init+0xe4>)
 800948e:	f7fa fb75 	bl	8003b7c <HAL_TIM_PWM_ConfigChannel>
 8009492:	4603      	mov	r3, r0
 8009494:	2b00      	cmp	r3, #0
 8009496:	d001      	beq.n	800949c <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8009498:	f000 fa3f 	bl	800991a <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800949c:	4803      	ldr	r0, [pc, #12]	; (80094ac <MX_TIM3_Init+0xe4>)
 800949e:	f002 fd63 	bl	800bf68 <HAL_TIM_MspPostInit>

}
 80094a2:	bf00      	nop
 80094a4:	3738      	adds	r7, #56	; 0x38
 80094a6:	46bd      	mov	sp, r7
 80094a8:	bd80      	pop	{r7, pc}
 80094aa:	bf00      	nop
 80094ac:	20000a20 	.word	0x20000a20
 80094b0:	40000400 	.word	0x40000400

080094b4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b08c      	sub	sp, #48	; 0x30
 80094b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80094ba:	f107 030c 	add.w	r3, r7, #12
 80094be:	2224      	movs	r2, #36	; 0x24
 80094c0:	2100      	movs	r1, #0
 80094c2:	4618      	mov	r0, r3
 80094c4:	f002 ff72 	bl	800c3ac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80094c8:	1d3b      	adds	r3, r7, #4
 80094ca:	2200      	movs	r2, #0
 80094cc:	601a      	str	r2, [r3, #0]
 80094ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80094d0:	4b20      	ldr	r3, [pc, #128]	; (8009554 <MX_TIM4_Init+0xa0>)
 80094d2:	4a21      	ldr	r2, [pc, #132]	; (8009558 <MX_TIM4_Init+0xa4>)
 80094d4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80094d6:	4b1f      	ldr	r3, [pc, #124]	; (8009554 <MX_TIM4_Init+0xa0>)
 80094d8:	2200      	movs	r2, #0
 80094da:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80094dc:	4b1d      	ldr	r3, [pc, #116]	; (8009554 <MX_TIM4_Init+0xa0>)
 80094de:	2200      	movs	r2, #0
 80094e0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80094e2:	4b1c      	ldr	r3, [pc, #112]	; (8009554 <MX_TIM4_Init+0xa0>)
 80094e4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80094e8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80094ea:	4b1a      	ldr	r3, [pc, #104]	; (8009554 <MX_TIM4_Init+0xa0>)
 80094ec:	2200      	movs	r2, #0
 80094ee:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80094f0:	4b18      	ldr	r3, [pc, #96]	; (8009554 <MX_TIM4_Init+0xa0>)
 80094f2:	2200      	movs	r2, #0
 80094f4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80094f6:	2303      	movs	r3, #3
 80094f8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80094fa:	2300      	movs	r3, #0
 80094fc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80094fe:	2301      	movs	r3, #1
 8009500:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8009502:	2300      	movs	r3, #0
 8009504:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8009506:	2300      	movs	r3, #0
 8009508:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800950a:	2300      	movs	r3, #0
 800950c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800950e:	2301      	movs	r3, #1
 8009510:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8009512:	2300      	movs	r3, #0
 8009514:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8009516:	2300      	movs	r3, #0
 8009518:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800951a:	f107 030c 	add.w	r3, r7, #12
 800951e:	4619      	mov	r1, r3
 8009520:	480c      	ldr	r0, [pc, #48]	; (8009554 <MX_TIM4_Init+0xa0>)
 8009522:	f7fa f959 	bl	80037d8 <HAL_TIM_Encoder_Init>
 8009526:	4603      	mov	r3, r0
 8009528:	2b00      	cmp	r3, #0
 800952a:	d001      	beq.n	8009530 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800952c:	f000 f9f5 	bl	800991a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009530:	2300      	movs	r3, #0
 8009532:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009534:	2300      	movs	r3, #0
 8009536:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8009538:	1d3b      	adds	r3, r7, #4
 800953a:	4619      	mov	r1, r3
 800953c:	4805      	ldr	r0, [pc, #20]	; (8009554 <MX_TIM4_Init+0xa0>)
 800953e:	f7fa ffd2 	bl	80044e6 <HAL_TIMEx_MasterConfigSynchronization>
 8009542:	4603      	mov	r3, r0
 8009544:	2b00      	cmp	r3, #0
 8009546:	d001      	beq.n	800954c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8009548:	f000 f9e7 	bl	800991a <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800954c:	bf00      	nop
 800954e:	3730      	adds	r7, #48	; 0x30
 8009550:	46bd      	mov	sp, r7
 8009552:	bd80      	pop	{r7, pc}
 8009554:	20000388 	.word	0x20000388
 8009558:	40000800 	.word	0x40000800

0800955c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800955c:	b580      	push	{r7, lr}
 800955e:	b082      	sub	sp, #8
 8009560:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009562:	463b      	mov	r3, r7
 8009564:	2200      	movs	r2, #0
 8009566:	601a      	str	r2, [r3, #0]
 8009568:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800956a:	4b15      	ldr	r3, [pc, #84]	; (80095c0 <MX_TIM6_Init+0x64>)
 800956c:	4a15      	ldr	r2, [pc, #84]	; (80095c4 <MX_TIM6_Init+0x68>)
 800956e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 8009570:	4b13      	ldr	r3, [pc, #76]	; (80095c0 <MX_TIM6_Init+0x64>)
 8009572:	2253      	movs	r2, #83	; 0x53
 8009574:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009576:	4b12      	ldr	r3, [pc, #72]	; (80095c0 <MX_TIM6_Init+0x64>)
 8009578:	2200      	movs	r2, #0
 800957a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 800957c:	4b10      	ldr	r3, [pc, #64]	; (80095c0 <MX_TIM6_Init+0x64>)
 800957e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8009582:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009584:	4b0e      	ldr	r3, [pc, #56]	; (80095c0 <MX_TIM6_Init+0x64>)
 8009586:	2200      	movs	r2, #0
 8009588:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800958a:	480d      	ldr	r0, [pc, #52]	; (80095c0 <MX_TIM6_Init+0x64>)
 800958c:	f7fa f80a 	bl	80035a4 <HAL_TIM_Base_Init>
 8009590:	4603      	mov	r3, r0
 8009592:	2b00      	cmp	r3, #0
 8009594:	d001      	beq.n	800959a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8009596:	f000 f9c0 	bl	800991a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800959a:	2300      	movs	r3, #0
 800959c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800959e:	2300      	movs	r3, #0
 80095a0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80095a2:	463b      	mov	r3, r7
 80095a4:	4619      	mov	r1, r3
 80095a6:	4806      	ldr	r0, [pc, #24]	; (80095c0 <MX_TIM6_Init+0x64>)
 80095a8:	f7fa ff9d 	bl	80044e6 <HAL_TIMEx_MasterConfigSynchronization>
 80095ac:	4603      	mov	r3, r0
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d001      	beq.n	80095b6 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80095b2:	f000 f9b2 	bl	800991a <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80095b6:	bf00      	nop
 80095b8:	3708      	adds	r7, #8
 80095ba:	46bd      	mov	sp, r7
 80095bc:	bd80      	pop	{r7, pc}
 80095be:	bf00      	nop
 80095c0:	20000b30 	.word	0x20000b30
 80095c4:	40001000 	.word	0x40001000

080095c8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b08c      	sub	sp, #48	; 0x30
 80095cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80095ce:	f107 030c 	add.w	r3, r7, #12
 80095d2:	2224      	movs	r2, #36	; 0x24
 80095d4:	2100      	movs	r1, #0
 80095d6:	4618      	mov	r0, r3
 80095d8:	f002 fee8 	bl	800c3ac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80095dc:	1d3b      	adds	r3, r7, #4
 80095de:	2200      	movs	r2, #0
 80095e0:	601a      	str	r2, [r3, #0]
 80095e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80095e4:	4b22      	ldr	r3, [pc, #136]	; (8009670 <MX_TIM8_Init+0xa8>)
 80095e6:	4a23      	ldr	r2, [pc, #140]	; (8009674 <MX_TIM8_Init+0xac>)
 80095e8:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80095ea:	4b21      	ldr	r3, [pc, #132]	; (8009670 <MX_TIM8_Init+0xa8>)
 80095ec:	2200      	movs	r2, #0
 80095ee:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80095f0:	4b1f      	ldr	r3, [pc, #124]	; (8009670 <MX_TIM8_Init+0xa8>)
 80095f2:	2200      	movs	r2, #0
 80095f4:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80095f6:	4b1e      	ldr	r3, [pc, #120]	; (8009670 <MX_TIM8_Init+0xa8>)
 80095f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80095fc:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80095fe:	4b1c      	ldr	r3, [pc, #112]	; (8009670 <MX_TIM8_Init+0xa8>)
 8009600:	2200      	movs	r2, #0
 8009602:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8009604:	4b1a      	ldr	r3, [pc, #104]	; (8009670 <MX_TIM8_Init+0xa8>)
 8009606:	2200      	movs	r2, #0
 8009608:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800960a:	4b19      	ldr	r3, [pc, #100]	; (8009670 <MX_TIM8_Init+0xa8>)
 800960c:	2200      	movs	r2, #0
 800960e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8009610:	2303      	movs	r3, #3
 8009612:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8009614:	2300      	movs	r3, #0
 8009616:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8009618:	2301      	movs	r3, #1
 800961a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800961c:	2300      	movs	r3, #0
 800961e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8009620:	2300      	movs	r3, #0
 8009622:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8009624:	2300      	movs	r3, #0
 8009626:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8009628:	2301      	movs	r3, #1
 800962a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800962c:	2300      	movs	r3, #0
 800962e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8009630:	2300      	movs	r3, #0
 8009632:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8009634:	f107 030c 	add.w	r3, r7, #12
 8009638:	4619      	mov	r1, r3
 800963a:	480d      	ldr	r0, [pc, #52]	; (8009670 <MX_TIM8_Init+0xa8>)
 800963c:	f7fa f8cc 	bl	80037d8 <HAL_TIM_Encoder_Init>
 8009640:	4603      	mov	r3, r0
 8009642:	2b00      	cmp	r3, #0
 8009644:	d001      	beq.n	800964a <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8009646:	f000 f968 	bl	800991a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800964a:	2300      	movs	r3, #0
 800964c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800964e:	2300      	movs	r3, #0
 8009650:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8009652:	1d3b      	adds	r3, r7, #4
 8009654:	4619      	mov	r1, r3
 8009656:	4806      	ldr	r0, [pc, #24]	; (8009670 <MX_TIM8_Init+0xa8>)
 8009658:	f7fa ff45 	bl	80044e6 <HAL_TIMEx_MasterConfigSynchronization>
 800965c:	4603      	mov	r3, r0
 800965e:	2b00      	cmp	r3, #0
 8009660:	d001      	beq.n	8009666 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 8009662:	f000 f95a 	bl	800991a <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8009666:	bf00      	nop
 8009668:	3730      	adds	r7, #48	; 0x30
 800966a:	46bd      	mov	sp, r7
 800966c:	bd80      	pop	{r7, pc}
 800966e:	bf00      	nop
 8009670:	20000348 	.word	0x20000348
 8009674:	40010400 	.word	0x40010400

08009678 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8009678:	b580      	push	{r7, lr}
 800967a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800967c:	4b11      	ldr	r3, [pc, #68]	; (80096c4 <MX_USART1_UART_Init+0x4c>)
 800967e:	4a12      	ldr	r2, [pc, #72]	; (80096c8 <MX_USART1_UART_Init+0x50>)
 8009680:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8009682:	4b10      	ldr	r3, [pc, #64]	; (80096c4 <MX_USART1_UART_Init+0x4c>)
 8009684:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8009688:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800968a:	4b0e      	ldr	r3, [pc, #56]	; (80096c4 <MX_USART1_UART_Init+0x4c>)
 800968c:	2200      	movs	r2, #0
 800968e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8009690:	4b0c      	ldr	r3, [pc, #48]	; (80096c4 <MX_USART1_UART_Init+0x4c>)
 8009692:	2200      	movs	r2, #0
 8009694:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8009696:	4b0b      	ldr	r3, [pc, #44]	; (80096c4 <MX_USART1_UART_Init+0x4c>)
 8009698:	2200      	movs	r2, #0
 800969a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800969c:	4b09      	ldr	r3, [pc, #36]	; (80096c4 <MX_USART1_UART_Init+0x4c>)
 800969e:	220c      	movs	r2, #12
 80096a0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80096a2:	4b08      	ldr	r3, [pc, #32]	; (80096c4 <MX_USART1_UART_Init+0x4c>)
 80096a4:	2200      	movs	r2, #0
 80096a6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80096a8:	4b06      	ldr	r3, [pc, #24]	; (80096c4 <MX_USART1_UART_Init+0x4c>)
 80096aa:	2200      	movs	r2, #0
 80096ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80096ae:	4805      	ldr	r0, [pc, #20]	; (80096c4 <MX_USART1_UART_Init+0x4c>)
 80096b0:	f7fa ff72 	bl	8004598 <HAL_UART_Init>
 80096b4:	4603      	mov	r3, r0
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d001      	beq.n	80096be <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80096ba:	f000 f92e 	bl	800991a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80096be:	bf00      	nop
 80096c0:	bd80      	pop	{r7, pc}
 80096c2:	bf00      	nop
 80096c4:	20000ae0 	.word	0x20000ae0
 80096c8:	40011000 	.word	0x40011000

080096cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b08a      	sub	sp, #40	; 0x28
 80096d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80096d2:	f107 0314 	add.w	r3, r7, #20
 80096d6:	2200      	movs	r2, #0
 80096d8:	601a      	str	r2, [r3, #0]
 80096da:	605a      	str	r2, [r3, #4]
 80096dc:	609a      	str	r2, [r3, #8]
 80096de:	60da      	str	r2, [r3, #12]
 80096e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80096e2:	2300      	movs	r3, #0
 80096e4:	613b      	str	r3, [r7, #16]
 80096e6:	4b53      	ldr	r3, [pc, #332]	; (8009834 <MX_GPIO_Init+0x168>)
 80096e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096ea:	4a52      	ldr	r2, [pc, #328]	; (8009834 <MX_GPIO_Init+0x168>)
 80096ec:	f043 0304 	orr.w	r3, r3, #4
 80096f0:	6313      	str	r3, [r2, #48]	; 0x30
 80096f2:	4b50      	ldr	r3, [pc, #320]	; (8009834 <MX_GPIO_Init+0x168>)
 80096f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096f6:	f003 0304 	and.w	r3, r3, #4
 80096fa:	613b      	str	r3, [r7, #16]
 80096fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80096fe:	2300      	movs	r3, #0
 8009700:	60fb      	str	r3, [r7, #12]
 8009702:	4b4c      	ldr	r3, [pc, #304]	; (8009834 <MX_GPIO_Init+0x168>)
 8009704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009706:	4a4b      	ldr	r2, [pc, #300]	; (8009834 <MX_GPIO_Init+0x168>)
 8009708:	f043 0301 	orr.w	r3, r3, #1
 800970c:	6313      	str	r3, [r2, #48]	; 0x30
 800970e:	4b49      	ldr	r3, [pc, #292]	; (8009834 <MX_GPIO_Init+0x168>)
 8009710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009712:	f003 0301 	and.w	r3, r3, #1
 8009716:	60fb      	str	r3, [r7, #12]
 8009718:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800971a:	2300      	movs	r3, #0
 800971c:	60bb      	str	r3, [r7, #8]
 800971e:	4b45      	ldr	r3, [pc, #276]	; (8009834 <MX_GPIO_Init+0x168>)
 8009720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009722:	4a44      	ldr	r2, [pc, #272]	; (8009834 <MX_GPIO_Init+0x168>)
 8009724:	f043 0302 	orr.w	r3, r3, #2
 8009728:	6313      	str	r3, [r2, #48]	; 0x30
 800972a:	4b42      	ldr	r3, [pc, #264]	; (8009834 <MX_GPIO_Init+0x168>)
 800972c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800972e:	f003 0302 	and.w	r3, r3, #2
 8009732:	60bb      	str	r3, [r7, #8]
 8009734:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8009736:	2300      	movs	r3, #0
 8009738:	607b      	str	r3, [r7, #4]
 800973a:	4b3e      	ldr	r3, [pc, #248]	; (8009834 <MX_GPIO_Init+0x168>)
 800973c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800973e:	4a3d      	ldr	r2, [pc, #244]	; (8009834 <MX_GPIO_Init+0x168>)
 8009740:	f043 0308 	orr.w	r3, r3, #8
 8009744:	6313      	str	r3, [r2, #48]	; 0x30
 8009746:	4b3b      	ldr	r3, [pc, #236]	; (8009834 <MX_GPIO_Init+0x168>)
 8009748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800974a:	f003 0308 	and.w	r3, r3, #8
 800974e:	607b      	str	r3, [r7, #4]
 8009750:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_2 
 8009752:	2200      	movs	r2, #0
 8009754:	f24e 213c 	movw	r1, #57916	; 0xe23c
 8009758:	4837      	ldr	r0, [pc, #220]	; (8009838 <MX_GPIO_Init+0x16c>)
 800975a:	f7f8 fdab 	bl	80022b4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 800975e:	2200      	movs	r2, #0
 8009760:	f44f 71e8 	mov.w	r1, #464	; 0x1d0
 8009764:	4835      	ldr	r0, [pc, #212]	; (800983c <MX_GPIO_Init+0x170>)
 8009766:	f7f8 fda5 	bl	80022b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_13 
 800976a:	2200      	movs	r2, #0
 800976c:	f242 7103 	movw	r1, #9987	; 0x2703
 8009770:	4833      	ldr	r0, [pc, #204]	; (8009840 <MX_GPIO_Init+0x174>)
 8009772:	f7f8 fd9f 	bl	80022b4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8009776:	2200      	movs	r2, #0
 8009778:	2104      	movs	r1, #4
 800977a:	4832      	ldr	r0, [pc, #200]	; (8009844 <MX_GPIO_Init+0x178>)
 800977c:	f7f8 fd9a 	bl	80022b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 PC2 
                           PC3 PC4 PC5 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_2 
 8009780:	f24e 233c 	movw	r3, #57916	; 0xe23c
 8009784:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009786:	2301      	movs	r3, #1
 8009788:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800978a:	2300      	movs	r3, #0
 800978c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800978e:	2300      	movs	r3, #0
 8009790:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009792:	f107 0314 	add.w	r3, r7, #20
 8009796:	4619      	mov	r1, r3
 8009798:	4827      	ldr	r0, [pc, #156]	; (8009838 <MX_GPIO_Init+0x16c>)
 800979a:	f7f8 fbd9 	bl	8001f50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA6 PA7 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 800979e:	f44f 73e8 	mov.w	r3, #464	; 0x1d0
 80097a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80097a4:	2301      	movs	r3, #1
 80097a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80097a8:	2300      	movs	r3, #0
 80097aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80097ac:	2300      	movs	r3, #0
 80097ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80097b0:	f107 0314 	add.w	r3, r7, #20
 80097b4:	4619      	mov	r1, r3
 80097b6:	4821      	ldr	r0, [pc, #132]	; (800983c <MX_GPIO_Init+0x170>)
 80097b8:	f7f8 fbca 	bl	8001f50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 PB13 
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_13 
 80097bc:	f242 7303 	movw	r3, #9987	; 0x2703
 80097c0:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80097c2:	2301      	movs	r3, #1
 80097c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80097c6:	2300      	movs	r3, #0
 80097c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80097ca:	2300      	movs	r3, #0
 80097cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80097ce:	f107 0314 	add.w	r3, r7, #20
 80097d2:	4619      	mov	r1, r3
 80097d4:	481a      	ldr	r0, [pc, #104]	; (8009840 <MX_GPIO_Init+0x174>)
 80097d6:	f7f8 fbbb 	bl	8001f50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80097da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80097de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80097e0:	2300      	movs	r3, #0
 80097e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80097e4:	2301      	movs	r3, #1
 80097e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80097e8:	f107 0314 	add.w	r3, r7, #20
 80097ec:	4619      	mov	r1, r3
 80097ee:	4814      	ldr	r0, [pc, #80]	; (8009840 <MX_GPIO_Init+0x174>)
 80097f0:	f7f8 fbae 	bl	8001f50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80097f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80097f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80097fa:	2300      	movs	r3, #0
 80097fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80097fe:	2300      	movs	r3, #0
 8009800:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009802:	f107 0314 	add.w	r3, r7, #20
 8009806:	4619      	mov	r1, r3
 8009808:	480c      	ldr	r0, [pc, #48]	; (800983c <MX_GPIO_Init+0x170>)
 800980a:	f7f8 fba1 	bl	8001f50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800980e:	2304      	movs	r3, #4
 8009810:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009812:	2301      	movs	r3, #1
 8009814:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009816:	2300      	movs	r3, #0
 8009818:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800981a:	2300      	movs	r3, #0
 800981c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800981e:	f107 0314 	add.w	r3, r7, #20
 8009822:	4619      	mov	r1, r3
 8009824:	4807      	ldr	r0, [pc, #28]	; (8009844 <MX_GPIO_Init+0x178>)
 8009826:	f7f8 fb93 	bl	8001f50 <HAL_GPIO_Init>

}
 800982a:	bf00      	nop
 800982c:	3728      	adds	r7, #40	; 0x28
 800982e:	46bd      	mov	sp, r7
 8009830:	bd80      	pop	{r7, pc}
 8009832:	bf00      	nop
 8009834:	40023800 	.word	0x40023800
 8009838:	40020800 	.word	0x40020800
 800983c:	40020000 	.word	0x40020000
 8009840:	40020400 	.word	0x40020400
 8009844:	40020c00 	.word	0x40020c00

08009848 <buzzer>:

/* USER CODE BEGIN 4 */
void buzzer(int sound, int length){
 8009848:	b580      	push	{r7, lr}
 800984a:	b08a      	sub	sp, #40	; 0x28
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
 8009850:	6039      	str	r1, [r7, #0]
	TIM_OC_InitTypeDef ConfigOC;
	ConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009852:	2360      	movs	r3, #96	; 0x60
 8009854:	60fb      	str	r3, [r7, #12]
	ConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009856:	2300      	movs	r3, #0
 8009858:	617b      	str	r3, [r7, #20]
	ConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800985a:	2300      	movs	r3, #0
 800985c:	61fb      	str	r3, [r7, #28]

	hz = 1000000 / sound;
 800985e:	4a15      	ldr	r2, [pc, #84]	; (80098b4 <buzzer+0x6c>)
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	fb92 f3f3 	sdiv	r3, r2, r3
 8009866:	4a14      	ldr	r2, [pc, #80]	; (80098b8 <buzzer+0x70>)
 8009868:	6013      	str	r3, [r2, #0]
	TIM3 -> ARR = hz;
 800986a:	4b13      	ldr	r3, [pc, #76]	; (80098b8 <buzzer+0x70>)
 800986c:	681a      	ldr	r2, [r3, #0]
 800986e:	4b13      	ldr	r3, [pc, #76]	; (80098bc <buzzer+0x74>)
 8009870:	62da      	str	r2, [r3, #44]	; 0x2c
    ConfigOC.Pulse = hz / 10;
 8009872:	4b11      	ldr	r3, [pc, #68]	; (80098b8 <buzzer+0x70>)
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	4a12      	ldr	r2, [pc, #72]	; (80098c0 <buzzer+0x78>)
 8009878:	fb82 1203 	smull	r1, r2, r2, r3
 800987c:	1092      	asrs	r2, r2, #2
 800987e:	17db      	asrs	r3, r3, #31
 8009880:	1ad3      	subs	r3, r2, r3
 8009882:	613b      	str	r3, [r7, #16]
    HAL_TIM_PWM_ConfigChannel(&htim3, &ConfigOC, TIM_CHANNEL_2);
 8009884:	f107 030c 	add.w	r3, r7, #12
 8009888:	2204      	movs	r2, #4
 800988a:	4619      	mov	r1, r3
 800988c:	480d      	ldr	r0, [pc, #52]	; (80098c4 <buzzer+0x7c>)
 800988e:	f7fa f975 	bl	8003b7c <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8009892:	2104      	movs	r1, #4
 8009894:	480b      	ldr	r0, [pc, #44]	; (80098c4 <buzzer+0x7c>)
 8009896:	f7f9 ff09 	bl	80036ac <HAL_TIM_PWM_Start>

	HAL_Delay(length);
 800989a:	683b      	ldr	r3, [r7, #0]
 800989c:	4618      	mov	r0, r3
 800989e:	f7f7 fb95 	bl	8000fcc <HAL_Delay>
    HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 80098a2:	2104      	movs	r1, #4
 80098a4:	4807      	ldr	r0, [pc, #28]	; (80098c4 <buzzer+0x7c>)
 80098a6:	f7f9 ff3f 	bl	8003728 <HAL_TIM_PWM_Stop>
}
 80098aa:	bf00      	nop
 80098ac:	3728      	adds	r7, #40	; 0x28
 80098ae:	46bd      	mov	sp, r7
 80098b0:	bd80      	pop	{r7, pc}
 80098b2:	bf00      	nop
 80098b4:	000f4240 	.word	0x000f4240
 80098b8:	20000340 	.word	0x20000340
 80098bc:	40000400 	.word	0x40000400
 80098c0:	66666667 	.word	0x66666667
 80098c4:	20000a20 	.word	0x20000a20

080098c8 <get_adc_value>:


int get_adc_value(ADC_HandleTypeDef *hadc, uint32_t channel){
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b086      	sub	sp, #24
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
 80098d0:	6039      	str	r1, [r7, #0]

  ADC_ChannelConfTypeDef sConfig = {0};
 80098d2:	f107 0308 	add.w	r3, r7, #8
 80098d6:	2200      	movs	r2, #0
 80098d8:	601a      	str	r2, [r3, #0]
 80098da:	605a      	str	r2, [r3, #4]
 80098dc:	609a      	str	r2, [r3, #8]
 80098de:	60da      	str	r2, [r3, #12]

  sConfig.Channel = channel;
 80098e0:	683b      	ldr	r3, [r7, #0]
 80098e2:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = 1;
 80098e4:	2301      	movs	r3, #1
 80098e6:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80098e8:	2300      	movs	r3, #0
 80098ea:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80098ec:	2300      	movs	r3, #0
 80098ee:	617b      	str	r3, [r7, #20]

  HAL_ADC_ConfigChannel(hadc, &sConfig);
 80098f0:	f107 0308 	add.w	r3, r7, #8
 80098f4:	4619      	mov	r1, r3
 80098f6:	6878      	ldr	r0, [r7, #4]
 80098f8:	f7f7 fd26 	bl	8001348 <HAL_ADC_ConfigChannel>

  HAL_ADC_Start(hadc);                    //
 80098fc:	6878      	ldr	r0, [r7, #4]
 80098fe:	f7f7 fbcb 	bl	8001098 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(hadc, 100);   //wait for ADC
 8009902:	2164      	movs	r1, #100	; 0x64
 8009904:	6878      	ldr	r0, [r7, #4]
 8009906:	f7f7 fc8d 	bl	8001224 <HAL_ADC_PollForConversion>
  return HAL_ADC_GetValue(hadc);          //
 800990a:	6878      	ldr	r0, [r7, #4]
 800990c:	f7f7 fd0e 	bl	800132c <HAL_ADC_GetValue>
 8009910:	4603      	mov	r3, r0
}
 8009912:	4618      	mov	r0, r3
 8009914:	3718      	adds	r7, #24
 8009916:	46bd      	mov	sp, r7
 8009918:	bd80      	pop	{r7, pc}

0800991a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800991a:	b480      	push	{r7}
 800991c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800991e:	bf00      	nop
 8009920:	46bd      	mov	sp, r7
 8009922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009926:	4770      	bx	lr

08009928 <search_init>:

#include "global.h"

void search_init(void){
 8009928:	b580      	push	{r7, lr}
 800992a:	af00      	add	r7, sp, #0

	//----a----
	goal_x = GOAL_X;        		//GOAL_Xglobal.h
 800992c:	4b09      	ldr	r3, [pc, #36]	; (8009954 <search_init+0x2c>)
 800992e:	2203      	movs	r2, #3
 8009930:	701a      	strb	r2, [r3, #0]
	goal_y = GOAL_Y;        		//GOAL_Yglobal.h
 8009932:	4b09      	ldr	r3, [pc, #36]	; (8009958 <search_init+0x30>)
 8009934:	2206      	movs	r2, #6
 8009936:	701a      	strb	r2, [r3, #0]
	map_Init();						//a
 8009938:	f000 fd36 	bl	800a3a8 <map_Init>
	mouse.x = 0;
 800993c:	4b07      	ldr	r3, [pc, #28]	; (800995c <search_init+0x34>)
 800993e:	2200      	movs	r2, #0
 8009940:	701a      	strb	r2, [r3, #0]
	mouse.y = 0;					//a
 8009942:	4b06      	ldr	r3, [pc, #24]	; (800995c <search_init+0x34>)
 8009944:	2200      	movs	r2, #0
 8009946:	705a      	strb	r2, [r3, #1]
	mouse.dir = 0;					//a
 8009948:	4b04      	ldr	r3, [pc, #16]	; (800995c <search_init+0x34>)
 800994a:	2200      	movs	r2, #0
 800994c:	709a      	strb	r2, [r3, #2]
}
 800994e:	bf00      	nop
 8009950:	bd80      	pop	{r7, pc}
 8009952:	bf00      	nop
 8009954:	20000b2d 	.word	0x20000b2d
 8009958:	20000ac8 	.word	0x20000ac8
 800995c:	20000b8c 	.word	0x20000b8c

08009960 <searchA>:
//searchA
//a1goal
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void searchA(){
 8009960:	b580      	push	{r7, lr}
 8009962:	af00      	add	r7, sp, #0

	if(MF.FLAG.SCND){
 8009964:	4b37      	ldr	r3, [pc, #220]	; (8009a44 <searchA+0xe4>)
 8009966:	881b      	ldrh	r3, [r3, #0]
 8009968:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800996c:	b2db      	uxtb	r3, r3
 800996e:	2b00      	cmp	r3, #0
 8009970:	d001      	beq.n	8009976 <searchA+0x16>
		load_map_from_eeprom();
 8009972:	f001 fea3 	bl	800b6bc <load_map_from_eeprom>
	}

	//====a====
	get_wall_info();										//a, 
 8009976:	f001 ff19 	bl	800b7ac <get_wall_info>
	wall_info &= ~0x88;										//a
 800997a:	4b33      	ldr	r3, [pc, #204]	; (8009a48 <searchA+0xe8>)
 800997c:	781b      	ldrb	r3, [r3, #0]
 800997e:	f003 0377 	and.w	r3, r3, #119	; 0x77
 8009982:	b2da      	uxtb	r2, r3
 8009984:	4b30      	ldr	r3, [pc, #192]	; (8009a48 <searchA+0xe8>)
 8009986:	701a      	strb	r2, [r3, #0]
	write_map();											//a
 8009988:	f000 fd7a 	bl	800a480 <write_map>

	//====a====
	r_cnt = 0;												//a
 800998c:	4b2f      	ldr	r3, [pc, #188]	; (8009a4c <searchA+0xec>)
 800998e:	2200      	movs	r2, #0
 8009990:	701a      	strb	r2, [r3, #0]
	make_smap();											//a
 8009992:	f000 fee3 	bl	800a75c <make_smap>
	make_route();											//aroute
 8009996:	f001 fa19 	bl	800adcc <make_route>

	//====a====
	do{
		//----a----
		switch(route[r_cnt++]){								//route
 800999a:	4b2c      	ldr	r3, [pc, #176]	; (8009a4c <searchA+0xec>)
 800999c:	781b      	ldrb	r3, [r3, #0]
 800999e:	1c5a      	adds	r2, r3, #1
 80099a0:	b2d1      	uxtb	r1, r2
 80099a2:	4a2a      	ldr	r2, [pc, #168]	; (8009a4c <searchA+0xec>)
 80099a4:	7011      	strb	r1, [r2, #0]
 80099a6:	461a      	mov	r2, r3
 80099a8:	4b29      	ldr	r3, [pc, #164]	; (8009a50 <searchA+0xf0>)
 80099aa:	5c9b      	ldrb	r3, [r3, r2]
 80099ac:	2b22      	cmp	r3, #34	; 0x22
 80099ae:	d00b      	beq.n	80099c8 <searchA+0x68>
 80099b0:	2b22      	cmp	r3, #34	; 0x22
 80099b2:	dc02      	bgt.n	80099ba <searchA+0x5a>
 80099b4:	2b11      	cmp	r3, #17
 80099b6:	d012      	beq.n	80099de <searchA+0x7e>
 80099b8:	e015      	b.n	80099e6 <searchA+0x86>
 80099ba:	2b44      	cmp	r3, #68	; 0x44
 80099bc:	d001      	beq.n	80099c2 <searchA+0x62>
 80099be:	2b88      	cmp	r3, #136	; 0x88
			//----a----
			case 0x88:
				break;
 80099c0:	e011      	b.n	80099e6 <searchA+0x86>
			//----a----
			case 0x44:
				rotate_R90();								//a
 80099c2:	f7fb fdc1 	bl	8005548 <rotate_R90>
				break;
 80099c6:	e00e      	b.n	80099e6 <searchA+0x86>
			//----180----
			case 0x22:
				rotate_180();								//180
 80099c8:	f7fb ff4e 	bl	8005868 <rotate_180>
				if(wall_info & 0x88){
 80099cc:	4b1e      	ldr	r3, [pc, #120]	; (8009a48 <searchA+0xe8>)
 80099ce:	781b      	ldrb	r3, [r3, #0]
 80099d0:	f003 0388 	and.w	r3, r3, #136	; 0x88
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d005      	beq.n	80099e4 <searchA+0x84>
					set_position();
 80099d8:	f7fb fc8c 	bl	80052f4 <set_position>
				}
				break;
 80099dc:	e002      	b.n	80099e4 <searchA+0x84>
			//----a----
			case 0x11:
				rotate_L90();								//a
 80099de:	f7fb fe7b 	bl	80056d8 <rotate_L90>
				break;
 80099e2:	e000      	b.n	80099e6 <searchA+0x86>
				break;
 80099e4:	bf00      	nop
		}

		drive_wait();
 80099e6:	2032      	movs	r0, #50	; 0x32
 80099e8:	f7f7 faf0 	bl	8000fcc <HAL_Delay>
		one_section();										//a
 80099ec:	f7fb fd3c 	bl	8005468 <one_section>
		drive_wait();
 80099f0:	2032      	movs	r0, #50	; 0x32
 80099f2:	f7f7 faeb 	bl	8000fcc <HAL_Delay>

		adv_pos();											//a
 80099f6:	f000 fc7f 	bl	800a2f8 <adv_pos>
		conf_route();										//a
 80099fa:	f000 fcb7 	bl	800a36c <conf_route>

	}while((mouse.x != goal_x) || (mouse.y != goal_y));		//agoal
 80099fe:	4b15      	ldr	r3, [pc, #84]	; (8009a54 <searchA+0xf4>)
 8009a00:	781b      	ldrb	r3, [r3, #0]
 8009a02:	b2da      	uxtb	r2, r3
 8009a04:	4b14      	ldr	r3, [pc, #80]	; (8009a58 <searchA+0xf8>)
 8009a06:	781b      	ldrb	r3, [r3, #0]
 8009a08:	429a      	cmp	r2, r3
 8009a0a:	d1c6      	bne.n	800999a <searchA+0x3a>
 8009a0c:	4b11      	ldr	r3, [pc, #68]	; (8009a54 <searchA+0xf4>)
 8009a0e:	785b      	ldrb	r3, [r3, #1]
 8009a10:	b2da      	uxtb	r2, r3
 8009a12:	4b12      	ldr	r3, [pc, #72]	; (8009a5c <searchA+0xfc>)
 8009a14:	781b      	ldrb	r3, [r3, #0]
 8009a16:	429a      	cmp	r2, r3
 8009a18:	d1bf      	bne.n	800999a <searchA+0x3a>

	printf("goal\n");
 8009a1a:	4811      	ldr	r0, [pc, #68]	; (8009a60 <searchA+0x100>)
 8009a1c:	f002 fd42 	bl	800c4a4 <puts>
	HAL_Delay(2000);										//a***2***
 8009a20:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009a24:	f7f7 fad2 	bl	8000fcc <HAL_Delay>
	rotate_180();											//180
 8009a28:	f7fb ff1e 	bl	8005868 <rotate_180>

	if(!MF.FLAG.SCND){
 8009a2c:	4b05      	ldr	r3, [pc, #20]	; (8009a44 <searchA+0xe4>)
 8009a2e:	881b      	ldrh	r3, [r3, #0]
 8009a30:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009a34:	b2db      	uxtb	r3, r3
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d101      	bne.n	8009a3e <searchA+0xde>
		store_map_in_eeprom();
 8009a3a:	f001 fe05 	bl	800b648 <store_map_in_eeprom>
	}
}
 8009a3e:	bf00      	nop
 8009a40:	bd80      	pop	{r7, pc}
 8009a42:	bf00      	nop
 8009a44:	20000ee4 	.word	0x20000ee4
 8009a48:	20000344 	.word	0x20000344
 8009a4c:	20000f0c 	.word	0x20000f0c
 8009a50:	20000bd4 	.word	0x20000bd4
 8009a54:	20000b8c 	.word	0x20000b8c
 8009a58:	20000b2d 	.word	0x20000b2d
 8009a5c:	20000ac8 	.word	0x20000ac8
 8009a60:	0800d8e0 	.word	0x0800d8e0

08009a64 <searchB>:
//searchB
//agoal
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void searchB(){
 8009a64:	b580      	push	{r7, lr}
 8009a66:	af00      	add	r7, sp, #0

	if(MF.FLAG.SCND){
 8009a68:	4b3c      	ldr	r3, [pc, #240]	; (8009b5c <searchB+0xf8>)
 8009a6a:	881b      	ldrh	r3, [r3, #0]
 8009a6c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009a70:	b2db      	uxtb	r3, r3
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d001      	beq.n	8009a7a <searchB+0x16>
		load_map_from_eeprom();
 8009a76:	f001 fe21 	bl	800b6bc <load_map_from_eeprom>
	}

	//====a====
	get_wall_info();										//a, 
 8009a7a:	f001 fe97 	bl	800b7ac <get_wall_info>
	wall_info &= ~0x88;										//a
 8009a7e:	4b38      	ldr	r3, [pc, #224]	; (8009b60 <searchB+0xfc>)
 8009a80:	781b      	ldrb	r3, [r3, #0]
 8009a82:	f003 0377 	and.w	r3, r3, #119	; 0x77
 8009a86:	b2da      	uxtb	r2, r3
 8009a88:	4b35      	ldr	r3, [pc, #212]	; (8009b60 <searchB+0xfc>)
 8009a8a:	701a      	strb	r2, [r3, #0]
	write_map();											//a
 8009a8c:	f000 fcf8 	bl	800a480 <write_map>

	//====a====
	half_sectionA();
 8009a90:	f7fb fc66 	bl	8005360 <half_sectionA>
	adv_pos();
 8009a94:	f000 fc30 	bl	800a2f8 <adv_pos>

	//====a====
	write_map();											//a
 8009a98:	f000 fcf2 	bl	800a480 <write_map>
	r_cnt = 0;												//a
 8009a9c:	4b31      	ldr	r3, [pc, #196]	; (8009b64 <searchB+0x100>)
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	701a      	strb	r2, [r3, #0]
	make_smap();											//a
 8009aa2:	f000 fe5b 	bl	800a75c <make_smap>
	make_route();											//aroute
 8009aa6:	f001 f991 	bl	800adcc <make_route>

	//====a====
	do{
		//----a----
		switch(route[r_cnt++]){								//route
 8009aaa:	4b2e      	ldr	r3, [pc, #184]	; (8009b64 <searchB+0x100>)
 8009aac:	781b      	ldrb	r3, [r3, #0]
 8009aae:	1c5a      	adds	r2, r3, #1
 8009ab0:	b2d1      	uxtb	r1, r2
 8009ab2:	4a2c      	ldr	r2, [pc, #176]	; (8009b64 <searchB+0x100>)
 8009ab4:	7011      	strb	r1, [r2, #0]
 8009ab6:	461a      	mov	r2, r3
 8009ab8:	4b2b      	ldr	r3, [pc, #172]	; (8009b68 <searchB+0x104>)
 8009aba:	5c9b      	ldrb	r3, [r3, r2]
 8009abc:	2b22      	cmp	r3, #34	; 0x22
 8009abe:	d012      	beq.n	8009ae6 <searchB+0x82>
 8009ac0:	2b22      	cmp	r3, #34	; 0x22
 8009ac2:	dc02      	bgt.n	8009aca <searchB+0x66>
 8009ac4:	2b11      	cmp	r3, #17
 8009ac6:	d01d      	beq.n	8009b04 <searchB+0xa0>
 8009ac8:	e023      	b.n	8009b12 <searchB+0xae>
 8009aca:	2b44      	cmp	r3, #68	; 0x44
 8009acc:	d004      	beq.n	8009ad8 <searchB+0x74>
 8009ace:	2b88      	cmp	r3, #136	; 0x88
 8009ad0:	d11f      	bne.n	8009b12 <searchB+0xae>
			//----a----
			case 0x88:
				one_sectionU();
 8009ad2:	f7fb fd1f 	bl	8005514 <one_sectionU>
				break;
 8009ad6:	e01c      	b.n	8009b12 <searchB+0xae>
			//----a----
			case 0x44:
				half_sectionD();
 8009ad8:	f7fb fc5c 	bl	8005394 <half_sectionD>
				rotate_R90();
 8009adc:	f7fb fd34 	bl	8005548 <rotate_R90>
				half_sectionA();
 8009ae0:	f7fb fc3e 	bl	8005360 <half_sectionA>
				break;
 8009ae4:	e015      	b.n	8009b12 <searchB+0xae>
			//----180----
			case 0x22:
				half_sectionD();
 8009ae6:	f7fb fc55 	bl	8005394 <half_sectionD>
				rotate_180();
 8009aea:	f7fb febd 	bl	8005868 <rotate_180>
				if(wall_info & 0x88){
 8009aee:	4b1c      	ldr	r3, [pc, #112]	; (8009b60 <searchB+0xfc>)
 8009af0:	781b      	ldrb	r3, [r3, #0]
 8009af2:	f003 0388 	and.w	r3, r3, #136	; 0x88
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d001      	beq.n	8009afe <searchB+0x9a>
					set_position();
 8009afa:	f7fb fbfb 	bl	80052f4 <set_position>
				}
				half_sectionA();
 8009afe:	f7fb fc2f 	bl	8005360 <half_sectionA>
				break;
 8009b02:	e006      	b.n	8009b12 <searchB+0xae>
			//----a----
			case 0x11:
				half_sectionD();
 8009b04:	f7fb fc46 	bl	8005394 <half_sectionD>
				rotate_L90();
 8009b08:	f7fb fde6 	bl	80056d8 <rotate_L90>
				half_sectionA();
 8009b0c:	f7fb fc28 	bl	8005360 <half_sectionA>
				break;
 8009b10:	bf00      	nop
		}
		adv_pos();
 8009b12:	f000 fbf1 	bl	800a2f8 <adv_pos>
		conf_route();
 8009b16:	f000 fc29 	bl	800a36c <conf_route>

	}while((mouse.x != goal_x) || (mouse.y != goal_y));
 8009b1a:	4b14      	ldr	r3, [pc, #80]	; (8009b6c <searchB+0x108>)
 8009b1c:	781b      	ldrb	r3, [r3, #0]
 8009b1e:	b2da      	uxtb	r2, r3
 8009b20:	4b13      	ldr	r3, [pc, #76]	; (8009b70 <searchB+0x10c>)
 8009b22:	781b      	ldrb	r3, [r3, #0]
 8009b24:	429a      	cmp	r2, r3
 8009b26:	d1c0      	bne.n	8009aaa <searchB+0x46>
 8009b28:	4b10      	ldr	r3, [pc, #64]	; (8009b6c <searchB+0x108>)
 8009b2a:	785b      	ldrb	r3, [r3, #1]
 8009b2c:	b2da      	uxtb	r2, r3
 8009b2e:	4b11      	ldr	r3, [pc, #68]	; (8009b74 <searchB+0x110>)
 8009b30:	781b      	ldrb	r3, [r3, #0]
 8009b32:	429a      	cmp	r2, r3
 8009b34:	d1b9      	bne.n	8009aaa <searchB+0x46>

	half_sectionD();
 8009b36:	f7fb fc2d 	bl	8005394 <half_sectionD>

	HAL_Delay(2000);
 8009b3a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009b3e:	f7f7 fa45 	bl	8000fcc <HAL_Delay>
	rotate_180();											//180
 8009b42:	f7fb fe91 	bl	8005868 <rotate_180>

	if(!MF.FLAG.SCND){
 8009b46:	4b05      	ldr	r3, [pc, #20]	; (8009b5c <searchB+0xf8>)
 8009b48:	881b      	ldrh	r3, [r3, #0]
 8009b4a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009b4e:	b2db      	uxtb	r3, r3
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d101      	bne.n	8009b58 <searchB+0xf4>
		store_map_in_eeprom();
 8009b54:	f001 fd78 	bl	800b648 <store_map_in_eeprom>
	}
}
 8009b58:	bf00      	nop
 8009b5a:	bd80      	pop	{r7, pc}
 8009b5c:	20000ee4 	.word	0x20000ee4
 8009b60:	20000344 	.word	0x20000344
 8009b64:	20000f0c 	.word	0x20000f0c
 8009b68:	20000bd4 	.word	0x20000bd4
 8009b6c:	20000b8c 	.word	0x20000b8c
 8009b70:	20000b2d 	.word	0x20000b2d
 8009b74:	20000ac8 	.word	0x20000ac8

08009b78 <searchC>:
//searchC
//agoal
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void searchC(){
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	af00      	add	r7, sp, #0

	if(MF.FLAG.SCND){
 8009b7c:	4b4d      	ldr	r3, [pc, #308]	; (8009cb4 <searchC+0x13c>)
 8009b7e:	881b      	ldrh	r3, [r3, #0]
 8009b80:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009b84:	b2db      	uxtb	r3, r3
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d001      	beq.n	8009b8e <searchC+0x16>
		load_map_from_eeprom();
 8009b8a:	f001 fd97 	bl	800b6bc <load_map_from_eeprom>
	}

	//====a====
	if(MF.FLAG.SCND == 0)get_wall_info();										//a, 
 8009b8e:	4b49      	ldr	r3, [pc, #292]	; (8009cb4 <searchC+0x13c>)
 8009b90:	881b      	ldrh	r3, [r3, #0]
 8009b92:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009b96:	b2db      	uxtb	r3, r3
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d101      	bne.n	8009ba0 <searchC+0x28>
 8009b9c:	f001 fe06 	bl	800b7ac <get_wall_info>
	if(MF.FLAG.SCND == 0)wall_info &= ~0x88;										//a
 8009ba0:	4b44      	ldr	r3, [pc, #272]	; (8009cb4 <searchC+0x13c>)
 8009ba2:	881b      	ldrh	r3, [r3, #0]
 8009ba4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009ba8:	b2db      	uxtb	r3, r3
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d106      	bne.n	8009bbc <searchC+0x44>
 8009bae:	4b42      	ldr	r3, [pc, #264]	; (8009cb8 <searchC+0x140>)
 8009bb0:	781b      	ldrb	r3, [r3, #0]
 8009bb2:	f003 0377 	and.w	r3, r3, #119	; 0x77
 8009bb6:	b2da      	uxtb	r2, r3
 8009bb8:	4b3f      	ldr	r3, [pc, #252]	; (8009cb8 <searchC+0x140>)
 8009bba:	701a      	strb	r2, [r3, #0]
	if(MF.FLAG.SCND == 0)write_map();											//a
 8009bbc:	4b3d      	ldr	r3, [pc, #244]	; (8009cb4 <searchC+0x13c>)
 8009bbe:	881b      	ldrh	r3, [r3, #0]
 8009bc0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009bc4:	b2db      	uxtb	r3, r3
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d101      	bne.n	8009bce <searchC+0x56>
 8009bca:	f000 fc59 	bl	800a480 <write_map>

	//====a====
	start_sectionA();
 8009bce:	f7fb fb9b 	bl	8005308 <start_sectionA>
	adv_pos();
 8009bd2:	f000 fb91 	bl	800a2f8 <adv_pos>

	//====a====
	if(MF.FLAG.SCND == 0)write_map();											//a
 8009bd6:	4b37      	ldr	r3, [pc, #220]	; (8009cb4 <searchC+0x13c>)
 8009bd8:	881b      	ldrh	r3, [r3, #0]
 8009bda:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009bde:	b2db      	uxtb	r3, r3
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d101      	bne.n	8009be8 <searchC+0x70>
 8009be4:	f000 fc4c 	bl	800a480 <write_map>
	r_cnt = 0;												//a
 8009be8:	4b34      	ldr	r3, [pc, #208]	; (8009cbc <searchC+0x144>)
 8009bea:	2200      	movs	r2, #0
 8009bec:	701a      	strb	r2, [r3, #0]
	make_smap();											//a
 8009bee:	f000 fdb5 	bl	800a75c <make_smap>
	make_route();											//aroute
 8009bf2:	f001 f8eb 	bl	800adcc <make_route>

	//====a====
	do{
		//----a----
		switch(route[r_cnt++]){								//route
 8009bf6:	4b31      	ldr	r3, [pc, #196]	; (8009cbc <searchC+0x144>)
 8009bf8:	781b      	ldrb	r3, [r3, #0]
 8009bfa:	1c5a      	adds	r2, r3, #1
 8009bfc:	b2d1      	uxtb	r1, r2
 8009bfe:	4a2f      	ldr	r2, [pc, #188]	; (8009cbc <searchC+0x144>)
 8009c00:	7011      	strb	r1, [r2, #0]
 8009c02:	461a      	mov	r2, r3
 8009c04:	4b2e      	ldr	r3, [pc, #184]	; (8009cc0 <searchC+0x148>)
 8009c06:	5c9b      	ldrb	r3, [r3, r2]
 8009c08:	2b22      	cmp	r3, #34	; 0x22
 8009c0a:	d00e      	beq.n	8009c2a <searchC+0xb2>
 8009c0c:	2b22      	cmp	r3, #34	; 0x22
 8009c0e:	dc02      	bgt.n	8009c16 <searchC+0x9e>
 8009c10:	2b11      	cmp	r3, #17
 8009c12:	d020      	beq.n	8009c56 <searchC+0xde>
 8009c14:	e022      	b.n	8009c5c <searchC+0xe4>
 8009c16:	2b44      	cmp	r3, #68	; 0x44
 8009c18:	d004      	beq.n	8009c24 <searchC+0xac>
 8009c1a:	2b88      	cmp	r3, #136	; 0x88
 8009c1c:	d11e      	bne.n	8009c5c <searchC+0xe4>
			//----a----
			case 0x88:
				one_sectionU();
 8009c1e:	f7fb fc79 	bl	8005514 <one_sectionU>
				break;
 8009c22:	e01b      	b.n	8009c5c <searchC+0xe4>
			//----a----
			case 0x44:
				slalom_R90();
 8009c24:	f7fb fee6 	bl	80059f4 <slalom_R90>

				break;
 8009c28:	e018      	b.n	8009c5c <searchC+0xe4>
			//----180----
			case 0x22:
				half_sectionD();
 8009c2a:	f7fb fbb3 	bl	8005394 <half_sectionD>
				rotate_180();
 8009c2e:	f7fb fe1b 	bl	8005868 <rotate_180>
				if(wall_info & 0x88 && MF.FLAG.SCND == 0){
 8009c32:	4b21      	ldr	r3, [pc, #132]	; (8009cb8 <searchC+0x140>)
 8009c34:	781b      	ldrb	r3, [r3, #0]
 8009c36:	f003 0388 	and.w	r3, r3, #136	; 0x88
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d008      	beq.n	8009c50 <searchC+0xd8>
 8009c3e:	4b1d      	ldr	r3, [pc, #116]	; (8009cb4 <searchC+0x13c>)
 8009c40:	881b      	ldrh	r3, [r3, #0]
 8009c42:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009c46:	b2db      	uxtb	r3, r3
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d101      	bne.n	8009c50 <searchC+0xd8>
					set_position();
 8009c4c:	f7fb fb52 	bl	80052f4 <set_position>
				}
				half_sectionA();
 8009c50:	f7fb fb86 	bl	8005360 <half_sectionA>
				break;
 8009c54:	e002      	b.n	8009c5c <searchC+0xe4>
			//----a----
			case 0x11:
				slalom_L90();
 8009c56:	f7fb ffb7 	bl	8005bc8 <slalom_L90>
				break;
 8009c5a:	bf00      	nop
		}
		adv_pos();
 8009c5c:	f000 fb4c 	bl	800a2f8 <adv_pos>
		if(MF.FLAG.SCND == 0)conf_route();
 8009c60:	4b14      	ldr	r3, [pc, #80]	; (8009cb4 <searchC+0x13c>)
 8009c62:	881b      	ldrh	r3, [r3, #0]
 8009c64:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009c68:	b2db      	uxtb	r3, r3
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d101      	bne.n	8009c72 <searchC+0xfa>
 8009c6e:	f000 fb7d 	bl	800a36c <conf_route>

	}while((mouse.x != goal_x) || (mouse.y != goal_y));
 8009c72:	4b14      	ldr	r3, [pc, #80]	; (8009cc4 <searchC+0x14c>)
 8009c74:	781b      	ldrb	r3, [r3, #0]
 8009c76:	b2da      	uxtb	r2, r3
 8009c78:	4b13      	ldr	r3, [pc, #76]	; (8009cc8 <searchC+0x150>)
 8009c7a:	781b      	ldrb	r3, [r3, #0]
 8009c7c:	429a      	cmp	r2, r3
 8009c7e:	d1ba      	bne.n	8009bf6 <searchC+0x7e>
 8009c80:	4b10      	ldr	r3, [pc, #64]	; (8009cc4 <searchC+0x14c>)
 8009c82:	785b      	ldrb	r3, [r3, #1]
 8009c84:	b2da      	uxtb	r2, r3
 8009c86:	4b11      	ldr	r3, [pc, #68]	; (8009ccc <searchC+0x154>)
 8009c88:	781b      	ldrb	r3, [r3, #0]
 8009c8a:	429a      	cmp	r2, r3
 8009c8c:	d1b3      	bne.n	8009bf6 <searchC+0x7e>

	half_sectionD();
 8009c8e:	f7fb fb81 	bl	8005394 <half_sectionD>

	HAL_Delay(2000);
 8009c92:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009c96:	f7f7 f999 	bl	8000fcc <HAL_Delay>
	rotate_180();											//180
 8009c9a:	f7fb fde5 	bl	8005868 <rotate_180>

	if(!MF.FLAG.SCND){
 8009c9e:	4b05      	ldr	r3, [pc, #20]	; (8009cb4 <searchC+0x13c>)
 8009ca0:	881b      	ldrh	r3, [r3, #0]
 8009ca2:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009ca6:	b2db      	uxtb	r3, r3
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d101      	bne.n	8009cb0 <searchC+0x138>
		store_map_in_eeprom();
 8009cac:	f001 fccc 	bl	800b648 <store_map_in_eeprom>
	}
}
 8009cb0:	bf00      	nop
 8009cb2:	bd80      	pop	{r7, pc}
 8009cb4:	20000ee4 	.word	0x20000ee4
 8009cb8:	20000344 	.word	0x20000344
 8009cbc:	20000f0c 	.word	0x20000f0c
 8009cc0:	20000bd4 	.word	0x20000bd4
 8009cc4:	20000b8c 	.word	0x20000b8c
 8009cc8:	20000b2d 	.word	0x20000b2d
 8009ccc:	20000ac8 	.word	0x20000ac8

08009cd0 <searchC2>:
//searchC2
//agoal
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void searchC2(){
 8009cd0:	b580      	push	{r7, lr}
 8009cd2:	af00      	add	r7, sp, #0

	if(MF.FLAG.SCND){
 8009cd4:	4b4a      	ldr	r3, [pc, #296]	; (8009e00 <searchC2+0x130>)
 8009cd6:	881b      	ldrh	r3, [r3, #0]
 8009cd8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009cdc:	b2db      	uxtb	r3, r3
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d001      	beq.n	8009ce6 <searchC2+0x16>
		load_map_from_eeprom();
 8009ce2:	f001 fceb 	bl	800b6bc <load_map_from_eeprom>
	}

	//====a====
	if(MF.FLAG.SCND == 0)get_wall_info();										//a, 
 8009ce6:	4b46      	ldr	r3, [pc, #280]	; (8009e00 <searchC2+0x130>)
 8009ce8:	881b      	ldrh	r3, [r3, #0]
 8009cea:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009cee:	b2db      	uxtb	r3, r3
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d101      	bne.n	8009cf8 <searchC2+0x28>
 8009cf4:	f001 fd5a 	bl	800b7ac <get_wall_info>
	if(MF.FLAG.SCND == 0)wall_info &= ~0x88;										//a
 8009cf8:	4b41      	ldr	r3, [pc, #260]	; (8009e00 <searchC2+0x130>)
 8009cfa:	881b      	ldrh	r3, [r3, #0]
 8009cfc:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009d00:	b2db      	uxtb	r3, r3
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d106      	bne.n	8009d14 <searchC2+0x44>
 8009d06:	4b3f      	ldr	r3, [pc, #252]	; (8009e04 <searchC2+0x134>)
 8009d08:	781b      	ldrb	r3, [r3, #0]
 8009d0a:	f003 0377 	and.w	r3, r3, #119	; 0x77
 8009d0e:	b2da      	uxtb	r2, r3
 8009d10:	4b3c      	ldr	r3, [pc, #240]	; (8009e04 <searchC2+0x134>)
 8009d12:	701a      	strb	r2, [r3, #0]
	if(MF.FLAG.SCND == 0)write_map();											//a
 8009d14:	4b3a      	ldr	r3, [pc, #232]	; (8009e00 <searchC2+0x130>)
 8009d16:	881b      	ldrh	r3, [r3, #0]
 8009d18:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009d1c:	b2db      	uxtb	r3, r3
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d101      	bne.n	8009d26 <searchC2+0x56>
 8009d22:	f000 fbad 	bl	800a480 <write_map>

	//====a====
	start_sectionA2();
 8009d26:	f7fb fb45 	bl	80053b4 <start_sectionA2>
	adv_pos();
 8009d2a:	f000 fae5 	bl	800a2f8 <adv_pos>

	//====a====
	if(MF.FLAG.SCND == 0)write_map();											//a
 8009d2e:	4b34      	ldr	r3, [pc, #208]	; (8009e00 <searchC2+0x130>)
 8009d30:	881b      	ldrh	r3, [r3, #0]
 8009d32:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009d36:	b2db      	uxtb	r3, r3
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d101      	bne.n	8009d40 <searchC2+0x70>
 8009d3c:	f000 fba0 	bl	800a480 <write_map>
	r_cnt = 0;												//a
 8009d40:	4b31      	ldr	r3, [pc, #196]	; (8009e08 <searchC2+0x138>)
 8009d42:	2200      	movs	r2, #0
 8009d44:	701a      	strb	r2, [r3, #0]
	make_smap();											//a
 8009d46:	f000 fd09 	bl	800a75c <make_smap>
	make_route();											//aroute
 8009d4a:	f001 f83f 	bl	800adcc <make_route>

	//====a====
	do{
		//----a----
		switch(route[r_cnt++]){								//route
 8009d4e:	4b2e      	ldr	r3, [pc, #184]	; (8009e08 <searchC2+0x138>)
 8009d50:	781b      	ldrb	r3, [r3, #0]
 8009d52:	1c5a      	adds	r2, r3, #1
 8009d54:	b2d1      	uxtb	r1, r2
 8009d56:	4a2c      	ldr	r2, [pc, #176]	; (8009e08 <searchC2+0x138>)
 8009d58:	7011      	strb	r1, [r2, #0]
 8009d5a:	461a      	mov	r2, r3
 8009d5c:	4b2b      	ldr	r3, [pc, #172]	; (8009e0c <searchC2+0x13c>)
 8009d5e:	5c9b      	ldrb	r3, [r3, r2]
 8009d60:	2b22      	cmp	r3, #34	; 0x22
 8009d62:	d00e      	beq.n	8009d82 <searchC2+0xb2>
 8009d64:	2b22      	cmp	r3, #34	; 0x22
 8009d66:	dc02      	bgt.n	8009d6e <searchC2+0x9e>
 8009d68:	2b11      	cmp	r3, #17
 8009d6a:	d019      	beq.n	8009da0 <searchC2+0xd0>
 8009d6c:	e01b      	b.n	8009da6 <searchC2+0xd6>
 8009d6e:	2b44      	cmp	r3, #68	; 0x44
 8009d70:	d004      	beq.n	8009d7c <searchC2+0xac>
 8009d72:	2b88      	cmp	r3, #136	; 0x88
 8009d74:	d117      	bne.n	8009da6 <searchC2+0xd6>
			//----a----
			case 0x88:
				one_sectionU();
 8009d76:	f7fb fbcd 	bl	8005514 <one_sectionU>
				break;
 8009d7a:	e014      	b.n	8009da6 <searchC2+0xd6>
			//----a----
			case 0x44:
				slalom_R902();
 8009d7c:	f7fc f80e 	bl	8005d9c <slalom_R902>

				break;
 8009d80:	e011      	b.n	8009da6 <searchC2+0xd6>
			//----180----
			case 0x22:
				half_sectionD2();
 8009d82:	f7fb fb5f 	bl	8005444 <half_sectionD2>
				rotate_180();
 8009d86:	f7fb fd6f 	bl	8005868 <rotate_180>
				if(wall_info & 0x88){
 8009d8a:	4b1e      	ldr	r3, [pc, #120]	; (8009e04 <searchC2+0x134>)
 8009d8c:	781b      	ldrb	r3, [r3, #0]
 8009d8e:	f003 0388 	and.w	r3, r3, #136	; 0x88
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d001      	beq.n	8009d9a <searchC2+0xca>
					set_position();
 8009d96:	f7fb faad 	bl	80052f4 <set_position>
				}
				half_sectionA2();
 8009d9a:	f7fb fb37 	bl	800540c <half_sectionA2>
				break;
 8009d9e:	e002      	b.n	8009da6 <searchC2+0xd6>
			//----a----
			case 0x11:
				slalom_L902();
 8009da0:	f7fc f8c6 	bl	8005f30 <slalom_L902>
				break;
 8009da4:	bf00      	nop
		}
		adv_pos();
 8009da6:	f000 faa7 	bl	800a2f8 <adv_pos>
		if(MF.FLAG.SCND == 0)conf_route();
 8009daa:	4b15      	ldr	r3, [pc, #84]	; (8009e00 <searchC2+0x130>)
 8009dac:	881b      	ldrh	r3, [r3, #0]
 8009dae:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009db2:	b2db      	uxtb	r3, r3
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d101      	bne.n	8009dbc <searchC2+0xec>
 8009db8:	f000 fad8 	bl	800a36c <conf_route>

	}while((mouse.x != goal_x) || (mouse.y != goal_y));
 8009dbc:	4b14      	ldr	r3, [pc, #80]	; (8009e10 <searchC2+0x140>)
 8009dbe:	781b      	ldrb	r3, [r3, #0]
 8009dc0:	b2da      	uxtb	r2, r3
 8009dc2:	4b14      	ldr	r3, [pc, #80]	; (8009e14 <searchC2+0x144>)
 8009dc4:	781b      	ldrb	r3, [r3, #0]
 8009dc6:	429a      	cmp	r2, r3
 8009dc8:	d1c1      	bne.n	8009d4e <searchC2+0x7e>
 8009dca:	4b11      	ldr	r3, [pc, #68]	; (8009e10 <searchC2+0x140>)
 8009dcc:	785b      	ldrb	r3, [r3, #1]
 8009dce:	b2da      	uxtb	r2, r3
 8009dd0:	4b11      	ldr	r3, [pc, #68]	; (8009e18 <searchC2+0x148>)
 8009dd2:	781b      	ldrb	r3, [r3, #0]
 8009dd4:	429a      	cmp	r2, r3
 8009dd6:	d1ba      	bne.n	8009d4e <searchC2+0x7e>

	half_sectionD2();
 8009dd8:	f7fb fb34 	bl	8005444 <half_sectionD2>

	HAL_Delay(2000);
 8009ddc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009de0:	f7f7 f8f4 	bl	8000fcc <HAL_Delay>
	rotate_180();											//180
 8009de4:	f7fb fd40 	bl	8005868 <rotate_180>

	if(!MF.FLAG.SCND){
 8009de8:	4b05      	ldr	r3, [pc, #20]	; (8009e00 <searchC2+0x130>)
 8009dea:	881b      	ldrh	r3, [r3, #0]
 8009dec:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009df0:	b2db      	uxtb	r3, r3
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d101      	bne.n	8009dfa <searchC2+0x12a>
		store_map_in_eeprom();
 8009df6:	f001 fc27 	bl	800b648 <store_map_in_eeprom>
	}
}
 8009dfa:	bf00      	nop
 8009dfc:	bd80      	pop	{r7, pc}
 8009dfe:	bf00      	nop
 8009e00:	20000ee4 	.word	0x20000ee4
 8009e04:	20000344 	.word	0x20000344
 8009e08:	20000f0c 	.word	0x20000f0c
 8009e0c:	20000bd4 	.word	0x20000bd4
 8009e10:	20000b8c 	.word	0x20000b8c
 8009e14:	20000b2d 	.word	0x20000b2d
 8009e18:	20000ac8 	.word	0x20000ac8

08009e1c <searchD>:
//searchD
//a+goal
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void searchD(){
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	af00      	add	r7, sp, #0

	if(MF.FLAG.SCND){
 8009e20:	4b6a      	ldr	r3, [pc, #424]	; (8009fcc <searchD+0x1b0>)
 8009e22:	881b      	ldrh	r3, [r3, #0]
 8009e24:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009e28:	b2db      	uxtb	r3, r3
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d001      	beq.n	8009e32 <searchD+0x16>
		load_map_from_eeprom();
 8009e2e:	f001 fc45 	bl	800b6bc <load_map_from_eeprom>
	}

	//====a====
	if(MF.FLAG.SCND == 0)get_wall_info();										//a, 
 8009e32:	4b66      	ldr	r3, [pc, #408]	; (8009fcc <searchD+0x1b0>)
 8009e34:	881b      	ldrh	r3, [r3, #0]
 8009e36:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009e3a:	b2db      	uxtb	r3, r3
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d101      	bne.n	8009e44 <searchD+0x28>
 8009e40:	f001 fcb4 	bl	800b7ac <get_wall_info>
	if(MF.FLAG.SCND == 0)wall_info &= ~0x88;										//a
 8009e44:	4b61      	ldr	r3, [pc, #388]	; (8009fcc <searchD+0x1b0>)
 8009e46:	881b      	ldrh	r3, [r3, #0]
 8009e48:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009e4c:	b2db      	uxtb	r3, r3
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d106      	bne.n	8009e60 <searchD+0x44>
 8009e52:	4b5f      	ldr	r3, [pc, #380]	; (8009fd0 <searchD+0x1b4>)
 8009e54:	781b      	ldrb	r3, [r3, #0]
 8009e56:	f003 0377 	and.w	r3, r3, #119	; 0x77
 8009e5a:	b2da      	uxtb	r2, r3
 8009e5c:	4b5c      	ldr	r3, [pc, #368]	; (8009fd0 <searchD+0x1b4>)
 8009e5e:	701a      	strb	r2, [r3, #0]
	if(MF.FLAG.SCND == 0)write_map();											//a
 8009e60:	4b5a      	ldr	r3, [pc, #360]	; (8009fcc <searchD+0x1b0>)
 8009e62:	881b      	ldrh	r3, [r3, #0]
 8009e64:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009e68:	b2db      	uxtb	r3, r3
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d101      	bne.n	8009e72 <searchD+0x56>
 8009e6e:	f000 fb07 	bl	800a480 <write_map>

	//====a====
	start_sectionA();
 8009e72:	f7fb fa49 	bl	8005308 <start_sectionA>
	adv_pos();
 8009e76:	f000 fa3f 	bl	800a2f8 <adv_pos>

	//====a====
	if(MF.FLAG.SCND == 0)write_map();											//a
 8009e7a:	4b54      	ldr	r3, [pc, #336]	; (8009fcc <searchD+0x1b0>)
 8009e7c:	881b      	ldrh	r3, [r3, #0]
 8009e7e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009e82:	b2db      	uxtb	r3, r3
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d101      	bne.n	8009e8c <searchD+0x70>
 8009e88:	f000 fafa 	bl	800a480 <write_map>
	r_cnt = 0;												//a
 8009e8c:	4b51      	ldr	r3, [pc, #324]	; (8009fd4 <searchD+0x1b8>)
 8009e8e:	2200      	movs	r2, #0
 8009e90:	701a      	strb	r2, [r3, #0]
	make_smap();											//a
 8009e92:	f000 fc63 	bl	800a75c <make_smap>
	make_route();											//aroute
 8009e96:	f000 ff99 	bl	800adcc <make_route>

	H_accel_flag = 0;
 8009e9a:	4b4f      	ldr	r3, [pc, #316]	; (8009fd8 <searchD+0x1bc>)
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	701a      	strb	r2, [r3, #0]

	//====a====
	do{
		//----a----
		switch(route[r_cnt++]){								//route
 8009ea0:	4b4c      	ldr	r3, [pc, #304]	; (8009fd4 <searchD+0x1b8>)
 8009ea2:	781b      	ldrb	r3, [r3, #0]
 8009ea4:	1c5a      	adds	r2, r3, #1
 8009ea6:	b2d1      	uxtb	r1, r2
 8009ea8:	4a4a      	ldr	r2, [pc, #296]	; (8009fd4 <searchD+0x1b8>)
 8009eaa:	7011      	strb	r1, [r2, #0]
 8009eac:	461a      	mov	r2, r3
 8009eae:	4b4b      	ldr	r3, [pc, #300]	; (8009fdc <searchD+0x1c0>)
 8009eb0:	5c9b      	ldrb	r3, [r3, r2]
 8009eb2:	2b22      	cmp	r3, #34	; 0x22
 8009eb4:	d053      	beq.n	8009f5e <searchD+0x142>
 8009eb6:	2b22      	cmp	r3, #34	; 0x22
 8009eb8:	dc02      	bgt.n	8009ec0 <searchD+0xa4>
 8009eba:	2b11      	cmp	r3, #17
 8009ebc:	d056      	beq.n	8009f6c <searchD+0x150>
 8009ebe:	e058      	b.n	8009f72 <searchD+0x156>
 8009ec0:	2b44      	cmp	r3, #68	; 0x44
 8009ec2:	d049      	beq.n	8009f58 <searchD+0x13c>
 8009ec4:	2b88      	cmp	r3, #136	; 0x88
 8009ec6:	d154      	bne.n	8009f72 <searchD+0x156>
			//----a----
			case 0x88:
				if(MF.FLAG.SCND == 1 && MF.FLAG.ACCL2 == 1){
 8009ec8:	4b40      	ldr	r3, [pc, #256]	; (8009fcc <searchD+0x1b0>)
 8009eca:	881b      	ldrh	r3, [r3, #0]
 8009ecc:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009ed0:	b2db      	uxtb	r3, r3
 8009ed2:	2b01      	cmp	r3, #1
 8009ed4:	d13c      	bne.n	8009f50 <searchD+0x134>
 8009ed6:	4b3d      	ldr	r3, [pc, #244]	; (8009fcc <searchD+0x1b0>)
 8009ed8:	881b      	ldrh	r3, [r3, #0]
 8009eda:	f3c3 2340 	ubfx	r3, r3, #9, #1
 8009ede:	b2db      	uxtb	r3, r3
 8009ee0:	2b01      	cmp	r3, #1
 8009ee2:	d135      	bne.n	8009f50 <searchD+0x134>
					if(((route[r_cnt-1] & route[r_cnt]) == 0x88) && (route[r_cnt] != 0xff) && (H_accel_flag == 0)){
 8009ee4:	4b3b      	ldr	r3, [pc, #236]	; (8009fd4 <searchD+0x1b8>)
 8009ee6:	781b      	ldrb	r3, [r3, #0]
 8009ee8:	3b01      	subs	r3, #1
 8009eea:	4a3c      	ldr	r2, [pc, #240]	; (8009fdc <searchD+0x1c0>)
 8009eec:	5cd2      	ldrb	r2, [r2, r3]
 8009eee:	4b39      	ldr	r3, [pc, #228]	; (8009fd4 <searchD+0x1b8>)
 8009ef0:	781b      	ldrb	r3, [r3, #0]
 8009ef2:	4619      	mov	r1, r3
 8009ef4:	4b39      	ldr	r3, [pc, #228]	; (8009fdc <searchD+0x1c0>)
 8009ef6:	5c5b      	ldrb	r3, [r3, r1]
 8009ef8:	4013      	ands	r3, r2
 8009efa:	b2db      	uxtb	r3, r3
 8009efc:	2b88      	cmp	r3, #136	; 0x88
 8009efe:	d110      	bne.n	8009f22 <searchD+0x106>
 8009f00:	4b34      	ldr	r3, [pc, #208]	; (8009fd4 <searchD+0x1b8>)
 8009f02:	781b      	ldrb	r3, [r3, #0]
 8009f04:	461a      	mov	r2, r3
 8009f06:	4b35      	ldr	r3, [pc, #212]	; (8009fdc <searchD+0x1c0>)
 8009f08:	5c9b      	ldrb	r3, [r3, r2]
 8009f0a:	2bff      	cmp	r3, #255	; 0xff
 8009f0c:	d009      	beq.n	8009f22 <searchD+0x106>
 8009f0e:	4b32      	ldr	r3, [pc, #200]	; (8009fd8 <searchD+0x1bc>)
 8009f10:	781b      	ldrb	r3, [r3, #0]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d105      	bne.n	8009f22 <searchD+0x106>
						one_sectionA();
 8009f16:	f7fb faaf 	bl	8005478 <one_sectionA>
						H_accel_flag = 1;
 8009f1a:	4b2f      	ldr	r3, [pc, #188]	; (8009fd8 <searchD+0x1bc>)
 8009f1c:	2201      	movs	r2, #1
 8009f1e:	701a      	strb	r2, [r3, #0]
 8009f20:	e015      	b.n	8009f4e <searchD+0x132>
					}
					else if((route[r_cnt] & 0x55) && (H_accel_flag == 1)){
 8009f22:	4b2c      	ldr	r3, [pc, #176]	; (8009fd4 <searchD+0x1b8>)
 8009f24:	781b      	ldrb	r3, [r3, #0]
 8009f26:	461a      	mov	r2, r3
 8009f28:	4b2c      	ldr	r3, [pc, #176]	; (8009fdc <searchD+0x1c0>)
 8009f2a:	5c9b      	ldrb	r3, [r3, r2]
 8009f2c:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d009      	beq.n	8009f48 <searchD+0x12c>
 8009f34:	4b28      	ldr	r3, [pc, #160]	; (8009fd8 <searchD+0x1bc>)
 8009f36:	781b      	ldrb	r3, [r3, #0]
 8009f38:	2b01      	cmp	r3, #1
 8009f3a:	d105      	bne.n	8009f48 <searchD+0x12c>
						one_sectionD();
 8009f3c:	f7fb fac2 	bl	80054c4 <one_sectionD>
						H_accel_flag = 0;
 8009f40:	4b25      	ldr	r3, [pc, #148]	; (8009fd8 <searchD+0x1bc>)
 8009f42:	2200      	movs	r2, #0
 8009f44:	701a      	strb	r2, [r3, #0]
 8009f46:	e002      	b.n	8009f4e <searchD+0x132>
					}else{
						one_sectionU();
 8009f48:	f7fb fae4 	bl	8005514 <one_sectionU>
					if(((route[r_cnt-1] & route[r_cnt]) == 0x88) && (route[r_cnt] != 0xff) && (H_accel_flag == 0)){
 8009f4c:	e003      	b.n	8009f56 <searchD+0x13a>
 8009f4e:	e002      	b.n	8009f56 <searchD+0x13a>
					}
				}else{
					one_sectionU();
 8009f50:	f7fb fae0 	bl	8005514 <one_sectionU>
				}
				break;
 8009f54:	e00d      	b.n	8009f72 <searchD+0x156>
 8009f56:	e00c      	b.n	8009f72 <searchD+0x156>
			//----a----
			case 0x44:
				slalom_R90();
 8009f58:	f7fb fd4c 	bl	80059f4 <slalom_R90>

				break;
 8009f5c:	e009      	b.n	8009f72 <searchD+0x156>
			//----180----
			case 0x22:
				half_sectionD();
 8009f5e:	f7fb fa19 	bl	8005394 <half_sectionD>
				rotate_180();
 8009f62:	f7fb fc81 	bl	8005868 <rotate_180>
/*				if(wall_info & 0x88){
					set_position2(0);
				}
*/				half_sectionA();
 8009f66:	f7fb f9fb 	bl	8005360 <half_sectionA>
				break;
 8009f6a:	e002      	b.n	8009f72 <searchD+0x156>
			//----a----
			case 0x11:
				slalom_L90();
 8009f6c:	f7fb fe2c 	bl	8005bc8 <slalom_L90>
				break;
 8009f70:	bf00      	nop
		}
		adv_pos();
 8009f72:	f000 f9c1 	bl	800a2f8 <adv_pos>
		if(MF.FLAG.SCND == 0)conf_route();
 8009f76:	4b15      	ldr	r3, [pc, #84]	; (8009fcc <searchD+0x1b0>)
 8009f78:	881b      	ldrh	r3, [r3, #0]
 8009f7a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009f7e:	b2db      	uxtb	r3, r3
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d101      	bne.n	8009f88 <searchD+0x16c>
 8009f84:	f000 f9f2 	bl	800a36c <conf_route>

	}while((mouse.x != goal_x) || (mouse.y != goal_y));
 8009f88:	4b15      	ldr	r3, [pc, #84]	; (8009fe0 <searchD+0x1c4>)
 8009f8a:	781b      	ldrb	r3, [r3, #0]
 8009f8c:	b2da      	uxtb	r2, r3
 8009f8e:	4b15      	ldr	r3, [pc, #84]	; (8009fe4 <searchD+0x1c8>)
 8009f90:	781b      	ldrb	r3, [r3, #0]
 8009f92:	429a      	cmp	r2, r3
 8009f94:	d184      	bne.n	8009ea0 <searchD+0x84>
 8009f96:	4b12      	ldr	r3, [pc, #72]	; (8009fe0 <searchD+0x1c4>)
 8009f98:	785b      	ldrb	r3, [r3, #1]
 8009f9a:	b2da      	uxtb	r2, r3
 8009f9c:	4b12      	ldr	r3, [pc, #72]	; (8009fe8 <searchD+0x1cc>)
 8009f9e:	781b      	ldrb	r3, [r3, #0]
 8009fa0:	429a      	cmp	r2, r3
 8009fa2:	f47f af7d 	bne.w	8009ea0 <searchD+0x84>

	half_sectionD();
 8009fa6:	f7fb f9f5 	bl	8005394 <half_sectionD>

	HAL_Delay(2000);
 8009faa:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009fae:	f7f7 f80d 	bl	8000fcc <HAL_Delay>
	rotate_180();											//180
 8009fb2:	f7fb fc59 	bl	8005868 <rotate_180>

	if(!MF.FLAG.SCND){
 8009fb6:	4b05      	ldr	r3, [pc, #20]	; (8009fcc <searchD+0x1b0>)
 8009fb8:	881b      	ldrh	r3, [r3, #0]
 8009fba:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009fbe:	b2db      	uxtb	r3, r3
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d101      	bne.n	8009fc8 <searchD+0x1ac>
		store_map_in_eeprom();
 8009fc4:	f001 fb40 	bl	800b648 <store_map_in_eeprom>
	}
}
 8009fc8:	bf00      	nop
 8009fca:	bd80      	pop	{r7, pc}
 8009fcc:	20000ee4 	.word	0x20000ee4
 8009fd0:	20000344 	.word	0x20000344
 8009fd4:	20000f0c 	.word	0x20000f0c
 8009fd8:	20000345 	.word	0x20000345
 8009fdc:	20000bd4 	.word	0x20000bd4
 8009fe0:	20000b8c 	.word	0x20000b8c
 8009fe4:	20000b2d 	.word	0x20000b2d
 8009fe8:	20000ac8 	.word	0x20000ac8

08009fec <searchD2>:
//searchD2
//a+goal
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void searchD2(){
 8009fec:	b580      	push	{r7, lr}
 8009fee:	af00      	add	r7, sp, #0

	if(MF.FLAG.SCND){
 8009ff0:	4b6a      	ldr	r3, [pc, #424]	; (800a19c <searchD2+0x1b0>)
 8009ff2:	881b      	ldrh	r3, [r3, #0]
 8009ff4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009ff8:	b2db      	uxtb	r3, r3
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d001      	beq.n	800a002 <searchD2+0x16>
		load_map_from_eeprom();
 8009ffe:	f001 fb5d 	bl	800b6bc <load_map_from_eeprom>
	}

	//====a====
	if(MF.FLAG.SCND == 0)get_wall_info();										//a, 
 800a002:	4b66      	ldr	r3, [pc, #408]	; (800a19c <searchD2+0x1b0>)
 800a004:	881b      	ldrh	r3, [r3, #0]
 800a006:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800a00a:	b2db      	uxtb	r3, r3
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d101      	bne.n	800a014 <searchD2+0x28>
 800a010:	f001 fbcc 	bl	800b7ac <get_wall_info>
	if(MF.FLAG.SCND == 0)wall_info &= ~0x88;										//a
 800a014:	4b61      	ldr	r3, [pc, #388]	; (800a19c <searchD2+0x1b0>)
 800a016:	881b      	ldrh	r3, [r3, #0]
 800a018:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800a01c:	b2db      	uxtb	r3, r3
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d106      	bne.n	800a030 <searchD2+0x44>
 800a022:	4b5f      	ldr	r3, [pc, #380]	; (800a1a0 <searchD2+0x1b4>)
 800a024:	781b      	ldrb	r3, [r3, #0]
 800a026:	f003 0377 	and.w	r3, r3, #119	; 0x77
 800a02a:	b2da      	uxtb	r2, r3
 800a02c:	4b5c      	ldr	r3, [pc, #368]	; (800a1a0 <searchD2+0x1b4>)
 800a02e:	701a      	strb	r2, [r3, #0]
	if(MF.FLAG.SCND == 0)write_map();											//a
 800a030:	4b5a      	ldr	r3, [pc, #360]	; (800a19c <searchD2+0x1b0>)
 800a032:	881b      	ldrh	r3, [r3, #0]
 800a034:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800a038:	b2db      	uxtb	r3, r3
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d101      	bne.n	800a042 <searchD2+0x56>
 800a03e:	f000 fa1f 	bl	800a480 <write_map>

	//====a====
	start_sectionA2();
 800a042:	f7fb f9b7 	bl	80053b4 <start_sectionA2>
	adv_pos();
 800a046:	f000 f957 	bl	800a2f8 <adv_pos>

	//====a====
	if(MF.FLAG.SCND == 0)write_map();											//a
 800a04a:	4b54      	ldr	r3, [pc, #336]	; (800a19c <searchD2+0x1b0>)
 800a04c:	881b      	ldrh	r3, [r3, #0]
 800a04e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800a052:	b2db      	uxtb	r3, r3
 800a054:	2b00      	cmp	r3, #0
 800a056:	d101      	bne.n	800a05c <searchD2+0x70>
 800a058:	f000 fa12 	bl	800a480 <write_map>
	r_cnt = 0;												//a
 800a05c:	4b51      	ldr	r3, [pc, #324]	; (800a1a4 <searchD2+0x1b8>)
 800a05e:	2200      	movs	r2, #0
 800a060:	701a      	strb	r2, [r3, #0]
	make_smap();											//a
 800a062:	f000 fb7b 	bl	800a75c <make_smap>
	make_route();											//aroute
 800a066:	f000 feb1 	bl	800adcc <make_route>

	H_accel_flag = 0;
 800a06a:	4b4f      	ldr	r3, [pc, #316]	; (800a1a8 <searchD2+0x1bc>)
 800a06c:	2200      	movs	r2, #0
 800a06e:	701a      	strb	r2, [r3, #0]

	//====a====
	do{
		//----a----
		switch(route[r_cnt++]){								//route
 800a070:	4b4c      	ldr	r3, [pc, #304]	; (800a1a4 <searchD2+0x1b8>)
 800a072:	781b      	ldrb	r3, [r3, #0]
 800a074:	1c5a      	adds	r2, r3, #1
 800a076:	b2d1      	uxtb	r1, r2
 800a078:	4a4a      	ldr	r2, [pc, #296]	; (800a1a4 <searchD2+0x1b8>)
 800a07a:	7011      	strb	r1, [r2, #0]
 800a07c:	461a      	mov	r2, r3
 800a07e:	4b4b      	ldr	r3, [pc, #300]	; (800a1ac <searchD2+0x1c0>)
 800a080:	5c9b      	ldrb	r3, [r3, r2]
 800a082:	2b22      	cmp	r3, #34	; 0x22
 800a084:	d053      	beq.n	800a12e <searchD2+0x142>
 800a086:	2b22      	cmp	r3, #34	; 0x22
 800a088:	dc02      	bgt.n	800a090 <searchD2+0xa4>
 800a08a:	2b11      	cmp	r3, #17
 800a08c:	d056      	beq.n	800a13c <searchD2+0x150>
 800a08e:	e058      	b.n	800a142 <searchD2+0x156>
 800a090:	2b44      	cmp	r3, #68	; 0x44
 800a092:	d049      	beq.n	800a128 <searchD2+0x13c>
 800a094:	2b88      	cmp	r3, #136	; 0x88
 800a096:	d154      	bne.n	800a142 <searchD2+0x156>
			//----a----
			case 0x88:
				if(MF.FLAG.SCND == 1 && MF.FLAG.ACCL2 == 1){
 800a098:	4b40      	ldr	r3, [pc, #256]	; (800a19c <searchD2+0x1b0>)
 800a09a:	881b      	ldrh	r3, [r3, #0]
 800a09c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800a0a0:	b2db      	uxtb	r3, r3
 800a0a2:	2b01      	cmp	r3, #1
 800a0a4:	d13c      	bne.n	800a120 <searchD2+0x134>
 800a0a6:	4b3d      	ldr	r3, [pc, #244]	; (800a19c <searchD2+0x1b0>)
 800a0a8:	881b      	ldrh	r3, [r3, #0]
 800a0aa:	f3c3 2340 	ubfx	r3, r3, #9, #1
 800a0ae:	b2db      	uxtb	r3, r3
 800a0b0:	2b01      	cmp	r3, #1
 800a0b2:	d135      	bne.n	800a120 <searchD2+0x134>
					if(((route[r_cnt-1] & route[r_cnt]) == 0x88) && (route[r_cnt] != 0xff) && (H_accel_flag == 0)){
 800a0b4:	4b3b      	ldr	r3, [pc, #236]	; (800a1a4 <searchD2+0x1b8>)
 800a0b6:	781b      	ldrb	r3, [r3, #0]
 800a0b8:	3b01      	subs	r3, #1
 800a0ba:	4a3c      	ldr	r2, [pc, #240]	; (800a1ac <searchD2+0x1c0>)
 800a0bc:	5cd2      	ldrb	r2, [r2, r3]
 800a0be:	4b39      	ldr	r3, [pc, #228]	; (800a1a4 <searchD2+0x1b8>)
 800a0c0:	781b      	ldrb	r3, [r3, #0]
 800a0c2:	4619      	mov	r1, r3
 800a0c4:	4b39      	ldr	r3, [pc, #228]	; (800a1ac <searchD2+0x1c0>)
 800a0c6:	5c5b      	ldrb	r3, [r3, r1]
 800a0c8:	4013      	ands	r3, r2
 800a0ca:	b2db      	uxtb	r3, r3
 800a0cc:	2b88      	cmp	r3, #136	; 0x88
 800a0ce:	d110      	bne.n	800a0f2 <searchD2+0x106>
 800a0d0:	4b34      	ldr	r3, [pc, #208]	; (800a1a4 <searchD2+0x1b8>)
 800a0d2:	781b      	ldrb	r3, [r3, #0]
 800a0d4:	461a      	mov	r2, r3
 800a0d6:	4b35      	ldr	r3, [pc, #212]	; (800a1ac <searchD2+0x1c0>)
 800a0d8:	5c9b      	ldrb	r3, [r3, r2]
 800a0da:	2bff      	cmp	r3, #255	; 0xff
 800a0dc:	d009      	beq.n	800a0f2 <searchD2+0x106>
 800a0de:	4b32      	ldr	r3, [pc, #200]	; (800a1a8 <searchD2+0x1bc>)
 800a0e0:	781b      	ldrb	r3, [r3, #0]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d105      	bne.n	800a0f2 <searchD2+0x106>
						one_sectionA();
 800a0e6:	f7fb f9c7 	bl	8005478 <one_sectionA>
						H_accel_flag = 1;
 800a0ea:	4b2f      	ldr	r3, [pc, #188]	; (800a1a8 <searchD2+0x1bc>)
 800a0ec:	2201      	movs	r2, #1
 800a0ee:	701a      	strb	r2, [r3, #0]
 800a0f0:	e015      	b.n	800a11e <searchD2+0x132>
					}
					else if((route[r_cnt] & 0x55) && (H_accel_flag == 1)){
 800a0f2:	4b2c      	ldr	r3, [pc, #176]	; (800a1a4 <searchD2+0x1b8>)
 800a0f4:	781b      	ldrb	r3, [r3, #0]
 800a0f6:	461a      	mov	r2, r3
 800a0f8:	4b2c      	ldr	r3, [pc, #176]	; (800a1ac <searchD2+0x1c0>)
 800a0fa:	5c9b      	ldrb	r3, [r3, r2]
 800a0fc:	f003 0355 	and.w	r3, r3, #85	; 0x55
 800a100:	2b00      	cmp	r3, #0
 800a102:	d009      	beq.n	800a118 <searchD2+0x12c>
 800a104:	4b28      	ldr	r3, [pc, #160]	; (800a1a8 <searchD2+0x1bc>)
 800a106:	781b      	ldrb	r3, [r3, #0]
 800a108:	2b01      	cmp	r3, #1
 800a10a:	d105      	bne.n	800a118 <searchD2+0x12c>
						one_sectionD();
 800a10c:	f7fb f9da 	bl	80054c4 <one_sectionD>
						H_accel_flag = 0;
 800a110:	4b25      	ldr	r3, [pc, #148]	; (800a1a8 <searchD2+0x1bc>)
 800a112:	2200      	movs	r2, #0
 800a114:	701a      	strb	r2, [r3, #0]
 800a116:	e002      	b.n	800a11e <searchD2+0x132>
					}else{
						one_sectionU();
 800a118:	f7fb f9fc 	bl	8005514 <one_sectionU>
					if(((route[r_cnt-1] & route[r_cnt]) == 0x88) && (route[r_cnt] != 0xff) && (H_accel_flag == 0)){
 800a11c:	e003      	b.n	800a126 <searchD2+0x13a>
 800a11e:	e002      	b.n	800a126 <searchD2+0x13a>
					}
				}else{
					one_sectionU();
 800a120:	f7fb f9f8 	bl	8005514 <one_sectionU>
				}
				break;
 800a124:	e00d      	b.n	800a142 <searchD2+0x156>
 800a126:	e00c      	b.n	800a142 <searchD2+0x156>
			//----a----
			case 0x44:
				slalom_R902();
 800a128:	f7fb fe38 	bl	8005d9c <slalom_R902>

				break;
 800a12c:	e009      	b.n	800a142 <searchD2+0x156>
			//----180----
			case 0x22:
				half_sectionD2();
 800a12e:	f7fb f989 	bl	8005444 <half_sectionD2>
				rotate_180();
 800a132:	f7fb fb99 	bl	8005868 <rotate_180>
/*				if(wall_info & 0x88){
					set_position2(0);
				}
*/				half_sectionA2();
 800a136:	f7fb f969 	bl	800540c <half_sectionA2>
				break;
 800a13a:	e002      	b.n	800a142 <searchD2+0x156>
			//----a----
			case 0x11:
				slalom_L902();
 800a13c:	f7fb fef8 	bl	8005f30 <slalom_L902>
				break;
 800a140:	bf00      	nop
		}
		adv_pos();
 800a142:	f000 f8d9 	bl	800a2f8 <adv_pos>
		if(MF.FLAG.SCND == 0)conf_route();
 800a146:	4b15      	ldr	r3, [pc, #84]	; (800a19c <searchD2+0x1b0>)
 800a148:	881b      	ldrh	r3, [r3, #0]
 800a14a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800a14e:	b2db      	uxtb	r3, r3
 800a150:	2b00      	cmp	r3, #0
 800a152:	d101      	bne.n	800a158 <searchD2+0x16c>
 800a154:	f000 f90a 	bl	800a36c <conf_route>

	}while((mouse.x != goal_x) || (mouse.y != goal_y));
 800a158:	4b15      	ldr	r3, [pc, #84]	; (800a1b0 <searchD2+0x1c4>)
 800a15a:	781b      	ldrb	r3, [r3, #0]
 800a15c:	b2da      	uxtb	r2, r3
 800a15e:	4b15      	ldr	r3, [pc, #84]	; (800a1b4 <searchD2+0x1c8>)
 800a160:	781b      	ldrb	r3, [r3, #0]
 800a162:	429a      	cmp	r2, r3
 800a164:	d184      	bne.n	800a070 <searchD2+0x84>
 800a166:	4b12      	ldr	r3, [pc, #72]	; (800a1b0 <searchD2+0x1c4>)
 800a168:	785b      	ldrb	r3, [r3, #1]
 800a16a:	b2da      	uxtb	r2, r3
 800a16c:	4b12      	ldr	r3, [pc, #72]	; (800a1b8 <searchD2+0x1cc>)
 800a16e:	781b      	ldrb	r3, [r3, #0]
 800a170:	429a      	cmp	r2, r3
 800a172:	f47f af7d 	bne.w	800a070 <searchD2+0x84>

	half_sectionD2();
 800a176:	f7fb f965 	bl	8005444 <half_sectionD2>

	HAL_Delay(2000);
 800a17a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800a17e:	f7f6 ff25 	bl	8000fcc <HAL_Delay>
	rotate_180();											//180
 800a182:	f7fb fb71 	bl	8005868 <rotate_180>

	if(!MF.FLAG.SCND){
 800a186:	4b05      	ldr	r3, [pc, #20]	; (800a19c <searchD2+0x1b0>)
 800a188:	881b      	ldrh	r3, [r3, #0]
 800a18a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800a18e:	b2db      	uxtb	r3, r3
 800a190:	2b00      	cmp	r3, #0
 800a192:	d101      	bne.n	800a198 <searchD2+0x1ac>
		store_map_in_eeprom();
 800a194:	f001 fa58 	bl	800b648 <store_map_in_eeprom>
	}
}
 800a198:	bf00      	nop
 800a19a:	bd80      	pop	{r7, pc}
 800a19c:	20000ee4 	.word	0x20000ee4
 800a1a0:	20000344 	.word	0x20000344
 800a1a4:	20000f0c 	.word	0x20000f0c
 800a1a8:	20000345 	.word	0x20000345
 800a1ac:	20000bd4 	.word	0x20000bd4
 800a1b0:	20000b8c 	.word	0x20000b8c
 800a1b4:	20000b2d 	.word	0x20000b2d
 800a1b8:	20000ac8 	.word	0x20000ac8

0800a1bc <searchE>:
//searchE
//agoalgoal
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void searchE(){
 800a1bc:	b580      	push	{r7, lr}
 800a1be:	b082      	sub	sp, #8
 800a1c0:	af00      	add	r7, sp, #0

	int i = 0;
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	607b      	str	r3, [r7, #4]
	int j = 0;
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	603b      	str	r3, [r7, #0]
	do {
		if(i == 0){
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d111      	bne.n	800a1f4 <searchE+0x38>
			//====a====
			half_sectionA();
 800a1d0:	f7fb f8c6 	bl	8005360 <half_sectionA>
			adv_pos();
 800a1d4:	f000 f890 	bl	800a2f8 <adv_pos>
			write_map();														//
 800a1d8:	f000 f952 	bl	800a480 <write_map>

			//====a====
			m_step = r_cnt = 0;													//
 800a1dc:	4b3e      	ldr	r3, [pc, #248]	; (800a2d8 <searchE+0x11c>)
 800a1de:	2200      	movs	r2, #0
 800a1e0:	701a      	strb	r2, [r3, #0]
 800a1e2:	4b3e      	ldr	r3, [pc, #248]	; (800a2dc <searchE+0x120>)
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	801a      	strh	r2, [r3, #0]
			find_pregoal();														//goal
 800a1e8:	f000 ff1e 	bl	800b028 <find_pregoal>
			make_smap2();
 800a1ec:	f001 f908 	bl	800b400 <make_smap2>
			make_route();														//(route)
 800a1f0:	f000 fdec 	bl	800adcc <make_route>
		}

		//====a====
		do {
			//----a----
			switch (route[r_cnt++]) {										//route
 800a1f4:	4b38      	ldr	r3, [pc, #224]	; (800a2d8 <searchE+0x11c>)
 800a1f6:	781b      	ldrb	r3, [r3, #0]
 800a1f8:	1c5a      	adds	r2, r3, #1
 800a1fa:	b2d1      	uxtb	r1, r2
 800a1fc:	4a36      	ldr	r2, [pc, #216]	; (800a2d8 <searchE+0x11c>)
 800a1fe:	7011      	strb	r1, [r2, #0]
 800a200:	461a      	mov	r2, r3
 800a202:	4b37      	ldr	r3, [pc, #220]	; (800a2e0 <searchE+0x124>)
 800a204:	5c9b      	ldrb	r3, [r3, r2]
 800a206:	2b22      	cmp	r3, #34	; 0x22
 800a208:	d00e      	beq.n	800a228 <searchE+0x6c>
 800a20a:	2b22      	cmp	r3, #34	; 0x22
 800a20c:	dc02      	bgt.n	800a214 <searchE+0x58>
 800a20e:	2b11      	cmp	r3, #17
 800a210:	d011      	beq.n	800a236 <searchE+0x7a>
 800a212:	e013      	b.n	800a23c <searchE+0x80>
 800a214:	2b44      	cmp	r3, #68	; 0x44
 800a216:	d004      	beq.n	800a222 <searchE+0x66>
 800a218:	2b88      	cmp	r3, #136	; 0x88
 800a21a:	d10f      	bne.n	800a23c <searchE+0x80>
				//----a----
			case 0x88:
				one_sectionU();
 800a21c:	f7fb f97a 	bl	8005514 <one_sectionU>
				break;
 800a220:	e00c      	b.n	800a23c <searchE+0x80>
				//----a----
			case 0x44:
				slalom_R90();
 800a222:	f7fb fbe7 	bl	80059f4 <slalom_R90>
				break;
 800a226:	e009      	b.n	800a23c <searchE+0x80>
				//----180----
			case 0x22:
				half_sectionD();
 800a228:	f7fb f8b4 	bl	8005394 <half_sectionD>
				rotate_180();
 800a22c:	f7fb fb1c 	bl	8005868 <rotate_180>
/*				if(wall_info & 0x88){
					set_position2(0);
				}
*/				half_sectionA();
 800a230:	f7fb f896 	bl	8005360 <half_sectionA>
				break;
 800a234:	e002      	b.n	800a23c <searchE+0x80>
				//----a----
			case 0x11:
				slalom_L90();
 800a236:	f7fb fcc7 	bl	8005bc8 <slalom_L90>
				break;
 800a23a:	bf00      	nop
			}
			adv_pos();														//a
 800a23c:	f000 f85c 	bl	800a2f8 <adv_pos>
			j++;
 800a240:	683b      	ldr	r3, [r7, #0]
 800a242:	3301      	adds	r3, #1
 800a244:	603b      	str	r3, [r7, #0]
			if (j > 150) break;												//a250
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	2b96      	cmp	r3, #150	; 0x96
 800a24a:	dc0e      	bgt.n	800a26a <searchE+0xae>

		} while ((mouse.x != pregoal_x) || (mouse.y != pregoal_y));			//agoal
 800a24c:	4b25      	ldr	r3, [pc, #148]	; (800a2e4 <searchE+0x128>)
 800a24e:	781b      	ldrb	r3, [r3, #0]
 800a250:	b2da      	uxtb	r2, r3
 800a252:	4b25      	ldr	r3, [pc, #148]	; (800a2e8 <searchE+0x12c>)
 800a254:	781b      	ldrb	r3, [r3, #0]
 800a256:	429a      	cmp	r2, r3
 800a258:	d1cc      	bne.n	800a1f4 <searchE+0x38>
 800a25a:	4b22      	ldr	r3, [pc, #136]	; (800a2e4 <searchE+0x128>)
 800a25c:	785b      	ldrb	r3, [r3, #1]
 800a25e:	b2da      	uxtb	r2, r3
 800a260:	4b22      	ldr	r3, [pc, #136]	; (800a2ec <searchE+0x130>)
 800a262:	781b      	ldrb	r3, [r3, #0]
 800a264:	429a      	cmp	r2, r3
 800a266:	d1c5      	bne.n	800a1f4 <searchE+0x38>
 800a268:	e000      	b.n	800a26c <searchE+0xb0>
			if (j > 150) break;												//a250
 800a26a:	bf00      	nop

		get_wall_info();													//a, 
 800a26c:	f001 fa9e 	bl	800b7ac <get_wall_info>
		write_map();														//a
 800a270:	f000 f906 	bl	800a480 <write_map>
		//printf("get pregoal, x = %d, y = %d\n", mouse.x, mouse.y);

		//====a====
		m_step = r_cnt = 0;													//a
 800a274:	4b18      	ldr	r3, [pc, #96]	; (800a2d8 <searchE+0x11c>)
 800a276:	2200      	movs	r2, #0
 800a278:	701a      	strb	r2, [r3, #0]
 800a27a:	4b18      	ldr	r3, [pc, #96]	; (800a2dc <searchE+0x120>)
 800a27c:	2200      	movs	r2, #0
 800a27e:	801a      	strh	r2, [r3, #0]

		find_pregoal();														//agoal
 800a280:	f000 fed2 	bl	800b028 <find_pregoal>
		if (allmap_comp_flag) {
 800a284:	4b1a      	ldr	r3, [pc, #104]	; (800a2f0 <searchE+0x134>)
 800a286:	781b      	ldrb	r3, [r3, #0]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d002      	beq.n	800a292 <searchE+0xd6>
			//printf("get allmap_comp_flag\n");
			half_sectionD();
 800a28c:	f7fb f882 	bl	8005394 <half_sectionD>
			break;
 800a290:	e00e      	b.n	800a2b0 <searchE+0xf4>
		}
		make_smap2();
 800a292:	f001 f8b5 	bl	800b400 <make_smap2>
		make_route();														//a(route)
 800a296:	f000 fd99 	bl	800adcc <make_route>

		if (j > 150) {
 800a29a:	683b      	ldr	r3, [r7, #0]
 800a29c:	2b96      	cmp	r3, #150	; 0x96
 800a29e:	dc06      	bgt.n	800a2ae <searchE+0xf2>
			//printf("j = %d\n", j);
			break;															//a250
		}
		i++;
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	3301      	adds	r3, #1
 800a2a4:	607b      	str	r3, [r7, #4]
		//printf("i = %d\n", i);

	} while (i < 150);														//agoal130
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	2b95      	cmp	r3, #149	; 0x95
 800a2aa:	dd8e      	ble.n	800a1ca <searchE+0xe>
 800a2ac:	e000      	b.n	800a2b0 <searchE+0xf4>
			break;															//a250
 800a2ae:	bf00      	nop
	//printf("i = %d\n", i);
	//printf("fin\n");

	HAL_Delay(2000);
 800a2b0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800a2b4:	f7f6 fe8a 	bl	8000fcc <HAL_Delay>
	rotate_180();											//180
 800a2b8:	f7fb fad6 	bl	8005868 <rotate_180>

	if(!MF.FLAG.SCND){
 800a2bc:	4b0d      	ldr	r3, [pc, #52]	; (800a2f4 <searchE+0x138>)
 800a2be:	881b      	ldrh	r3, [r3, #0]
 800a2c0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800a2c4:	b2db      	uxtb	r3, r3
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d101      	bne.n	800a2ce <searchE+0x112>
		store_map_in_eeprom();
 800a2ca:	f001 f9bd 	bl	800b648 <store_map_in_eeprom>
	}
}
 800a2ce:	bf00      	nop
 800a2d0:	3708      	adds	r7, #8
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	bd80      	pop	{r7, pc}
 800a2d6:	bf00      	nop
 800a2d8:	20000f0c 	.word	0x20000f0c
 800a2dc:	200003ca 	.word	0x200003ca
 800a2e0:	20000bd4 	.word	0x20000bd4
 800a2e4:	20000b8c 	.word	0x20000b8c
 800a2e8:	20000cdc 	.word	0x20000cdc
 800a2ec:	20000efc 	.word	0x20000efc
 800a2f0:	20000b2c 	.word	0x20000b2c
 800a2f4:	20000ee4 	.word	0x20000ee4

0800a2f8 <adv_pos>:
//adv_pos
//a
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void adv_pos(){
 800a2f8:	b480      	push	{r7}
 800a2fa:	af00      	add	r7, sp, #0

	switch(mouse.dir){										//a
 800a2fc:	4b1a      	ldr	r3, [pc, #104]	; (800a368 <adv_pos+0x70>)
 800a2fe:	789b      	ldrb	r3, [r3, #2]
 800a300:	b2db      	uxtb	r3, r3
 800a302:	2b03      	cmp	r3, #3
 800a304:	d82a      	bhi.n	800a35c <adv_pos+0x64>
 800a306:	a201      	add	r2, pc, #4	; (adr r2, 800a30c <adv_pos+0x14>)
 800a308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a30c:	0800a31d 	.word	0x0800a31d
 800a310:	0800a32d 	.word	0x0800a32d
 800a314:	0800a33d 	.word	0x0800a33d
 800a318:	0800a34d 	.word	0x0800a34d
	case 0x00:												//a
		mouse.y++;											//Y
 800a31c:	4b12      	ldr	r3, [pc, #72]	; (800a368 <adv_pos+0x70>)
 800a31e:	785b      	ldrb	r3, [r3, #1]
 800a320:	b2db      	uxtb	r3, r3
 800a322:	3301      	adds	r3, #1
 800a324:	b2da      	uxtb	r2, r3
 800a326:	4b10      	ldr	r3, [pc, #64]	; (800a368 <adv_pos+0x70>)
 800a328:	705a      	strb	r2, [r3, #1]
		break;
 800a32a:	e017      	b.n	800a35c <adv_pos+0x64>
	case 0x01:												//a
		mouse.x++;											//X
 800a32c:	4b0e      	ldr	r3, [pc, #56]	; (800a368 <adv_pos+0x70>)
 800a32e:	781b      	ldrb	r3, [r3, #0]
 800a330:	b2db      	uxtb	r3, r3
 800a332:	3301      	adds	r3, #1
 800a334:	b2da      	uxtb	r2, r3
 800a336:	4b0c      	ldr	r3, [pc, #48]	; (800a368 <adv_pos+0x70>)
 800a338:	701a      	strb	r2, [r3, #0]
		break;
 800a33a:	e00f      	b.n	800a35c <adv_pos+0x64>
	case 0x02:												//a
		mouse.y--;											//Y
 800a33c:	4b0a      	ldr	r3, [pc, #40]	; (800a368 <adv_pos+0x70>)
 800a33e:	785b      	ldrb	r3, [r3, #1]
 800a340:	b2db      	uxtb	r3, r3
 800a342:	3b01      	subs	r3, #1
 800a344:	b2da      	uxtb	r2, r3
 800a346:	4b08      	ldr	r3, [pc, #32]	; (800a368 <adv_pos+0x70>)
 800a348:	705a      	strb	r2, [r3, #1]
		break;
 800a34a:	e007      	b.n	800a35c <adv_pos+0x64>
	case 0x03:												//a
		mouse.x--;											//X
 800a34c:	4b06      	ldr	r3, [pc, #24]	; (800a368 <adv_pos+0x70>)
 800a34e:	781b      	ldrb	r3, [r3, #0]
 800a350:	b2db      	uxtb	r3, r3
 800a352:	3b01      	subs	r3, #1
 800a354:	b2da      	uxtb	r2, r3
 800a356:	4b04      	ldr	r3, [pc, #16]	; (800a368 <adv_pos+0x70>)
 800a358:	701a      	strb	r2, [r3, #0]
		break;
 800a35a:	bf00      	nop
	}
}
 800a35c:	bf00      	nop
 800a35e:	46bd      	mov	sp, r7
 800a360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a364:	4770      	bx	lr
 800a366:	bf00      	nop
 800a368:	20000b8c 	.word	0x20000b8c

0800a36c <conf_route>:
//conf_route
//a
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void conf_route(){
 800a36c:	b580      	push	{r7, lr}
 800a36e:	af00      	add	r7, sp, #0

	//----a----
	write_map();
 800a370:	f000 f886 	bl	800a480 <write_map>

	//----a----
	if(wall_info & route[r_cnt]){
 800a374:	4b09      	ldr	r3, [pc, #36]	; (800a39c <conf_route+0x30>)
 800a376:	781b      	ldrb	r3, [r3, #0]
 800a378:	461a      	mov	r2, r3
 800a37a:	4b09      	ldr	r3, [pc, #36]	; (800a3a0 <conf_route+0x34>)
 800a37c:	5c9a      	ldrb	r2, [r3, r2]
 800a37e:	4b09      	ldr	r3, [pc, #36]	; (800a3a4 <conf_route+0x38>)
 800a380:	781b      	ldrb	r3, [r3, #0]
 800a382:	4013      	ands	r3, r2
 800a384:	b2db      	uxtb	r3, r3
 800a386:	2b00      	cmp	r3, #0
 800a388:	d006      	beq.n	800a398 <conf_route+0x2c>
		make_smap();										//a
 800a38a:	f000 f9e7 	bl	800a75c <make_smap>
		make_route();										//a
 800a38e:	f000 fd1d 	bl	800adcc <make_route>
		r_cnt = 0;											//a0
 800a392:	4b02      	ldr	r3, [pc, #8]	; (800a39c <conf_route+0x30>)
 800a394:	2200      	movs	r2, #0
 800a396:	701a      	strb	r2, [r3, #0]
	}
}
 800a398:	bf00      	nop
 800a39a:	bd80      	pop	{r7, pc}
 800a39c:	20000f0c 	.word	0x20000f0c
 800a3a0:	20000bd4 	.word	0x20000bd4
 800a3a4:	20000344 	.word	0x20000344

0800a3a8 <map_Init>:
//map_Init
//amap[][]
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void map_Init(){
 800a3a8:	b480      	push	{r7}
 800a3aa:	b083      	sub	sp, #12
 800a3ac:	af00      	add	r7, sp, #0
	//====a====
	uint8_t x, y;											//for

	//====a====
	//a
	for(y = 0; y <= 15; y++){								//aY
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	71bb      	strb	r3, [r7, #6]
 800a3b2:	e013      	b.n	800a3dc <map_Init+0x34>
		for(x = 0; x <= 15; x++){							//aX
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	71fb      	strb	r3, [r7, #7]
 800a3b8:	e00a      	b.n	800a3d0 <map_Init+0x28>
			map[y][x] = 0xf0;								//a4241
 800a3ba:	79ba      	ldrb	r2, [r7, #6]
 800a3bc:	79fb      	ldrb	r3, [r7, #7]
 800a3be:	492f      	ldr	r1, [pc, #188]	; (800a47c <map_Init+0xd4>)
 800a3c0:	0112      	lsls	r2, r2, #4
 800a3c2:	440a      	add	r2, r1
 800a3c4:	4413      	add	r3, r2
 800a3c6:	22f0      	movs	r2, #240	; 0xf0
 800a3c8:	701a      	strb	r2, [r3, #0]
		for(x = 0; x <= 15; x++){							//aX
 800a3ca:	79fb      	ldrb	r3, [r7, #7]
 800a3cc:	3301      	adds	r3, #1
 800a3ce:	71fb      	strb	r3, [r7, #7]
 800a3d0:	79fb      	ldrb	r3, [r7, #7]
 800a3d2:	2b0f      	cmp	r3, #15
 800a3d4:	d9f1      	bls.n	800a3ba <map_Init+0x12>
	for(y = 0; y <= 15; y++){								//aY
 800a3d6:	79bb      	ldrb	r3, [r7, #6]
 800a3d8:	3301      	adds	r3, #1
 800a3da:	71bb      	strb	r3, [r7, #6]
 800a3dc:	79bb      	ldrb	r3, [r7, #6]
 800a3de:	2b0f      	cmp	r3, #15
 800a3e0:	d9e8      	bls.n	800a3b4 <map_Init+0xc>
		}
	}

	//a
	for(y = 0; y <= 15; y++){								//aY
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	71bb      	strb	r3, [r7, #6]
 800a3e6:	e020      	b.n	800a42a <map_Init+0x82>
		map[y][0] |= 0xf1;									//a
 800a3e8:	79bb      	ldrb	r3, [r7, #6]
 800a3ea:	4a24      	ldr	r2, [pc, #144]	; (800a47c <map_Init+0xd4>)
 800a3ec:	011b      	lsls	r3, r3, #4
 800a3ee:	4413      	add	r3, r2
 800a3f0:	781a      	ldrb	r2, [r3, #0]
 800a3f2:	79bb      	ldrb	r3, [r7, #6]
 800a3f4:	f062 020e 	orn	r2, r2, #14
 800a3f8:	b2d1      	uxtb	r1, r2
 800a3fa:	4a20      	ldr	r2, [pc, #128]	; (800a47c <map_Init+0xd4>)
 800a3fc:	011b      	lsls	r3, r3, #4
 800a3fe:	4413      	add	r3, r2
 800a400:	460a      	mov	r2, r1
 800a402:	701a      	strb	r2, [r3, #0]
		map[y][15] |= 0xf4;									//a
 800a404:	79bb      	ldrb	r3, [r7, #6]
 800a406:	4a1d      	ldr	r2, [pc, #116]	; (800a47c <map_Init+0xd4>)
 800a408:	011b      	lsls	r3, r3, #4
 800a40a:	4413      	add	r3, r2
 800a40c:	330f      	adds	r3, #15
 800a40e:	781a      	ldrb	r2, [r3, #0]
 800a410:	79bb      	ldrb	r3, [r7, #6]
 800a412:	f062 020b 	orn	r2, r2, #11
 800a416:	b2d1      	uxtb	r1, r2
 800a418:	4a18      	ldr	r2, [pc, #96]	; (800a47c <map_Init+0xd4>)
 800a41a:	011b      	lsls	r3, r3, #4
 800a41c:	4413      	add	r3, r2
 800a41e:	330f      	adds	r3, #15
 800a420:	460a      	mov	r2, r1
 800a422:	701a      	strb	r2, [r3, #0]
	for(y = 0; y <= 15; y++){								//aY
 800a424:	79bb      	ldrb	r3, [r7, #6]
 800a426:	3301      	adds	r3, #1
 800a428:	71bb      	strb	r3, [r7, #6]
 800a42a:	79bb      	ldrb	r3, [r7, #6]
 800a42c:	2b0f      	cmp	r3, #15
 800a42e:	d9db      	bls.n	800a3e8 <map_Init+0x40>
	}
	for(x = 0; x <= 15; x++){								//aX
 800a430:	2300      	movs	r3, #0
 800a432:	71fb      	strb	r3, [r7, #7]
 800a434:	e019      	b.n	800a46a <map_Init+0xc2>
		map[0][x] |= 0xf2;									//a
 800a436:	79fb      	ldrb	r3, [r7, #7]
 800a438:	4a10      	ldr	r2, [pc, #64]	; (800a47c <map_Init+0xd4>)
 800a43a:	5cd2      	ldrb	r2, [r2, r3]
 800a43c:	79fb      	ldrb	r3, [r7, #7]
 800a43e:	f062 020d 	orn	r2, r2, #13
 800a442:	b2d1      	uxtb	r1, r2
 800a444:	4a0d      	ldr	r2, [pc, #52]	; (800a47c <map_Init+0xd4>)
 800a446:	54d1      	strb	r1, [r2, r3]
		map[15][x] |= 0xf8;									//a
 800a448:	79fb      	ldrb	r3, [r7, #7]
 800a44a:	4a0c      	ldr	r2, [pc, #48]	; (800a47c <map_Init+0xd4>)
 800a44c:	4413      	add	r3, r2
 800a44e:	f893 20f0 	ldrb.w	r2, [r3, #240]	; 0xf0
 800a452:	79fb      	ldrb	r3, [r7, #7]
 800a454:	f062 0207 	orn	r2, r2, #7
 800a458:	b2d1      	uxtb	r1, r2
 800a45a:	4a08      	ldr	r2, [pc, #32]	; (800a47c <map_Init+0xd4>)
 800a45c:	4413      	add	r3, r2
 800a45e:	460a      	mov	r2, r1
 800a460:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	for(x = 0; x <= 15; x++){								//aX
 800a464:	79fb      	ldrb	r3, [r7, #7]
 800a466:	3301      	adds	r3, #1
 800a468:	71fb      	strb	r3, [r7, #7]
 800a46a:	79fb      	ldrb	r3, [r7, #7]
 800a46c:	2b0f      	cmp	r3, #15
 800a46e:	d9e2      	bls.n	800a436 <map_Init+0x8e>
	}
}
 800a470:	bf00      	nop
 800a472:	370c      	adds	r7, #12
 800a474:	46bd      	mov	sp, r7
 800a476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a47a:	4770      	bx	lr
 800a47c:	2000022c 	.word	0x2000022c

0800a480 <write_map>:
//write_map
//a
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void write_map(){
 800a480:	b490      	push	{r4, r7}
 800a482:	b082      	sub	sp, #8
 800a484:	af00      	add	r7, sp, #0

	//====a====
	uint8_t m_temp;											//a

	//====a====
	m_temp = (wall_info >> mouse.dir) & 0x0f;				//amouse.dir4bit
 800a486:	4b8f      	ldr	r3, [pc, #572]	; (800a6c4 <write_map+0x244>)
 800a488:	781b      	ldrb	r3, [r3, #0]
 800a48a:	461a      	mov	r2, r3
 800a48c:	4b8e      	ldr	r3, [pc, #568]	; (800a6c8 <write_map+0x248>)
 800a48e:	789b      	ldrb	r3, [r3, #2]
 800a490:	b2db      	uxtb	r3, r3
 800a492:	fa42 f303 	asr.w	r3, r2, r3
 800a496:	b2db      	uxtb	r3, r3
 800a498:	f003 030f 	and.w	r3, r3, #15
 800a49c:	71fb      	strb	r3, [r7, #7]
	m_temp |= (m_temp << 4);								//a4bit4bitm_tempNESW
 800a49e:	79fb      	ldrb	r3, [r7, #7]
 800a4a0:	011b      	lsls	r3, r3, #4
 800a4a2:	b25a      	sxtb	r2, r3
 800a4a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a4a8:	4313      	orrs	r3, r2
 800a4aa:	b25b      	sxtb	r3, r3
 800a4ac:	71fb      	strb	r3, [r7, #7]

	//====a====
	map[mouse.y][mouse.x] = m_temp; 						//a
 800a4ae:	4b86      	ldr	r3, [pc, #536]	; (800a6c8 <write_map+0x248>)
 800a4b0:	785b      	ldrb	r3, [r3, #1]
 800a4b2:	b2db      	uxtb	r3, r3
 800a4b4:	4618      	mov	r0, r3
 800a4b6:	4b84      	ldr	r3, [pc, #528]	; (800a6c8 <write_map+0x248>)
 800a4b8:	781b      	ldrb	r3, [r3, #0]
 800a4ba:	b2db      	uxtb	r3, r3
 800a4bc:	4619      	mov	r1, r3
 800a4be:	4a83      	ldr	r2, [pc, #524]	; (800a6cc <write_map+0x24c>)
 800a4c0:	0103      	lsls	r3, r0, #4
 800a4c2:	4413      	add	r3, r2
 800a4c4:	440b      	add	r3, r1
 800a4c6:	79fa      	ldrb	r2, [r7, #7]
 800a4c8:	701a      	strb	r2, [r3, #0]
	//----a----
	//a
	if(mouse.y != 15){										//a
 800a4ca:	4b7f      	ldr	r3, [pc, #508]	; (800a6c8 <write_map+0x248>)
 800a4cc:	785b      	ldrb	r3, [r3, #1]
 800a4ce:	b2db      	uxtb	r3, r3
 800a4d0:	2b0f      	cmp	r3, #15
 800a4d2:	d039      	beq.n	800a548 <write_map+0xc8>
		if(m_temp & 0x88){									//a
 800a4d4:	79fb      	ldrb	r3, [r7, #7]
 800a4d6:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d01a      	beq.n	800a514 <write_map+0x94>
			map[mouse.y + 1][mouse.x] |= 0x22;				//a
 800a4de:	4b7a      	ldr	r3, [pc, #488]	; (800a6c8 <write_map+0x248>)
 800a4e0:	785b      	ldrb	r3, [r3, #1]
 800a4e2:	b2d8      	uxtb	r0, r3
 800a4e4:	4603      	mov	r3, r0
 800a4e6:	3301      	adds	r3, #1
 800a4e8:	4a77      	ldr	r2, [pc, #476]	; (800a6c8 <write_map+0x248>)
 800a4ea:	7812      	ldrb	r2, [r2, #0]
 800a4ec:	b2d1      	uxtb	r1, r2
 800a4ee:	460c      	mov	r4, r1
 800a4f0:	4a76      	ldr	r2, [pc, #472]	; (800a6cc <write_map+0x24c>)
 800a4f2:	011b      	lsls	r3, r3, #4
 800a4f4:	4413      	add	r3, r2
 800a4f6:	4423      	add	r3, r4
 800a4f8:	781a      	ldrb	r2, [r3, #0]
 800a4fa:	4603      	mov	r3, r0
 800a4fc:	3301      	adds	r3, #1
 800a4fe:	4608      	mov	r0, r1
 800a500:	f042 0222 	orr.w	r2, r2, #34	; 0x22
 800a504:	b2d1      	uxtb	r1, r2
 800a506:	4a71      	ldr	r2, [pc, #452]	; (800a6cc <write_map+0x24c>)
 800a508:	011b      	lsls	r3, r3, #4
 800a50a:	4413      	add	r3, r2
 800a50c:	4403      	add	r3, r0
 800a50e:	460a      	mov	r2, r1
 800a510:	701a      	strb	r2, [r3, #0]
 800a512:	e019      	b.n	800a548 <write_map+0xc8>
		}else{												//a
			map[mouse.y + 1][mouse.x] &= 0xDD;				//a
 800a514:	4b6c      	ldr	r3, [pc, #432]	; (800a6c8 <write_map+0x248>)
 800a516:	785b      	ldrb	r3, [r3, #1]
 800a518:	b2d8      	uxtb	r0, r3
 800a51a:	4603      	mov	r3, r0
 800a51c:	3301      	adds	r3, #1
 800a51e:	4a6a      	ldr	r2, [pc, #424]	; (800a6c8 <write_map+0x248>)
 800a520:	7812      	ldrb	r2, [r2, #0]
 800a522:	b2d1      	uxtb	r1, r2
 800a524:	460c      	mov	r4, r1
 800a526:	4a69      	ldr	r2, [pc, #420]	; (800a6cc <write_map+0x24c>)
 800a528:	011b      	lsls	r3, r3, #4
 800a52a:	4413      	add	r3, r2
 800a52c:	4423      	add	r3, r4
 800a52e:	781a      	ldrb	r2, [r3, #0]
 800a530:	4603      	mov	r3, r0
 800a532:	3301      	adds	r3, #1
 800a534:	4608      	mov	r0, r1
 800a536:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 800a53a:	b2d1      	uxtb	r1, r2
 800a53c:	4a63      	ldr	r2, [pc, #396]	; (800a6cc <write_map+0x24c>)
 800a53e:	011b      	lsls	r3, r3, #4
 800a540:	4413      	add	r3, r2
 800a542:	4403      	add	r3, r0
 800a544:	460a      	mov	r2, r1
 800a546:	701a      	strb	r2, [r3, #0]
		}
	}
	//a
	if(mouse.x != 15){										//a
 800a548:	4b5f      	ldr	r3, [pc, #380]	; (800a6c8 <write_map+0x248>)
 800a54a:	781b      	ldrb	r3, [r3, #0]
 800a54c:	b2db      	uxtb	r3, r3
 800a54e:	2b0f      	cmp	r3, #15
 800a550:	d037      	beq.n	800a5c2 <write_map+0x142>
		if(m_temp & 0x44){									//a
 800a552:	79fb      	ldrb	r3, [r7, #7]
 800a554:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d019      	beq.n	800a590 <write_map+0x110>
			map[mouse.y][mouse.x + 1] |= 0x11;				//a
 800a55c:	4b5a      	ldr	r3, [pc, #360]	; (800a6c8 <write_map+0x248>)
 800a55e:	785b      	ldrb	r3, [r3, #1]
 800a560:	b2dc      	uxtb	r4, r3
 800a562:	4622      	mov	r2, r4
 800a564:	4b58      	ldr	r3, [pc, #352]	; (800a6c8 <write_map+0x248>)
 800a566:	781b      	ldrb	r3, [r3, #0]
 800a568:	b2d8      	uxtb	r0, r3
 800a56a:	4603      	mov	r3, r0
 800a56c:	3301      	adds	r3, #1
 800a56e:	4957      	ldr	r1, [pc, #348]	; (800a6cc <write_map+0x24c>)
 800a570:	0112      	lsls	r2, r2, #4
 800a572:	440a      	add	r2, r1
 800a574:	4413      	add	r3, r2
 800a576:	781a      	ldrb	r2, [r3, #0]
 800a578:	4603      	mov	r3, r0
 800a57a:	3301      	adds	r3, #1
 800a57c:	f042 0211 	orr.w	r2, r2, #17
 800a580:	b2d0      	uxtb	r0, r2
 800a582:	4952      	ldr	r1, [pc, #328]	; (800a6cc <write_map+0x24c>)
 800a584:	0122      	lsls	r2, r4, #4
 800a586:	440a      	add	r2, r1
 800a588:	4413      	add	r3, r2
 800a58a:	4602      	mov	r2, r0
 800a58c:	701a      	strb	r2, [r3, #0]
 800a58e:	e018      	b.n	800a5c2 <write_map+0x142>
		}else{												//a
			map[mouse.y][mouse.x + 1] &= 0xEE;				//a
 800a590:	4b4d      	ldr	r3, [pc, #308]	; (800a6c8 <write_map+0x248>)
 800a592:	785b      	ldrb	r3, [r3, #1]
 800a594:	b2dc      	uxtb	r4, r3
 800a596:	4622      	mov	r2, r4
 800a598:	4b4b      	ldr	r3, [pc, #300]	; (800a6c8 <write_map+0x248>)
 800a59a:	781b      	ldrb	r3, [r3, #0]
 800a59c:	b2d8      	uxtb	r0, r3
 800a59e:	4603      	mov	r3, r0
 800a5a0:	3301      	adds	r3, #1
 800a5a2:	494a      	ldr	r1, [pc, #296]	; (800a6cc <write_map+0x24c>)
 800a5a4:	0112      	lsls	r2, r2, #4
 800a5a6:	440a      	add	r2, r1
 800a5a8:	4413      	add	r3, r2
 800a5aa:	781a      	ldrb	r2, [r3, #0]
 800a5ac:	4603      	mov	r3, r0
 800a5ae:	3301      	adds	r3, #1
 800a5b0:	f022 0211 	bic.w	r2, r2, #17
 800a5b4:	b2d0      	uxtb	r0, r2
 800a5b6:	4945      	ldr	r1, [pc, #276]	; (800a6cc <write_map+0x24c>)
 800a5b8:	0122      	lsls	r2, r4, #4
 800a5ba:	440a      	add	r2, r1
 800a5bc:	4413      	add	r3, r2
 800a5be:	4602      	mov	r2, r0
 800a5c0:	701a      	strb	r2, [r3, #0]
		}
	}
	//a
	if(mouse.y != 0){										//a
 800a5c2:	4b41      	ldr	r3, [pc, #260]	; (800a6c8 <write_map+0x248>)
 800a5c4:	785b      	ldrb	r3, [r3, #1]
 800a5c6:	b2db      	uxtb	r3, r3
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d039      	beq.n	800a640 <write_map+0x1c0>
		if(m_temp & 0x22){									//a
 800a5cc:	79fb      	ldrb	r3, [r7, #7]
 800a5ce:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d01a      	beq.n	800a60c <write_map+0x18c>
			map[mouse.y - 1][mouse.x] |= 0x88;				//a
 800a5d6:	4b3c      	ldr	r3, [pc, #240]	; (800a6c8 <write_map+0x248>)
 800a5d8:	785b      	ldrb	r3, [r3, #1]
 800a5da:	b2d8      	uxtb	r0, r3
 800a5dc:	4603      	mov	r3, r0
 800a5de:	3b01      	subs	r3, #1
 800a5e0:	4a39      	ldr	r2, [pc, #228]	; (800a6c8 <write_map+0x248>)
 800a5e2:	7812      	ldrb	r2, [r2, #0]
 800a5e4:	b2d1      	uxtb	r1, r2
 800a5e6:	460c      	mov	r4, r1
 800a5e8:	4a38      	ldr	r2, [pc, #224]	; (800a6cc <write_map+0x24c>)
 800a5ea:	011b      	lsls	r3, r3, #4
 800a5ec:	4413      	add	r3, r2
 800a5ee:	4423      	add	r3, r4
 800a5f0:	781a      	ldrb	r2, [r3, #0]
 800a5f2:	4603      	mov	r3, r0
 800a5f4:	3b01      	subs	r3, #1
 800a5f6:	4608      	mov	r0, r1
 800a5f8:	f062 0277 	orn	r2, r2, #119	; 0x77
 800a5fc:	b2d1      	uxtb	r1, r2
 800a5fe:	4a33      	ldr	r2, [pc, #204]	; (800a6cc <write_map+0x24c>)
 800a600:	011b      	lsls	r3, r3, #4
 800a602:	4413      	add	r3, r2
 800a604:	4403      	add	r3, r0
 800a606:	460a      	mov	r2, r1
 800a608:	701a      	strb	r2, [r3, #0]
 800a60a:	e019      	b.n	800a640 <write_map+0x1c0>
		}else{												//a
			map[mouse.y - 1][mouse.x] &= 0x77;				//a
 800a60c:	4b2e      	ldr	r3, [pc, #184]	; (800a6c8 <write_map+0x248>)
 800a60e:	785b      	ldrb	r3, [r3, #1]
 800a610:	b2d8      	uxtb	r0, r3
 800a612:	4603      	mov	r3, r0
 800a614:	3b01      	subs	r3, #1
 800a616:	4a2c      	ldr	r2, [pc, #176]	; (800a6c8 <write_map+0x248>)
 800a618:	7812      	ldrb	r2, [r2, #0]
 800a61a:	b2d1      	uxtb	r1, r2
 800a61c:	460c      	mov	r4, r1
 800a61e:	4a2b      	ldr	r2, [pc, #172]	; (800a6cc <write_map+0x24c>)
 800a620:	011b      	lsls	r3, r3, #4
 800a622:	4413      	add	r3, r2
 800a624:	4423      	add	r3, r4
 800a626:	781a      	ldrb	r2, [r3, #0]
 800a628:	4603      	mov	r3, r0
 800a62a:	3b01      	subs	r3, #1
 800a62c:	4608      	mov	r0, r1
 800a62e:	f002 0277 	and.w	r2, r2, #119	; 0x77
 800a632:	b2d1      	uxtb	r1, r2
 800a634:	4a25      	ldr	r2, [pc, #148]	; (800a6cc <write_map+0x24c>)
 800a636:	011b      	lsls	r3, r3, #4
 800a638:	4413      	add	r3, r2
 800a63a:	4403      	add	r3, r0
 800a63c:	460a      	mov	r2, r1
 800a63e:	701a      	strb	r2, [r3, #0]
		}
	}
	//a
	if(mouse.x != 0){										//a
 800a640:	4b21      	ldr	r3, [pc, #132]	; (800a6c8 <write_map+0x248>)
 800a642:	781b      	ldrb	r3, [r3, #0]
 800a644:	b2db      	uxtb	r3, r3
 800a646:	2b00      	cmp	r3, #0
 800a648:	d037      	beq.n	800a6ba <write_map+0x23a>
		if(m_temp & 0x11){									//a
 800a64a:	79fb      	ldrb	r3, [r7, #7]
 800a64c:	f003 0311 	and.w	r3, r3, #17
 800a650:	2b00      	cmp	r3, #0
 800a652:	d019      	beq.n	800a688 <write_map+0x208>
			map[mouse.y][mouse.x - 1] |= 0x44;				//a
 800a654:	4b1c      	ldr	r3, [pc, #112]	; (800a6c8 <write_map+0x248>)
 800a656:	785b      	ldrb	r3, [r3, #1]
 800a658:	b2dc      	uxtb	r4, r3
 800a65a:	4622      	mov	r2, r4
 800a65c:	4b1a      	ldr	r3, [pc, #104]	; (800a6c8 <write_map+0x248>)
 800a65e:	781b      	ldrb	r3, [r3, #0]
 800a660:	b2d8      	uxtb	r0, r3
 800a662:	4603      	mov	r3, r0
 800a664:	3b01      	subs	r3, #1
 800a666:	4919      	ldr	r1, [pc, #100]	; (800a6cc <write_map+0x24c>)
 800a668:	0112      	lsls	r2, r2, #4
 800a66a:	440a      	add	r2, r1
 800a66c:	4413      	add	r3, r2
 800a66e:	781a      	ldrb	r2, [r3, #0]
 800a670:	4603      	mov	r3, r0
 800a672:	3b01      	subs	r3, #1
 800a674:	f042 0244 	orr.w	r2, r2, #68	; 0x44
 800a678:	b2d0      	uxtb	r0, r2
 800a67a:	4914      	ldr	r1, [pc, #80]	; (800a6cc <write_map+0x24c>)
 800a67c:	0122      	lsls	r2, r4, #4
 800a67e:	440a      	add	r2, r1
 800a680:	4413      	add	r3, r2
 800a682:	4602      	mov	r2, r0
 800a684:	701a      	strb	r2, [r3, #0]
		}else{												//a
			map[mouse.y][mouse.x - 1] &= 0xBB;				//a
		}
	}
}
 800a686:	e018      	b.n	800a6ba <write_map+0x23a>
			map[mouse.y][mouse.x - 1] &= 0xBB;				//a
 800a688:	4b0f      	ldr	r3, [pc, #60]	; (800a6c8 <write_map+0x248>)
 800a68a:	785b      	ldrb	r3, [r3, #1]
 800a68c:	b2dc      	uxtb	r4, r3
 800a68e:	4622      	mov	r2, r4
 800a690:	4b0d      	ldr	r3, [pc, #52]	; (800a6c8 <write_map+0x248>)
 800a692:	781b      	ldrb	r3, [r3, #0]
 800a694:	b2d8      	uxtb	r0, r3
 800a696:	4603      	mov	r3, r0
 800a698:	3b01      	subs	r3, #1
 800a69a:	490c      	ldr	r1, [pc, #48]	; (800a6cc <write_map+0x24c>)
 800a69c:	0112      	lsls	r2, r2, #4
 800a69e:	440a      	add	r2, r1
 800a6a0:	4413      	add	r3, r2
 800a6a2:	781a      	ldrb	r2, [r3, #0]
 800a6a4:	4603      	mov	r3, r0
 800a6a6:	3b01      	subs	r3, #1
 800a6a8:	f022 0244 	bic.w	r2, r2, #68	; 0x44
 800a6ac:	b2d0      	uxtb	r0, r2
 800a6ae:	4907      	ldr	r1, [pc, #28]	; (800a6cc <write_map+0x24c>)
 800a6b0:	0122      	lsls	r2, r4, #4
 800a6b2:	440a      	add	r2, r1
 800a6b4:	4413      	add	r3, r2
 800a6b6:	4602      	mov	r2, r0
 800a6b8:	701a      	strb	r2, [r3, #0]
}
 800a6ba:	bf00      	nop
 800a6bc:	3708      	adds	r7, #8
 800a6be:	46bd      	mov	sp, r7
 800a6c0:	bc90      	pop	{r4, r7}
 800a6c2:	4770      	bx	lr
 800a6c4:	20000344 	.word	0x20000344
 800a6c8:	20000b8c 	.word	0x20000b8c
 800a6cc:	2000022c 	.word	0x2000022c

0800a6d0 <turn_dir>:
//turn_dir
//a
//a1t_pat  (search.h)
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void turn_dir(uint8_t t_pat){
 800a6d0:	b480      	push	{r7}
 800a6d2:	b083      	sub	sp, #12
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	4603      	mov	r3, r0
 800a6d8:	71fb      	strb	r3, [r7, #7]

	//====a====
	mouse.dir = (mouse.dir + t_pat) & 0x03;					//amouse.dir
 800a6da:	4b1c      	ldr	r3, [pc, #112]	; (800a74c <turn_dir+0x7c>)
 800a6dc:	789b      	ldrb	r3, [r3, #2]
 800a6de:	b2da      	uxtb	r2, r3
 800a6e0:	79fb      	ldrb	r3, [r7, #7]
 800a6e2:	4413      	add	r3, r2
 800a6e4:	b2db      	uxtb	r3, r3
 800a6e6:	f003 0303 	and.w	r3, r3, #3
 800a6ea:	b2da      	uxtb	r2, r3
 800a6ec:	4b17      	ldr	r3, [pc, #92]	; (800a74c <turn_dir+0x7c>)
 800a6ee:	709a      	strb	r2, [r3, #2]
	if(t_pat == 0x01) target_degree_z -= 90.5;				//+90
 800a6f0:	79fb      	ldrb	r3, [r7, #7]
 800a6f2:	2b01      	cmp	r3, #1
 800a6f4:	d109      	bne.n	800a70a <turn_dir+0x3a>
 800a6f6:	4b16      	ldr	r3, [pc, #88]	; (800a750 <turn_dir+0x80>)
 800a6f8:	edd3 7a00 	vldr	s15, [r3]
 800a6fc:	ed9f 7a15 	vldr	s14, [pc, #84]	; 800a754 <turn_dir+0x84>
 800a700:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a704:	4b12      	ldr	r3, [pc, #72]	; (800a750 <turn_dir+0x80>)
 800a706:	edc3 7a00 	vstr	s15, [r3]
	if(t_pat == 0xff) target_degree_z += 90.5;				//+90
 800a70a:	79fb      	ldrb	r3, [r7, #7]
 800a70c:	2bff      	cmp	r3, #255	; 0xff
 800a70e:	d109      	bne.n	800a724 <turn_dir+0x54>
 800a710:	4b0f      	ldr	r3, [pc, #60]	; (800a750 <turn_dir+0x80>)
 800a712:	edd3 7a00 	vldr	s15, [r3]
 800a716:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 800a754 <turn_dir+0x84>
 800a71a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a71e:	4b0c      	ldr	r3, [pc, #48]	; (800a750 <turn_dir+0x80>)
 800a720:	edc3 7a00 	vstr	s15, [r3]
	if(t_pat == 0x02) target_degree_z -= 181;				//+180
 800a724:	79fb      	ldrb	r3, [r7, #7]
 800a726:	2b02      	cmp	r3, #2
 800a728:	d109      	bne.n	800a73e <turn_dir+0x6e>
 800a72a:	4b09      	ldr	r3, [pc, #36]	; (800a750 <turn_dir+0x80>)
 800a72c:	edd3 7a00 	vldr	s15, [r3]
 800a730:	ed9f 7a09 	vldr	s14, [pc, #36]	; 800a758 <turn_dir+0x88>
 800a734:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a738:	4b05      	ldr	r3, [pc, #20]	; (800a750 <turn_dir+0x80>)
 800a73a:	edc3 7a00 	vstr	s15, [r3]
}
 800a73e:	bf00      	nop
 800a740:	370c      	adds	r7, #12
 800a742:	46bd      	mov	sp, r7
 800a744:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a748:	4770      	bx	lr
 800a74a:	bf00      	nop
 800a74c:	20000b8c 	.word	0x20000b8c
 800a750:	20000b78 	.word	0x20000b78
 800a754:	42b50000 	.word	0x42b50000
 800a758:	43350000 	.word	0x43350000

0800a75c <make_smap>:
//make_smap
//a
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void make_smap(void){
 800a75c:	b490      	push	{r4, r7}
 800a75e:	b08c      	sub	sp, #48	; 0x30
 800a760:	af00      	add	r7, sp, #0
	//====a====
	uint8_t x, y;											//for
	uint8_t m_temp_sample[16];

	//====a====
	for(y = 0; y <= 15; y++){								//aY
 800a762:	2300      	movs	r3, #0
 800a764:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800a768:	e01c      	b.n	800a7a4 <make_smap+0x48>
		for(x = 0; x <= 15; x++){							//aX
 800a76a:	2300      	movs	r3, #0
 800a76c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800a770:	e00f      	b.n	800a792 <make_smap+0x36>
			smap[y][x] = 0x03e7;							//a
 800a772:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800a776:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a77a:	499b      	ldr	r1, [pc, #620]	; (800a9e8 <make_smap+0x28c>)
 800a77c:	0112      	lsls	r2, r2, #4
 800a77e:	4413      	add	r3, r2
 800a780:	f240 32e7 	movw	r2, #999	; 0x3e7
 800a784:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for(x = 0; x <= 15; x++){							//aX
 800a788:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a78c:	3301      	adds	r3, #1
 800a78e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800a792:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a796:	2b0f      	cmp	r3, #15
 800a798:	d9eb      	bls.n	800a772 <make_smap+0x16>
	for(y = 0; y <= 15; y++){								//aY
 800a79a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800a79e:	3301      	adds	r3, #1
 800a7a0:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800a7a4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800a7a8:	2b0f      	cmp	r3, #15
 800a7aa:	d9de      	bls.n	800a76a <make_smap+0xe>
		}
	}

	//====a0====
	m_step = 0;												//a0
 800a7ac:	4b8f      	ldr	r3, [pc, #572]	; (800a9ec <make_smap+0x290>)
 800a7ae:	2200      	movs	r2, #0
 800a7b0:	801a      	strh	r2, [r3, #0]
	smap[goal_y][goal_x] = 0;
 800a7b2:	4b8f      	ldr	r3, [pc, #572]	; (800a9f0 <make_smap+0x294>)
 800a7b4:	781b      	ldrb	r3, [r3, #0]
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	4b8e      	ldr	r3, [pc, #568]	; (800a9f4 <make_smap+0x298>)
 800a7ba:	781b      	ldrb	r3, [r3, #0]
 800a7bc:	4619      	mov	r1, r3
 800a7be:	4a8a      	ldr	r2, [pc, #552]	; (800a9e8 <make_smap+0x28c>)
 800a7c0:	0103      	lsls	r3, r0, #4
 800a7c2:	440b      	add	r3, r1
 800a7c4:	2100      	movs	r1, #0
 800a7c6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

	//====a====
	int straight = 3;
 800a7ca:	2303      	movs	r3, #3
 800a7cc:	61bb      	str	r3, [r7, #24]
	int turn = 5;
 800a7ce:	2305      	movs	r3, #5
 800a7d0:	617b      	str	r3, [r7, #20]

	//====a====
	do{
		//----a----
		for(y = 0; y <= 15; y++){							//aY
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800a7d8:	e2cb      	b.n	800ad72 <make_smap+0x616>
			for(x = 0; x <= 15; x++){						//aX
 800a7da:	2300      	movs	r3, #0
 800a7dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800a7e0:	e2bd      	b.n	800ad5e <make_smap+0x602>
				//----a----
				if(smap[y][x] == m_step){					//am_step
 800a7e2:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800a7e6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a7ea:	497f      	ldr	r1, [pc, #508]	; (800a9e8 <make_smap+0x28c>)
 800a7ec:	0112      	lsls	r2, r2, #4
 800a7ee:	4413      	add	r3, r2
 800a7f0:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800a7f4:	4b7d      	ldr	r3, [pc, #500]	; (800a9ec <make_smap+0x290>)
 800a7f6:	881b      	ldrh	r3, [r3, #0]
 800a7f8:	429a      	cmp	r2, r3
 800a7fa:	f040 82ab 	bne.w	800ad54 <make_smap+0x5f8>
					uint8_t m_temp = map[y][x];				//map
 800a7fe:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800a802:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a806:	497c      	ldr	r1, [pc, #496]	; (800a9f8 <make_smap+0x29c>)
 800a808:	0112      	lsls	r2, r2, #4
 800a80a:	440a      	add	r2, r1
 800a80c:	4413      	add	r3, r2
 800a80e:	781b      	ldrb	r3, [r3, #0]
 800a810:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
					if(MF.FLAG.SCND){						//aMF.FLAG.SCND
 800a814:	4b79      	ldr	r3, [pc, #484]	; (800a9fc <make_smap+0x2a0>)
 800a816:	881b      	ldrh	r3, [r3, #0]
 800a818:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800a81c:	b2db      	uxtb	r3, r3
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d004      	beq.n	800a82c <make_smap+0xd0>
						m_temp >>= 4;						//a4bit4bit
 800a822:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800a826:	091b      	lsrs	r3, r3, #4
 800a828:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
					}
					//----a----
					if(!(m_temp & 0x08) && y != 15){		//a
 800a82c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800a830:	f003 0308 	and.w	r3, r3, #8
 800a834:	2b00      	cmp	r3, #0
 800a836:	f040 809c 	bne.w	800a972 <make_smap+0x216>
 800a83a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800a83e:	2b0f      	cmp	r3, #15
 800a840:	f000 8097 	beq.w	800a972 <make_smap+0x216>
						if(smap[y+1][x] == 0x03e7){			//a
 800a844:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800a848:	1c5a      	adds	r2, r3, #1
 800a84a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a84e:	4966      	ldr	r1, [pc, #408]	; (800a9e8 <make_smap+0x28c>)
 800a850:	0112      	lsls	r2, r2, #4
 800a852:	4413      	add	r3, r2
 800a854:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a858:	f240 32e7 	movw	r2, #999	; 0x3e7
 800a85c:	4293      	cmp	r3, r2
 800a85e:	f040 8088 	bne.w	800a972 <make_smap+0x216>
							smap[y+1][x] = smap[y][x] + turn;		//a
 800a862:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800a866:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a86a:	495f      	ldr	r1, [pc, #380]	; (800a9e8 <make_smap+0x28c>)
 800a86c:	0112      	lsls	r2, r2, #4
 800a86e:	4413      	add	r3, r2
 800a870:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800a874:	697b      	ldr	r3, [r7, #20]
 800a876:	b299      	uxth	r1, r3
 800a878:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800a87c:	1c5a      	adds	r2, r3, #1
 800a87e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a882:	4401      	add	r1, r0
 800a884:	b288      	uxth	r0, r1
 800a886:	4958      	ldr	r1, [pc, #352]	; (800a9e8 <make_smap+0x28c>)
 800a888:	0112      	lsls	r2, r2, #4
 800a88a:	4413      	add	r3, r2
 800a88c:	4602      	mov	r2, r0
 800a88e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							if(MF.FLAG.STRAIGHT){
 800a892:	4b5a      	ldr	r3, [pc, #360]	; (800a9fc <make_smap+0x2a0>)
 800a894:	881b      	ldrh	r3, [r3, #0]
 800a896:	f3c3 2380 	ubfx	r3, r3, #10, #1
 800a89a:	b2db      	uxtb	r3, r3
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d068      	beq.n	800a972 <make_smap+0x216>
								//----a----
								for (int k = 1; k < 16-y; k++) {					//a
 800a8a0:	2301      	movs	r3, #1
 800a8a2:	62bb      	str	r3, [r7, #40]	; 0x28
 800a8a4:	e05e      	b.n	800a964 <make_smap+0x208>
									m_temp_sample[k] = map[y + k][x];				//map
 800a8a6:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800a8aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8ac:	441a      	add	r2, r3
 800a8ae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a8b2:	4951      	ldr	r1, [pc, #324]	; (800a9f8 <make_smap+0x29c>)
 800a8b4:	0112      	lsls	r2, r2, #4
 800a8b6:	440a      	add	r2, r1
 800a8b8:	4413      	add	r3, r2
 800a8ba:	7819      	ldrb	r1, [r3, #0]
 800a8bc:	1d3a      	adds	r2, r7, #4
 800a8be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8c0:	4413      	add	r3, r2
 800a8c2:	460a      	mov	r2, r1
 800a8c4:	701a      	strb	r2, [r3, #0]
									if (MF.FLAG.SCND) m_temp_sample[k] >>= 4;		//a4bit4bit
 800a8c6:	4b4d      	ldr	r3, [pc, #308]	; (800a9fc <make_smap+0x2a0>)
 800a8c8:	881b      	ldrh	r3, [r3, #0]
 800a8ca:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800a8ce:	b2db      	uxtb	r3, r3
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d00a      	beq.n	800a8ea <make_smap+0x18e>
 800a8d4:	1d3a      	adds	r2, r7, #4
 800a8d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8d8:	4413      	add	r3, r2
 800a8da:	781b      	ldrb	r3, [r3, #0]
 800a8dc:	091b      	lsrs	r3, r3, #4
 800a8de:	b2d9      	uxtb	r1, r3
 800a8e0:	1d3a      	adds	r2, r7, #4
 800a8e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8e4:	4413      	add	r3, r2
 800a8e6:	460a      	mov	r2, r1
 800a8e8:	701a      	strb	r2, [r3, #0]
									if (!(m_temp_sample[k] & 0x08) && (y + k) != 0x0f) {		//a
 800a8ea:	1d3a      	adds	r2, r7, #4
 800a8ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8ee:	4413      	add	r3, r2
 800a8f0:	781b      	ldrb	r3, [r3, #0]
 800a8f2:	f003 0308 	and.w	r3, r3, #8
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d13b      	bne.n	800a972 <make_smap+0x216>
 800a8fa:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800a8fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a900:	4413      	add	r3, r2
 800a902:	2b0f      	cmp	r3, #15
 800a904:	d035      	beq.n	800a972 <make_smap+0x216>
										if (smap[y + k + 1][x] == 0x03e7) {						//a
 800a906:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800a90a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a90c:	4413      	add	r3, r2
 800a90e:	1c5a      	adds	r2, r3, #1
 800a910:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a914:	4934      	ldr	r1, [pc, #208]	; (800a9e8 <make_smap+0x28c>)
 800a916:	0112      	lsls	r2, r2, #4
 800a918:	4413      	add	r3, r2
 800a91a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a91e:	f240 32e7 	movw	r2, #999	; 0x3e7
 800a922:	4293      	cmp	r3, r2
 800a924:	d11b      	bne.n	800a95e <make_smap+0x202>
											smap[y + k + 1][x] = smap[y + k][x] + straight;		//a
 800a926:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800a92a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a92c:	441a      	add	r2, r3
 800a92e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a932:	492d      	ldr	r1, [pc, #180]	; (800a9e8 <make_smap+0x28c>)
 800a934:	0112      	lsls	r2, r2, #4
 800a936:	4413      	add	r3, r2
 800a938:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800a93c:	69bb      	ldr	r3, [r7, #24]
 800a93e:	b299      	uxth	r1, r3
 800a940:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800a944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a946:	4413      	add	r3, r2
 800a948:	1c5a      	adds	r2, r3, #1
 800a94a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a94e:	4401      	add	r1, r0
 800a950:	b288      	uxth	r0, r1
 800a952:	4925      	ldr	r1, [pc, #148]	; (800a9e8 <make_smap+0x28c>)
 800a954:	0112      	lsls	r2, r2, #4
 800a956:	4413      	add	r3, r2
 800a958:	4602      	mov	r2, r0
 800a95a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								for (int k = 1; k < 16-y; k++) {					//a
 800a95e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a960:	3301      	adds	r3, #1
 800a962:	62bb      	str	r3, [r7, #40]	; 0x28
 800a964:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800a968:	f1c3 0310 	rsb	r3, r3, #16
 800a96c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a96e:	429a      	cmp	r2, r3
 800a970:	db99      	blt.n	800a8a6 <make_smap+0x14a>
								}
							}
						}
					}
					//----a----
					if(!(m_temp & 0x04) && x != 15){		//a
 800a972:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800a976:	f003 0304 	and.w	r3, r3, #4
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	f040 80a6 	bne.w	800aacc <make_smap+0x370>
 800a980:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a984:	2b0f      	cmp	r3, #15
 800a986:	f000 80a1 	beq.w	800aacc <make_smap+0x370>
						if(smap[y][x+1] == 0x03e7){			//a
 800a98a:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800a98e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a992:	3301      	adds	r3, #1
 800a994:	4914      	ldr	r1, [pc, #80]	; (800a9e8 <make_smap+0x28c>)
 800a996:	0112      	lsls	r2, r2, #4
 800a998:	4413      	add	r3, r2
 800a99a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a99e:	f240 32e7 	movw	r2, #999	; 0x3e7
 800a9a2:	4293      	cmp	r3, r2
 800a9a4:	f040 8092 	bne.w	800aacc <make_smap+0x370>
							smap[y][x+1] = smap[y][x] + 1;	//a
 800a9a8:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800a9ac:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a9b0:	490d      	ldr	r1, [pc, #52]	; (800a9e8 <make_smap+0x28c>)
 800a9b2:	0112      	lsls	r2, r2, #4
 800a9b4:	4413      	add	r3, r2
 800a9b6:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
 800a9ba:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800a9be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a9c2:	3301      	adds	r3, #1
 800a9c4:	3101      	adds	r1, #1
 800a9c6:	b288      	uxth	r0, r1
 800a9c8:	4907      	ldr	r1, [pc, #28]	; (800a9e8 <make_smap+0x28c>)
 800a9ca:	0112      	lsls	r2, r2, #4
 800a9cc:	4413      	add	r3, r2
 800a9ce:	4602      	mov	r2, r0
 800a9d0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							if(MF.FLAG.STRAIGHT){
 800a9d4:	4b09      	ldr	r3, [pc, #36]	; (800a9fc <make_smap+0x2a0>)
 800a9d6:	881b      	ldrh	r3, [r3, #0]
 800a9d8:	f3c3 2380 	ubfx	r3, r3, #10, #1
 800a9dc:	b2db      	uxtb	r3, r3
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d074      	beq.n	800aacc <make_smap+0x370>
								//----a----
								for (int k = 1; k < 16 - x; k++) {					//a
 800a9e2:	2301      	movs	r3, #1
 800a9e4:	627b      	str	r3, [r7, #36]	; 0x24
 800a9e6:	e06a      	b.n	800aabe <make_smap+0x362>
 800a9e8:	20000ce0 	.word	0x20000ce0
 800a9ec:	200003ca 	.word	0x200003ca
 800a9f0:	20000ac8 	.word	0x20000ac8
 800a9f4:	20000b2d 	.word	0x20000b2d
 800a9f8:	2000022c 	.word	0x2000022c
 800a9fc:	20000ee4 	.word	0x20000ee4
									m_temp_sample[k] = map[y][x + k];				//map
 800aa00:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800aa04:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 800aa08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa0a:	440b      	add	r3, r1
 800aa0c:	499c      	ldr	r1, [pc, #624]	; (800ac80 <make_smap+0x524>)
 800aa0e:	0112      	lsls	r2, r2, #4
 800aa10:	440a      	add	r2, r1
 800aa12:	4413      	add	r3, r2
 800aa14:	7819      	ldrb	r1, [r3, #0]
 800aa16:	1d3a      	adds	r2, r7, #4
 800aa18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa1a:	4413      	add	r3, r2
 800aa1c:	460a      	mov	r2, r1
 800aa1e:	701a      	strb	r2, [r3, #0]
									if (MF.FLAG.SCND) m_temp_sample[k] >>= 4;		//a4bit4bit
 800aa20:	4b98      	ldr	r3, [pc, #608]	; (800ac84 <make_smap+0x528>)
 800aa22:	881b      	ldrh	r3, [r3, #0]
 800aa24:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800aa28:	b2db      	uxtb	r3, r3
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d00a      	beq.n	800aa44 <make_smap+0x2e8>
 800aa2e:	1d3a      	adds	r2, r7, #4
 800aa30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa32:	4413      	add	r3, r2
 800aa34:	781b      	ldrb	r3, [r3, #0]
 800aa36:	091b      	lsrs	r3, r3, #4
 800aa38:	b2d9      	uxtb	r1, r3
 800aa3a:	1d3a      	adds	r2, r7, #4
 800aa3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa3e:	4413      	add	r3, r2
 800aa40:	460a      	mov	r2, r1
 800aa42:	701a      	strb	r2, [r3, #0]
									if (!(m_temp_sample[k] & 0x04) && (x + k) != 0x0f) {		//a
 800aa44:	1d3a      	adds	r2, r7, #4
 800aa46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa48:	4413      	add	r3, r2
 800aa4a:	781b      	ldrb	r3, [r3, #0]
 800aa4c:	f003 0304 	and.w	r3, r3, #4
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d13b      	bne.n	800aacc <make_smap+0x370>
 800aa54:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800aa58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa5a:	4413      	add	r3, r2
 800aa5c:	2b0f      	cmp	r3, #15
 800aa5e:	d035      	beq.n	800aacc <make_smap+0x370>
										if (smap[y][x + k + 1] == 0x03e7) {						//a
 800aa60:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800aa64:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 800aa68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa6a:	440b      	add	r3, r1
 800aa6c:	3301      	adds	r3, #1
 800aa6e:	4986      	ldr	r1, [pc, #536]	; (800ac88 <make_smap+0x52c>)
 800aa70:	0112      	lsls	r2, r2, #4
 800aa72:	4413      	add	r3, r2
 800aa74:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800aa78:	f240 32e7 	movw	r2, #999	; 0x3e7
 800aa7c:	4293      	cmp	r3, r2
 800aa7e:	d11b      	bne.n	800aab8 <make_smap+0x35c>
											smap[y][x + k + 1] = smap[y][x + k] + straight;		//a
 800aa80:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800aa84:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 800aa88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa8a:	440b      	add	r3, r1
 800aa8c:	497e      	ldr	r1, [pc, #504]	; (800ac88 <make_smap+0x52c>)
 800aa8e:	0112      	lsls	r2, r2, #4
 800aa90:	4413      	add	r3, r2
 800aa92:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800aa96:	69bb      	ldr	r3, [r7, #24]
 800aa98:	b299      	uxth	r1, r3
 800aa9a:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800aa9e:	f897 402f 	ldrb.w	r4, [r7, #47]	; 0x2f
 800aaa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaa4:	4423      	add	r3, r4
 800aaa6:	3301      	adds	r3, #1
 800aaa8:	4401      	add	r1, r0
 800aaaa:	b288      	uxth	r0, r1
 800aaac:	4976      	ldr	r1, [pc, #472]	; (800ac88 <make_smap+0x52c>)
 800aaae:	0112      	lsls	r2, r2, #4
 800aab0:	4413      	add	r3, r2
 800aab2:	4602      	mov	r2, r0
 800aab4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								for (int k = 1; k < 16 - x; k++) {					//a
 800aab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaba:	3301      	adds	r3, #1
 800aabc:	627b      	str	r3, [r7, #36]	; 0x24
 800aabe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800aac2:	f1c3 0310 	rsb	r3, r3, #16
 800aac6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aac8:	429a      	cmp	r2, r3
 800aaca:	db99      	blt.n	800aa00 <make_smap+0x2a4>
								}
							}
						}
					}
					//----a----
					if(!(m_temp & 0x02) && y != 0){			//a
 800aacc:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800aad0:	f003 0302 	and.w	r3, r3, #2
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	f040 8098 	bne.w	800ac0a <make_smap+0x4ae>
 800aada:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800aade:	2b00      	cmp	r3, #0
 800aae0:	f000 8093 	beq.w	800ac0a <make_smap+0x4ae>
						if(smap[y-1][x] == 0x03e7){			//a
 800aae4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800aae8:	1e5a      	subs	r2, r3, #1
 800aaea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800aaee:	4966      	ldr	r1, [pc, #408]	; (800ac88 <make_smap+0x52c>)
 800aaf0:	0112      	lsls	r2, r2, #4
 800aaf2:	4413      	add	r3, r2
 800aaf4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800aaf8:	f240 32e7 	movw	r2, #999	; 0x3e7
 800aafc:	4293      	cmp	r3, r2
 800aafe:	f040 8084 	bne.w	800ac0a <make_smap+0x4ae>
							smap[y-1][x] = smap[y][x] + 1;	//a
 800ab02:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800ab06:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ab0a:	495f      	ldr	r1, [pc, #380]	; (800ac88 <make_smap+0x52c>)
 800ab0c:	0112      	lsls	r2, r2, #4
 800ab0e:	4413      	add	r3, r2
 800ab10:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
 800ab14:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800ab18:	1e5a      	subs	r2, r3, #1
 800ab1a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ab1e:	3101      	adds	r1, #1
 800ab20:	b288      	uxth	r0, r1
 800ab22:	4959      	ldr	r1, [pc, #356]	; (800ac88 <make_smap+0x52c>)
 800ab24:	0112      	lsls	r2, r2, #4
 800ab26:	4413      	add	r3, r2
 800ab28:	4602      	mov	r2, r0
 800ab2a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							if(MF.FLAG.STRAIGHT){
 800ab2e:	4b55      	ldr	r3, [pc, #340]	; (800ac84 <make_smap+0x528>)
 800ab30:	881b      	ldrh	r3, [r3, #0]
 800ab32:	f3c3 2380 	ubfx	r3, r3, #10, #1
 800ab36:	b2db      	uxtb	r3, r3
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d066      	beq.n	800ac0a <make_smap+0x4ae>
								//----a----
								for (int k = 1; k < y; k++) {						//a
 800ab3c:	2301      	movs	r3, #1
 800ab3e:	623b      	str	r3, [r7, #32]
 800ab40:	e05e      	b.n	800ac00 <make_smap+0x4a4>
									m_temp_sample[k] = map[y - k][x];				//map
 800ab42:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800ab46:	6a3b      	ldr	r3, [r7, #32]
 800ab48:	1ad2      	subs	r2, r2, r3
 800ab4a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ab4e:	494c      	ldr	r1, [pc, #304]	; (800ac80 <make_smap+0x524>)
 800ab50:	0112      	lsls	r2, r2, #4
 800ab52:	440a      	add	r2, r1
 800ab54:	4413      	add	r3, r2
 800ab56:	7819      	ldrb	r1, [r3, #0]
 800ab58:	1d3a      	adds	r2, r7, #4
 800ab5a:	6a3b      	ldr	r3, [r7, #32]
 800ab5c:	4413      	add	r3, r2
 800ab5e:	460a      	mov	r2, r1
 800ab60:	701a      	strb	r2, [r3, #0]
									if (MF.FLAG.SCND) m_temp_sample[k] >>= 4;		//a4bit4bit
 800ab62:	4b48      	ldr	r3, [pc, #288]	; (800ac84 <make_smap+0x528>)
 800ab64:	881b      	ldrh	r3, [r3, #0]
 800ab66:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800ab6a:	b2db      	uxtb	r3, r3
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d00a      	beq.n	800ab86 <make_smap+0x42a>
 800ab70:	1d3a      	adds	r2, r7, #4
 800ab72:	6a3b      	ldr	r3, [r7, #32]
 800ab74:	4413      	add	r3, r2
 800ab76:	781b      	ldrb	r3, [r3, #0]
 800ab78:	091b      	lsrs	r3, r3, #4
 800ab7a:	b2d9      	uxtb	r1, r3
 800ab7c:	1d3a      	adds	r2, r7, #4
 800ab7e:	6a3b      	ldr	r3, [r7, #32]
 800ab80:	4413      	add	r3, r2
 800ab82:	460a      	mov	r2, r1
 800ab84:	701a      	strb	r2, [r3, #0]
									if (!(m_temp_sample[k] & 0x02) && (y - k) != 0x0f) {		//a
 800ab86:	1d3a      	adds	r2, r7, #4
 800ab88:	6a3b      	ldr	r3, [r7, #32]
 800ab8a:	4413      	add	r3, r2
 800ab8c:	781b      	ldrb	r3, [r3, #0]
 800ab8e:	f003 0302 	and.w	r3, r3, #2
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d139      	bne.n	800ac0a <make_smap+0x4ae>
 800ab96:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800ab9a:	6a3b      	ldr	r3, [r7, #32]
 800ab9c:	1ad3      	subs	r3, r2, r3
 800ab9e:	2b0f      	cmp	r3, #15
 800aba0:	d033      	beq.n	800ac0a <make_smap+0x4ae>
										if (smap[y - k - 1][x] == 0x03e7) {						//a
 800aba2:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800aba6:	6a3b      	ldr	r3, [r7, #32]
 800aba8:	1ad3      	subs	r3, r2, r3
 800abaa:	1e5a      	subs	r2, r3, #1
 800abac:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800abb0:	4935      	ldr	r1, [pc, #212]	; (800ac88 <make_smap+0x52c>)
 800abb2:	0112      	lsls	r2, r2, #4
 800abb4:	4413      	add	r3, r2
 800abb6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800abba:	f240 32e7 	movw	r2, #999	; 0x3e7
 800abbe:	4293      	cmp	r3, r2
 800abc0:	d11b      	bne.n	800abfa <make_smap+0x49e>
											smap[y - k - 1][x] = smap[y - k][x] + straight;		//a
 800abc2:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800abc6:	6a3b      	ldr	r3, [r7, #32]
 800abc8:	1ad2      	subs	r2, r2, r3
 800abca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800abce:	492e      	ldr	r1, [pc, #184]	; (800ac88 <make_smap+0x52c>)
 800abd0:	0112      	lsls	r2, r2, #4
 800abd2:	4413      	add	r3, r2
 800abd4:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800abd8:	69bb      	ldr	r3, [r7, #24]
 800abda:	b299      	uxth	r1, r3
 800abdc:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800abe0:	6a3b      	ldr	r3, [r7, #32]
 800abe2:	1ad3      	subs	r3, r2, r3
 800abe4:	1e5a      	subs	r2, r3, #1
 800abe6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800abea:	4401      	add	r1, r0
 800abec:	b288      	uxth	r0, r1
 800abee:	4926      	ldr	r1, [pc, #152]	; (800ac88 <make_smap+0x52c>)
 800abf0:	0112      	lsls	r2, r2, #4
 800abf2:	4413      	add	r3, r2
 800abf4:	4602      	mov	r2, r0
 800abf6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								for (int k = 1; k < y; k++) {						//a
 800abfa:	6a3b      	ldr	r3, [r7, #32]
 800abfc:	3301      	adds	r3, #1
 800abfe:	623b      	str	r3, [r7, #32]
 800ac00:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800ac04:	6a3a      	ldr	r2, [r7, #32]
 800ac06:	429a      	cmp	r2, r3
 800ac08:	db9b      	blt.n	800ab42 <make_smap+0x3e6>
								}
							}
						}
					}
					//----a----
					if(!(m_temp & 0x01) && x != 0){			//a
 800ac0a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800ac0e:	f003 0301 	and.w	r3, r3, #1
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	f040 809e 	bne.w	800ad54 <make_smap+0x5f8>
 800ac18:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	f000 8099 	beq.w	800ad54 <make_smap+0x5f8>
						if(smap[y][x-1] == 0x03e7){			//a
 800ac22:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800ac26:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ac2a:	3b01      	subs	r3, #1
 800ac2c:	4916      	ldr	r1, [pc, #88]	; (800ac88 <make_smap+0x52c>)
 800ac2e:	0112      	lsls	r2, r2, #4
 800ac30:	4413      	add	r3, r2
 800ac32:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ac36:	f240 32e7 	movw	r2, #999	; 0x3e7
 800ac3a:	4293      	cmp	r3, r2
 800ac3c:	f040 808a 	bne.w	800ad54 <make_smap+0x5f8>
							smap[y][x-1] = smap[y][x] + 1;	//a
 800ac40:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800ac44:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ac48:	490f      	ldr	r1, [pc, #60]	; (800ac88 <make_smap+0x52c>)
 800ac4a:	0112      	lsls	r2, r2, #4
 800ac4c:	4413      	add	r3, r2
 800ac4e:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
 800ac52:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800ac56:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ac5a:	3b01      	subs	r3, #1
 800ac5c:	3101      	adds	r1, #1
 800ac5e:	b288      	uxth	r0, r1
 800ac60:	4909      	ldr	r1, [pc, #36]	; (800ac88 <make_smap+0x52c>)
 800ac62:	0112      	lsls	r2, r2, #4
 800ac64:	4413      	add	r3, r2
 800ac66:	4602      	mov	r2, r0
 800ac68:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							if(MF.FLAG.STRAIGHT){
 800ac6c:	4b05      	ldr	r3, [pc, #20]	; (800ac84 <make_smap+0x528>)
 800ac6e:	881b      	ldrh	r3, [r3, #0]
 800ac70:	f3c3 2380 	ubfx	r3, r3, #10, #1
 800ac74:	b2db      	uxtb	r3, r3
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d06c      	beq.n	800ad54 <make_smap+0x5f8>
								//----a----
								for (int k = 1; k < x; k++) {						//a
 800ac7a:	2301      	movs	r3, #1
 800ac7c:	61fb      	str	r3, [r7, #28]
 800ac7e:	e064      	b.n	800ad4a <make_smap+0x5ee>
 800ac80:	2000022c 	.word	0x2000022c
 800ac84:	20000ee4 	.word	0x20000ee4
 800ac88:	20000ce0 	.word	0x20000ce0
									m_temp_sample[k] = map[y][x - k];				//map
 800ac8c:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800ac90:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 800ac94:	69fb      	ldr	r3, [r7, #28]
 800ac96:	1acb      	subs	r3, r1, r3
 800ac98:	4947      	ldr	r1, [pc, #284]	; (800adb8 <make_smap+0x65c>)
 800ac9a:	0112      	lsls	r2, r2, #4
 800ac9c:	440a      	add	r2, r1
 800ac9e:	4413      	add	r3, r2
 800aca0:	7819      	ldrb	r1, [r3, #0]
 800aca2:	1d3a      	adds	r2, r7, #4
 800aca4:	69fb      	ldr	r3, [r7, #28]
 800aca6:	4413      	add	r3, r2
 800aca8:	460a      	mov	r2, r1
 800acaa:	701a      	strb	r2, [r3, #0]
									if (MF.FLAG.SCND) m_temp_sample[k] >>= 4;		//a4bit4bit
 800acac:	4b43      	ldr	r3, [pc, #268]	; (800adbc <make_smap+0x660>)
 800acae:	881b      	ldrh	r3, [r3, #0]
 800acb0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800acb4:	b2db      	uxtb	r3, r3
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d00a      	beq.n	800acd0 <make_smap+0x574>
 800acba:	1d3a      	adds	r2, r7, #4
 800acbc:	69fb      	ldr	r3, [r7, #28]
 800acbe:	4413      	add	r3, r2
 800acc0:	781b      	ldrb	r3, [r3, #0]
 800acc2:	091b      	lsrs	r3, r3, #4
 800acc4:	b2d9      	uxtb	r1, r3
 800acc6:	1d3a      	adds	r2, r7, #4
 800acc8:	69fb      	ldr	r3, [r7, #28]
 800acca:	4413      	add	r3, r2
 800accc:	460a      	mov	r2, r1
 800acce:	701a      	strb	r2, [r3, #0]
									if (!(m_temp_sample[k] & 0x01) && (x - k) != 0x0f) {		//a
 800acd0:	1d3a      	adds	r2, r7, #4
 800acd2:	69fb      	ldr	r3, [r7, #28]
 800acd4:	4413      	add	r3, r2
 800acd6:	781b      	ldrb	r3, [r3, #0]
 800acd8:	f003 0301 	and.w	r3, r3, #1
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d139      	bne.n	800ad54 <make_smap+0x5f8>
 800ace0:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800ace4:	69fb      	ldr	r3, [r7, #28]
 800ace6:	1ad3      	subs	r3, r2, r3
 800ace8:	2b0f      	cmp	r3, #15
 800acea:	d033      	beq.n	800ad54 <make_smap+0x5f8>
										if (smap[y][x - k - 1] == 0x03e7) {						//a
 800acec:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800acf0:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 800acf4:	69fb      	ldr	r3, [r7, #28]
 800acf6:	1acb      	subs	r3, r1, r3
 800acf8:	3b01      	subs	r3, #1
 800acfa:	4931      	ldr	r1, [pc, #196]	; (800adc0 <make_smap+0x664>)
 800acfc:	0112      	lsls	r2, r2, #4
 800acfe:	4413      	add	r3, r2
 800ad00:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ad04:	f240 32e7 	movw	r2, #999	; 0x3e7
 800ad08:	4293      	cmp	r3, r2
 800ad0a:	d11b      	bne.n	800ad44 <make_smap+0x5e8>
											smap[y][x - k - 1] = smap[y][x - k] + straight;		//a
 800ad0c:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800ad10:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 800ad14:	69fb      	ldr	r3, [r7, #28]
 800ad16:	1acb      	subs	r3, r1, r3
 800ad18:	4929      	ldr	r1, [pc, #164]	; (800adc0 <make_smap+0x664>)
 800ad1a:	0112      	lsls	r2, r2, #4
 800ad1c:	4413      	add	r3, r2
 800ad1e:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800ad22:	69bb      	ldr	r3, [r7, #24]
 800ad24:	b299      	uxth	r1, r3
 800ad26:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800ad2a:	f897 402f 	ldrb.w	r4, [r7, #47]	; 0x2f
 800ad2e:	69fb      	ldr	r3, [r7, #28]
 800ad30:	1ae3      	subs	r3, r4, r3
 800ad32:	3b01      	subs	r3, #1
 800ad34:	4401      	add	r1, r0
 800ad36:	b288      	uxth	r0, r1
 800ad38:	4921      	ldr	r1, [pc, #132]	; (800adc0 <make_smap+0x664>)
 800ad3a:	0112      	lsls	r2, r2, #4
 800ad3c:	4413      	add	r3, r2
 800ad3e:	4602      	mov	r2, r0
 800ad40:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								for (int k = 1; k < x; k++) {						//a
 800ad44:	69fb      	ldr	r3, [r7, #28]
 800ad46:	3301      	adds	r3, #1
 800ad48:	61fb      	str	r3, [r7, #28]
 800ad4a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ad4e:	69fa      	ldr	r2, [r7, #28]
 800ad50:	429a      	cmp	r2, r3
 800ad52:	db9b      	blt.n	800ac8c <make_smap+0x530>
			for(x = 0; x <= 15; x++){						//aX
 800ad54:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ad58:	3301      	adds	r3, #1
 800ad5a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800ad5e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ad62:	2b0f      	cmp	r3, #15
 800ad64:	f67f ad3d 	bls.w	800a7e2 <make_smap+0x86>
		for(y = 0; y <= 15; y++){							//aY
 800ad68:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800ad6c:	3301      	adds	r3, #1
 800ad6e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800ad72:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800ad76:	2b0f      	cmp	r3, #15
 800ad78:	f67f ad2f 	bls.w	800a7da <make_smap+0x7e>
					}
				}
			}
		}
		//====a====
		m_step++;
 800ad7c:	4b11      	ldr	r3, [pc, #68]	; (800adc4 <make_smap+0x668>)
 800ad7e:	881b      	ldrh	r3, [r3, #0]
 800ad80:	3301      	adds	r3, #1
 800ad82:	b29a      	uxth	r2, r3
 800ad84:	4b0f      	ldr	r3, [pc, #60]	; (800adc4 <make_smap+0x668>)
 800ad86:	801a      	strh	r2, [r3, #0]
	}while(smap[mouse.y][mouse.x] == 0x03e7);					//a
 800ad88:	4b0f      	ldr	r3, [pc, #60]	; (800adc8 <make_smap+0x66c>)
 800ad8a:	785b      	ldrb	r3, [r3, #1]
 800ad8c:	b2db      	uxtb	r3, r3
 800ad8e:	4618      	mov	r0, r3
 800ad90:	4b0d      	ldr	r3, [pc, #52]	; (800adc8 <make_smap+0x66c>)
 800ad92:	781b      	ldrb	r3, [r3, #0]
 800ad94:	b2db      	uxtb	r3, r3
 800ad96:	4619      	mov	r1, r3
 800ad98:	4a09      	ldr	r2, [pc, #36]	; (800adc0 <make_smap+0x664>)
 800ad9a:	0103      	lsls	r3, r0, #4
 800ad9c:	440b      	add	r3, r1
 800ad9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ada2:	f240 32e7 	movw	r2, #999	; 0x3e7
 800ada6:	4293      	cmp	r3, r2
 800ada8:	f43f ad13 	beq.w	800a7d2 <make_smap+0x76>
}
 800adac:	bf00      	nop
 800adae:	3730      	adds	r7, #48	; 0x30
 800adb0:	46bd      	mov	sp, r7
 800adb2:	bc90      	pop	{r4, r7}
 800adb4:	4770      	bx	lr
 800adb6:	bf00      	nop
 800adb8:	2000022c 	.word	0x2000022c
 800adbc:	20000ee4 	.word	0x20000ee4
 800adc0:	20000ce0 	.word	0x20000ce0
 800adc4:	200003ca 	.word	0x200003ca
 800adc8:	20000b8c 	.word	0x20000b8c

0800adcc <make_route>:
//make_route
//a
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void make_route(){
 800adcc:	b580      	push	{r7, lr}
 800adce:	b082      	sub	sp, #8
 800add0:	af00      	add	r7, sp, #0

	//====a====
	uint8_t x, y;												//XY
	uint8_t dir_temp =  mouse.dir;								//amouse.dirdir_temp
 800add2:	4b90      	ldr	r3, [pc, #576]	; (800b014 <make_route+0x248>)
 800add4:	789b      	ldrb	r3, [r3, #2]
 800add6:	703b      	strb	r3, [r7, #0]

	//====a====
	uint16_t i;
	for(i = 0; i < 256; i++){
 800add8:	2300      	movs	r3, #0
 800adda:	80bb      	strh	r3, [r7, #4]
 800addc:	e006      	b.n	800adec <make_route+0x20>
		route[i] = 0xff;										//route0xff
 800adde:	88bb      	ldrh	r3, [r7, #4]
 800ade0:	4a8d      	ldr	r2, [pc, #564]	; (800b018 <make_route+0x24c>)
 800ade2:	21ff      	movs	r1, #255	; 0xff
 800ade4:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < 256; i++){
 800ade6:	88bb      	ldrh	r3, [r7, #4]
 800ade8:	3301      	adds	r3, #1
 800adea:	80bb      	strh	r3, [r7, #4]
 800adec:	88bb      	ldrh	r3, [r7, #4]
 800adee:	2bff      	cmp	r3, #255	; 0xff
 800adf0:	d9f5      	bls.n	800adde <make_route+0x12>
	}

	//====a====
	uint16_t m_step = smap[mouse.y][mouse.x];					//a
 800adf2:	4b88      	ldr	r3, [pc, #544]	; (800b014 <make_route+0x248>)
 800adf4:	785b      	ldrb	r3, [r3, #1]
 800adf6:	b2db      	uxtb	r3, r3
 800adf8:	4618      	mov	r0, r3
 800adfa:	4b86      	ldr	r3, [pc, #536]	; (800b014 <make_route+0x248>)
 800adfc:	781b      	ldrb	r3, [r3, #0]
 800adfe:	b2db      	uxtb	r3, r3
 800ae00:	4619      	mov	r1, r3
 800ae02:	4a86      	ldr	r2, [pc, #536]	; (800b01c <make_route+0x250>)
 800ae04:	0103      	lsls	r3, r0, #4
 800ae06:	440b      	add	r3, r1
 800ae08:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ae0c:	807b      	strh	r3, [r7, #2]

	//====x, y====
	x = mouse.x;
 800ae0e:	4b81      	ldr	r3, [pc, #516]	; (800b014 <make_route+0x248>)
 800ae10:	781b      	ldrb	r3, [r3, #0]
 800ae12:	71fb      	strb	r3, [r7, #7]
	y = mouse.y;
 800ae14:	4b7f      	ldr	r3, [pc, #508]	; (800b014 <make_route+0x248>)
 800ae16:	785b      	ldrb	r3, [r3, #1]
 800ae18:	71bb      	strb	r3, [r7, #6]

	//====a====
	i = 0;
 800ae1a:	2300      	movs	r3, #0
 800ae1c:	80bb      	strh	r3, [r7, #4]
	do{
		uint8_t m_temp = map[y][x];								//a
 800ae1e:	79ba      	ldrb	r2, [r7, #6]
 800ae20:	79fb      	ldrb	r3, [r7, #7]
 800ae22:	497f      	ldr	r1, [pc, #508]	; (800b020 <make_route+0x254>)
 800ae24:	0112      	lsls	r2, r2, #4
 800ae26:	440a      	add	r2, r1
 800ae28:	4413      	add	r3, r2
 800ae2a:	781b      	ldrb	r3, [r3, #0]
 800ae2c:	707b      	strb	r3, [r7, #1]
		if(MF.FLAG.SCND){										//aMF.FLAG.SCND
 800ae2e:	4b7d      	ldr	r3, [pc, #500]	; (800b024 <make_route+0x258>)
 800ae30:	881b      	ldrh	r3, [r3, #0]
 800ae32:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800ae36:	b2db      	uxtb	r3, r3
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d002      	beq.n	800ae42 <make_route+0x76>
			m_temp >>= 4;										//a4bit4bit
 800ae3c:	787b      	ldrb	r3, [r7, #1]
 800ae3e:	091b      	lsrs	r3, r3, #4
 800ae40:	707b      	strb	r3, [r7, #1]
		}
		//----a----
		if(!(m_temp & 0x08) && (smap[y+1][x] < m_step)){		//a
 800ae42:	787b      	ldrb	r3, [r7, #1]
 800ae44:	f003 0308 	and.w	r3, r3, #8
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d122      	bne.n	800ae92 <make_route+0xc6>
 800ae4c:	79bb      	ldrb	r3, [r7, #6]
 800ae4e:	1c5a      	adds	r2, r3, #1
 800ae50:	79fb      	ldrb	r3, [r7, #7]
 800ae52:	4972      	ldr	r1, [pc, #456]	; (800b01c <make_route+0x250>)
 800ae54:	0112      	lsls	r2, r2, #4
 800ae56:	4413      	add	r3, r2
 800ae58:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ae5c:	887a      	ldrh	r2, [r7, #2]
 800ae5e:	429a      	cmp	r2, r3
 800ae60:	d917      	bls.n	800ae92 <make_route+0xc6>
			route[i] = (0x00 - mouse.dir) & 0x03;				//route
 800ae62:	4b6c      	ldr	r3, [pc, #432]	; (800b014 <make_route+0x248>)
 800ae64:	789b      	ldrb	r3, [r3, #2]
 800ae66:	b2db      	uxtb	r3, r3
 800ae68:	425b      	negs	r3, r3
 800ae6a:	b2da      	uxtb	r2, r3
 800ae6c:	88bb      	ldrh	r3, [r7, #4]
 800ae6e:	f002 0203 	and.w	r2, r2, #3
 800ae72:	b2d1      	uxtb	r1, r2
 800ae74:	4a68      	ldr	r2, [pc, #416]	; (800b018 <make_route+0x24c>)
 800ae76:	54d1      	strb	r1, [r2, r3]
			m_step = smap[y+1][x];								//a
 800ae78:	79bb      	ldrb	r3, [r7, #6]
 800ae7a:	1c5a      	adds	r2, r3, #1
 800ae7c:	79fb      	ldrb	r3, [r7, #7]
 800ae7e:	4967      	ldr	r1, [pc, #412]	; (800b01c <make_route+0x250>)
 800ae80:	0112      	lsls	r2, r2, #4
 800ae82:	4413      	add	r3, r2
 800ae84:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ae88:	807b      	strh	r3, [r7, #2]
			y++;												//aY
 800ae8a:	79bb      	ldrb	r3, [r7, #6]
 800ae8c:	3301      	adds	r3, #1
 800ae8e:	71bb      	strb	r3, [r7, #6]
 800ae90:	e079      	b.n	800af86 <make_route+0x1ba>
		}
		//----a----
		else if(!(m_temp & 0x04) && (smap[y][x+1] < m_step)){	//a
 800ae92:	787b      	ldrb	r3, [r7, #1]
 800ae94:	f003 0304 	and.w	r3, r3, #4
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d123      	bne.n	800aee4 <make_route+0x118>
 800ae9c:	79ba      	ldrb	r2, [r7, #6]
 800ae9e:	79fb      	ldrb	r3, [r7, #7]
 800aea0:	3301      	adds	r3, #1
 800aea2:	495e      	ldr	r1, [pc, #376]	; (800b01c <make_route+0x250>)
 800aea4:	0112      	lsls	r2, r2, #4
 800aea6:	4413      	add	r3, r2
 800aea8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800aeac:	887a      	ldrh	r2, [r7, #2]
 800aeae:	429a      	cmp	r2, r3
 800aeb0:	d918      	bls.n	800aee4 <make_route+0x118>
			route[i] = (0x01 - mouse.dir) & 0x03;				//route
 800aeb2:	4b58      	ldr	r3, [pc, #352]	; (800b014 <make_route+0x248>)
 800aeb4:	789b      	ldrb	r3, [r3, #2]
 800aeb6:	b2db      	uxtb	r3, r3
 800aeb8:	f1c3 0301 	rsb	r3, r3, #1
 800aebc:	b2da      	uxtb	r2, r3
 800aebe:	88bb      	ldrh	r3, [r7, #4]
 800aec0:	f002 0203 	and.w	r2, r2, #3
 800aec4:	b2d1      	uxtb	r1, r2
 800aec6:	4a54      	ldr	r2, [pc, #336]	; (800b018 <make_route+0x24c>)
 800aec8:	54d1      	strb	r1, [r2, r3]
			m_step = smap[y][x+1];								//a
 800aeca:	79ba      	ldrb	r2, [r7, #6]
 800aecc:	79fb      	ldrb	r3, [r7, #7]
 800aece:	3301      	adds	r3, #1
 800aed0:	4952      	ldr	r1, [pc, #328]	; (800b01c <make_route+0x250>)
 800aed2:	0112      	lsls	r2, r2, #4
 800aed4:	4413      	add	r3, r2
 800aed6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800aeda:	807b      	strh	r3, [r7, #2]
			x++;												//aX
 800aedc:	79fb      	ldrb	r3, [r7, #7]
 800aede:	3301      	adds	r3, #1
 800aee0:	71fb      	strb	r3, [r7, #7]
 800aee2:	e050      	b.n	800af86 <make_route+0x1ba>
		}
		//----a----
		else if(!(m_temp & 0x02) && (smap[y-1][x] < m_step)){	//a
 800aee4:	787b      	ldrb	r3, [r7, #1]
 800aee6:	f003 0302 	and.w	r3, r3, #2
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d123      	bne.n	800af36 <make_route+0x16a>
 800aeee:	79bb      	ldrb	r3, [r7, #6]
 800aef0:	1e5a      	subs	r2, r3, #1
 800aef2:	79fb      	ldrb	r3, [r7, #7]
 800aef4:	4949      	ldr	r1, [pc, #292]	; (800b01c <make_route+0x250>)
 800aef6:	0112      	lsls	r2, r2, #4
 800aef8:	4413      	add	r3, r2
 800aefa:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800aefe:	887a      	ldrh	r2, [r7, #2]
 800af00:	429a      	cmp	r2, r3
 800af02:	d918      	bls.n	800af36 <make_route+0x16a>
			route[i] = (0x02 - mouse.dir) & 0x03;				//route
 800af04:	4b43      	ldr	r3, [pc, #268]	; (800b014 <make_route+0x248>)
 800af06:	789b      	ldrb	r3, [r3, #2]
 800af08:	b2db      	uxtb	r3, r3
 800af0a:	f1c3 0302 	rsb	r3, r3, #2
 800af0e:	b2da      	uxtb	r2, r3
 800af10:	88bb      	ldrh	r3, [r7, #4]
 800af12:	f002 0203 	and.w	r2, r2, #3
 800af16:	b2d1      	uxtb	r1, r2
 800af18:	4a3f      	ldr	r2, [pc, #252]	; (800b018 <make_route+0x24c>)
 800af1a:	54d1      	strb	r1, [r2, r3]
			m_step = smap[y-1][x];								//a
 800af1c:	79bb      	ldrb	r3, [r7, #6]
 800af1e:	1e5a      	subs	r2, r3, #1
 800af20:	79fb      	ldrb	r3, [r7, #7]
 800af22:	493e      	ldr	r1, [pc, #248]	; (800b01c <make_route+0x250>)
 800af24:	0112      	lsls	r2, r2, #4
 800af26:	4413      	add	r3, r2
 800af28:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800af2c:	807b      	strh	r3, [r7, #2]
			y--;												//aY
 800af2e:	79bb      	ldrb	r3, [r7, #6]
 800af30:	3b01      	subs	r3, #1
 800af32:	71bb      	strb	r3, [r7, #6]
 800af34:	e027      	b.n	800af86 <make_route+0x1ba>
		}
		//----a----
		else if(!(m_temp & 0x01) && (smap[y][x-1] < m_step)){	//a
 800af36:	787b      	ldrb	r3, [r7, #1]
 800af38:	f003 0301 	and.w	r3, r3, #1
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d122      	bne.n	800af86 <make_route+0x1ba>
 800af40:	79ba      	ldrb	r2, [r7, #6]
 800af42:	79fb      	ldrb	r3, [r7, #7]
 800af44:	3b01      	subs	r3, #1
 800af46:	4935      	ldr	r1, [pc, #212]	; (800b01c <make_route+0x250>)
 800af48:	0112      	lsls	r2, r2, #4
 800af4a:	4413      	add	r3, r2
 800af4c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800af50:	887a      	ldrh	r2, [r7, #2]
 800af52:	429a      	cmp	r2, r3
 800af54:	d917      	bls.n	800af86 <make_route+0x1ba>
			route[i] = (0x03 - mouse.dir) & 0x03;				//route
 800af56:	4b2f      	ldr	r3, [pc, #188]	; (800b014 <make_route+0x248>)
 800af58:	789b      	ldrb	r3, [r3, #2]
 800af5a:	b2db      	uxtb	r3, r3
 800af5c:	f1c3 0303 	rsb	r3, r3, #3
 800af60:	b2da      	uxtb	r2, r3
 800af62:	88bb      	ldrh	r3, [r7, #4]
 800af64:	f002 0203 	and.w	r2, r2, #3
 800af68:	b2d1      	uxtb	r1, r2
 800af6a:	4a2b      	ldr	r2, [pc, #172]	; (800b018 <make_route+0x24c>)
 800af6c:	54d1      	strb	r1, [r2, r3]
			m_step = smap[y][x-1];								//a
 800af6e:	79ba      	ldrb	r2, [r7, #6]
 800af70:	79fb      	ldrb	r3, [r7, #7]
 800af72:	3b01      	subs	r3, #1
 800af74:	4929      	ldr	r1, [pc, #164]	; (800b01c <make_route+0x250>)
 800af76:	0112      	lsls	r2, r2, #4
 800af78:	4413      	add	r3, r2
 800af7a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800af7e:	807b      	strh	r3, [r7, #2]
			x--;												//aX
 800af80:	79fb      	ldrb	r3, [r7, #7]
 800af82:	3b01      	subs	r3, #1
 800af84:	71fb      	strb	r3, [r7, #7]
				y--;												//aY
			}*/

		}
		//----a----
		switch(route[i]){										//route
 800af86:	88bb      	ldrh	r3, [r7, #4]
 800af88:	4a23      	ldr	r2, [pc, #140]	; (800b018 <make_route+0x24c>)
 800af8a:	5cd3      	ldrb	r3, [r2, r3]
 800af8c:	2b03      	cmp	r3, #3
 800af8e:	d828      	bhi.n	800afe2 <make_route+0x216>
 800af90:	a201      	add	r2, pc, #4	; (adr r2, 800af98 <make_route+0x1cc>)
 800af92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af96:	bf00      	nop
 800af98:	0800afa9 	.word	0x0800afa9
 800af9c:	0800afb3 	.word	0x0800afb3
 800afa0:	0800afc3 	.word	0x0800afc3
 800afa4:	0800afd3 	.word	0x0800afd3
		case 0x00:												//a
			route[i] = 0x88;									//a
 800afa8:	88bb      	ldrh	r3, [r7, #4]
 800afaa:	4a1b      	ldr	r2, [pc, #108]	; (800b018 <make_route+0x24c>)
 800afac:	2188      	movs	r1, #136	; 0x88
 800afae:	54d1      	strb	r1, [r2, r3]
			break;
 800afb0:	e01c      	b.n	800afec <make_route+0x220>
		case 0x01:												//a
			turn_dir(DIR_TURN_R90);								//a90
 800afb2:	2001      	movs	r0, #1
 800afb4:	f7ff fb8c 	bl	800a6d0 <turn_dir>
			route[i] = 0x44;									//a
 800afb8:	88bb      	ldrh	r3, [r7, #4]
 800afba:	4a17      	ldr	r2, [pc, #92]	; (800b018 <make_route+0x24c>)
 800afbc:	2144      	movs	r1, #68	; 0x44
 800afbe:	54d1      	strb	r1, [r2, r3]
			break;
 800afc0:	e014      	b.n	800afec <make_route+0x220>
		case 0x02:												//U
			turn_dir(DIR_TURN_180);								//a180
 800afc2:	2002      	movs	r0, #2
 800afc4:	f7ff fb84 	bl	800a6d0 <turn_dir>
			route[i] = 0x22;									//a
 800afc8:	88bb      	ldrh	r3, [r7, #4]
 800afca:	4a13      	ldr	r2, [pc, #76]	; (800b018 <make_route+0x24c>)
 800afcc:	2122      	movs	r1, #34	; 0x22
 800afce:	54d1      	strb	r1, [r2, r3]
			break;
 800afd0:	e00c      	b.n	800afec <make_route+0x220>
		case 0x03:												//a
			turn_dir(DIR_TURN_L90);								//a90
 800afd2:	20ff      	movs	r0, #255	; 0xff
 800afd4:	f7ff fb7c 	bl	800a6d0 <turn_dir>
			route[i] = 0x11;									//a
 800afd8:	88bb      	ldrh	r3, [r7, #4]
 800afda:	4a0f      	ldr	r2, [pc, #60]	; (800b018 <make_route+0x24c>)
 800afdc:	2111      	movs	r1, #17
 800afde:	54d1      	strb	r1, [r2, r3]
			break;
 800afe0:	e004      	b.n	800afec <make_route+0x220>
		default:												//a
			route[i] = 0x00;									//a
 800afe2:	88bb      	ldrh	r3, [r7, #4]
 800afe4:	4a0c      	ldr	r2, [pc, #48]	; (800b018 <make_route+0x24c>)
 800afe6:	2100      	movs	r1, #0
 800afe8:	54d1      	strb	r1, [r2, r3]
			break;
 800afea:	bf00      	nop
		}
		i++;													//a
 800afec:	88bb      	ldrh	r3, [r7, #4]
 800afee:	3301      	adds	r3, #1
 800aff0:	80bb      	strh	r3, [r7, #4]
	}while(smap[y][x] != 0);									//a0=
 800aff2:	79ba      	ldrb	r2, [r7, #6]
 800aff4:	79fb      	ldrb	r3, [r7, #7]
 800aff6:	4909      	ldr	r1, [pc, #36]	; (800b01c <make_route+0x250>)
 800aff8:	0112      	lsls	r2, r2, #4
 800affa:	4413      	add	r3, r2
 800affc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b000:	2b00      	cmp	r3, #0
 800b002:	f47f af0c 	bne.w	800ae1e <make_route+0x52>
	mouse.dir = dir_temp;										//dir_tempmouse.dir
 800b006:	4a03      	ldr	r2, [pc, #12]	; (800b014 <make_route+0x248>)
 800b008:	783b      	ldrb	r3, [r7, #0]
 800b00a:	7093      	strb	r3, [r2, #2]
}
 800b00c:	bf00      	nop
 800b00e:	3708      	adds	r7, #8
 800b010:	46bd      	mov	sp, r7
 800b012:	bd80      	pop	{r7, pc}
 800b014:	20000b8c 	.word	0x20000b8c
 800b018:	20000bd4 	.word	0x20000bd4
 800b01c:	20000ce0 	.word	0x20000ce0
 800b020:	2000022c 	.word	0x2000022c
 800b024:	20000ee4 	.word	0x20000ee4

0800b028 <find_pregoal>:
//	(=goal)
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void find_pregoal()
{
 800b028:	b480      	push	{r7}
 800b02a:	b085      	sub	sp, #20
 800b02c:	af00      	add	r7, sp, #0
	//========
	uint8_t x, y;															//for
	uint8_t m_temp;															//
	//uint8_t m_temp_sample[16];
	uint8_t break_flag = 0;													//
 800b02e:	2300      	movs	r3, #0
 800b030:	737b      	strb	r3, [r7, #13]

	//========
	for (y = 0; y <= 0x0f; y++) {											//Y
 800b032:	2300      	movs	r3, #0
 800b034:	73bb      	strb	r3, [r7, #14]
 800b036:	e014      	b.n	800b062 <find_pregoal+0x3a>
		for (x = 0; x <= 0x0f; x++) {										//X
 800b038:	2300      	movs	r3, #0
 800b03a:	73fb      	strb	r3, [r7, #15]
 800b03c:	e00b      	b.n	800b056 <find_pregoal+0x2e>
			smap[y][x] = 0x03e7;											//
 800b03e:	7bba      	ldrb	r2, [r7, #14]
 800b040:	7bfb      	ldrb	r3, [r7, #15]
 800b042:	499f      	ldr	r1, [pc, #636]	; (800b2c0 <find_pregoal+0x298>)
 800b044:	0112      	lsls	r2, r2, #4
 800b046:	4413      	add	r3, r2
 800b048:	f240 32e7 	movw	r2, #999	; 0x3e7
 800b04c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (x = 0; x <= 0x0f; x++) {										//X
 800b050:	7bfb      	ldrb	r3, [r7, #15]
 800b052:	3301      	adds	r3, #1
 800b054:	73fb      	strb	r3, [r7, #15]
 800b056:	7bfb      	ldrb	r3, [r7, #15]
 800b058:	2b0f      	cmp	r3, #15
 800b05a:	d9f0      	bls.n	800b03e <find_pregoal+0x16>
	for (y = 0; y <= 0x0f; y++) {											//Y
 800b05c:	7bbb      	ldrb	r3, [r7, #14]
 800b05e:	3301      	adds	r3, #1
 800b060:	73bb      	strb	r3, [r7, #14]
 800b062:	7bbb      	ldrb	r3, [r7, #14]
 800b064:	2b0f      	cmp	r3, #15
 800b066:	d9e7      	bls.n	800b038 <find_pregoal+0x10>
		}
	}

	//========
	allmap_comp_flag = 0;
 800b068:	4b96      	ldr	r3, [pc, #600]	; (800b2c4 <find_pregoal+0x29c>)
 800b06a:	2200      	movs	r2, #0
 800b06c:	701a      	strb	r2, [r3, #0]

	//====0====
	smap[mouse.y][mouse.x] = 0;
 800b06e:	4b96      	ldr	r3, [pc, #600]	; (800b2c8 <find_pregoal+0x2a0>)
 800b070:	785b      	ldrb	r3, [r3, #1]
 800b072:	b2db      	uxtb	r3, r3
 800b074:	4618      	mov	r0, r3
 800b076:	4b94      	ldr	r3, [pc, #592]	; (800b2c8 <find_pregoal+0x2a0>)
 800b078:	781b      	ldrb	r3, [r3, #0]
 800b07a:	b2db      	uxtb	r3, r3
 800b07c:	4619      	mov	r1, r3
 800b07e:	4a90      	ldr	r2, [pc, #576]	; (800b2c0 <find_pregoal+0x298>)
 800b080:	0103      	lsls	r3, r0, #4
 800b082:	440b      	add	r3, r1
 800b084:	2100      	movs	r1, #0
 800b086:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

	//====0====
	m_step = 0;																//
 800b08a:	4b90      	ldr	r3, [pc, #576]	; (800b2cc <find_pregoal+0x2a4>)
 800b08c:	2200      	movs	r2, #0
 800b08e:	801a      	strh	r2, [r3, #0]

	//========
	int straight = 3;
 800b090:	2303      	movs	r3, #3
 800b092:	60bb      	str	r3, [r7, #8]
	int turn = 1;
 800b094:	2301      	movs	r3, #1
 800b096:	607b      	str	r3, [r7, #4]

	//========
	do {
		//--------
		for (y = 0; y <= 0x0f; y++) {										//Y
 800b098:	2300      	movs	r3, #0
 800b09a:	73bb      	strb	r3, [r7, #14]
 800b09c:	e180      	b.n	800b3a0 <find_pregoal+0x378>
			for (x = 0; x <= 0x0f; x++) {									//X
 800b09e:	2300      	movs	r3, #0
 800b0a0:	73fb      	strb	r3, [r7, #15]
 800b0a2:	e173      	b.n	800b38c <find_pregoal+0x364>
				//--------
				if (smap[y][x] == m_step) {									//m_step
 800b0a4:	7bba      	ldrb	r2, [r7, #14]
 800b0a6:	7bfb      	ldrb	r3, [r7, #15]
 800b0a8:	4985      	ldr	r1, [pc, #532]	; (800b2c0 <find_pregoal+0x298>)
 800b0aa:	0112      	lsls	r2, r2, #4
 800b0ac:	4413      	add	r3, r2
 800b0ae:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800b0b2:	4b86      	ldr	r3, [pc, #536]	; (800b2cc <find_pregoal+0x2a4>)
 800b0b4:	881b      	ldrh	r3, [r3, #0]
 800b0b6:	429a      	cmp	r2, r3
 800b0b8:	f040 8165 	bne.w	800b386 <find_pregoal+0x35e>
					m_temp = map[y][x];										//map
 800b0bc:	7bba      	ldrb	r2, [r7, #14]
 800b0be:	7bfb      	ldrb	r3, [r7, #15]
 800b0c0:	4983      	ldr	r1, [pc, #524]	; (800b2d0 <find_pregoal+0x2a8>)
 800b0c2:	0112      	lsls	r2, r2, #4
 800b0c4:	440a      	add	r2, r1
 800b0c6:	4413      	add	r3, r2
 800b0c8:	781b      	ldrb	r3, [r3, #0]
 800b0ca:	70fb      	strb	r3, [r7, #3]
					//--------
					if (!(m_temp & 0x08) && y != 0x0f) {					//
 800b0cc:	78fb      	ldrb	r3, [r7, #3]
 800b0ce:	f003 0308 	and.w	r3, r3, #8
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d14d      	bne.n	800b172 <find_pregoal+0x14a>
 800b0d6:	7bbb      	ldrb	r3, [r7, #14]
 800b0d8:	2b0f      	cmp	r3, #15
 800b0da:	d04a      	beq.n	800b172 <find_pregoal+0x14a>
						if (smap[y + 1][x] == 0x03e7) {						//
 800b0dc:	7bbb      	ldrb	r3, [r7, #14]
 800b0de:	1c5a      	adds	r2, r3, #1
 800b0e0:	7bfb      	ldrb	r3, [r7, #15]
 800b0e2:	4977      	ldr	r1, [pc, #476]	; (800b2c0 <find_pregoal+0x298>)
 800b0e4:	0112      	lsls	r2, r2, #4
 800b0e6:	4413      	add	r3, r2
 800b0e8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b0ec:	f240 32e7 	movw	r2, #999	; 0x3e7
 800b0f0:	4293      	cmp	r3, r2
 800b0f2:	d13e      	bne.n	800b172 <find_pregoal+0x14a>
							smap[y + 1][x] = smap[y][x] + turn;				//
 800b0f4:	7bba      	ldrb	r2, [r7, #14]
 800b0f6:	7bfb      	ldrb	r3, [r7, #15]
 800b0f8:	4971      	ldr	r1, [pc, #452]	; (800b2c0 <find_pregoal+0x298>)
 800b0fa:	0112      	lsls	r2, r2, #4
 800b0fc:	4413      	add	r3, r2
 800b0fe:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	b299      	uxth	r1, r3
 800b106:	7bbb      	ldrb	r3, [r7, #14]
 800b108:	1c5a      	adds	r2, r3, #1
 800b10a:	7bfb      	ldrb	r3, [r7, #15]
 800b10c:	4401      	add	r1, r0
 800b10e:	b288      	uxth	r0, r1
 800b110:	496b      	ldr	r1, [pc, #428]	; (800b2c0 <find_pregoal+0x298>)
 800b112:	0112      	lsls	r2, r2, #4
 800b114:	4413      	add	r3, r2
 800b116:	4602      	mov	r2, r0
 800b118:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							if (((map[y + 1][x] & 0x0f ) << 4) != (map[y + 1][x] & 0xf0)) {		//map4bit4bit
 800b11c:	7bbb      	ldrb	r3, [r7, #14]
 800b11e:	1c5a      	adds	r2, r3, #1
 800b120:	7bfb      	ldrb	r3, [r7, #15]
 800b122:	496b      	ldr	r1, [pc, #428]	; (800b2d0 <find_pregoal+0x2a8>)
 800b124:	0112      	lsls	r2, r2, #4
 800b126:	440a      	add	r2, r1
 800b128:	4413      	add	r3, r2
 800b12a:	781b      	ldrb	r3, [r3, #0]
 800b12c:	011b      	lsls	r3, r3, #4
 800b12e:	b2da      	uxtb	r2, r3
 800b130:	7bbb      	ldrb	r3, [r7, #14]
 800b132:	1c59      	adds	r1, r3, #1
 800b134:	7bfb      	ldrb	r3, [r7, #15]
 800b136:	4866      	ldr	r0, [pc, #408]	; (800b2d0 <find_pregoal+0x2a8>)
 800b138:	0109      	lsls	r1, r1, #4
 800b13a:	4401      	add	r1, r0
 800b13c:	440b      	add	r3, r1
 800b13e:	781b      	ldrb	r3, [r3, #0]
 800b140:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b144:	429a      	cmp	r2, r3
 800b146:	d014      	beq.n	800b172 <find_pregoal+0x14a>
								break_flag = 1;								//for
 800b148:	2301      	movs	r3, #1
 800b14a:	737b      	strb	r3, [r7, #13]
								m_step2 = smap[y + 1][x];					//goal
 800b14c:	7bbb      	ldrb	r3, [r7, #14]
 800b14e:	1c5a      	adds	r2, r3, #1
 800b150:	7bfb      	ldrb	r3, [r7, #15]
 800b152:	495b      	ldr	r1, [pc, #364]	; (800b2c0 <find_pregoal+0x298>)
 800b154:	0112      	lsls	r2, r2, #4
 800b156:	4413      	add	r3, r2
 800b158:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800b15c:	4b5d      	ldr	r3, [pc, #372]	; (800b2d4 <find_pregoal+0x2ac>)
 800b15e:	801a      	strh	r2, [r3, #0]
								pregoal_x = x;
 800b160:	4a5d      	ldr	r2, [pc, #372]	; (800b2d8 <find_pregoal+0x2b0>)
 800b162:	7bfb      	ldrb	r3, [r7, #15]
 800b164:	7013      	strb	r3, [r2, #0]
								pregoal_y = y + 1;							//goal
 800b166:	7bbb      	ldrb	r3, [r7, #14]
 800b168:	3301      	adds	r3, #1
 800b16a:	b2da      	uxtb	r2, r3
 800b16c:	4b5b      	ldr	r3, [pc, #364]	; (800b2dc <find_pregoal+0x2b4>)
 800b16e:	701a      	strb	r2, [r3, #0]
								break;
 800b170:	e110      	b.n	800b394 <find_pregoal+0x36c>
							}
						}
					}
					//--------
					if (!(m_temp & 0x04) && x != 0x0f) {					//
 800b172:	78fb      	ldrb	r3, [r7, #3]
 800b174:	f003 0304 	and.w	r3, r3, #4
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d14d      	bne.n	800b218 <find_pregoal+0x1f0>
 800b17c:	7bfb      	ldrb	r3, [r7, #15]
 800b17e:	2b0f      	cmp	r3, #15
 800b180:	d04a      	beq.n	800b218 <find_pregoal+0x1f0>
						if (smap[y][x + 1] == 0x03e7) {						//
 800b182:	7bba      	ldrb	r2, [r7, #14]
 800b184:	7bfb      	ldrb	r3, [r7, #15]
 800b186:	3301      	adds	r3, #1
 800b188:	494d      	ldr	r1, [pc, #308]	; (800b2c0 <find_pregoal+0x298>)
 800b18a:	0112      	lsls	r2, r2, #4
 800b18c:	4413      	add	r3, r2
 800b18e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b192:	f240 32e7 	movw	r2, #999	; 0x3e7
 800b196:	4293      	cmp	r3, r2
 800b198:	d13e      	bne.n	800b218 <find_pregoal+0x1f0>
							smap[y][x + 1] = smap[y][x] + turn;				//
 800b19a:	7bba      	ldrb	r2, [r7, #14]
 800b19c:	7bfb      	ldrb	r3, [r7, #15]
 800b19e:	4948      	ldr	r1, [pc, #288]	; (800b2c0 <find_pregoal+0x298>)
 800b1a0:	0112      	lsls	r2, r2, #4
 800b1a2:	4413      	add	r3, r2
 800b1a4:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	b299      	uxth	r1, r3
 800b1ac:	7bba      	ldrb	r2, [r7, #14]
 800b1ae:	7bfb      	ldrb	r3, [r7, #15]
 800b1b0:	3301      	adds	r3, #1
 800b1b2:	4401      	add	r1, r0
 800b1b4:	b288      	uxth	r0, r1
 800b1b6:	4942      	ldr	r1, [pc, #264]	; (800b2c0 <find_pregoal+0x298>)
 800b1b8:	0112      	lsls	r2, r2, #4
 800b1ba:	4413      	add	r3, r2
 800b1bc:	4602      	mov	r2, r0
 800b1be:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							if (((map[y][x + 1] & 0x0f) << 4) != (map[y][x + 1] & 0xf0)) {		//map4bit4bit
 800b1c2:	7bba      	ldrb	r2, [r7, #14]
 800b1c4:	7bfb      	ldrb	r3, [r7, #15]
 800b1c6:	3301      	adds	r3, #1
 800b1c8:	4941      	ldr	r1, [pc, #260]	; (800b2d0 <find_pregoal+0x2a8>)
 800b1ca:	0112      	lsls	r2, r2, #4
 800b1cc:	440a      	add	r2, r1
 800b1ce:	4413      	add	r3, r2
 800b1d0:	781b      	ldrb	r3, [r3, #0]
 800b1d2:	011b      	lsls	r3, r3, #4
 800b1d4:	b2da      	uxtb	r2, r3
 800b1d6:	7bb9      	ldrb	r1, [r7, #14]
 800b1d8:	7bfb      	ldrb	r3, [r7, #15]
 800b1da:	3301      	adds	r3, #1
 800b1dc:	483c      	ldr	r0, [pc, #240]	; (800b2d0 <find_pregoal+0x2a8>)
 800b1de:	0109      	lsls	r1, r1, #4
 800b1e0:	4401      	add	r1, r0
 800b1e2:	440b      	add	r3, r1
 800b1e4:	781b      	ldrb	r3, [r3, #0]
 800b1e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b1ea:	429a      	cmp	r2, r3
 800b1ec:	d014      	beq.n	800b218 <find_pregoal+0x1f0>
								break_flag = 1;								//for
 800b1ee:	2301      	movs	r3, #1
 800b1f0:	737b      	strb	r3, [r7, #13]
								m_step2 = smap[y][x + 1];					//
 800b1f2:	7bba      	ldrb	r2, [r7, #14]
 800b1f4:	7bfb      	ldrb	r3, [r7, #15]
 800b1f6:	3301      	adds	r3, #1
 800b1f8:	4931      	ldr	r1, [pc, #196]	; (800b2c0 <find_pregoal+0x298>)
 800b1fa:	0112      	lsls	r2, r2, #4
 800b1fc:	4413      	add	r3, r2
 800b1fe:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800b202:	4b34      	ldr	r3, [pc, #208]	; (800b2d4 <find_pregoal+0x2ac>)
 800b204:	801a      	strh	r2, [r3, #0]
								pregoal_x = x + 1;
 800b206:	7bfb      	ldrb	r3, [r7, #15]
 800b208:	3301      	adds	r3, #1
 800b20a:	b2da      	uxtb	r2, r3
 800b20c:	4b32      	ldr	r3, [pc, #200]	; (800b2d8 <find_pregoal+0x2b0>)
 800b20e:	701a      	strb	r2, [r3, #0]
								pregoal_y = y;								//goal
 800b210:	4a32      	ldr	r2, [pc, #200]	; (800b2dc <find_pregoal+0x2b4>)
 800b212:	7bbb      	ldrb	r3, [r7, #14]
 800b214:	7013      	strb	r3, [r2, #0]
								break;
 800b216:	e0bd      	b.n	800b394 <find_pregoal+0x36c>
							}
						}
					}
					//--------
					if (!(m_temp & 0x02) && y != 0) {						//
 800b218:	78fb      	ldrb	r3, [r7, #3]
 800b21a:	f003 0302 	and.w	r3, r3, #2
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d15e      	bne.n	800b2e0 <find_pregoal+0x2b8>
 800b222:	7bbb      	ldrb	r3, [r7, #14]
 800b224:	2b00      	cmp	r3, #0
 800b226:	d05b      	beq.n	800b2e0 <find_pregoal+0x2b8>
						if (smap[y - 1][x] == 0x03e7) {						//
 800b228:	7bbb      	ldrb	r3, [r7, #14]
 800b22a:	1e5a      	subs	r2, r3, #1
 800b22c:	7bfb      	ldrb	r3, [r7, #15]
 800b22e:	4924      	ldr	r1, [pc, #144]	; (800b2c0 <find_pregoal+0x298>)
 800b230:	0112      	lsls	r2, r2, #4
 800b232:	4413      	add	r3, r2
 800b234:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b238:	f240 32e7 	movw	r2, #999	; 0x3e7
 800b23c:	4293      	cmp	r3, r2
 800b23e:	d14f      	bne.n	800b2e0 <find_pregoal+0x2b8>
							smap[y - 1][x] = smap[y][x] + turn;				//
 800b240:	7bba      	ldrb	r2, [r7, #14]
 800b242:	7bfb      	ldrb	r3, [r7, #15]
 800b244:	491e      	ldr	r1, [pc, #120]	; (800b2c0 <find_pregoal+0x298>)
 800b246:	0112      	lsls	r2, r2, #4
 800b248:	4413      	add	r3, r2
 800b24a:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	b299      	uxth	r1, r3
 800b252:	7bbb      	ldrb	r3, [r7, #14]
 800b254:	1e5a      	subs	r2, r3, #1
 800b256:	7bfb      	ldrb	r3, [r7, #15]
 800b258:	4401      	add	r1, r0
 800b25a:	b288      	uxth	r0, r1
 800b25c:	4918      	ldr	r1, [pc, #96]	; (800b2c0 <find_pregoal+0x298>)
 800b25e:	0112      	lsls	r2, r2, #4
 800b260:	4413      	add	r3, r2
 800b262:	4602      	mov	r2, r0
 800b264:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							if (((map[y - 1][x] & 0x0f) << 4) != (map[y - 1][x] & 0xf0)) {		//map4bit4bit
 800b268:	7bbb      	ldrb	r3, [r7, #14]
 800b26a:	1e5a      	subs	r2, r3, #1
 800b26c:	7bfb      	ldrb	r3, [r7, #15]
 800b26e:	4918      	ldr	r1, [pc, #96]	; (800b2d0 <find_pregoal+0x2a8>)
 800b270:	0112      	lsls	r2, r2, #4
 800b272:	440a      	add	r2, r1
 800b274:	4413      	add	r3, r2
 800b276:	781b      	ldrb	r3, [r3, #0]
 800b278:	011b      	lsls	r3, r3, #4
 800b27a:	b2da      	uxtb	r2, r3
 800b27c:	7bbb      	ldrb	r3, [r7, #14]
 800b27e:	1e59      	subs	r1, r3, #1
 800b280:	7bfb      	ldrb	r3, [r7, #15]
 800b282:	4813      	ldr	r0, [pc, #76]	; (800b2d0 <find_pregoal+0x2a8>)
 800b284:	0109      	lsls	r1, r1, #4
 800b286:	4401      	add	r1, r0
 800b288:	440b      	add	r3, r1
 800b28a:	781b      	ldrb	r3, [r3, #0]
 800b28c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b290:	429a      	cmp	r2, r3
 800b292:	d025      	beq.n	800b2e0 <find_pregoal+0x2b8>
								break_flag = 1;								//for
 800b294:	2301      	movs	r3, #1
 800b296:	737b      	strb	r3, [r7, #13]
								m_step2 = smap[y - 1][x];					//
 800b298:	7bbb      	ldrb	r3, [r7, #14]
 800b29a:	1e5a      	subs	r2, r3, #1
 800b29c:	7bfb      	ldrb	r3, [r7, #15]
 800b29e:	4908      	ldr	r1, [pc, #32]	; (800b2c0 <find_pregoal+0x298>)
 800b2a0:	0112      	lsls	r2, r2, #4
 800b2a2:	4413      	add	r3, r2
 800b2a4:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800b2a8:	4b0a      	ldr	r3, [pc, #40]	; (800b2d4 <find_pregoal+0x2ac>)
 800b2aa:	801a      	strh	r2, [r3, #0]
								pregoal_x = x;
 800b2ac:	4a0a      	ldr	r2, [pc, #40]	; (800b2d8 <find_pregoal+0x2b0>)
 800b2ae:	7bfb      	ldrb	r3, [r7, #15]
 800b2b0:	7013      	strb	r3, [r2, #0]
								pregoal_y = y - 1;							//goal
 800b2b2:	7bbb      	ldrb	r3, [r7, #14]
 800b2b4:	3b01      	subs	r3, #1
 800b2b6:	b2da      	uxtb	r2, r3
 800b2b8:	4b08      	ldr	r3, [pc, #32]	; (800b2dc <find_pregoal+0x2b4>)
 800b2ba:	701a      	strb	r2, [r3, #0]
								break;
 800b2bc:	e06a      	b.n	800b394 <find_pregoal+0x36c>
 800b2be:	bf00      	nop
 800b2c0:	20000ce0 	.word	0x20000ce0
 800b2c4:	20000b2c 	.word	0x20000b2c
 800b2c8:	20000b8c 	.word	0x20000b8c
 800b2cc:	200003ca 	.word	0x200003ca
 800b2d0:	2000022c 	.word	0x2000022c
 800b2d4:	20000b84 	.word	0x20000b84
 800b2d8:	20000cdc 	.word	0x20000cdc
 800b2dc:	20000efc 	.word	0x20000efc
							}
						}
					}
					//--------
					if (!(m_temp & 0x01) && x != 0) {						//
 800b2e0:	78fb      	ldrb	r3, [r7, #3]
 800b2e2:	f003 0301 	and.w	r3, r3, #1
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d14d      	bne.n	800b386 <find_pregoal+0x35e>
 800b2ea:	7bfb      	ldrb	r3, [r7, #15]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d04a      	beq.n	800b386 <find_pregoal+0x35e>
						if (smap[y][x - 1] == 0x03e7) {						//
 800b2f0:	7bba      	ldrb	r2, [r7, #14]
 800b2f2:	7bfb      	ldrb	r3, [r7, #15]
 800b2f4:	3b01      	subs	r3, #1
 800b2f6:	493b      	ldr	r1, [pc, #236]	; (800b3e4 <find_pregoal+0x3bc>)
 800b2f8:	0112      	lsls	r2, r2, #4
 800b2fa:	4413      	add	r3, r2
 800b2fc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b300:	f240 32e7 	movw	r2, #999	; 0x3e7
 800b304:	4293      	cmp	r3, r2
 800b306:	d13e      	bne.n	800b386 <find_pregoal+0x35e>
							smap[y][x - 1] = smap[y][x] + turn;				//
 800b308:	7bba      	ldrb	r2, [r7, #14]
 800b30a:	7bfb      	ldrb	r3, [r7, #15]
 800b30c:	4935      	ldr	r1, [pc, #212]	; (800b3e4 <find_pregoal+0x3bc>)
 800b30e:	0112      	lsls	r2, r2, #4
 800b310:	4413      	add	r3, r2
 800b312:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	b299      	uxth	r1, r3
 800b31a:	7bba      	ldrb	r2, [r7, #14]
 800b31c:	7bfb      	ldrb	r3, [r7, #15]
 800b31e:	3b01      	subs	r3, #1
 800b320:	4401      	add	r1, r0
 800b322:	b288      	uxth	r0, r1
 800b324:	492f      	ldr	r1, [pc, #188]	; (800b3e4 <find_pregoal+0x3bc>)
 800b326:	0112      	lsls	r2, r2, #4
 800b328:	4413      	add	r3, r2
 800b32a:	4602      	mov	r2, r0
 800b32c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							if (((map[y][x - 1] & 0x0f) << 4) != (map[y][x - 1] & 0xf0)) {		//map4bit4bit
 800b330:	7bba      	ldrb	r2, [r7, #14]
 800b332:	7bfb      	ldrb	r3, [r7, #15]
 800b334:	3b01      	subs	r3, #1
 800b336:	492c      	ldr	r1, [pc, #176]	; (800b3e8 <find_pregoal+0x3c0>)
 800b338:	0112      	lsls	r2, r2, #4
 800b33a:	440a      	add	r2, r1
 800b33c:	4413      	add	r3, r2
 800b33e:	781b      	ldrb	r3, [r3, #0]
 800b340:	011b      	lsls	r3, r3, #4
 800b342:	b2da      	uxtb	r2, r3
 800b344:	7bb9      	ldrb	r1, [r7, #14]
 800b346:	7bfb      	ldrb	r3, [r7, #15]
 800b348:	3b01      	subs	r3, #1
 800b34a:	4827      	ldr	r0, [pc, #156]	; (800b3e8 <find_pregoal+0x3c0>)
 800b34c:	0109      	lsls	r1, r1, #4
 800b34e:	4401      	add	r1, r0
 800b350:	440b      	add	r3, r1
 800b352:	781b      	ldrb	r3, [r3, #0]
 800b354:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b358:	429a      	cmp	r2, r3
 800b35a:	d014      	beq.n	800b386 <find_pregoal+0x35e>
								break_flag = 1;								//for
 800b35c:	2301      	movs	r3, #1
 800b35e:	737b      	strb	r3, [r7, #13]
								m_step2 = smap[y][x - 1];					//
 800b360:	7bba      	ldrb	r2, [r7, #14]
 800b362:	7bfb      	ldrb	r3, [r7, #15]
 800b364:	3b01      	subs	r3, #1
 800b366:	491f      	ldr	r1, [pc, #124]	; (800b3e4 <find_pregoal+0x3bc>)
 800b368:	0112      	lsls	r2, r2, #4
 800b36a:	4413      	add	r3, r2
 800b36c:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800b370:	4b1e      	ldr	r3, [pc, #120]	; (800b3ec <find_pregoal+0x3c4>)
 800b372:	801a      	strh	r2, [r3, #0]
								pregoal_x = x - 1;
 800b374:	7bfb      	ldrb	r3, [r7, #15]
 800b376:	3b01      	subs	r3, #1
 800b378:	b2da      	uxtb	r2, r3
 800b37a:	4b1d      	ldr	r3, [pc, #116]	; (800b3f0 <find_pregoal+0x3c8>)
 800b37c:	701a      	strb	r2, [r3, #0]
								pregoal_y = y;								//goal
 800b37e:	4a1d      	ldr	r2, [pc, #116]	; (800b3f4 <find_pregoal+0x3cc>)
 800b380:	7bbb      	ldrb	r3, [r7, #14]
 800b382:	7013      	strb	r3, [r2, #0]
								break;							}
 800b384:	e006      	b.n	800b394 <find_pregoal+0x36c>
			for (x = 0; x <= 0x0f; x++) {									//X
 800b386:	7bfb      	ldrb	r3, [r7, #15]
 800b388:	3301      	adds	r3, #1
 800b38a:	73fb      	strb	r3, [r7, #15]
 800b38c:	7bfb      	ldrb	r3, [r7, #15]
 800b38e:	2b0f      	cmp	r3, #15
 800b390:	f67f ae88 	bls.w	800b0a4 <find_pregoal+0x7c>
						}
					}
				}
			}
			if (break_flag) break;		//map4bit4bitfor
 800b394:	7b7b      	ldrb	r3, [r7, #13]
 800b396:	2b00      	cmp	r3, #0
 800b398:	d107      	bne.n	800b3aa <find_pregoal+0x382>
		for (y = 0; y <= 0x0f; y++) {										//Y
 800b39a:	7bbb      	ldrb	r3, [r7, #14]
 800b39c:	3301      	adds	r3, #1
 800b39e:	73bb      	strb	r3, [r7, #14]
 800b3a0:	7bbb      	ldrb	r3, [r7, #14]
 800b3a2:	2b0f      	cmp	r3, #15
 800b3a4:	f67f ae7b 	bls.w	800b09e <find_pregoal+0x76>
 800b3a8:	e000      	b.n	800b3ac <find_pregoal+0x384>
			if (break_flag) break;		//map4bit4bitfor
 800b3aa:	bf00      	nop
		}
		//========
		m_step++;
 800b3ac:	4b12      	ldr	r3, [pc, #72]	; (800b3f8 <find_pregoal+0x3d0>)
 800b3ae:	881b      	ldrh	r3, [r3, #0]
 800b3b0:	3301      	adds	r3, #1
 800b3b2:	b29a      	uxth	r2, r3
 800b3b4:	4b10      	ldr	r3, [pc, #64]	; (800b3f8 <find_pregoal+0x3d0>)
 800b3b6:	801a      	strh	r2, [r3, #0]
		if (m_step > 500) allmap_comp_flag = 1;
 800b3b8:	4b0f      	ldr	r3, [pc, #60]	; (800b3f8 <find_pregoal+0x3d0>)
 800b3ba:	881b      	ldrh	r3, [r3, #0]
 800b3bc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800b3c0:	d902      	bls.n	800b3c8 <find_pregoal+0x3a0>
 800b3c2:	4b0e      	ldr	r3, [pc, #56]	; (800b3fc <find_pregoal+0x3d4>)
 800b3c4:	2201      	movs	r2, #1
 800b3c6:	701a      	strb	r2, [r3, #0]
	} while (break_flag == 0 && allmap_comp_flag != 1);		//
 800b3c8:	7b7b      	ldrb	r3, [r7, #13]
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d104      	bne.n	800b3d8 <find_pregoal+0x3b0>
 800b3ce:	4b0b      	ldr	r3, [pc, #44]	; (800b3fc <find_pregoal+0x3d4>)
 800b3d0:	781b      	ldrb	r3, [r3, #0]
 800b3d2:	2b01      	cmp	r3, #1
 800b3d4:	f47f ae60 	bne.w	800b098 <find_pregoal+0x70>
}
 800b3d8:	bf00      	nop
 800b3da:	3714      	adds	r7, #20
 800b3dc:	46bd      	mov	sp, r7
 800b3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e2:	4770      	bx	lr
 800b3e4:	20000ce0 	.word	0x20000ce0
 800b3e8:	2000022c 	.word	0x2000022c
 800b3ec:	20000b84 	.word	0x20000b84
 800b3f0:	20000cdc 	.word	0x20000cdc
 800b3f4:	20000efc 	.word	0x20000efc
 800b3f8:	200003ca 	.word	0x200003ca
 800b3fc:	20000b2c 	.word	0x20000b2c

0800b400 <make_smap2>:
//	
// 
// 
//+++++++++++++++++++++++++++++++++++++++++++++++
void make_smap2()
{
 800b400:	b480      	push	{r7}
 800b402:	b085      	sub	sp, #20
 800b404:	af00      	add	r7, sp, #0
	//========
	uint8_t x, y;															//for
	uint8_t m_temp;															//

	//========
	for (y = 0; y <= 0x0f; y++) {											//Y
 800b406:	2300      	movs	r3, #0
 800b408:	73bb      	strb	r3, [r7, #14]
 800b40a:	e014      	b.n	800b436 <make_smap2+0x36>
		for (x = 0; x <= 0x0f; x++) {										//X
 800b40c:	2300      	movs	r3, #0
 800b40e:	73fb      	strb	r3, [r7, #15]
 800b410:	e00b      	b.n	800b42a <make_smap2+0x2a>
			smap[y][x] = 0x03e7;											//
 800b412:	7bba      	ldrb	r2, [r7, #14]
 800b414:	7bfb      	ldrb	r3, [r7, #15]
 800b416:	4986      	ldr	r1, [pc, #536]	; (800b630 <make_smap2+0x230>)
 800b418:	0112      	lsls	r2, r2, #4
 800b41a:	4413      	add	r3, r2
 800b41c:	f240 32e7 	movw	r2, #999	; 0x3e7
 800b420:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (x = 0; x <= 0x0f; x++) {										//X
 800b424:	7bfb      	ldrb	r3, [r7, #15]
 800b426:	3301      	adds	r3, #1
 800b428:	73fb      	strb	r3, [r7, #15]
 800b42a:	7bfb      	ldrb	r3, [r7, #15]
 800b42c:	2b0f      	cmp	r3, #15
 800b42e:	d9f0      	bls.n	800b412 <make_smap2+0x12>
	for (y = 0; y <= 0x0f; y++) {											//Y
 800b430:	7bbb      	ldrb	r3, [r7, #14]
 800b432:	3301      	adds	r3, #1
 800b434:	73bb      	strb	r3, [r7, #14]
 800b436:	7bbb      	ldrb	r3, [r7, #14]
 800b438:	2b0f      	cmp	r3, #15
 800b43a:	d9e7      	bls.n	800b40c <make_smap2+0xc>
		}
	}

	//====0====
	smap[pregoal_y][pregoal_x] = 0;
 800b43c:	4b7d      	ldr	r3, [pc, #500]	; (800b634 <make_smap2+0x234>)
 800b43e:	781b      	ldrb	r3, [r3, #0]
 800b440:	4618      	mov	r0, r3
 800b442:	4b7d      	ldr	r3, [pc, #500]	; (800b638 <make_smap2+0x238>)
 800b444:	781b      	ldrb	r3, [r3, #0]
 800b446:	4619      	mov	r1, r3
 800b448:	4a79      	ldr	r2, [pc, #484]	; (800b630 <make_smap2+0x230>)
 800b44a:	0103      	lsls	r3, r0, #4
 800b44c:	440b      	add	r3, r1
 800b44e:	2100      	movs	r1, #0
 800b450:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

	//====0====
	m_step = 0;																//
 800b454:	4b79      	ldr	r3, [pc, #484]	; (800b63c <make_smap2+0x23c>)
 800b456:	2200      	movs	r2, #0
 800b458:	801a      	strh	r2, [r3, #0]

	//========
	int straight = 3;
 800b45a:	2303      	movs	r3, #3
 800b45c:	60bb      	str	r3, [r7, #8]
	int turn = 5;
 800b45e:	2305      	movs	r3, #5
 800b460:	607b      	str	r3, [r7, #4]

	//========
	do {
		//--------
		for (y = 0; y <= 0x0f; y++) {										//Y
 800b462:	2300      	movs	r3, #0
 800b464:	73bb      	strb	r3, [r7, #14]
 800b466:	e0c0      	b.n	800b5ea <make_smap2+0x1ea>
			for (x = 0; x <= 0x0f; x++) {									//X
 800b468:	2300      	movs	r3, #0
 800b46a:	73fb      	strb	r3, [r7, #15]
 800b46c:	e0b6      	b.n	800b5dc <make_smap2+0x1dc>
				//--------
				if (smap[y][x] == m_step) {									//m_step
 800b46e:	7bba      	ldrb	r2, [r7, #14]
 800b470:	7bfb      	ldrb	r3, [r7, #15]
 800b472:	496f      	ldr	r1, [pc, #444]	; (800b630 <make_smap2+0x230>)
 800b474:	0112      	lsls	r2, r2, #4
 800b476:	4413      	add	r3, r2
 800b478:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800b47c:	4b6f      	ldr	r3, [pc, #444]	; (800b63c <make_smap2+0x23c>)
 800b47e:	881b      	ldrh	r3, [r3, #0]
 800b480:	429a      	cmp	r2, r3
 800b482:	f040 80a8 	bne.w	800b5d6 <make_smap2+0x1d6>
					m_temp = map[y][x];										//map
 800b486:	7bba      	ldrb	r2, [r7, #14]
 800b488:	7bfb      	ldrb	r3, [r7, #15]
 800b48a:	496d      	ldr	r1, [pc, #436]	; (800b640 <make_smap2+0x240>)
 800b48c:	0112      	lsls	r2, r2, #4
 800b48e:	440a      	add	r2, r1
 800b490:	4413      	add	r3, r2
 800b492:	781b      	ldrb	r3, [r3, #0]
 800b494:	70fb      	strb	r3, [r7, #3]
					//--------
					if (!(m_temp & 0x08) && y != 0x0f) {					//
 800b496:	78fb      	ldrb	r3, [r7, #3]
 800b498:	f003 0308 	and.w	r3, r3, #8
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d122      	bne.n	800b4e6 <make_smap2+0xe6>
 800b4a0:	7bbb      	ldrb	r3, [r7, #14]
 800b4a2:	2b0f      	cmp	r3, #15
 800b4a4:	d01f      	beq.n	800b4e6 <make_smap2+0xe6>
						if (smap[y + 1][x] == 0x03e7) {						//
 800b4a6:	7bbb      	ldrb	r3, [r7, #14]
 800b4a8:	1c5a      	adds	r2, r3, #1
 800b4aa:	7bfb      	ldrb	r3, [r7, #15]
 800b4ac:	4960      	ldr	r1, [pc, #384]	; (800b630 <make_smap2+0x230>)
 800b4ae:	0112      	lsls	r2, r2, #4
 800b4b0:	4413      	add	r3, r2
 800b4b2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b4b6:	f240 32e7 	movw	r2, #999	; 0x3e7
 800b4ba:	4293      	cmp	r3, r2
 800b4bc:	d113      	bne.n	800b4e6 <make_smap2+0xe6>
							smap[y + 1][x] = smap[y][x] + turn;				//
 800b4be:	7bba      	ldrb	r2, [r7, #14]
 800b4c0:	7bfb      	ldrb	r3, [r7, #15]
 800b4c2:	495b      	ldr	r1, [pc, #364]	; (800b630 <make_smap2+0x230>)
 800b4c4:	0112      	lsls	r2, r2, #4
 800b4c6:	4413      	add	r3, r2
 800b4c8:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	b299      	uxth	r1, r3
 800b4d0:	7bbb      	ldrb	r3, [r7, #14]
 800b4d2:	1c5a      	adds	r2, r3, #1
 800b4d4:	7bfb      	ldrb	r3, [r7, #15]
 800b4d6:	4401      	add	r1, r0
 800b4d8:	b288      	uxth	r0, r1
 800b4da:	4955      	ldr	r1, [pc, #340]	; (800b630 <make_smap2+0x230>)
 800b4dc:	0112      	lsls	r2, r2, #4
 800b4de:	4413      	add	r3, r2
 800b4e0:	4602      	mov	r2, r0
 800b4e2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
						}
					}
					//--------
					if (!(m_temp & 0x04) && x != 0x0f) {					//
 800b4e6:	78fb      	ldrb	r3, [r7, #3]
 800b4e8:	f003 0304 	and.w	r3, r3, #4
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d122      	bne.n	800b536 <make_smap2+0x136>
 800b4f0:	7bfb      	ldrb	r3, [r7, #15]
 800b4f2:	2b0f      	cmp	r3, #15
 800b4f4:	d01f      	beq.n	800b536 <make_smap2+0x136>
						if (smap[y][x + 1] == 0x03e7) {						//
 800b4f6:	7bba      	ldrb	r2, [r7, #14]
 800b4f8:	7bfb      	ldrb	r3, [r7, #15]
 800b4fa:	3301      	adds	r3, #1
 800b4fc:	494c      	ldr	r1, [pc, #304]	; (800b630 <make_smap2+0x230>)
 800b4fe:	0112      	lsls	r2, r2, #4
 800b500:	4413      	add	r3, r2
 800b502:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b506:	f240 32e7 	movw	r2, #999	; 0x3e7
 800b50a:	4293      	cmp	r3, r2
 800b50c:	d113      	bne.n	800b536 <make_smap2+0x136>
							smap[y][x + 1] = smap[y][x] + turn;				//
 800b50e:	7bba      	ldrb	r2, [r7, #14]
 800b510:	7bfb      	ldrb	r3, [r7, #15]
 800b512:	4947      	ldr	r1, [pc, #284]	; (800b630 <make_smap2+0x230>)
 800b514:	0112      	lsls	r2, r2, #4
 800b516:	4413      	add	r3, r2
 800b518:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	b299      	uxth	r1, r3
 800b520:	7bba      	ldrb	r2, [r7, #14]
 800b522:	7bfb      	ldrb	r3, [r7, #15]
 800b524:	3301      	adds	r3, #1
 800b526:	4401      	add	r1, r0
 800b528:	b288      	uxth	r0, r1
 800b52a:	4941      	ldr	r1, [pc, #260]	; (800b630 <make_smap2+0x230>)
 800b52c:	0112      	lsls	r2, r2, #4
 800b52e:	4413      	add	r3, r2
 800b530:	4602      	mov	r2, r0
 800b532:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
						}
					}
					//--------
					if (!(m_temp & 0x02) && y != 0) {						//
 800b536:	78fb      	ldrb	r3, [r7, #3]
 800b538:	f003 0302 	and.w	r3, r3, #2
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d122      	bne.n	800b586 <make_smap2+0x186>
 800b540:	7bbb      	ldrb	r3, [r7, #14]
 800b542:	2b00      	cmp	r3, #0
 800b544:	d01f      	beq.n	800b586 <make_smap2+0x186>
						if (smap[y - 1][x] == 0x03e7) {						//
 800b546:	7bbb      	ldrb	r3, [r7, #14]
 800b548:	1e5a      	subs	r2, r3, #1
 800b54a:	7bfb      	ldrb	r3, [r7, #15]
 800b54c:	4938      	ldr	r1, [pc, #224]	; (800b630 <make_smap2+0x230>)
 800b54e:	0112      	lsls	r2, r2, #4
 800b550:	4413      	add	r3, r2
 800b552:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b556:	f240 32e7 	movw	r2, #999	; 0x3e7
 800b55a:	4293      	cmp	r3, r2
 800b55c:	d113      	bne.n	800b586 <make_smap2+0x186>
							smap[y - 1][x] = smap[y][x] + turn;				//
 800b55e:	7bba      	ldrb	r2, [r7, #14]
 800b560:	7bfb      	ldrb	r3, [r7, #15]
 800b562:	4933      	ldr	r1, [pc, #204]	; (800b630 <make_smap2+0x230>)
 800b564:	0112      	lsls	r2, r2, #4
 800b566:	4413      	add	r3, r2
 800b568:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	b299      	uxth	r1, r3
 800b570:	7bbb      	ldrb	r3, [r7, #14]
 800b572:	1e5a      	subs	r2, r3, #1
 800b574:	7bfb      	ldrb	r3, [r7, #15]
 800b576:	4401      	add	r1, r0
 800b578:	b288      	uxth	r0, r1
 800b57a:	492d      	ldr	r1, [pc, #180]	; (800b630 <make_smap2+0x230>)
 800b57c:	0112      	lsls	r2, r2, #4
 800b57e:	4413      	add	r3, r2
 800b580:	4602      	mov	r2, r0
 800b582:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
						}
					}
					//--------
					if (!(m_temp & 0x01) && x != 0) {						//
 800b586:	78fb      	ldrb	r3, [r7, #3]
 800b588:	f003 0301 	and.w	r3, r3, #1
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d122      	bne.n	800b5d6 <make_smap2+0x1d6>
 800b590:	7bfb      	ldrb	r3, [r7, #15]
 800b592:	2b00      	cmp	r3, #0
 800b594:	d01f      	beq.n	800b5d6 <make_smap2+0x1d6>
						if (smap[y][x - 1] == 0x03e7) {						//
 800b596:	7bba      	ldrb	r2, [r7, #14]
 800b598:	7bfb      	ldrb	r3, [r7, #15]
 800b59a:	3b01      	subs	r3, #1
 800b59c:	4924      	ldr	r1, [pc, #144]	; (800b630 <make_smap2+0x230>)
 800b59e:	0112      	lsls	r2, r2, #4
 800b5a0:	4413      	add	r3, r2
 800b5a2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b5a6:	f240 32e7 	movw	r2, #999	; 0x3e7
 800b5aa:	4293      	cmp	r3, r2
 800b5ac:	d113      	bne.n	800b5d6 <make_smap2+0x1d6>
							smap[y][x - 1] = smap[y][x] + turn;				//
 800b5ae:	7bba      	ldrb	r2, [r7, #14]
 800b5b0:	7bfb      	ldrb	r3, [r7, #15]
 800b5b2:	491f      	ldr	r1, [pc, #124]	; (800b630 <make_smap2+0x230>)
 800b5b4:	0112      	lsls	r2, r2, #4
 800b5b6:	4413      	add	r3, r2
 800b5b8:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	b299      	uxth	r1, r3
 800b5c0:	7bba      	ldrb	r2, [r7, #14]
 800b5c2:	7bfb      	ldrb	r3, [r7, #15]
 800b5c4:	3b01      	subs	r3, #1
 800b5c6:	4401      	add	r1, r0
 800b5c8:	b288      	uxth	r0, r1
 800b5ca:	4919      	ldr	r1, [pc, #100]	; (800b630 <make_smap2+0x230>)
 800b5cc:	0112      	lsls	r2, r2, #4
 800b5ce:	4413      	add	r3, r2
 800b5d0:	4602      	mov	r2, r0
 800b5d2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			for (x = 0; x <= 0x0f; x++) {									//X
 800b5d6:	7bfb      	ldrb	r3, [r7, #15]
 800b5d8:	3301      	adds	r3, #1
 800b5da:	73fb      	strb	r3, [r7, #15]
 800b5dc:	7bfb      	ldrb	r3, [r7, #15]
 800b5de:	2b0f      	cmp	r3, #15
 800b5e0:	f67f af45 	bls.w	800b46e <make_smap2+0x6e>
		for (y = 0; y <= 0x0f; y++) {										//Y
 800b5e4:	7bbb      	ldrb	r3, [r7, #14]
 800b5e6:	3301      	adds	r3, #1
 800b5e8:	73bb      	strb	r3, [r7, #14]
 800b5ea:	7bbb      	ldrb	r3, [r7, #14]
 800b5ec:	2b0f      	cmp	r3, #15
 800b5ee:	f67f af3b 	bls.w	800b468 <make_smap2+0x68>
					}
				}
			}
		}
		//========
		m_step++;
 800b5f2:	4b12      	ldr	r3, [pc, #72]	; (800b63c <make_smap2+0x23c>)
 800b5f4:	881b      	ldrh	r3, [r3, #0]
 800b5f6:	3301      	adds	r3, #1
 800b5f8:	b29a      	uxth	r2, r3
 800b5fa:	4b10      	ldr	r3, [pc, #64]	; (800b63c <make_smap2+0x23c>)
 800b5fc:	801a      	strh	r2, [r3, #0]
	} while (smap[mouse.y][mouse.x] == 0x03e7);		//
 800b5fe:	4b11      	ldr	r3, [pc, #68]	; (800b644 <make_smap2+0x244>)
 800b600:	785b      	ldrb	r3, [r3, #1]
 800b602:	b2db      	uxtb	r3, r3
 800b604:	4618      	mov	r0, r3
 800b606:	4b0f      	ldr	r3, [pc, #60]	; (800b644 <make_smap2+0x244>)
 800b608:	781b      	ldrb	r3, [r3, #0]
 800b60a:	b2db      	uxtb	r3, r3
 800b60c:	4619      	mov	r1, r3
 800b60e:	4a08      	ldr	r2, [pc, #32]	; (800b630 <make_smap2+0x230>)
 800b610:	0103      	lsls	r3, r0, #4
 800b612:	440b      	add	r3, r1
 800b614:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b618:	f240 32e7 	movw	r2, #999	; 0x3e7
 800b61c:	4293      	cmp	r3, r2
 800b61e:	f43f af20 	beq.w	800b462 <make_smap2+0x62>
}
 800b622:	bf00      	nop
 800b624:	3714      	adds	r7, #20
 800b626:	46bd      	mov	sp, r7
 800b628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62c:	4770      	bx	lr
 800b62e:	bf00      	nop
 800b630:	20000ce0 	.word	0x20000ce0
 800b634:	20000efc 	.word	0x20000efc
 800b638:	20000cdc 	.word	0x20000cdc
 800b63c:	200003ca 	.word	0x200003ca
 800b640:	2000022c 	.word	0x2000022c
 800b644:	20000b8c 	.word	0x20000b8c

0800b648 <store_map_in_eeprom>:
//store_map_in_eeprom
// mapeeprom
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void store_map_in_eeprom(void){
 800b648:	b580      	push	{r7, lr}
 800b64a:	b082      	sub	sp, #8
 800b64c:	af00      	add	r7, sp, #0
	printf("eprom func start \n");
 800b64e:	4818      	ldr	r0, [pc, #96]	; (800b6b0 <store_map_in_eeprom+0x68>)
 800b650:	f000 ff28 	bl	800c4a4 <puts>
	eeprom_enable_write();
 800b654:	f7fc f978 	bl	8007948 <eeprom_enable_write>
	printf("eprom enable_write fin \n");
 800b658:	4816      	ldr	r0, [pc, #88]	; (800b6b4 <store_map_in_eeprom+0x6c>)
 800b65a:	f000 ff23 	bl	800c4a4 <puts>
	int i;
	for(i = 0; i < 16; i++){
 800b65e:	2300      	movs	r3, #0
 800b660:	607b      	str	r3, [r7, #4]
 800b662:	e01b      	b.n	800b69c <store_map_in_eeprom+0x54>
		int j;
		for(j = 0; j < 16; j++){
 800b664:	2300      	movs	r3, #0
 800b666:	603b      	str	r3, [r7, #0]
 800b668:	e012      	b.n	800b690 <store_map_in_eeprom+0x48>
			eeprom_write_halfword(i*16 + j, (uint16_t) map[i][j]);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	011a      	lsls	r2, r3, #4
 800b66e:	683b      	ldr	r3, [r7, #0]
 800b670:	4413      	add	r3, r2
 800b672:	4618      	mov	r0, r3
 800b674:	4a10      	ldr	r2, [pc, #64]	; (800b6b8 <store_map_in_eeprom+0x70>)
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	011b      	lsls	r3, r3, #4
 800b67a:	441a      	add	r2, r3
 800b67c:	683b      	ldr	r3, [r7, #0]
 800b67e:	4413      	add	r3, r2
 800b680:	781b      	ldrb	r3, [r3, #0]
 800b682:	b29b      	uxth	r3, r3
 800b684:	4619      	mov	r1, r3
 800b686:	f7fc f98a 	bl	800799e <eeprom_write_halfword>
		for(j = 0; j < 16; j++){
 800b68a:	683b      	ldr	r3, [r7, #0]
 800b68c:	3301      	adds	r3, #1
 800b68e:	603b      	str	r3, [r7, #0]
 800b690:	683b      	ldr	r3, [r7, #0]
 800b692:	2b0f      	cmp	r3, #15
 800b694:	dde9      	ble.n	800b66a <store_map_in_eeprom+0x22>
	for(i = 0; i < 16; i++){
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	3301      	adds	r3, #1
 800b69a:	607b      	str	r3, [r7, #4]
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	2b0f      	cmp	r3, #15
 800b6a0:	dde0      	ble.n	800b664 <store_map_in_eeprom+0x1c>
		}
	}
	eeprom_disable_write();
 800b6a2:	f7fc f975 	bl	8007990 <eeprom_disable_write>
}
 800b6a6:	bf00      	nop
 800b6a8:	3708      	adds	r7, #8
 800b6aa:	46bd      	mov	sp, r7
 800b6ac:	bd80      	pop	{r7, pc}
 800b6ae:	bf00      	nop
 800b6b0:	0800d8e8 	.word	0x0800d8e8
 800b6b4:	0800d8fc 	.word	0x0800d8fc
 800b6b8:	2000022c 	.word	0x2000022c

0800b6bc <load_map_from_eeprom>:
//load_map_in_eeprom
// mapeeprom
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void load_map_from_eeprom(void){
 800b6bc:	b580      	push	{r7, lr}
 800b6be:	b082      	sub	sp, #8
 800b6c0:	af00      	add	r7, sp, #0
	int i;
	for(i = 0; i < 16; i++){
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	607b      	str	r3, [r7, #4]
 800b6c6:	e01c      	b.n	800b702 <load_map_from_eeprom+0x46>
		int j;
		for(j = 0; j < 16; j++){
 800b6c8:	2300      	movs	r3, #0
 800b6ca:	603b      	str	r3, [r7, #0]
 800b6cc:	e013      	b.n	800b6f6 <load_map_from_eeprom+0x3a>
			map[i][j] = (uint8_t) eeprom_read_halfword(i*16 + j);
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	011a      	lsls	r2, r3, #4
 800b6d2:	683b      	ldr	r3, [r7, #0]
 800b6d4:	4413      	add	r3, r2
 800b6d6:	4618      	mov	r0, r3
 800b6d8:	f7fc f97e 	bl	80079d8 <eeprom_read_halfword>
 800b6dc:	4603      	mov	r3, r0
 800b6de:	b2d9      	uxtb	r1, r3
 800b6e0:	4a0b      	ldr	r2, [pc, #44]	; (800b710 <load_map_from_eeprom+0x54>)
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	011b      	lsls	r3, r3, #4
 800b6e6:	441a      	add	r2, r3
 800b6e8:	683b      	ldr	r3, [r7, #0]
 800b6ea:	4413      	add	r3, r2
 800b6ec:	460a      	mov	r2, r1
 800b6ee:	701a      	strb	r2, [r3, #0]
		for(j = 0; j < 16; j++){
 800b6f0:	683b      	ldr	r3, [r7, #0]
 800b6f2:	3301      	adds	r3, #1
 800b6f4:	603b      	str	r3, [r7, #0]
 800b6f6:	683b      	ldr	r3, [r7, #0]
 800b6f8:	2b0f      	cmp	r3, #15
 800b6fa:	dde8      	ble.n	800b6ce <load_map_from_eeprom+0x12>
	for(i = 0; i < 16; i++){
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	3301      	adds	r3, #1
 800b700:	607b      	str	r3, [r7, #4]
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	2b0f      	cmp	r3, #15
 800b706:	dddf      	ble.n	800b6c8 <load_map_from_eeprom+0xc>
		}
	}
}
 800b708:	bf00      	nop
 800b70a:	3708      	adds	r7, #8
 800b70c:	46bd      	mov	sp, r7
 800b70e:	bd80      	pop	{r7, pc}
 800b710:	2000022c 	.word	0x2000022c

0800b714 <sensor_init>:

#include "global.h"


void sensor_init(void){
 800b714:	b480      	push	{r7}
 800b716:	af00      	add	r7, sp, #0
	tp = 0;
 800b718:	4b0e      	ldr	r3, [pc, #56]	; (800b754 <sensor_init+0x40>)
 800b71a:	2200      	movs	r2, #0
 800b71c:	701a      	strb	r2, [r3, #0]
	ad_l = ad_r = ad_fr = ad_fl = 0;
 800b71e:	4b0e      	ldr	r3, [pc, #56]	; (800b758 <sensor_init+0x44>)
 800b720:	2200      	movs	r2, #0
 800b722:	601a      	str	r2, [r3, #0]
 800b724:	4b0c      	ldr	r3, [pc, #48]	; (800b758 <sensor_init+0x44>)
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	4a0c      	ldr	r2, [pc, #48]	; (800b75c <sensor_init+0x48>)
 800b72a:	6013      	str	r3, [r2, #0]
 800b72c:	4b0b      	ldr	r3, [pc, #44]	; (800b75c <sensor_init+0x48>)
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	4a0b      	ldr	r2, [pc, #44]	; (800b760 <sensor_init+0x4c>)
 800b732:	6013      	str	r3, [r2, #0]
 800b734:	4b0a      	ldr	r3, [pc, #40]	; (800b760 <sensor_init+0x4c>)
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	4a0a      	ldr	r2, [pc, #40]	; (800b764 <sensor_init+0x50>)
 800b73a:	6013      	str	r3, [r2, #0]
	base_l = base_r = 0;
 800b73c:	4b0a      	ldr	r3, [pc, #40]	; (800b768 <sensor_init+0x54>)
 800b73e:	2200      	movs	r2, #0
 800b740:	801a      	strh	r2, [r3, #0]
 800b742:	4b09      	ldr	r3, [pc, #36]	; (800b768 <sensor_init+0x54>)
 800b744:	881a      	ldrh	r2, [r3, #0]
 800b746:	4b09      	ldr	r3, [pc, #36]	; (800b76c <sensor_init+0x58>)
 800b748:	801a      	strh	r2, [r3, #0]
}
 800b74a:	bf00      	nop
 800b74c:	46bd      	mov	sp, r7
 800b74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b752:	4770      	bx	lr
 800b754:	20000efb 	.word	0x20000efb
 800b758:	20000cd4 	.word	0x20000cd4
 800b75c:	20000b80 	.word	0x20000b80
 800b760:	20000ee0 	.word	0x20000ee0
 800b764:	20000a78 	.word	0x20000a78
 800b768:	2000033c 	.word	0x2000033c
 800b76c:	200003c8 	.word	0x200003c8

0800b770 <get_base>:


uint8_t get_base(){
 800b770:	b480      	push	{r7}
 800b772:	b083      	sub	sp, #12
 800b774:	af00      	add	r7, sp, #0
	uint8_t res = 1;									//for return
 800b776:	2301      	movs	r3, #1
 800b778:	71fb      	strb	r3, [r7, #7]

	base_l = ad_l;										//sensor value base L
 800b77a:	4b08      	ldr	r3, [pc, #32]	; (800b79c <get_base+0x2c>)
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	b29a      	uxth	r2, r3
 800b780:	4b07      	ldr	r3, [pc, #28]	; (800b7a0 <get_base+0x30>)
 800b782:	801a      	strh	r2, [r3, #0]
	base_r = ad_r;										//sensor value base R
 800b784:	4b07      	ldr	r3, [pc, #28]	; (800b7a4 <get_base+0x34>)
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	b29a      	uxth	r2, r3
 800b78a:	4b07      	ldr	r3, [pc, #28]	; (800b7a8 <get_base+0x38>)
 800b78c:	801a      	strh	r2, [r3, #0]

	return res;											//
 800b78e:	79fb      	ldrb	r3, [r7, #7]
}
 800b790:	4618      	mov	r0, r3
 800b792:	370c      	adds	r7, #12
 800b794:	46bd      	mov	sp, r7
 800b796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b79a:	4770      	bx	lr
 800b79c:	20000a78 	.word	0x20000a78
 800b7a0:	200003c8 	.word	0x200003c8
 800b7a4:	20000ee0 	.word	0x20000ee0
 800b7a8:	2000033c 	.word	0x2000033c

0800b7ac <get_wall_info>:


void get_wall_info(){
 800b7ac:	b480      	push	{r7}
 800b7ae:	af00      	add	r7, sp, #0

	//----reset----
	wall_info = 0x00;									//wall
 800b7b0:	4b16      	ldr	r3, [pc, #88]	; (800b80c <get_wall_info+0x60>)
 800b7b2:	2200      	movs	r2, #0
 800b7b4:	701a      	strb	r2, [r3, #0]
	//----look forward----
	if(ad_fr > WALL_BASE_FR || ad_fl > WALL_BASE_FL){
 800b7b6:	4b16      	ldr	r3, [pc, #88]	; (800b810 <get_wall_info+0x64>)
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	2b1e      	cmp	r3, #30
 800b7bc:	d803      	bhi.n	800b7c6 <get_wall_info+0x1a>
 800b7be:	4b15      	ldr	r3, [pc, #84]	; (800b814 <get_wall_info+0x68>)
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	2b46      	cmp	r3, #70	; 0x46
 800b7c4:	d906      	bls.n	800b7d4 <get_wall_info+0x28>
		wall_info |= 0x88;								//forward check
 800b7c6:	4b11      	ldr	r3, [pc, #68]	; (800b80c <get_wall_info+0x60>)
 800b7c8:	781b      	ldrb	r3, [r3, #0]
 800b7ca:	f063 0377 	orn	r3, r3, #119	; 0x77
 800b7ce:	b2da      	uxtb	r2, r3
 800b7d0:	4b0e      	ldr	r3, [pc, #56]	; (800b80c <get_wall_info+0x60>)
 800b7d2:	701a      	strb	r2, [r3, #0]
	}
	//----look right----
	if(ad_r > WALL_BASE_R){
 800b7d4:	4b10      	ldr	r3, [pc, #64]	; (800b818 <get_wall_info+0x6c>)
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	2b28      	cmp	r3, #40	; 0x28
 800b7da:	d906      	bls.n	800b7ea <get_wall_info+0x3e>
		wall_info |= 0x44;								//right check
 800b7dc:	4b0b      	ldr	r3, [pc, #44]	; (800b80c <get_wall_info+0x60>)
 800b7de:	781b      	ldrb	r3, [r3, #0]
 800b7e0:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800b7e4:	b2da      	uxtb	r2, r3
 800b7e6:	4b09      	ldr	r3, [pc, #36]	; (800b80c <get_wall_info+0x60>)
 800b7e8:	701a      	strb	r2, [r3, #0]
	}
	//----look left----
	if(ad_l > WALL_BASE_L){
 800b7ea:	4b0c      	ldr	r3, [pc, #48]	; (800b81c <get_wall_info+0x70>)
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	2b28      	cmp	r3, #40	; 0x28
 800b7f0:	d906      	bls.n	800b800 <get_wall_info+0x54>
		wall_info |= 0x11;								//light check
 800b7f2:	4b06      	ldr	r3, [pc, #24]	; (800b80c <get_wall_info+0x60>)
 800b7f4:	781b      	ldrb	r3, [r3, #0]
 800b7f6:	f043 0311 	orr.w	r3, r3, #17
 800b7fa:	b2da      	uxtb	r2, r3
 800b7fc:	4b03      	ldr	r3, [pc, #12]	; (800b80c <get_wall_info+0x60>)
 800b7fe:	701a      	strb	r2, [r3, #0]
	}
}
 800b800:	bf00      	nop
 800b802:	46bd      	mov	sp, r7
 800b804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b808:	4770      	bx	lr
 800b80a:	bf00      	nop
 800b80c:	20000344 	.word	0x20000344
 800b810:	20000b80 	.word	0x20000b80
 800b814:	20000cd4 	.word	0x20000cd4
 800b818:	20000ee0 	.word	0x20000ee0
 800b81c:	20000a78 	.word	0x20000a78

0800b820 <led_write>:
//led_write
//aLEDON-OFF
//aled1(0=>OFF, 1=>ON), led2(0=>OFF, 1=>ON), led3(0=>OFF, 1=>ON)
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void led_write(uint8_t led1, uint8_t led2, uint8_t led3){
 800b820:	b580      	push	{r7, lr}
 800b822:	b082      	sub	sp, #8
 800b824:	af00      	add	r7, sp, #0
 800b826:	4603      	mov	r3, r0
 800b828:	71fb      	strb	r3, [r7, #7]
 800b82a:	460b      	mov	r3, r1
 800b82c:	71bb      	strb	r3, [r7, #6]
 800b82e:	4613      	mov	r3, r2
 800b830:	717b      	strb	r3, [r7, #5]
	if(led1) HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800b832:	79fb      	ldrb	r3, [r7, #7]
 800b834:	2b00      	cmp	r3, #0
 800b836:	d005      	beq.n	800b844 <led_write+0x24>
 800b838:	2201      	movs	r2, #1
 800b83a:	2110      	movs	r1, #16
 800b83c:	4814      	ldr	r0, [pc, #80]	; (800b890 <led_write+0x70>)
 800b83e:	f7f6 fd39 	bl	80022b4 <HAL_GPIO_WritePin>
 800b842:	e004      	b.n	800b84e <led_write+0x2e>
	else HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800b844:	2200      	movs	r2, #0
 800b846:	2110      	movs	r1, #16
 800b848:	4811      	ldr	r0, [pc, #68]	; (800b890 <led_write+0x70>)
 800b84a:	f7f6 fd33 	bl	80022b4 <HAL_GPIO_WritePin>

	if(led2) HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 800b84e:	79bb      	ldrb	r3, [r7, #6]
 800b850:	2b00      	cmp	r3, #0
 800b852:	d005      	beq.n	800b860 <led_write+0x40>
 800b854:	2201      	movs	r2, #1
 800b856:	2140      	movs	r1, #64	; 0x40
 800b858:	480d      	ldr	r0, [pc, #52]	; (800b890 <led_write+0x70>)
 800b85a:	f7f6 fd2b 	bl	80022b4 <HAL_GPIO_WritePin>
 800b85e:	e004      	b.n	800b86a <led_write+0x4a>
	else HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 800b860:	2200      	movs	r2, #0
 800b862:	2140      	movs	r1, #64	; 0x40
 800b864:	480a      	ldr	r0, [pc, #40]	; (800b890 <led_write+0x70>)
 800b866:	f7f6 fd25 	bl	80022b4 <HAL_GPIO_WritePin>

	if(led3) HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 800b86a:	797b      	ldrb	r3, [r7, #5]
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d005      	beq.n	800b87c <led_write+0x5c>
 800b870:	2201      	movs	r2, #1
 800b872:	2180      	movs	r1, #128	; 0x80
 800b874:	4806      	ldr	r0, [pc, #24]	; (800b890 <led_write+0x70>)
 800b876:	f7f6 fd1d 	bl	80022b4 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
}
 800b87a:	e004      	b.n	800b886 <led_write+0x66>
	else HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 800b87c:	2200      	movs	r2, #0
 800b87e:	2180      	movs	r1, #128	; 0x80
 800b880:	4803      	ldr	r0, [pc, #12]	; (800b890 <led_write+0x70>)
 800b882:	f7f6 fd17 	bl	80022b4 <HAL_GPIO_WritePin>
}
 800b886:	bf00      	nop
 800b888:	3708      	adds	r7, #8
 800b88a:	46bd      	mov	sp, r7
 800b88c:	bd80      	pop	{r7, pc}
 800b88e:	bf00      	nop
 800b890:	40020000 	.word	0x40020000

0800b894 <full_led_write>:
//full_led_write
//aLED
//afulled(0=>OFF, 1=>, 2=>, 3=>, 4=>, 5=>, 6=>, 7=>)
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void full_led_write(uint8_t fulled){
 800b894:	b580      	push	{r7, lr}
 800b896:	b082      	sub	sp, #8
 800b898:	af00      	add	r7, sp, #0
 800b89a:	4603      	mov	r3, r0
 800b89c:	71fb      	strb	r3, [r7, #7]
	if(fulled == 0){
 800b89e:	79fb      	ldrb	r3, [r7, #7]
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d112      	bne.n	800b8ca <full_led_write+0x36>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 800b8a4:	2201      	movs	r2, #1
 800b8a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b8aa:	4856      	ldr	r0, [pc, #344]	; (800ba04 <full_led_write+0x170>)
 800b8ac:	f7f6 fd02 	bl	80022b4 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800b8b0:	2201      	movs	r2, #1
 800b8b2:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b8b6:	4853      	ldr	r0, [pc, #332]	; (800ba04 <full_led_write+0x170>)
 800b8b8:	f7f6 fcfc 	bl	80022b4 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800b8bc:	2201      	movs	r2, #1
 800b8be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800b8c2:	4851      	ldr	r0, [pc, #324]	; (800ba08 <full_led_write+0x174>)
 800b8c4:	f7f6 fcf6 	bl	80022b4 <HAL_GPIO_WritePin>
	else if(fulled == 7){
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
	}
}
 800b8c8:	e098      	b.n	800b9fc <full_led_write+0x168>
	else if(fulled == 1){
 800b8ca:	79fb      	ldrb	r3, [r7, #7]
 800b8cc:	2b01      	cmp	r3, #1
 800b8ce:	d112      	bne.n	800b8f6 <full_led_write+0x62>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 800b8d0:	2201      	movs	r2, #1
 800b8d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b8d6:	484b      	ldr	r0, [pc, #300]	; (800ba04 <full_led_write+0x170>)
 800b8d8:	f7f6 fcec 	bl	80022b4 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800b8dc:	2201      	movs	r2, #1
 800b8de:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b8e2:	4848      	ldr	r0, [pc, #288]	; (800ba04 <full_led_write+0x170>)
 800b8e4:	f7f6 fce6 	bl	80022b4 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800b8e8:	2200      	movs	r2, #0
 800b8ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800b8ee:	4846      	ldr	r0, [pc, #280]	; (800ba08 <full_led_write+0x174>)
 800b8f0:	f7f6 fce0 	bl	80022b4 <HAL_GPIO_WritePin>
}
 800b8f4:	e082      	b.n	800b9fc <full_led_write+0x168>
	else if(fulled == 2){
 800b8f6:	79fb      	ldrb	r3, [r7, #7]
 800b8f8:	2b02      	cmp	r3, #2
 800b8fa:	d112      	bne.n	800b922 <full_led_write+0x8e>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 800b8fc:	2201      	movs	r2, #1
 800b8fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b902:	4840      	ldr	r0, [pc, #256]	; (800ba04 <full_led_write+0x170>)
 800b904:	f7f6 fcd6 	bl	80022b4 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800b908:	2200      	movs	r2, #0
 800b90a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b90e:	483d      	ldr	r0, [pc, #244]	; (800ba04 <full_led_write+0x170>)
 800b910:	f7f6 fcd0 	bl	80022b4 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800b914:	2201      	movs	r2, #1
 800b916:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800b91a:	483b      	ldr	r0, [pc, #236]	; (800ba08 <full_led_write+0x174>)
 800b91c:	f7f6 fcca 	bl	80022b4 <HAL_GPIO_WritePin>
}
 800b920:	e06c      	b.n	800b9fc <full_led_write+0x168>
	else if(fulled == 3){
 800b922:	79fb      	ldrb	r3, [r7, #7]
 800b924:	2b03      	cmp	r3, #3
 800b926:	d112      	bne.n	800b94e <full_led_write+0xba>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 800b928:	2200      	movs	r2, #0
 800b92a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b92e:	4835      	ldr	r0, [pc, #212]	; (800ba04 <full_led_write+0x170>)
 800b930:	f7f6 fcc0 	bl	80022b4 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800b934:	2201      	movs	r2, #1
 800b936:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b93a:	4832      	ldr	r0, [pc, #200]	; (800ba04 <full_led_write+0x170>)
 800b93c:	f7f6 fcba 	bl	80022b4 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800b940:	2201      	movs	r2, #1
 800b942:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800b946:	4830      	ldr	r0, [pc, #192]	; (800ba08 <full_led_write+0x174>)
 800b948:	f7f6 fcb4 	bl	80022b4 <HAL_GPIO_WritePin>
}
 800b94c:	e056      	b.n	800b9fc <full_led_write+0x168>
	else if(fulled == 4){
 800b94e:	79fb      	ldrb	r3, [r7, #7]
 800b950:	2b04      	cmp	r3, #4
 800b952:	d112      	bne.n	800b97a <full_led_write+0xe6>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 800b954:	2200      	movs	r2, #0
 800b956:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b95a:	482a      	ldr	r0, [pc, #168]	; (800ba04 <full_led_write+0x170>)
 800b95c:	f7f6 fcaa 	bl	80022b4 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800b960:	2200      	movs	r2, #0
 800b962:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b966:	4827      	ldr	r0, [pc, #156]	; (800ba04 <full_led_write+0x170>)
 800b968:	f7f6 fca4 	bl	80022b4 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800b96c:	2201      	movs	r2, #1
 800b96e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800b972:	4825      	ldr	r0, [pc, #148]	; (800ba08 <full_led_write+0x174>)
 800b974:	f7f6 fc9e 	bl	80022b4 <HAL_GPIO_WritePin>
}
 800b978:	e040      	b.n	800b9fc <full_led_write+0x168>
	else if(fulled == 5){
 800b97a:	79fb      	ldrb	r3, [r7, #7]
 800b97c:	2b05      	cmp	r3, #5
 800b97e:	d112      	bne.n	800b9a6 <full_led_write+0x112>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 800b980:	2200      	movs	r2, #0
 800b982:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b986:	481f      	ldr	r0, [pc, #124]	; (800ba04 <full_led_write+0x170>)
 800b988:	f7f6 fc94 	bl	80022b4 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800b98c:	2201      	movs	r2, #1
 800b98e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b992:	481c      	ldr	r0, [pc, #112]	; (800ba04 <full_led_write+0x170>)
 800b994:	f7f6 fc8e 	bl	80022b4 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800b998:	2200      	movs	r2, #0
 800b99a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800b99e:	481a      	ldr	r0, [pc, #104]	; (800ba08 <full_led_write+0x174>)
 800b9a0:	f7f6 fc88 	bl	80022b4 <HAL_GPIO_WritePin>
}
 800b9a4:	e02a      	b.n	800b9fc <full_led_write+0x168>
	else if(fulled == 6){
 800b9a6:	79fb      	ldrb	r3, [r7, #7]
 800b9a8:	2b06      	cmp	r3, #6
 800b9aa:	d112      	bne.n	800b9d2 <full_led_write+0x13e>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 800b9ac:	2201      	movs	r2, #1
 800b9ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b9b2:	4814      	ldr	r0, [pc, #80]	; (800ba04 <full_led_write+0x170>)
 800b9b4:	f7f6 fc7e 	bl	80022b4 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800b9b8:	2200      	movs	r2, #0
 800b9ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b9be:	4811      	ldr	r0, [pc, #68]	; (800ba04 <full_led_write+0x170>)
 800b9c0:	f7f6 fc78 	bl	80022b4 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800b9c4:	2200      	movs	r2, #0
 800b9c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800b9ca:	480f      	ldr	r0, [pc, #60]	; (800ba08 <full_led_write+0x174>)
 800b9cc:	f7f6 fc72 	bl	80022b4 <HAL_GPIO_WritePin>
}
 800b9d0:	e014      	b.n	800b9fc <full_led_write+0x168>
	else if(fulled == 7){
 800b9d2:	79fb      	ldrb	r3, [r7, #7]
 800b9d4:	2b07      	cmp	r3, #7
 800b9d6:	d111      	bne.n	800b9fc <full_led_write+0x168>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 800b9d8:	2200      	movs	r2, #0
 800b9da:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b9de:	4809      	ldr	r0, [pc, #36]	; (800ba04 <full_led_write+0x170>)
 800b9e0:	f7f6 fc68 	bl	80022b4 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800b9e4:	2200      	movs	r2, #0
 800b9e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b9ea:	4806      	ldr	r0, [pc, #24]	; (800ba04 <full_led_write+0x170>)
 800b9ec:	f7f6 fc62 	bl	80022b4 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800b9f0:	2200      	movs	r2, #0
 800b9f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800b9f6:	4804      	ldr	r0, [pc, #16]	; (800ba08 <full_led_write+0x174>)
 800b9f8:	f7f6 fc5c 	bl	80022b4 <HAL_GPIO_WritePin>
}
 800b9fc:	bf00      	nop
 800b9fe:	3708      	adds	r7, #8
 800ba00:	46bd      	mov	sp, r7
 800ba02:	bd80      	pop	{r7, pc}
 800ba04:	40020400 	.word	0x40020400
 800ba08:	40020800 	.word	0x40020800

0800ba0c <sensor_test>:
//sensor_test
//a
//a
//a
//+++++++++++++++++++++++++++++++++++++++++++++++
void sensor_test(){
 800ba0c:	b580      	push	{r7, lr}
 800ba0e:	b08c      	sub	sp, #48	; 0x30
 800ba10:	af02      	add	r7, sp, #8

	int mode = 0;
 800ba12:	2300      	movs	r3, #0
 800ba14:	627b      	str	r3, [r7, #36]	; 0x24
	printf("Mode : %d\n", mode);
 800ba16:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ba18:	4881      	ldr	r0, [pc, #516]	; (800bc20 <sensor_test+0x214>)
 800ba1a:	f000 fccf 	bl	800c3bc <iprintf>

	while(1){
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 800ba1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba20:	b2db      	uxtb	r3, r3
 800ba22:	f003 0301 	and.w	r3, r3, #1
 800ba26:	b2d8      	uxtb	r0, r3
 800ba28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba2a:	b2db      	uxtb	r3, r3
 800ba2c:	f003 0302 	and.w	r3, r3, #2
 800ba30:	b2d9      	uxtb	r1, r3
 800ba32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba34:	b2db      	uxtb	r3, r3
 800ba36:	f003 0304 	and.w	r3, r3, #4
 800ba3a:	b2db      	uxtb	r3, r3
 800ba3c:	461a      	mov	r2, r3
 800ba3e:	f7ff feef 	bl	800b820 <led_write>
		  if(dist_r >= 20){
 800ba42:	4b78      	ldr	r3, [pc, #480]	; (800bc24 <sensor_test+0x218>)
 800ba44:	edd3 7a00 	vldr	s15, [r3]
 800ba48:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800ba4c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ba50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba54:	db0f      	blt.n	800ba76 <sensor_test+0x6a>
			  mode++;
 800ba56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba58:	3301      	adds	r3, #1
 800ba5a:	627b      	str	r3, [r7, #36]	; 0x24
			  dist_r = 0;
 800ba5c:	4b71      	ldr	r3, [pc, #452]	; (800bc24 <sensor_test+0x218>)
 800ba5e:	f04f 0200 	mov.w	r2, #0
 800ba62:	601a      	str	r2, [r3, #0]
			  if(mode > 7){
 800ba64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba66:	2b07      	cmp	r3, #7
 800ba68:	dd01      	ble.n	800ba6e <sensor_test+0x62>
				  mode = 0;
 800ba6a:	2300      	movs	r3, #0
 800ba6c:	627b      	str	r3, [r7, #36]	; 0x24
			  }
			  printf("Mode : %d\n", mode);
 800ba6e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ba70:	486b      	ldr	r0, [pc, #428]	; (800bc20 <sensor_test+0x214>)
 800ba72:	f000 fca3 	bl	800c3bc <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(dist_r <= -20){
 800ba76:	4b6b      	ldr	r3, [pc, #428]	; (800bc24 <sensor_test+0x218>)
 800ba78:	edd3 7a00 	vldr	s15, [r3]
 800ba7c:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 800ba80:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ba84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba88:	d80f      	bhi.n	800baaa <sensor_test+0x9e>
			  mode--;
 800ba8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba8c:	3b01      	subs	r3, #1
 800ba8e:	627b      	str	r3, [r7, #36]	; 0x24
			  dist_r = 0;
 800ba90:	4b64      	ldr	r3, [pc, #400]	; (800bc24 <sensor_test+0x218>)
 800ba92:	f04f 0200 	mov.w	r2, #0
 800ba96:	601a      	str	r2, [r3, #0]
			  if(mode < 0){
 800ba98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	da01      	bge.n	800baa2 <sensor_test+0x96>
				  mode = 7;
 800ba9e:	2307      	movs	r3, #7
 800baa0:	627b      	str	r3, [r7, #36]	; 0x24
			  }
			  printf("Mode : %d\n", mode);
 800baa2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800baa4:	485e      	ldr	r0, [pc, #376]	; (800bc20 <sensor_test+0x214>)
 800baa6:	f000 fc89 	bl	800c3bc <iprintf>
			  //buzzer(pitagola2[mode-1][0], pitagola2[mode-1][1]);
			  //buzzer(pitagola[2][0], pitagola[2][1]);
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET){
 800baaa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800baae:	485e      	ldr	r0, [pc, #376]	; (800bc28 <sensor_test+0x21c>)
 800bab0:	f7f6 fbe8 	bl	8002284 <HAL_GPIO_ReadPin>
 800bab4:	4603      	mov	r3, r0
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d1b1      	bne.n	800ba1e <sensor_test+0x12>
			  HAL_Delay(50);
 800baba:	2032      	movs	r0, #50	; 0x32
 800babc:	f7f5 fa86 	bl	8000fcc <HAL_Delay>
			  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET);
 800bac0:	bf00      	nop
 800bac2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800bac6:	4858      	ldr	r0, [pc, #352]	; (800bc28 <sensor_test+0x21c>)
 800bac8:	f7f6 fbdc 	bl	8002284 <HAL_GPIO_ReadPin>
 800bacc:	4603      	mov	r3, r0
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d0f7      	beq.n	800bac2 <sensor_test+0xb6>

			  drive_ready();
 800bad2:	f7f9 f8a7 	bl	8004c24 <drive_ready>

			  switch(mode){
 800bad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bad8:	2b07      	cmp	r3, #7
 800bada:	d8a0      	bhi.n	800ba1e <sensor_test+0x12>
 800badc:	a201      	add	r2, pc, #4	; (adr r2, 800bae4 <sensor_test+0xd8>)
 800bade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bae2:	bf00      	nop
 800bae4:	0800bb05 	.word	0x0800bb05
 800bae8:	0800bb0b 	.word	0x0800bb0b
 800baec:	0800bb5d 	.word	0x0800bb5d
 800baf0:	0800ba1f 	.word	0x0800ba1f
 800baf4:	0800ba1f 	.word	0x0800ba1f
 800baf8:	0800ba1f 	.word	0x0800ba1f
 800bafc:	0800ba1f 	.word	0x0800ba1f
 800bb00:	0800ba1f 	.word	0x0800ba1f
				case 0:
					get_base();
 800bb04:	f7ff fe34 	bl	800b770 <get_base>
					break;
 800bb08:	e089      	b.n	800bc1e <sensor_test+0x212>
				case 1:
			  		  //----Wall sensor check----
			  		  printf("Wall Sensor Check.\n");
 800bb0a:	4848      	ldr	r0, [pc, #288]	; (800bc2c <sensor_test+0x220>)
 800bb0c:	f000 fcca 	bl	800c4a4 <puts>
			  		  while(1){
			  			  get_wall_info();
 800bb10:	f7ff fe4c 	bl	800b7ac <get_wall_info>
			  			  led_write(wall_info & 0x11, wall_info & 0x88, wall_info & 0x44);
 800bb14:	4b46      	ldr	r3, [pc, #280]	; (800bc30 <sensor_test+0x224>)
 800bb16:	781b      	ldrb	r3, [r3, #0]
 800bb18:	f003 0311 	and.w	r3, r3, #17
 800bb1c:	b2d8      	uxtb	r0, r3
 800bb1e:	4b44      	ldr	r3, [pc, #272]	; (800bc30 <sensor_test+0x224>)
 800bb20:	781b      	ldrb	r3, [r3, #0]
 800bb22:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800bb26:	b2d9      	uxtb	r1, r3
 800bb28:	4b41      	ldr	r3, [pc, #260]	; (800bc30 <sensor_test+0x224>)
 800bb2a:	781b      	ldrb	r3, [r3, #0]
 800bb2c:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800bb30:	b2db      	uxtb	r3, r3
 800bb32:	461a      	mov	r2, r3
 800bb34:	f7ff fe74 	bl	800b820 <led_write>
			  			  printf("ad_l : %d, ad_fl : %d, ad_fr : %d, ad_r : %d\n", ad_l, ad_fl, ad_fr, ad_r);
 800bb38:	4b3e      	ldr	r3, [pc, #248]	; (800bc34 <sensor_test+0x228>)
 800bb3a:	6819      	ldr	r1, [r3, #0]
 800bb3c:	4b3e      	ldr	r3, [pc, #248]	; (800bc38 <sensor_test+0x22c>)
 800bb3e:	681a      	ldr	r2, [r3, #0]
 800bb40:	4b3e      	ldr	r3, [pc, #248]	; (800bc3c <sensor_test+0x230>)
 800bb42:	6818      	ldr	r0, [r3, #0]
 800bb44:	4b3e      	ldr	r3, [pc, #248]	; (800bc40 <sensor_test+0x234>)
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	9300      	str	r3, [sp, #0]
 800bb4a:	4603      	mov	r3, r0
 800bb4c:	483d      	ldr	r0, [pc, #244]	; (800bc44 <sensor_test+0x238>)
 800bb4e:	f000 fc35 	bl	800c3bc <iprintf>
			  			  HAL_Delay(333);
 800bb52:	f240 104d 	movw	r0, #333	; 0x14d
 800bb56:	f7f5 fa39 	bl	8000fcc <HAL_Delay>
			  			  get_wall_info();
 800bb5a:	e7d9      	b.n	800bb10 <sensor_test+0x104>
						}
					break;
				case 2:
					//----Gyro sensor check----
					printf("Gyro Sensor Check.\n");
 800bb5c:	483a      	ldr	r0, [pc, #232]	; (800bc48 <sensor_test+0x23c>)
 800bb5e:	f000 fca1 	bl	800c4a4 <puts>
					int accel_x, accel_y, accel_z;
					int gyro_x, gyro_y, gyro_z;
					int deg_x, deg_y, deg_z;
			  		  while(1){
			  			  accel_x = accel_read_x();
 800bb62:	f7fb ffe1 	bl	8007b28 <accel_read_x>
 800bb66:	eef0 7a40 	vmov.f32	s15, s0
 800bb6a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bb6e:	ee17 3a90 	vmov	r3, s15
 800bb72:	623b      	str	r3, [r7, #32]
			  			  accel_y = accel_read_y();
 800bb74:	f7fb fffe 	bl	8007b74 <accel_read_y>
 800bb78:	eef0 7a40 	vmov.f32	s15, s0
 800bb7c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bb80:	ee17 3a90 	vmov	r3, s15
 800bb84:	61fb      	str	r3, [r7, #28]
			  			  accel_z = accel_read_z();
 800bb86:	f7fc f81b 	bl	8007bc0 <accel_read_z>
 800bb8a:	eef0 7a40 	vmov.f32	s15, s0
 800bb8e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bb92:	ee17 3a90 	vmov	r3, s15
 800bb96:	61bb      	str	r3, [r7, #24]
			  			  gyro_x = gyro_read_x();
 800bb98:	f7fc f83a 	bl	8007c10 <gyro_read_x>
 800bb9c:	eef0 7a40 	vmov.f32	s15, s0
 800bba0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bba4:	ee17 3a90 	vmov	r3, s15
 800bba8:	617b      	str	r3, [r7, #20]
			  			  gyro_y = gyro_read_y();
 800bbaa:	f7fc f86d 	bl	8007c88 <gyro_read_y>
 800bbae:	eef0 7a40 	vmov.f32	s15, s0
 800bbb2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bbb6:	ee17 3a90 	vmov	r3, s15
 800bbba:	613b      	str	r3, [r7, #16]
			  			  gyro_z = gyro_read_z();
 800bbbc:	f7fc f8a0 	bl	8007d00 <gyro_read_z>
 800bbc0:	eef0 7a40 	vmov.f32	s15, s0
 800bbc4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bbc8:	ee17 3a90 	vmov	r3, s15
 800bbcc:	60fb      	str	r3, [r7, #12]
			  			  deg_x = degree_x;
 800bbce:	4b1f      	ldr	r3, [pc, #124]	; (800bc4c <sensor_test+0x240>)
 800bbd0:	edd3 7a00 	vldr	s15, [r3]
 800bbd4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bbd8:	ee17 3a90 	vmov	r3, s15
 800bbdc:	60bb      	str	r3, [r7, #8]
			  			  deg_y = degree_y;
 800bbde:	4b1c      	ldr	r3, [pc, #112]	; (800bc50 <sensor_test+0x244>)
 800bbe0:	edd3 7a00 	vldr	s15, [r3]
 800bbe4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bbe8:	ee17 3a90 	vmov	r3, s15
 800bbec:	607b      	str	r3, [r7, #4]
			  			  deg_z = degree_z;
 800bbee:	4b19      	ldr	r3, [pc, #100]	; (800bc54 <sensor_test+0x248>)
 800bbf0:	edd3 7a00 	vldr	s15, [r3]
 800bbf4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bbf8:	ee17 3a90 	vmov	r3, s15
 800bbfc:	603b      	str	r3, [r7, #0]

			  			  //printf("Accel x: %3d, y: %3d, z: %3d\n", accel_x, accel_y, accel_z);
			  			  printf("Gyro  x: %3d, y: %3d, z: %3d\n", gyro_x, gyro_y, gyro_z);
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	693a      	ldr	r2, [r7, #16]
 800bc02:	6979      	ldr	r1, [r7, #20]
 800bc04:	4814      	ldr	r0, [pc, #80]	; (800bc58 <sensor_test+0x24c>)
 800bc06:	f000 fbd9 	bl	800c3bc <iprintf>
			  			  printf("Deg   x: %3d, y: %3d, z: %3d\n", deg_x, deg_y, deg_z);
 800bc0a:	683b      	ldr	r3, [r7, #0]
 800bc0c:	687a      	ldr	r2, [r7, #4]
 800bc0e:	68b9      	ldr	r1, [r7, #8]
 800bc10:	4812      	ldr	r0, [pc, #72]	; (800bc5c <sensor_test+0x250>)
 800bc12:	f000 fbd3 	bl	800c3bc <iprintf>
			  			  HAL_Delay(111);
 800bc16:	206f      	movs	r0, #111	; 0x6f
 800bc18:	f7f5 f9d8 	bl	8000fcc <HAL_Delay>
			  			  accel_x = accel_read_x();
 800bc1c:	e7a1      	b.n	800bb62 <sensor_test+0x156>
		led_write(mode & 0b001, mode & 0b010, mode & 0b100);
 800bc1e:	e6fe      	b.n	800ba1e <sensor_test+0x12>
 800bc20:	0800d914 	.word	0x0800d914
 800bc24:	20000a68 	.word	0x20000a68
 800bc28:	40020000 	.word	0x40020000
 800bc2c:	0800d920 	.word	0x0800d920
 800bc30:	20000344 	.word	0x20000344
 800bc34:	20000a78 	.word	0x20000a78
 800bc38:	20000cd4 	.word	0x20000cd4
 800bc3c:	20000b80 	.word	0x20000b80
 800bc40:	20000ee0 	.word	0x20000ee0
 800bc44:	0800d934 	.word	0x0800d934
 800bc48:	0800d964 	.word	0x0800d964
 800bc4c:	200003cc 	.word	0x200003cc
 800bc50:	20000eec 	.word	0x20000eec
 800bc54:	20000ad8 	.word	0x20000ad8
 800bc58:	0800d978 	.word	0x0800d978
 800bc5c:	0800d998 	.word	0x0800d998

0800bc60 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800bc60:	b480      	push	{r7}
 800bc62:	b083      	sub	sp, #12
 800bc64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800bc66:	2300      	movs	r3, #0
 800bc68:	607b      	str	r3, [r7, #4]
 800bc6a:	4b10      	ldr	r3, [pc, #64]	; (800bcac <HAL_MspInit+0x4c>)
 800bc6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc6e:	4a0f      	ldr	r2, [pc, #60]	; (800bcac <HAL_MspInit+0x4c>)
 800bc70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bc74:	6453      	str	r3, [r2, #68]	; 0x44
 800bc76:	4b0d      	ldr	r3, [pc, #52]	; (800bcac <HAL_MspInit+0x4c>)
 800bc78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bc7e:	607b      	str	r3, [r7, #4]
 800bc80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800bc82:	2300      	movs	r3, #0
 800bc84:	603b      	str	r3, [r7, #0]
 800bc86:	4b09      	ldr	r3, [pc, #36]	; (800bcac <HAL_MspInit+0x4c>)
 800bc88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc8a:	4a08      	ldr	r2, [pc, #32]	; (800bcac <HAL_MspInit+0x4c>)
 800bc8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bc90:	6413      	str	r3, [r2, #64]	; 0x40
 800bc92:	4b06      	ldr	r3, [pc, #24]	; (800bcac <HAL_MspInit+0x4c>)
 800bc94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bc9a:	603b      	str	r3, [r7, #0]
 800bc9c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800bc9e:	bf00      	nop
 800bca0:	370c      	adds	r7, #12
 800bca2:	46bd      	mov	sp, r7
 800bca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bca8:	4770      	bx	lr
 800bcaa:	bf00      	nop
 800bcac:	40023800 	.word	0x40023800

0800bcb0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800bcb0:	b580      	push	{r7, lr}
 800bcb2:	b08a      	sub	sp, #40	; 0x28
 800bcb4:	af00      	add	r7, sp, #0
 800bcb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bcb8:	f107 0314 	add.w	r3, r7, #20
 800bcbc:	2200      	movs	r2, #0
 800bcbe:	601a      	str	r2, [r3, #0]
 800bcc0:	605a      	str	r2, [r3, #4]
 800bcc2:	609a      	str	r2, [r3, #8]
 800bcc4:	60da      	str	r2, [r3, #12]
 800bcc6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	4a17      	ldr	r2, [pc, #92]	; (800bd2c <HAL_ADC_MspInit+0x7c>)
 800bcce:	4293      	cmp	r3, r2
 800bcd0:	d127      	bne.n	800bd22 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800bcd2:	2300      	movs	r3, #0
 800bcd4:	613b      	str	r3, [r7, #16]
 800bcd6:	4b16      	ldr	r3, [pc, #88]	; (800bd30 <HAL_ADC_MspInit+0x80>)
 800bcd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bcda:	4a15      	ldr	r2, [pc, #84]	; (800bd30 <HAL_ADC_MspInit+0x80>)
 800bcdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bce0:	6453      	str	r3, [r2, #68]	; 0x44
 800bce2:	4b13      	ldr	r3, [pc, #76]	; (800bd30 <HAL_ADC_MspInit+0x80>)
 800bce4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bce6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bcea:	613b      	str	r3, [r7, #16]
 800bcec:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bcee:	2300      	movs	r3, #0
 800bcf0:	60fb      	str	r3, [r7, #12]
 800bcf2:	4b0f      	ldr	r3, [pc, #60]	; (800bd30 <HAL_ADC_MspInit+0x80>)
 800bcf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bcf6:	4a0e      	ldr	r2, [pc, #56]	; (800bd30 <HAL_ADC_MspInit+0x80>)
 800bcf8:	f043 0301 	orr.w	r3, r3, #1
 800bcfc:	6313      	str	r3, [r2, #48]	; 0x30
 800bcfe:	4b0c      	ldr	r3, [pc, #48]	; (800bd30 <HAL_ADC_MspInit+0x80>)
 800bd00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd02:	f003 0301 	and.w	r3, r3, #1
 800bd06:	60fb      	str	r3, [r7, #12]
 800bd08:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800bd0a:	230f      	movs	r3, #15
 800bd0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bd0e:	2303      	movs	r3, #3
 800bd10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bd12:	2300      	movs	r3, #0
 800bd14:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bd16:	f107 0314 	add.w	r3, r7, #20
 800bd1a:	4619      	mov	r1, r3
 800bd1c:	4805      	ldr	r0, [pc, #20]	; (800bd34 <HAL_ADC_MspInit+0x84>)
 800bd1e:	f7f6 f917 	bl	8001f50 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800bd22:	bf00      	nop
 800bd24:	3728      	adds	r7, #40	; 0x28
 800bd26:	46bd      	mov	sp, r7
 800bd28:	bd80      	pop	{r7, pc}
 800bd2a:	bf00      	nop
 800bd2c:	40012000 	.word	0x40012000
 800bd30:	40023800 	.word	0x40023800
 800bd34:	40020000 	.word	0x40020000

0800bd38 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800bd38:	b580      	push	{r7, lr}
 800bd3a:	b08a      	sub	sp, #40	; 0x28
 800bd3c:	af00      	add	r7, sp, #0
 800bd3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bd40:	f107 0314 	add.w	r3, r7, #20
 800bd44:	2200      	movs	r2, #0
 800bd46:	601a      	str	r2, [r3, #0]
 800bd48:	605a      	str	r2, [r3, #4]
 800bd4a:	609a      	str	r2, [r3, #8]
 800bd4c:	60da      	str	r2, [r3, #12]
 800bd4e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	4a19      	ldr	r2, [pc, #100]	; (800bdbc <HAL_SPI_MspInit+0x84>)
 800bd56:	4293      	cmp	r3, r2
 800bd58:	d12c      	bne.n	800bdb4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800bd5a:	2300      	movs	r3, #0
 800bd5c:	613b      	str	r3, [r7, #16]
 800bd5e:	4b18      	ldr	r3, [pc, #96]	; (800bdc0 <HAL_SPI_MspInit+0x88>)
 800bd60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd62:	4a17      	ldr	r2, [pc, #92]	; (800bdc0 <HAL_SPI_MspInit+0x88>)
 800bd64:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bd68:	6413      	str	r3, [r2, #64]	; 0x40
 800bd6a:	4b15      	ldr	r3, [pc, #84]	; (800bdc0 <HAL_SPI_MspInit+0x88>)
 800bd6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd6e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bd72:	613b      	str	r3, [r7, #16]
 800bd74:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800bd76:	2300      	movs	r3, #0
 800bd78:	60fb      	str	r3, [r7, #12]
 800bd7a:	4b11      	ldr	r3, [pc, #68]	; (800bdc0 <HAL_SPI_MspInit+0x88>)
 800bd7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd7e:	4a10      	ldr	r2, [pc, #64]	; (800bdc0 <HAL_SPI_MspInit+0x88>)
 800bd80:	f043 0304 	orr.w	r3, r3, #4
 800bd84:	6313      	str	r3, [r2, #48]	; 0x30
 800bd86:	4b0e      	ldr	r3, [pc, #56]	; (800bdc0 <HAL_SPI_MspInit+0x88>)
 800bd88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd8a:	f003 0304 	and.w	r3, r3, #4
 800bd8e:	60fb      	str	r3, [r7, #12]
 800bd90:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800bd92:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800bd96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bd98:	2302      	movs	r3, #2
 800bd9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bda0:	2303      	movs	r3, #3
 800bda2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800bda4:	2306      	movs	r3, #6
 800bda6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800bda8:	f107 0314 	add.w	r3, r7, #20
 800bdac:	4619      	mov	r1, r3
 800bdae:	4805      	ldr	r0, [pc, #20]	; (800bdc4 <HAL_SPI_MspInit+0x8c>)
 800bdb0:	f7f6 f8ce 	bl	8001f50 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800bdb4:	bf00      	nop
 800bdb6:	3728      	adds	r7, #40	; 0x28
 800bdb8:	46bd      	mov	sp, r7
 800bdba:	bd80      	pop	{r7, pc}
 800bdbc:	40003c00 	.word	0x40003c00
 800bdc0:	40023800 	.word	0x40023800
 800bdc4:	40020800 	.word	0x40020800

0800bdc8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800bdc8:	b580      	push	{r7, lr}
 800bdca:	b086      	sub	sp, #24
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bdd8:	d10e      	bne.n	800bdf8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800bdda:	2300      	movs	r3, #0
 800bddc:	617b      	str	r3, [r7, #20]
 800bdde:	4b20      	ldr	r3, [pc, #128]	; (800be60 <HAL_TIM_Base_MspInit+0x98>)
 800bde0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bde2:	4a1f      	ldr	r2, [pc, #124]	; (800be60 <HAL_TIM_Base_MspInit+0x98>)
 800bde4:	f043 0301 	orr.w	r3, r3, #1
 800bde8:	6413      	str	r3, [r2, #64]	; 0x40
 800bdea:	4b1d      	ldr	r3, [pc, #116]	; (800be60 <HAL_TIM_Base_MspInit+0x98>)
 800bdec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bdee:	f003 0301 	and.w	r3, r3, #1
 800bdf2:	617b      	str	r3, [r7, #20]
 800bdf4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800bdf6:	e02e      	b.n	800be56 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM3)
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	4a19      	ldr	r2, [pc, #100]	; (800be64 <HAL_TIM_Base_MspInit+0x9c>)
 800bdfe:	4293      	cmp	r3, r2
 800be00:	d10e      	bne.n	800be20 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800be02:	2300      	movs	r3, #0
 800be04:	613b      	str	r3, [r7, #16]
 800be06:	4b16      	ldr	r3, [pc, #88]	; (800be60 <HAL_TIM_Base_MspInit+0x98>)
 800be08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be0a:	4a15      	ldr	r2, [pc, #84]	; (800be60 <HAL_TIM_Base_MspInit+0x98>)
 800be0c:	f043 0302 	orr.w	r3, r3, #2
 800be10:	6413      	str	r3, [r2, #64]	; 0x40
 800be12:	4b13      	ldr	r3, [pc, #76]	; (800be60 <HAL_TIM_Base_MspInit+0x98>)
 800be14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be16:	f003 0302 	and.w	r3, r3, #2
 800be1a:	613b      	str	r3, [r7, #16]
 800be1c:	693b      	ldr	r3, [r7, #16]
}
 800be1e:	e01a      	b.n	800be56 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM6)
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	4a10      	ldr	r2, [pc, #64]	; (800be68 <HAL_TIM_Base_MspInit+0xa0>)
 800be26:	4293      	cmp	r3, r2
 800be28:	d115      	bne.n	800be56 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800be2a:	2300      	movs	r3, #0
 800be2c:	60fb      	str	r3, [r7, #12]
 800be2e:	4b0c      	ldr	r3, [pc, #48]	; (800be60 <HAL_TIM_Base_MspInit+0x98>)
 800be30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be32:	4a0b      	ldr	r2, [pc, #44]	; (800be60 <HAL_TIM_Base_MspInit+0x98>)
 800be34:	f043 0310 	orr.w	r3, r3, #16
 800be38:	6413      	str	r3, [r2, #64]	; 0x40
 800be3a:	4b09      	ldr	r3, [pc, #36]	; (800be60 <HAL_TIM_Base_MspInit+0x98>)
 800be3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be3e:	f003 0310 	and.w	r3, r3, #16
 800be42:	60fb      	str	r3, [r7, #12]
 800be44:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800be46:	2200      	movs	r2, #0
 800be48:	2100      	movs	r1, #0
 800be4a:	2036      	movs	r0, #54	; 0x36
 800be4c:	f7f5 fd75 	bl	800193a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800be50:	2036      	movs	r0, #54	; 0x36
 800be52:	f7f5 fd8e 	bl	8001972 <HAL_NVIC_EnableIRQ>
}
 800be56:	bf00      	nop
 800be58:	3718      	adds	r7, #24
 800be5a:	46bd      	mov	sp, r7
 800be5c:	bd80      	pop	{r7, pc}
 800be5e:	bf00      	nop
 800be60:	40023800 	.word	0x40023800
 800be64:	40000400 	.word	0x40000400
 800be68:	40001000 	.word	0x40001000

0800be6c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800be6c:	b580      	push	{r7, lr}
 800be6e:	b08c      	sub	sp, #48	; 0x30
 800be70:	af00      	add	r7, sp, #0
 800be72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800be74:	f107 031c 	add.w	r3, r7, #28
 800be78:	2200      	movs	r2, #0
 800be7a:	601a      	str	r2, [r3, #0]
 800be7c:	605a      	str	r2, [r3, #4]
 800be7e:	609a      	str	r2, [r3, #8]
 800be80:	60da      	str	r2, [r3, #12]
 800be82:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	4a32      	ldr	r2, [pc, #200]	; (800bf54 <HAL_TIM_Encoder_MspInit+0xe8>)
 800be8a:	4293      	cmp	r3, r2
 800be8c:	d12c      	bne.n	800bee8 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800be8e:	2300      	movs	r3, #0
 800be90:	61bb      	str	r3, [r7, #24]
 800be92:	4b31      	ldr	r3, [pc, #196]	; (800bf58 <HAL_TIM_Encoder_MspInit+0xec>)
 800be94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be96:	4a30      	ldr	r2, [pc, #192]	; (800bf58 <HAL_TIM_Encoder_MspInit+0xec>)
 800be98:	f043 0304 	orr.w	r3, r3, #4
 800be9c:	6413      	str	r3, [r2, #64]	; 0x40
 800be9e:	4b2e      	ldr	r3, [pc, #184]	; (800bf58 <HAL_TIM_Encoder_MspInit+0xec>)
 800bea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bea2:	f003 0304 	and.w	r3, r3, #4
 800bea6:	61bb      	str	r3, [r7, #24]
 800bea8:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800beaa:	2300      	movs	r3, #0
 800beac:	617b      	str	r3, [r7, #20]
 800beae:	4b2a      	ldr	r3, [pc, #168]	; (800bf58 <HAL_TIM_Encoder_MspInit+0xec>)
 800beb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800beb2:	4a29      	ldr	r2, [pc, #164]	; (800bf58 <HAL_TIM_Encoder_MspInit+0xec>)
 800beb4:	f043 0302 	orr.w	r3, r3, #2
 800beb8:	6313      	str	r3, [r2, #48]	; 0x30
 800beba:	4b27      	ldr	r3, [pc, #156]	; (800bf58 <HAL_TIM_Encoder_MspInit+0xec>)
 800bebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bebe:	f003 0302 	and.w	r3, r3, #2
 800bec2:	617b      	str	r3, [r7, #20]
 800bec4:	697b      	ldr	r3, [r7, #20]
    /**TIM4 GPIO Configuration    
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800bec6:	23c0      	movs	r3, #192	; 0xc0
 800bec8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800beca:	2302      	movs	r3, #2
 800becc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bece:	2300      	movs	r3, #0
 800bed0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bed2:	2300      	movs	r3, #0
 800bed4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800bed6:	2302      	movs	r3, #2
 800bed8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800beda:	f107 031c 	add.w	r3, r7, #28
 800bede:	4619      	mov	r1, r3
 800bee0:	481e      	ldr	r0, [pc, #120]	; (800bf5c <HAL_TIM_Encoder_MspInit+0xf0>)
 800bee2:	f7f6 f835 	bl	8001f50 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800bee6:	e030      	b.n	800bf4a <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM8)
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	4a1c      	ldr	r2, [pc, #112]	; (800bf60 <HAL_TIM_Encoder_MspInit+0xf4>)
 800beee:	4293      	cmp	r3, r2
 800bef0:	d12b      	bne.n	800bf4a <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800bef2:	2300      	movs	r3, #0
 800bef4:	613b      	str	r3, [r7, #16]
 800bef6:	4b18      	ldr	r3, [pc, #96]	; (800bf58 <HAL_TIM_Encoder_MspInit+0xec>)
 800bef8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800befa:	4a17      	ldr	r2, [pc, #92]	; (800bf58 <HAL_TIM_Encoder_MspInit+0xec>)
 800befc:	f043 0302 	orr.w	r3, r3, #2
 800bf00:	6453      	str	r3, [r2, #68]	; 0x44
 800bf02:	4b15      	ldr	r3, [pc, #84]	; (800bf58 <HAL_TIM_Encoder_MspInit+0xec>)
 800bf04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bf06:	f003 0302 	and.w	r3, r3, #2
 800bf0a:	613b      	str	r3, [r7, #16]
 800bf0c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800bf0e:	2300      	movs	r3, #0
 800bf10:	60fb      	str	r3, [r7, #12]
 800bf12:	4b11      	ldr	r3, [pc, #68]	; (800bf58 <HAL_TIM_Encoder_MspInit+0xec>)
 800bf14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf16:	4a10      	ldr	r2, [pc, #64]	; (800bf58 <HAL_TIM_Encoder_MspInit+0xec>)
 800bf18:	f043 0304 	orr.w	r3, r3, #4
 800bf1c:	6313      	str	r3, [r2, #48]	; 0x30
 800bf1e:	4b0e      	ldr	r3, [pc, #56]	; (800bf58 <HAL_TIM_Encoder_MspInit+0xec>)
 800bf20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf22:	f003 0304 	and.w	r3, r3, #4
 800bf26:	60fb      	str	r3, [r7, #12]
 800bf28:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800bf2a:	23c0      	movs	r3, #192	; 0xc0
 800bf2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bf2e:	2302      	movs	r3, #2
 800bf30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bf32:	2300      	movs	r3, #0
 800bf34:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bf36:	2300      	movs	r3, #0
 800bf38:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800bf3a:	2303      	movs	r3, #3
 800bf3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800bf3e:	f107 031c 	add.w	r3, r7, #28
 800bf42:	4619      	mov	r1, r3
 800bf44:	4807      	ldr	r0, [pc, #28]	; (800bf64 <HAL_TIM_Encoder_MspInit+0xf8>)
 800bf46:	f7f6 f803 	bl	8001f50 <HAL_GPIO_Init>
}
 800bf4a:	bf00      	nop
 800bf4c:	3730      	adds	r7, #48	; 0x30
 800bf4e:	46bd      	mov	sp, r7
 800bf50:	bd80      	pop	{r7, pc}
 800bf52:	bf00      	nop
 800bf54:	40000800 	.word	0x40000800
 800bf58:	40023800 	.word	0x40023800
 800bf5c:	40020400 	.word	0x40020400
 800bf60:	40010400 	.word	0x40010400
 800bf64:	40020800 	.word	0x40020800

0800bf68 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800bf68:	b580      	push	{r7, lr}
 800bf6a:	b08a      	sub	sp, #40	; 0x28
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bf70:	f107 0314 	add.w	r3, r7, #20
 800bf74:	2200      	movs	r2, #0
 800bf76:	601a      	str	r2, [r3, #0]
 800bf78:	605a      	str	r2, [r3, #4]
 800bf7a:	609a      	str	r2, [r3, #8]
 800bf7c:	60da      	str	r2, [r3, #12]
 800bf7e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bf88:	d13d      	bne.n	800c006 <HAL_TIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bf8a:	2300      	movs	r3, #0
 800bf8c:	613b      	str	r3, [r7, #16]
 800bf8e:	4b31      	ldr	r3, [pc, #196]	; (800c054 <HAL_TIM_MspPostInit+0xec>)
 800bf90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf92:	4a30      	ldr	r2, [pc, #192]	; (800c054 <HAL_TIM_MspPostInit+0xec>)
 800bf94:	f043 0301 	orr.w	r3, r3, #1
 800bf98:	6313      	str	r3, [r2, #48]	; 0x30
 800bf9a:	4b2e      	ldr	r3, [pc, #184]	; (800c054 <HAL_TIM_MspPostInit+0xec>)
 800bf9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf9e:	f003 0301 	and.w	r3, r3, #1
 800bfa2:	613b      	str	r3, [r7, #16]
 800bfa4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800bfa6:	2300      	movs	r3, #0
 800bfa8:	60fb      	str	r3, [r7, #12]
 800bfaa:	4b2a      	ldr	r3, [pc, #168]	; (800c054 <HAL_TIM_MspPostInit+0xec>)
 800bfac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bfae:	4a29      	ldr	r2, [pc, #164]	; (800c054 <HAL_TIM_MspPostInit+0xec>)
 800bfb0:	f043 0302 	orr.w	r3, r3, #2
 800bfb4:	6313      	str	r3, [r2, #48]	; 0x30
 800bfb6:	4b27      	ldr	r3, [pc, #156]	; (800c054 <HAL_TIM_MspPostInit+0xec>)
 800bfb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bfba:	f003 0302 	and.w	r3, r3, #2
 800bfbe:	60fb      	str	r3, [r7, #12]
 800bfc0:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA5     ------> TIM2_CH1
    PB11     ------> TIM2_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800bfc2:	2320      	movs	r3, #32
 800bfc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bfc6:	2302      	movs	r3, #2
 800bfc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bfca:	2300      	movs	r3, #0
 800bfcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bfce:	2300      	movs	r3, #0
 800bfd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800bfd2:	2301      	movs	r3, #1
 800bfd4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bfd6:	f107 0314 	add.w	r3, r7, #20
 800bfda:	4619      	mov	r1, r3
 800bfdc:	481e      	ldr	r0, [pc, #120]	; (800c058 <HAL_TIM_MspPostInit+0xf0>)
 800bfde:	f7f5 ffb7 	bl	8001f50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800bfe2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bfe6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bfe8:	2302      	movs	r3, #2
 800bfea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bfec:	2300      	movs	r3, #0
 800bfee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bff0:	2300      	movs	r3, #0
 800bff2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800bff4:	2301      	movs	r3, #1
 800bff6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800bff8:	f107 0314 	add.w	r3, r7, #20
 800bffc:	4619      	mov	r1, r3
 800bffe:	4817      	ldr	r0, [pc, #92]	; (800c05c <HAL_TIM_MspPostInit+0xf4>)
 800c000:	f7f5 ffa6 	bl	8001f50 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800c004:	e022      	b.n	800c04c <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM3)
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	4a15      	ldr	r2, [pc, #84]	; (800c060 <HAL_TIM_MspPostInit+0xf8>)
 800c00c:	4293      	cmp	r3, r2
 800c00e:	d11d      	bne.n	800c04c <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c010:	2300      	movs	r3, #0
 800c012:	60bb      	str	r3, [r7, #8]
 800c014:	4b0f      	ldr	r3, [pc, #60]	; (800c054 <HAL_TIM_MspPostInit+0xec>)
 800c016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c018:	4a0e      	ldr	r2, [pc, #56]	; (800c054 <HAL_TIM_MspPostInit+0xec>)
 800c01a:	f043 0302 	orr.w	r3, r3, #2
 800c01e:	6313      	str	r3, [r2, #48]	; 0x30
 800c020:	4b0c      	ldr	r3, [pc, #48]	; (800c054 <HAL_TIM_MspPostInit+0xec>)
 800c022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c024:	f003 0302 	and.w	r3, r3, #2
 800c028:	60bb      	str	r3, [r7, #8]
 800c02a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800c02c:	2320      	movs	r3, #32
 800c02e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c030:	2302      	movs	r3, #2
 800c032:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c034:	2300      	movs	r3, #0
 800c036:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c038:	2300      	movs	r3, #0
 800c03a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800c03c:	2302      	movs	r3, #2
 800c03e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c040:	f107 0314 	add.w	r3, r7, #20
 800c044:	4619      	mov	r1, r3
 800c046:	4805      	ldr	r0, [pc, #20]	; (800c05c <HAL_TIM_MspPostInit+0xf4>)
 800c048:	f7f5 ff82 	bl	8001f50 <HAL_GPIO_Init>
}
 800c04c:	bf00      	nop
 800c04e:	3728      	adds	r7, #40	; 0x28
 800c050:	46bd      	mov	sp, r7
 800c052:	bd80      	pop	{r7, pc}
 800c054:	40023800 	.word	0x40023800
 800c058:	40020000 	.word	0x40020000
 800c05c:	40020400 	.word	0x40020400
 800c060:	40000400 	.word	0x40000400

0800c064 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800c064:	b580      	push	{r7, lr}
 800c066:	b08a      	sub	sp, #40	; 0x28
 800c068:	af00      	add	r7, sp, #0
 800c06a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c06c:	f107 0314 	add.w	r3, r7, #20
 800c070:	2200      	movs	r2, #0
 800c072:	601a      	str	r2, [r3, #0]
 800c074:	605a      	str	r2, [r3, #4]
 800c076:	609a      	str	r2, [r3, #8]
 800c078:	60da      	str	r2, [r3, #12]
 800c07a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	4a19      	ldr	r2, [pc, #100]	; (800c0e8 <HAL_UART_MspInit+0x84>)
 800c082:	4293      	cmp	r3, r2
 800c084:	d12c      	bne.n	800c0e0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800c086:	2300      	movs	r3, #0
 800c088:	613b      	str	r3, [r7, #16]
 800c08a:	4b18      	ldr	r3, [pc, #96]	; (800c0ec <HAL_UART_MspInit+0x88>)
 800c08c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c08e:	4a17      	ldr	r2, [pc, #92]	; (800c0ec <HAL_UART_MspInit+0x88>)
 800c090:	f043 0310 	orr.w	r3, r3, #16
 800c094:	6453      	str	r3, [r2, #68]	; 0x44
 800c096:	4b15      	ldr	r3, [pc, #84]	; (800c0ec <HAL_UART_MspInit+0x88>)
 800c098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c09a:	f003 0310 	and.w	r3, r3, #16
 800c09e:	613b      	str	r3, [r7, #16]
 800c0a0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c0a2:	2300      	movs	r3, #0
 800c0a4:	60fb      	str	r3, [r7, #12]
 800c0a6:	4b11      	ldr	r3, [pc, #68]	; (800c0ec <HAL_UART_MspInit+0x88>)
 800c0a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0aa:	4a10      	ldr	r2, [pc, #64]	; (800c0ec <HAL_UART_MspInit+0x88>)
 800c0ac:	f043 0301 	orr.w	r3, r3, #1
 800c0b0:	6313      	str	r3, [r2, #48]	; 0x30
 800c0b2:	4b0e      	ldr	r3, [pc, #56]	; (800c0ec <HAL_UART_MspInit+0x88>)
 800c0b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0b6:	f003 0301 	and.w	r3, r3, #1
 800c0ba:	60fb      	str	r3, [r7, #12]
 800c0bc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800c0be:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800c0c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c0c4:	2302      	movs	r3, #2
 800c0c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800c0c8:	2301      	movs	r3, #1
 800c0ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c0cc:	2303      	movs	r3, #3
 800c0ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800c0d0:	2307      	movs	r3, #7
 800c0d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c0d4:	f107 0314 	add.w	r3, r7, #20
 800c0d8:	4619      	mov	r1, r3
 800c0da:	4805      	ldr	r0, [pc, #20]	; (800c0f0 <HAL_UART_MspInit+0x8c>)
 800c0dc:	f7f5 ff38 	bl	8001f50 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800c0e0:	bf00      	nop
 800c0e2:	3728      	adds	r7, #40	; 0x28
 800c0e4:	46bd      	mov	sp, r7
 800c0e6:	bd80      	pop	{r7, pc}
 800c0e8:	40011000 	.word	0x40011000
 800c0ec:	40023800 	.word	0x40023800
 800c0f0:	40020000 	.word	0x40020000

0800c0f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800c0f4:	b480      	push	{r7}
 800c0f6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800c0f8:	bf00      	nop
 800c0fa:	46bd      	mov	sp, r7
 800c0fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c100:	4770      	bx	lr

0800c102 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800c102:	b480      	push	{r7}
 800c104:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800c106:	e7fe      	b.n	800c106 <HardFault_Handler+0x4>

0800c108 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800c108:	b480      	push	{r7}
 800c10a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800c10c:	e7fe      	b.n	800c10c <MemManage_Handler+0x4>

0800c10e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800c10e:	b480      	push	{r7}
 800c110:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800c112:	e7fe      	b.n	800c112 <BusFault_Handler+0x4>

0800c114 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800c114:	b480      	push	{r7}
 800c116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800c118:	e7fe      	b.n	800c118 <UsageFault_Handler+0x4>

0800c11a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800c11a:	b480      	push	{r7}
 800c11c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800c11e:	bf00      	nop
 800c120:	46bd      	mov	sp, r7
 800c122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c126:	4770      	bx	lr

0800c128 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800c128:	b480      	push	{r7}
 800c12a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800c12c:	bf00      	nop
 800c12e:	46bd      	mov	sp, r7
 800c130:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c134:	4770      	bx	lr

0800c136 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800c136:	b480      	push	{r7}
 800c138:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800c13a:	bf00      	nop
 800c13c:	46bd      	mov	sp, r7
 800c13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c142:	4770      	bx	lr

0800c144 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800c144:	b580      	push	{r7, lr}
 800c146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800c148:	f7f4 ff20 	bl	8000f8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800c14c:	bf00      	nop
 800c14e:	bd80      	pop	{r7, pc}

0800c150 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800c150:	b580      	push	{r7, lr}
 800c152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800c154:	4802      	ldr	r0, [pc, #8]	; (800c160 <TIM6_DAC_IRQHandler+0x10>)
 800c156:	f7f7 fc08 	bl	800396a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800c15a:	bf00      	nop
 800c15c:	bd80      	pop	{r7, pc}
 800c15e:	bf00      	nop
 800c160:	20000b30 	.word	0x20000b30

0800c164 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800c164:	b580      	push	{r7, lr}
 800c166:	b086      	sub	sp, #24
 800c168:	af00      	add	r7, sp, #0
 800c16a:	60f8      	str	r0, [r7, #12]
 800c16c:	60b9      	str	r1, [r7, #8]
 800c16e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800c170:	2300      	movs	r3, #0
 800c172:	617b      	str	r3, [r7, #20]
 800c174:	e00a      	b.n	800c18c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800c176:	f3af 8000 	nop.w
 800c17a:	4601      	mov	r1, r0
 800c17c:	68bb      	ldr	r3, [r7, #8]
 800c17e:	1c5a      	adds	r2, r3, #1
 800c180:	60ba      	str	r2, [r7, #8]
 800c182:	b2ca      	uxtb	r2, r1
 800c184:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800c186:	697b      	ldr	r3, [r7, #20]
 800c188:	3301      	adds	r3, #1
 800c18a:	617b      	str	r3, [r7, #20]
 800c18c:	697a      	ldr	r2, [r7, #20]
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	429a      	cmp	r2, r3
 800c192:	dbf0      	blt.n	800c176 <_read+0x12>
	}

return len;
 800c194:	687b      	ldr	r3, [r7, #4]
}
 800c196:	4618      	mov	r0, r3
 800c198:	3718      	adds	r7, #24
 800c19a:	46bd      	mov	sp, r7
 800c19c:	bd80      	pop	{r7, pc}

0800c19e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800c19e:	b580      	push	{r7, lr}
 800c1a0:	b086      	sub	sp, #24
 800c1a2:	af00      	add	r7, sp, #0
 800c1a4:	60f8      	str	r0, [r7, #12]
 800c1a6:	60b9      	str	r1, [r7, #8]
 800c1a8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800c1aa:	2300      	movs	r3, #0
 800c1ac:	617b      	str	r3, [r7, #20]
 800c1ae:	e009      	b.n	800c1c4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800c1b0:	68bb      	ldr	r3, [r7, #8]
 800c1b2:	1c5a      	adds	r2, r3, #1
 800c1b4:	60ba      	str	r2, [r7, #8]
 800c1b6:	781b      	ldrb	r3, [r3, #0]
 800c1b8:	4618      	mov	r0, r3
 800c1ba:	f7fb fde3 	bl	8007d84 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800c1be:	697b      	ldr	r3, [r7, #20]
 800c1c0:	3301      	adds	r3, #1
 800c1c2:	617b      	str	r3, [r7, #20]
 800c1c4:	697a      	ldr	r2, [r7, #20]
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	429a      	cmp	r2, r3
 800c1ca:	dbf1      	blt.n	800c1b0 <_write+0x12>
	}
	return len;
 800c1cc:	687b      	ldr	r3, [r7, #4]
}
 800c1ce:	4618      	mov	r0, r3
 800c1d0:	3718      	adds	r7, #24
 800c1d2:	46bd      	mov	sp, r7
 800c1d4:	bd80      	pop	{r7, pc}

0800c1d6 <_close>:

int _close(int file)
{
 800c1d6:	b480      	push	{r7}
 800c1d8:	b083      	sub	sp, #12
 800c1da:	af00      	add	r7, sp, #0
 800c1dc:	6078      	str	r0, [r7, #4]
	return -1;
 800c1de:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c1e2:	4618      	mov	r0, r3
 800c1e4:	370c      	adds	r7, #12
 800c1e6:	46bd      	mov	sp, r7
 800c1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ec:	4770      	bx	lr

0800c1ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 800c1ee:	b480      	push	{r7}
 800c1f0:	b083      	sub	sp, #12
 800c1f2:	af00      	add	r7, sp, #0
 800c1f4:	6078      	str	r0, [r7, #4]
 800c1f6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800c1f8:	683b      	ldr	r3, [r7, #0]
 800c1fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800c1fe:	605a      	str	r2, [r3, #4]
	return 0;
 800c200:	2300      	movs	r3, #0
}
 800c202:	4618      	mov	r0, r3
 800c204:	370c      	adds	r7, #12
 800c206:	46bd      	mov	sp, r7
 800c208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c20c:	4770      	bx	lr

0800c20e <_isatty>:

int _isatty(int file)
{
 800c20e:	b480      	push	{r7}
 800c210:	b083      	sub	sp, #12
 800c212:	af00      	add	r7, sp, #0
 800c214:	6078      	str	r0, [r7, #4]
	return 1;
 800c216:	2301      	movs	r3, #1
}
 800c218:	4618      	mov	r0, r3
 800c21a:	370c      	adds	r7, #12
 800c21c:	46bd      	mov	sp, r7
 800c21e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c222:	4770      	bx	lr

0800c224 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800c224:	b480      	push	{r7}
 800c226:	b085      	sub	sp, #20
 800c228:	af00      	add	r7, sp, #0
 800c22a:	60f8      	str	r0, [r7, #12]
 800c22c:	60b9      	str	r1, [r7, #8]
 800c22e:	607a      	str	r2, [r7, #4]
	return 0;
 800c230:	2300      	movs	r3, #0
}
 800c232:	4618      	mov	r0, r3
 800c234:	3714      	adds	r7, #20
 800c236:	46bd      	mov	sp, r7
 800c238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c23c:	4770      	bx	lr
	...

0800c240 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800c240:	b580      	push	{r7, lr}
 800c242:	b084      	sub	sp, #16
 800c244:	af00      	add	r7, sp, #0
 800c246:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800c248:	4b11      	ldr	r3, [pc, #68]	; (800c290 <_sbrk+0x50>)
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d102      	bne.n	800c256 <_sbrk+0x16>
		heap_end = &end;
 800c250:	4b0f      	ldr	r3, [pc, #60]	; (800c290 <_sbrk+0x50>)
 800c252:	4a10      	ldr	r2, [pc, #64]	; (800c294 <_sbrk+0x54>)
 800c254:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800c256:	4b0e      	ldr	r3, [pc, #56]	; (800c290 <_sbrk+0x50>)
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800c25c:	4b0c      	ldr	r3, [pc, #48]	; (800c290 <_sbrk+0x50>)
 800c25e:	681a      	ldr	r2, [r3, #0]
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	4413      	add	r3, r2
 800c264:	466a      	mov	r2, sp
 800c266:	4293      	cmp	r3, r2
 800c268:	d907      	bls.n	800c27a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800c26a:	f000 f875 	bl	800c358 <__errno>
 800c26e:	4602      	mov	r2, r0
 800c270:	230c      	movs	r3, #12
 800c272:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800c274:	f04f 33ff 	mov.w	r3, #4294967295
 800c278:	e006      	b.n	800c288 <_sbrk+0x48>
	}

	heap_end += incr;
 800c27a:	4b05      	ldr	r3, [pc, #20]	; (800c290 <_sbrk+0x50>)
 800c27c:	681a      	ldr	r2, [r3, #0]
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	4413      	add	r3, r2
 800c282:	4a03      	ldr	r2, [pc, #12]	; (800c290 <_sbrk+0x50>)
 800c284:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800c286:	68fb      	ldr	r3, [r7, #12]
}
 800c288:	4618      	mov	r0, r3
 800c28a:	3710      	adds	r7, #16
 800c28c:	46bd      	mov	sp, r7
 800c28e:	bd80      	pop	{r7, pc}
 800c290:	20000194 	.word	0x20000194
 800c294:	20000f18 	.word	0x20000f18

0800c298 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800c298:	b480      	push	{r7}
 800c29a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800c29c:	4b16      	ldr	r3, [pc, #88]	; (800c2f8 <SystemInit+0x60>)
 800c29e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c2a2:	4a15      	ldr	r2, [pc, #84]	; (800c2f8 <SystemInit+0x60>)
 800c2a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c2a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800c2ac:	4b13      	ldr	r3, [pc, #76]	; (800c2fc <SystemInit+0x64>)
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	4a12      	ldr	r2, [pc, #72]	; (800c2fc <SystemInit+0x64>)
 800c2b2:	f043 0301 	orr.w	r3, r3, #1
 800c2b6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800c2b8:	4b10      	ldr	r3, [pc, #64]	; (800c2fc <SystemInit+0x64>)
 800c2ba:	2200      	movs	r2, #0
 800c2bc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800c2be:	4b0f      	ldr	r3, [pc, #60]	; (800c2fc <SystemInit+0x64>)
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	4a0e      	ldr	r2, [pc, #56]	; (800c2fc <SystemInit+0x64>)
 800c2c4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800c2c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c2cc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800c2ce:	4b0b      	ldr	r3, [pc, #44]	; (800c2fc <SystemInit+0x64>)
 800c2d0:	4a0b      	ldr	r2, [pc, #44]	; (800c300 <SystemInit+0x68>)
 800c2d2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800c2d4:	4b09      	ldr	r3, [pc, #36]	; (800c2fc <SystemInit+0x64>)
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	4a08      	ldr	r2, [pc, #32]	; (800c2fc <SystemInit+0x64>)
 800c2da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c2de:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800c2e0:	4b06      	ldr	r3, [pc, #24]	; (800c2fc <SystemInit+0x64>)
 800c2e2:	2200      	movs	r2, #0
 800c2e4:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800c2e6:	4b04      	ldr	r3, [pc, #16]	; (800c2f8 <SystemInit+0x60>)
 800c2e8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800c2ec:	609a      	str	r2, [r3, #8]
#endif
}
 800c2ee:	bf00      	nop
 800c2f0:	46bd      	mov	sp, r7
 800c2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2f6:	4770      	bx	lr
 800c2f8:	e000ed00 	.word	0xe000ed00
 800c2fc:	40023800 	.word	0x40023800
 800c300:	24003010 	.word	0x24003010

0800c304 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800c304:	f8df d034 	ldr.w	sp, [pc, #52]	; 800c33c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800c308:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800c30a:	e003      	b.n	800c314 <LoopCopyDataInit>

0800c30c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800c30c:	4b0c      	ldr	r3, [pc, #48]	; (800c340 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800c30e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800c310:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800c312:	3104      	adds	r1, #4

0800c314 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800c314:	480b      	ldr	r0, [pc, #44]	; (800c344 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800c316:	4b0c      	ldr	r3, [pc, #48]	; (800c348 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800c318:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800c31a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800c31c:	d3f6      	bcc.n	800c30c <CopyDataInit>
  ldr  r2, =_sbss
 800c31e:	4a0b      	ldr	r2, [pc, #44]	; (800c34c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800c320:	e002      	b.n	800c328 <LoopFillZerobss>

0800c322 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800c322:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800c324:	f842 3b04 	str.w	r3, [r2], #4

0800c328 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800c328:	4b09      	ldr	r3, [pc, #36]	; (800c350 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800c32a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800c32c:	d3f9      	bcc.n	800c322 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800c32e:	f7ff ffb3 	bl	800c298 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800c332:	f000 f817 	bl	800c364 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800c336:	f7fc fd9b 	bl	8008e70 <main>
  bx  lr    
 800c33a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800c33c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800c340:	0800da7c 	.word	0x0800da7c
  ldr  r0, =_sdata
 800c344:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800c348:	2000016c 	.word	0x2000016c
  ldr  r2, =_sbss
 800c34c:	2000016c 	.word	0x2000016c
  ldr  r3, = _ebss
 800c350:	20000f18 	.word	0x20000f18

0800c354 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800c354:	e7fe      	b.n	800c354 <ADC_IRQHandler>
	...

0800c358 <__errno>:
 800c358:	4b01      	ldr	r3, [pc, #4]	; (800c360 <__errno+0x8>)
 800c35a:	6818      	ldr	r0, [r3, #0]
 800c35c:	4770      	bx	lr
 800c35e:	bf00      	nop
 800c360:	20000104 	.word	0x20000104

0800c364 <__libc_init_array>:
 800c364:	b570      	push	{r4, r5, r6, lr}
 800c366:	4e0d      	ldr	r6, [pc, #52]	; (800c39c <__libc_init_array+0x38>)
 800c368:	4c0d      	ldr	r4, [pc, #52]	; (800c3a0 <__libc_init_array+0x3c>)
 800c36a:	1ba4      	subs	r4, r4, r6
 800c36c:	10a4      	asrs	r4, r4, #2
 800c36e:	2500      	movs	r5, #0
 800c370:	42a5      	cmp	r5, r4
 800c372:	d109      	bne.n	800c388 <__libc_init_array+0x24>
 800c374:	4e0b      	ldr	r6, [pc, #44]	; (800c3a4 <__libc_init_array+0x40>)
 800c376:	4c0c      	ldr	r4, [pc, #48]	; (800c3a8 <__libc_init_array+0x44>)
 800c378:	f001 f932 	bl	800d5e0 <_init>
 800c37c:	1ba4      	subs	r4, r4, r6
 800c37e:	10a4      	asrs	r4, r4, #2
 800c380:	2500      	movs	r5, #0
 800c382:	42a5      	cmp	r5, r4
 800c384:	d105      	bne.n	800c392 <__libc_init_array+0x2e>
 800c386:	bd70      	pop	{r4, r5, r6, pc}
 800c388:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c38c:	4798      	blx	r3
 800c38e:	3501      	adds	r5, #1
 800c390:	e7ee      	b.n	800c370 <__libc_init_array+0xc>
 800c392:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c396:	4798      	blx	r3
 800c398:	3501      	adds	r5, #1
 800c39a:	e7f2      	b.n	800c382 <__libc_init_array+0x1e>
 800c39c:	0800da74 	.word	0x0800da74
 800c3a0:	0800da74 	.word	0x0800da74
 800c3a4:	0800da74 	.word	0x0800da74
 800c3a8:	0800da78 	.word	0x0800da78

0800c3ac <memset>:
 800c3ac:	4402      	add	r2, r0
 800c3ae:	4603      	mov	r3, r0
 800c3b0:	4293      	cmp	r3, r2
 800c3b2:	d100      	bne.n	800c3b6 <memset+0xa>
 800c3b4:	4770      	bx	lr
 800c3b6:	f803 1b01 	strb.w	r1, [r3], #1
 800c3ba:	e7f9      	b.n	800c3b0 <memset+0x4>

0800c3bc <iprintf>:
 800c3bc:	b40f      	push	{r0, r1, r2, r3}
 800c3be:	4b0a      	ldr	r3, [pc, #40]	; (800c3e8 <iprintf+0x2c>)
 800c3c0:	b513      	push	{r0, r1, r4, lr}
 800c3c2:	681c      	ldr	r4, [r3, #0]
 800c3c4:	b124      	cbz	r4, 800c3d0 <iprintf+0x14>
 800c3c6:	69a3      	ldr	r3, [r4, #24]
 800c3c8:	b913      	cbnz	r3, 800c3d0 <iprintf+0x14>
 800c3ca:	4620      	mov	r0, r4
 800c3cc:	f000 fad8 	bl	800c980 <__sinit>
 800c3d0:	ab05      	add	r3, sp, #20
 800c3d2:	9a04      	ldr	r2, [sp, #16]
 800c3d4:	68a1      	ldr	r1, [r4, #8]
 800c3d6:	9301      	str	r3, [sp, #4]
 800c3d8:	4620      	mov	r0, r4
 800c3da:	f000 fc99 	bl	800cd10 <_vfiprintf_r>
 800c3de:	b002      	add	sp, #8
 800c3e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c3e4:	b004      	add	sp, #16
 800c3e6:	4770      	bx	lr
 800c3e8:	20000104 	.word	0x20000104

0800c3ec <_puts_r>:
 800c3ec:	b570      	push	{r4, r5, r6, lr}
 800c3ee:	460e      	mov	r6, r1
 800c3f0:	4605      	mov	r5, r0
 800c3f2:	b118      	cbz	r0, 800c3fc <_puts_r+0x10>
 800c3f4:	6983      	ldr	r3, [r0, #24]
 800c3f6:	b90b      	cbnz	r3, 800c3fc <_puts_r+0x10>
 800c3f8:	f000 fac2 	bl	800c980 <__sinit>
 800c3fc:	69ab      	ldr	r3, [r5, #24]
 800c3fe:	68ac      	ldr	r4, [r5, #8]
 800c400:	b913      	cbnz	r3, 800c408 <_puts_r+0x1c>
 800c402:	4628      	mov	r0, r5
 800c404:	f000 fabc 	bl	800c980 <__sinit>
 800c408:	4b23      	ldr	r3, [pc, #140]	; (800c498 <_puts_r+0xac>)
 800c40a:	429c      	cmp	r4, r3
 800c40c:	d117      	bne.n	800c43e <_puts_r+0x52>
 800c40e:	686c      	ldr	r4, [r5, #4]
 800c410:	89a3      	ldrh	r3, [r4, #12]
 800c412:	071b      	lsls	r3, r3, #28
 800c414:	d51d      	bpl.n	800c452 <_puts_r+0x66>
 800c416:	6923      	ldr	r3, [r4, #16]
 800c418:	b1db      	cbz	r3, 800c452 <_puts_r+0x66>
 800c41a:	3e01      	subs	r6, #1
 800c41c:	68a3      	ldr	r3, [r4, #8]
 800c41e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c422:	3b01      	subs	r3, #1
 800c424:	60a3      	str	r3, [r4, #8]
 800c426:	b9e9      	cbnz	r1, 800c464 <_puts_r+0x78>
 800c428:	2b00      	cmp	r3, #0
 800c42a:	da2e      	bge.n	800c48a <_puts_r+0x9e>
 800c42c:	4622      	mov	r2, r4
 800c42e:	210a      	movs	r1, #10
 800c430:	4628      	mov	r0, r5
 800c432:	f000 f8f5 	bl	800c620 <__swbuf_r>
 800c436:	3001      	adds	r0, #1
 800c438:	d011      	beq.n	800c45e <_puts_r+0x72>
 800c43a:	200a      	movs	r0, #10
 800c43c:	e011      	b.n	800c462 <_puts_r+0x76>
 800c43e:	4b17      	ldr	r3, [pc, #92]	; (800c49c <_puts_r+0xb0>)
 800c440:	429c      	cmp	r4, r3
 800c442:	d101      	bne.n	800c448 <_puts_r+0x5c>
 800c444:	68ac      	ldr	r4, [r5, #8]
 800c446:	e7e3      	b.n	800c410 <_puts_r+0x24>
 800c448:	4b15      	ldr	r3, [pc, #84]	; (800c4a0 <_puts_r+0xb4>)
 800c44a:	429c      	cmp	r4, r3
 800c44c:	bf08      	it	eq
 800c44e:	68ec      	ldreq	r4, [r5, #12]
 800c450:	e7de      	b.n	800c410 <_puts_r+0x24>
 800c452:	4621      	mov	r1, r4
 800c454:	4628      	mov	r0, r5
 800c456:	f000 f935 	bl	800c6c4 <__swsetup_r>
 800c45a:	2800      	cmp	r0, #0
 800c45c:	d0dd      	beq.n	800c41a <_puts_r+0x2e>
 800c45e:	f04f 30ff 	mov.w	r0, #4294967295
 800c462:	bd70      	pop	{r4, r5, r6, pc}
 800c464:	2b00      	cmp	r3, #0
 800c466:	da04      	bge.n	800c472 <_puts_r+0x86>
 800c468:	69a2      	ldr	r2, [r4, #24]
 800c46a:	429a      	cmp	r2, r3
 800c46c:	dc06      	bgt.n	800c47c <_puts_r+0x90>
 800c46e:	290a      	cmp	r1, #10
 800c470:	d004      	beq.n	800c47c <_puts_r+0x90>
 800c472:	6823      	ldr	r3, [r4, #0]
 800c474:	1c5a      	adds	r2, r3, #1
 800c476:	6022      	str	r2, [r4, #0]
 800c478:	7019      	strb	r1, [r3, #0]
 800c47a:	e7cf      	b.n	800c41c <_puts_r+0x30>
 800c47c:	4622      	mov	r2, r4
 800c47e:	4628      	mov	r0, r5
 800c480:	f000 f8ce 	bl	800c620 <__swbuf_r>
 800c484:	3001      	adds	r0, #1
 800c486:	d1c9      	bne.n	800c41c <_puts_r+0x30>
 800c488:	e7e9      	b.n	800c45e <_puts_r+0x72>
 800c48a:	6823      	ldr	r3, [r4, #0]
 800c48c:	200a      	movs	r0, #10
 800c48e:	1c5a      	adds	r2, r3, #1
 800c490:	6022      	str	r2, [r4, #0]
 800c492:	7018      	strb	r0, [r3, #0]
 800c494:	e7e5      	b.n	800c462 <_puts_r+0x76>
 800c496:	bf00      	nop
 800c498:	0800d9f4 	.word	0x0800d9f4
 800c49c:	0800da14 	.word	0x0800da14
 800c4a0:	0800d9d4 	.word	0x0800d9d4

0800c4a4 <puts>:
 800c4a4:	4b02      	ldr	r3, [pc, #8]	; (800c4b0 <puts+0xc>)
 800c4a6:	4601      	mov	r1, r0
 800c4a8:	6818      	ldr	r0, [r3, #0]
 800c4aa:	f7ff bf9f 	b.w	800c3ec <_puts_r>
 800c4ae:	bf00      	nop
 800c4b0:	20000104 	.word	0x20000104

0800c4b4 <setbuf>:
 800c4b4:	2900      	cmp	r1, #0
 800c4b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c4ba:	bf0c      	ite	eq
 800c4bc:	2202      	moveq	r2, #2
 800c4be:	2200      	movne	r2, #0
 800c4c0:	f000 b800 	b.w	800c4c4 <setvbuf>

0800c4c4 <setvbuf>:
 800c4c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c4c8:	461d      	mov	r5, r3
 800c4ca:	4b51      	ldr	r3, [pc, #324]	; (800c610 <setvbuf+0x14c>)
 800c4cc:	681e      	ldr	r6, [r3, #0]
 800c4ce:	4604      	mov	r4, r0
 800c4d0:	460f      	mov	r7, r1
 800c4d2:	4690      	mov	r8, r2
 800c4d4:	b126      	cbz	r6, 800c4e0 <setvbuf+0x1c>
 800c4d6:	69b3      	ldr	r3, [r6, #24]
 800c4d8:	b913      	cbnz	r3, 800c4e0 <setvbuf+0x1c>
 800c4da:	4630      	mov	r0, r6
 800c4dc:	f000 fa50 	bl	800c980 <__sinit>
 800c4e0:	4b4c      	ldr	r3, [pc, #304]	; (800c614 <setvbuf+0x150>)
 800c4e2:	429c      	cmp	r4, r3
 800c4e4:	d152      	bne.n	800c58c <setvbuf+0xc8>
 800c4e6:	6874      	ldr	r4, [r6, #4]
 800c4e8:	f1b8 0f02 	cmp.w	r8, #2
 800c4ec:	d006      	beq.n	800c4fc <setvbuf+0x38>
 800c4ee:	f1b8 0f01 	cmp.w	r8, #1
 800c4f2:	f200 8089 	bhi.w	800c608 <setvbuf+0x144>
 800c4f6:	2d00      	cmp	r5, #0
 800c4f8:	f2c0 8086 	blt.w	800c608 <setvbuf+0x144>
 800c4fc:	4621      	mov	r1, r4
 800c4fe:	4630      	mov	r0, r6
 800c500:	f000 f9d4 	bl	800c8ac <_fflush_r>
 800c504:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c506:	b141      	cbz	r1, 800c51a <setvbuf+0x56>
 800c508:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c50c:	4299      	cmp	r1, r3
 800c50e:	d002      	beq.n	800c516 <setvbuf+0x52>
 800c510:	4630      	mov	r0, r6
 800c512:	f000 fb2b 	bl	800cb6c <_free_r>
 800c516:	2300      	movs	r3, #0
 800c518:	6363      	str	r3, [r4, #52]	; 0x34
 800c51a:	2300      	movs	r3, #0
 800c51c:	61a3      	str	r3, [r4, #24]
 800c51e:	6063      	str	r3, [r4, #4]
 800c520:	89a3      	ldrh	r3, [r4, #12]
 800c522:	061b      	lsls	r3, r3, #24
 800c524:	d503      	bpl.n	800c52e <setvbuf+0x6a>
 800c526:	6921      	ldr	r1, [r4, #16]
 800c528:	4630      	mov	r0, r6
 800c52a:	f000 fb1f 	bl	800cb6c <_free_r>
 800c52e:	89a3      	ldrh	r3, [r4, #12]
 800c530:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800c534:	f023 0303 	bic.w	r3, r3, #3
 800c538:	f1b8 0f02 	cmp.w	r8, #2
 800c53c:	81a3      	strh	r3, [r4, #12]
 800c53e:	d05d      	beq.n	800c5fc <setvbuf+0x138>
 800c540:	ab01      	add	r3, sp, #4
 800c542:	466a      	mov	r2, sp
 800c544:	4621      	mov	r1, r4
 800c546:	4630      	mov	r0, r6
 800c548:	f000 faa4 	bl	800ca94 <__swhatbuf_r>
 800c54c:	89a3      	ldrh	r3, [r4, #12]
 800c54e:	4318      	orrs	r0, r3
 800c550:	81a0      	strh	r0, [r4, #12]
 800c552:	bb2d      	cbnz	r5, 800c5a0 <setvbuf+0xdc>
 800c554:	9d00      	ldr	r5, [sp, #0]
 800c556:	4628      	mov	r0, r5
 800c558:	f000 fb00 	bl	800cb5c <malloc>
 800c55c:	4607      	mov	r7, r0
 800c55e:	2800      	cmp	r0, #0
 800c560:	d14e      	bne.n	800c600 <setvbuf+0x13c>
 800c562:	f8dd 9000 	ldr.w	r9, [sp]
 800c566:	45a9      	cmp	r9, r5
 800c568:	d13c      	bne.n	800c5e4 <setvbuf+0x120>
 800c56a:	f04f 30ff 	mov.w	r0, #4294967295
 800c56e:	89a3      	ldrh	r3, [r4, #12]
 800c570:	f043 0302 	orr.w	r3, r3, #2
 800c574:	81a3      	strh	r3, [r4, #12]
 800c576:	2300      	movs	r3, #0
 800c578:	60a3      	str	r3, [r4, #8]
 800c57a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c57e:	6023      	str	r3, [r4, #0]
 800c580:	6123      	str	r3, [r4, #16]
 800c582:	2301      	movs	r3, #1
 800c584:	6163      	str	r3, [r4, #20]
 800c586:	b003      	add	sp, #12
 800c588:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c58c:	4b22      	ldr	r3, [pc, #136]	; (800c618 <setvbuf+0x154>)
 800c58e:	429c      	cmp	r4, r3
 800c590:	d101      	bne.n	800c596 <setvbuf+0xd2>
 800c592:	68b4      	ldr	r4, [r6, #8]
 800c594:	e7a8      	b.n	800c4e8 <setvbuf+0x24>
 800c596:	4b21      	ldr	r3, [pc, #132]	; (800c61c <setvbuf+0x158>)
 800c598:	429c      	cmp	r4, r3
 800c59a:	bf08      	it	eq
 800c59c:	68f4      	ldreq	r4, [r6, #12]
 800c59e:	e7a3      	b.n	800c4e8 <setvbuf+0x24>
 800c5a0:	2f00      	cmp	r7, #0
 800c5a2:	d0d8      	beq.n	800c556 <setvbuf+0x92>
 800c5a4:	69b3      	ldr	r3, [r6, #24]
 800c5a6:	b913      	cbnz	r3, 800c5ae <setvbuf+0xea>
 800c5a8:	4630      	mov	r0, r6
 800c5aa:	f000 f9e9 	bl	800c980 <__sinit>
 800c5ae:	f1b8 0f01 	cmp.w	r8, #1
 800c5b2:	bf08      	it	eq
 800c5b4:	89a3      	ldrheq	r3, [r4, #12]
 800c5b6:	6027      	str	r7, [r4, #0]
 800c5b8:	bf04      	itt	eq
 800c5ba:	f043 0301 	orreq.w	r3, r3, #1
 800c5be:	81a3      	strheq	r3, [r4, #12]
 800c5c0:	89a3      	ldrh	r3, [r4, #12]
 800c5c2:	f013 0008 	ands.w	r0, r3, #8
 800c5c6:	e9c4 7504 	strd	r7, r5, [r4, #16]
 800c5ca:	d01b      	beq.n	800c604 <setvbuf+0x140>
 800c5cc:	f013 0001 	ands.w	r0, r3, #1
 800c5d0:	bf18      	it	ne
 800c5d2:	426d      	negne	r5, r5
 800c5d4:	f04f 0300 	mov.w	r3, #0
 800c5d8:	bf1d      	ittte	ne
 800c5da:	60a3      	strne	r3, [r4, #8]
 800c5dc:	61a5      	strne	r5, [r4, #24]
 800c5de:	4618      	movne	r0, r3
 800c5e0:	60a5      	streq	r5, [r4, #8]
 800c5e2:	e7d0      	b.n	800c586 <setvbuf+0xc2>
 800c5e4:	4648      	mov	r0, r9
 800c5e6:	f000 fab9 	bl	800cb5c <malloc>
 800c5ea:	4607      	mov	r7, r0
 800c5ec:	2800      	cmp	r0, #0
 800c5ee:	d0bc      	beq.n	800c56a <setvbuf+0xa6>
 800c5f0:	89a3      	ldrh	r3, [r4, #12]
 800c5f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c5f6:	81a3      	strh	r3, [r4, #12]
 800c5f8:	464d      	mov	r5, r9
 800c5fa:	e7d3      	b.n	800c5a4 <setvbuf+0xe0>
 800c5fc:	2000      	movs	r0, #0
 800c5fe:	e7b6      	b.n	800c56e <setvbuf+0xaa>
 800c600:	46a9      	mov	r9, r5
 800c602:	e7f5      	b.n	800c5f0 <setvbuf+0x12c>
 800c604:	60a0      	str	r0, [r4, #8]
 800c606:	e7be      	b.n	800c586 <setvbuf+0xc2>
 800c608:	f04f 30ff 	mov.w	r0, #4294967295
 800c60c:	e7bb      	b.n	800c586 <setvbuf+0xc2>
 800c60e:	bf00      	nop
 800c610:	20000104 	.word	0x20000104
 800c614:	0800d9f4 	.word	0x0800d9f4
 800c618:	0800da14 	.word	0x0800da14
 800c61c:	0800d9d4 	.word	0x0800d9d4

0800c620 <__swbuf_r>:
 800c620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c622:	460e      	mov	r6, r1
 800c624:	4614      	mov	r4, r2
 800c626:	4605      	mov	r5, r0
 800c628:	b118      	cbz	r0, 800c632 <__swbuf_r+0x12>
 800c62a:	6983      	ldr	r3, [r0, #24]
 800c62c:	b90b      	cbnz	r3, 800c632 <__swbuf_r+0x12>
 800c62e:	f000 f9a7 	bl	800c980 <__sinit>
 800c632:	4b21      	ldr	r3, [pc, #132]	; (800c6b8 <__swbuf_r+0x98>)
 800c634:	429c      	cmp	r4, r3
 800c636:	d12a      	bne.n	800c68e <__swbuf_r+0x6e>
 800c638:	686c      	ldr	r4, [r5, #4]
 800c63a:	69a3      	ldr	r3, [r4, #24]
 800c63c:	60a3      	str	r3, [r4, #8]
 800c63e:	89a3      	ldrh	r3, [r4, #12]
 800c640:	071a      	lsls	r2, r3, #28
 800c642:	d52e      	bpl.n	800c6a2 <__swbuf_r+0x82>
 800c644:	6923      	ldr	r3, [r4, #16]
 800c646:	b363      	cbz	r3, 800c6a2 <__swbuf_r+0x82>
 800c648:	6923      	ldr	r3, [r4, #16]
 800c64a:	6820      	ldr	r0, [r4, #0]
 800c64c:	1ac0      	subs	r0, r0, r3
 800c64e:	6963      	ldr	r3, [r4, #20]
 800c650:	b2f6      	uxtb	r6, r6
 800c652:	4283      	cmp	r3, r0
 800c654:	4637      	mov	r7, r6
 800c656:	dc04      	bgt.n	800c662 <__swbuf_r+0x42>
 800c658:	4621      	mov	r1, r4
 800c65a:	4628      	mov	r0, r5
 800c65c:	f000 f926 	bl	800c8ac <_fflush_r>
 800c660:	bb28      	cbnz	r0, 800c6ae <__swbuf_r+0x8e>
 800c662:	68a3      	ldr	r3, [r4, #8]
 800c664:	3b01      	subs	r3, #1
 800c666:	60a3      	str	r3, [r4, #8]
 800c668:	6823      	ldr	r3, [r4, #0]
 800c66a:	1c5a      	adds	r2, r3, #1
 800c66c:	6022      	str	r2, [r4, #0]
 800c66e:	701e      	strb	r6, [r3, #0]
 800c670:	6963      	ldr	r3, [r4, #20]
 800c672:	3001      	adds	r0, #1
 800c674:	4283      	cmp	r3, r0
 800c676:	d004      	beq.n	800c682 <__swbuf_r+0x62>
 800c678:	89a3      	ldrh	r3, [r4, #12]
 800c67a:	07db      	lsls	r3, r3, #31
 800c67c:	d519      	bpl.n	800c6b2 <__swbuf_r+0x92>
 800c67e:	2e0a      	cmp	r6, #10
 800c680:	d117      	bne.n	800c6b2 <__swbuf_r+0x92>
 800c682:	4621      	mov	r1, r4
 800c684:	4628      	mov	r0, r5
 800c686:	f000 f911 	bl	800c8ac <_fflush_r>
 800c68a:	b190      	cbz	r0, 800c6b2 <__swbuf_r+0x92>
 800c68c:	e00f      	b.n	800c6ae <__swbuf_r+0x8e>
 800c68e:	4b0b      	ldr	r3, [pc, #44]	; (800c6bc <__swbuf_r+0x9c>)
 800c690:	429c      	cmp	r4, r3
 800c692:	d101      	bne.n	800c698 <__swbuf_r+0x78>
 800c694:	68ac      	ldr	r4, [r5, #8]
 800c696:	e7d0      	b.n	800c63a <__swbuf_r+0x1a>
 800c698:	4b09      	ldr	r3, [pc, #36]	; (800c6c0 <__swbuf_r+0xa0>)
 800c69a:	429c      	cmp	r4, r3
 800c69c:	bf08      	it	eq
 800c69e:	68ec      	ldreq	r4, [r5, #12]
 800c6a0:	e7cb      	b.n	800c63a <__swbuf_r+0x1a>
 800c6a2:	4621      	mov	r1, r4
 800c6a4:	4628      	mov	r0, r5
 800c6a6:	f000 f80d 	bl	800c6c4 <__swsetup_r>
 800c6aa:	2800      	cmp	r0, #0
 800c6ac:	d0cc      	beq.n	800c648 <__swbuf_r+0x28>
 800c6ae:	f04f 37ff 	mov.w	r7, #4294967295
 800c6b2:	4638      	mov	r0, r7
 800c6b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c6b6:	bf00      	nop
 800c6b8:	0800d9f4 	.word	0x0800d9f4
 800c6bc:	0800da14 	.word	0x0800da14
 800c6c0:	0800d9d4 	.word	0x0800d9d4

0800c6c4 <__swsetup_r>:
 800c6c4:	4b32      	ldr	r3, [pc, #200]	; (800c790 <__swsetup_r+0xcc>)
 800c6c6:	b570      	push	{r4, r5, r6, lr}
 800c6c8:	681d      	ldr	r5, [r3, #0]
 800c6ca:	4606      	mov	r6, r0
 800c6cc:	460c      	mov	r4, r1
 800c6ce:	b125      	cbz	r5, 800c6da <__swsetup_r+0x16>
 800c6d0:	69ab      	ldr	r3, [r5, #24]
 800c6d2:	b913      	cbnz	r3, 800c6da <__swsetup_r+0x16>
 800c6d4:	4628      	mov	r0, r5
 800c6d6:	f000 f953 	bl	800c980 <__sinit>
 800c6da:	4b2e      	ldr	r3, [pc, #184]	; (800c794 <__swsetup_r+0xd0>)
 800c6dc:	429c      	cmp	r4, r3
 800c6de:	d10f      	bne.n	800c700 <__swsetup_r+0x3c>
 800c6e0:	686c      	ldr	r4, [r5, #4]
 800c6e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6e6:	b29a      	uxth	r2, r3
 800c6e8:	0715      	lsls	r5, r2, #28
 800c6ea:	d42c      	bmi.n	800c746 <__swsetup_r+0x82>
 800c6ec:	06d0      	lsls	r0, r2, #27
 800c6ee:	d411      	bmi.n	800c714 <__swsetup_r+0x50>
 800c6f0:	2209      	movs	r2, #9
 800c6f2:	6032      	str	r2, [r6, #0]
 800c6f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c6f8:	81a3      	strh	r3, [r4, #12]
 800c6fa:	f04f 30ff 	mov.w	r0, #4294967295
 800c6fe:	e03e      	b.n	800c77e <__swsetup_r+0xba>
 800c700:	4b25      	ldr	r3, [pc, #148]	; (800c798 <__swsetup_r+0xd4>)
 800c702:	429c      	cmp	r4, r3
 800c704:	d101      	bne.n	800c70a <__swsetup_r+0x46>
 800c706:	68ac      	ldr	r4, [r5, #8]
 800c708:	e7eb      	b.n	800c6e2 <__swsetup_r+0x1e>
 800c70a:	4b24      	ldr	r3, [pc, #144]	; (800c79c <__swsetup_r+0xd8>)
 800c70c:	429c      	cmp	r4, r3
 800c70e:	bf08      	it	eq
 800c710:	68ec      	ldreq	r4, [r5, #12]
 800c712:	e7e6      	b.n	800c6e2 <__swsetup_r+0x1e>
 800c714:	0751      	lsls	r1, r2, #29
 800c716:	d512      	bpl.n	800c73e <__swsetup_r+0x7a>
 800c718:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c71a:	b141      	cbz	r1, 800c72e <__swsetup_r+0x6a>
 800c71c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c720:	4299      	cmp	r1, r3
 800c722:	d002      	beq.n	800c72a <__swsetup_r+0x66>
 800c724:	4630      	mov	r0, r6
 800c726:	f000 fa21 	bl	800cb6c <_free_r>
 800c72a:	2300      	movs	r3, #0
 800c72c:	6363      	str	r3, [r4, #52]	; 0x34
 800c72e:	89a3      	ldrh	r3, [r4, #12]
 800c730:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c734:	81a3      	strh	r3, [r4, #12]
 800c736:	2300      	movs	r3, #0
 800c738:	6063      	str	r3, [r4, #4]
 800c73a:	6923      	ldr	r3, [r4, #16]
 800c73c:	6023      	str	r3, [r4, #0]
 800c73e:	89a3      	ldrh	r3, [r4, #12]
 800c740:	f043 0308 	orr.w	r3, r3, #8
 800c744:	81a3      	strh	r3, [r4, #12]
 800c746:	6923      	ldr	r3, [r4, #16]
 800c748:	b94b      	cbnz	r3, 800c75e <__swsetup_r+0x9a>
 800c74a:	89a3      	ldrh	r3, [r4, #12]
 800c74c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c750:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c754:	d003      	beq.n	800c75e <__swsetup_r+0x9a>
 800c756:	4621      	mov	r1, r4
 800c758:	4630      	mov	r0, r6
 800c75a:	f000 f9bf 	bl	800cadc <__smakebuf_r>
 800c75e:	89a2      	ldrh	r2, [r4, #12]
 800c760:	f012 0301 	ands.w	r3, r2, #1
 800c764:	d00c      	beq.n	800c780 <__swsetup_r+0xbc>
 800c766:	2300      	movs	r3, #0
 800c768:	60a3      	str	r3, [r4, #8]
 800c76a:	6963      	ldr	r3, [r4, #20]
 800c76c:	425b      	negs	r3, r3
 800c76e:	61a3      	str	r3, [r4, #24]
 800c770:	6923      	ldr	r3, [r4, #16]
 800c772:	b953      	cbnz	r3, 800c78a <__swsetup_r+0xc6>
 800c774:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c778:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800c77c:	d1ba      	bne.n	800c6f4 <__swsetup_r+0x30>
 800c77e:	bd70      	pop	{r4, r5, r6, pc}
 800c780:	0792      	lsls	r2, r2, #30
 800c782:	bf58      	it	pl
 800c784:	6963      	ldrpl	r3, [r4, #20]
 800c786:	60a3      	str	r3, [r4, #8]
 800c788:	e7f2      	b.n	800c770 <__swsetup_r+0xac>
 800c78a:	2000      	movs	r0, #0
 800c78c:	e7f7      	b.n	800c77e <__swsetup_r+0xba>
 800c78e:	bf00      	nop
 800c790:	20000104 	.word	0x20000104
 800c794:	0800d9f4 	.word	0x0800d9f4
 800c798:	0800da14 	.word	0x0800da14
 800c79c:	0800d9d4 	.word	0x0800d9d4

0800c7a0 <__sflush_r>:
 800c7a0:	898a      	ldrh	r2, [r1, #12]
 800c7a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7a6:	4605      	mov	r5, r0
 800c7a8:	0710      	lsls	r0, r2, #28
 800c7aa:	460c      	mov	r4, r1
 800c7ac:	d458      	bmi.n	800c860 <__sflush_r+0xc0>
 800c7ae:	684b      	ldr	r3, [r1, #4]
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	dc05      	bgt.n	800c7c0 <__sflush_r+0x20>
 800c7b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	dc02      	bgt.n	800c7c0 <__sflush_r+0x20>
 800c7ba:	2000      	movs	r0, #0
 800c7bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c7c2:	2e00      	cmp	r6, #0
 800c7c4:	d0f9      	beq.n	800c7ba <__sflush_r+0x1a>
 800c7c6:	2300      	movs	r3, #0
 800c7c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c7cc:	682f      	ldr	r7, [r5, #0]
 800c7ce:	6a21      	ldr	r1, [r4, #32]
 800c7d0:	602b      	str	r3, [r5, #0]
 800c7d2:	d032      	beq.n	800c83a <__sflush_r+0x9a>
 800c7d4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c7d6:	89a3      	ldrh	r3, [r4, #12]
 800c7d8:	075a      	lsls	r2, r3, #29
 800c7da:	d505      	bpl.n	800c7e8 <__sflush_r+0x48>
 800c7dc:	6863      	ldr	r3, [r4, #4]
 800c7de:	1ac0      	subs	r0, r0, r3
 800c7e0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c7e2:	b10b      	cbz	r3, 800c7e8 <__sflush_r+0x48>
 800c7e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c7e6:	1ac0      	subs	r0, r0, r3
 800c7e8:	2300      	movs	r3, #0
 800c7ea:	4602      	mov	r2, r0
 800c7ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c7ee:	6a21      	ldr	r1, [r4, #32]
 800c7f0:	4628      	mov	r0, r5
 800c7f2:	47b0      	blx	r6
 800c7f4:	1c43      	adds	r3, r0, #1
 800c7f6:	89a3      	ldrh	r3, [r4, #12]
 800c7f8:	d106      	bne.n	800c808 <__sflush_r+0x68>
 800c7fa:	6829      	ldr	r1, [r5, #0]
 800c7fc:	291d      	cmp	r1, #29
 800c7fe:	d848      	bhi.n	800c892 <__sflush_r+0xf2>
 800c800:	4a29      	ldr	r2, [pc, #164]	; (800c8a8 <__sflush_r+0x108>)
 800c802:	40ca      	lsrs	r2, r1
 800c804:	07d6      	lsls	r6, r2, #31
 800c806:	d544      	bpl.n	800c892 <__sflush_r+0xf2>
 800c808:	2200      	movs	r2, #0
 800c80a:	6062      	str	r2, [r4, #4]
 800c80c:	04d9      	lsls	r1, r3, #19
 800c80e:	6922      	ldr	r2, [r4, #16]
 800c810:	6022      	str	r2, [r4, #0]
 800c812:	d504      	bpl.n	800c81e <__sflush_r+0x7e>
 800c814:	1c42      	adds	r2, r0, #1
 800c816:	d101      	bne.n	800c81c <__sflush_r+0x7c>
 800c818:	682b      	ldr	r3, [r5, #0]
 800c81a:	b903      	cbnz	r3, 800c81e <__sflush_r+0x7e>
 800c81c:	6560      	str	r0, [r4, #84]	; 0x54
 800c81e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c820:	602f      	str	r7, [r5, #0]
 800c822:	2900      	cmp	r1, #0
 800c824:	d0c9      	beq.n	800c7ba <__sflush_r+0x1a>
 800c826:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c82a:	4299      	cmp	r1, r3
 800c82c:	d002      	beq.n	800c834 <__sflush_r+0x94>
 800c82e:	4628      	mov	r0, r5
 800c830:	f000 f99c 	bl	800cb6c <_free_r>
 800c834:	2000      	movs	r0, #0
 800c836:	6360      	str	r0, [r4, #52]	; 0x34
 800c838:	e7c0      	b.n	800c7bc <__sflush_r+0x1c>
 800c83a:	2301      	movs	r3, #1
 800c83c:	4628      	mov	r0, r5
 800c83e:	47b0      	blx	r6
 800c840:	1c41      	adds	r1, r0, #1
 800c842:	d1c8      	bne.n	800c7d6 <__sflush_r+0x36>
 800c844:	682b      	ldr	r3, [r5, #0]
 800c846:	2b00      	cmp	r3, #0
 800c848:	d0c5      	beq.n	800c7d6 <__sflush_r+0x36>
 800c84a:	2b1d      	cmp	r3, #29
 800c84c:	d001      	beq.n	800c852 <__sflush_r+0xb2>
 800c84e:	2b16      	cmp	r3, #22
 800c850:	d101      	bne.n	800c856 <__sflush_r+0xb6>
 800c852:	602f      	str	r7, [r5, #0]
 800c854:	e7b1      	b.n	800c7ba <__sflush_r+0x1a>
 800c856:	89a3      	ldrh	r3, [r4, #12]
 800c858:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c85c:	81a3      	strh	r3, [r4, #12]
 800c85e:	e7ad      	b.n	800c7bc <__sflush_r+0x1c>
 800c860:	690f      	ldr	r7, [r1, #16]
 800c862:	2f00      	cmp	r7, #0
 800c864:	d0a9      	beq.n	800c7ba <__sflush_r+0x1a>
 800c866:	0793      	lsls	r3, r2, #30
 800c868:	680e      	ldr	r6, [r1, #0]
 800c86a:	bf08      	it	eq
 800c86c:	694b      	ldreq	r3, [r1, #20]
 800c86e:	600f      	str	r7, [r1, #0]
 800c870:	bf18      	it	ne
 800c872:	2300      	movne	r3, #0
 800c874:	eba6 0807 	sub.w	r8, r6, r7
 800c878:	608b      	str	r3, [r1, #8]
 800c87a:	f1b8 0f00 	cmp.w	r8, #0
 800c87e:	dd9c      	ble.n	800c7ba <__sflush_r+0x1a>
 800c880:	4643      	mov	r3, r8
 800c882:	463a      	mov	r2, r7
 800c884:	6a21      	ldr	r1, [r4, #32]
 800c886:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c888:	4628      	mov	r0, r5
 800c88a:	47b0      	blx	r6
 800c88c:	2800      	cmp	r0, #0
 800c88e:	dc06      	bgt.n	800c89e <__sflush_r+0xfe>
 800c890:	89a3      	ldrh	r3, [r4, #12]
 800c892:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c896:	81a3      	strh	r3, [r4, #12]
 800c898:	f04f 30ff 	mov.w	r0, #4294967295
 800c89c:	e78e      	b.n	800c7bc <__sflush_r+0x1c>
 800c89e:	4407      	add	r7, r0
 800c8a0:	eba8 0800 	sub.w	r8, r8, r0
 800c8a4:	e7e9      	b.n	800c87a <__sflush_r+0xda>
 800c8a6:	bf00      	nop
 800c8a8:	20400001 	.word	0x20400001

0800c8ac <_fflush_r>:
 800c8ac:	b538      	push	{r3, r4, r5, lr}
 800c8ae:	690b      	ldr	r3, [r1, #16]
 800c8b0:	4605      	mov	r5, r0
 800c8b2:	460c      	mov	r4, r1
 800c8b4:	b1db      	cbz	r3, 800c8ee <_fflush_r+0x42>
 800c8b6:	b118      	cbz	r0, 800c8c0 <_fflush_r+0x14>
 800c8b8:	6983      	ldr	r3, [r0, #24]
 800c8ba:	b90b      	cbnz	r3, 800c8c0 <_fflush_r+0x14>
 800c8bc:	f000 f860 	bl	800c980 <__sinit>
 800c8c0:	4b0c      	ldr	r3, [pc, #48]	; (800c8f4 <_fflush_r+0x48>)
 800c8c2:	429c      	cmp	r4, r3
 800c8c4:	d109      	bne.n	800c8da <_fflush_r+0x2e>
 800c8c6:	686c      	ldr	r4, [r5, #4]
 800c8c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c8cc:	b17b      	cbz	r3, 800c8ee <_fflush_r+0x42>
 800c8ce:	4621      	mov	r1, r4
 800c8d0:	4628      	mov	r0, r5
 800c8d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c8d6:	f7ff bf63 	b.w	800c7a0 <__sflush_r>
 800c8da:	4b07      	ldr	r3, [pc, #28]	; (800c8f8 <_fflush_r+0x4c>)
 800c8dc:	429c      	cmp	r4, r3
 800c8de:	d101      	bne.n	800c8e4 <_fflush_r+0x38>
 800c8e0:	68ac      	ldr	r4, [r5, #8]
 800c8e2:	e7f1      	b.n	800c8c8 <_fflush_r+0x1c>
 800c8e4:	4b05      	ldr	r3, [pc, #20]	; (800c8fc <_fflush_r+0x50>)
 800c8e6:	429c      	cmp	r4, r3
 800c8e8:	bf08      	it	eq
 800c8ea:	68ec      	ldreq	r4, [r5, #12]
 800c8ec:	e7ec      	b.n	800c8c8 <_fflush_r+0x1c>
 800c8ee:	2000      	movs	r0, #0
 800c8f0:	bd38      	pop	{r3, r4, r5, pc}
 800c8f2:	bf00      	nop
 800c8f4:	0800d9f4 	.word	0x0800d9f4
 800c8f8:	0800da14 	.word	0x0800da14
 800c8fc:	0800d9d4 	.word	0x0800d9d4

0800c900 <std>:
 800c900:	2300      	movs	r3, #0
 800c902:	b510      	push	{r4, lr}
 800c904:	4604      	mov	r4, r0
 800c906:	e9c0 3300 	strd	r3, r3, [r0]
 800c90a:	6083      	str	r3, [r0, #8]
 800c90c:	8181      	strh	r1, [r0, #12]
 800c90e:	6643      	str	r3, [r0, #100]	; 0x64
 800c910:	81c2      	strh	r2, [r0, #14]
 800c912:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c916:	6183      	str	r3, [r0, #24]
 800c918:	4619      	mov	r1, r3
 800c91a:	2208      	movs	r2, #8
 800c91c:	305c      	adds	r0, #92	; 0x5c
 800c91e:	f7ff fd45 	bl	800c3ac <memset>
 800c922:	4b05      	ldr	r3, [pc, #20]	; (800c938 <std+0x38>)
 800c924:	6263      	str	r3, [r4, #36]	; 0x24
 800c926:	4b05      	ldr	r3, [pc, #20]	; (800c93c <std+0x3c>)
 800c928:	62a3      	str	r3, [r4, #40]	; 0x28
 800c92a:	4b05      	ldr	r3, [pc, #20]	; (800c940 <std+0x40>)
 800c92c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c92e:	4b05      	ldr	r3, [pc, #20]	; (800c944 <std+0x44>)
 800c930:	6224      	str	r4, [r4, #32]
 800c932:	6323      	str	r3, [r4, #48]	; 0x30
 800c934:	bd10      	pop	{r4, pc}
 800c936:	bf00      	nop
 800c938:	0800d26d 	.word	0x0800d26d
 800c93c:	0800d28f 	.word	0x0800d28f
 800c940:	0800d2c7 	.word	0x0800d2c7
 800c944:	0800d2eb 	.word	0x0800d2eb

0800c948 <_cleanup_r>:
 800c948:	4901      	ldr	r1, [pc, #4]	; (800c950 <_cleanup_r+0x8>)
 800c94a:	f000 b885 	b.w	800ca58 <_fwalk_reent>
 800c94e:	bf00      	nop
 800c950:	0800c8ad 	.word	0x0800c8ad

0800c954 <__sfmoreglue>:
 800c954:	b570      	push	{r4, r5, r6, lr}
 800c956:	1e4a      	subs	r2, r1, #1
 800c958:	2568      	movs	r5, #104	; 0x68
 800c95a:	4355      	muls	r5, r2
 800c95c:	460e      	mov	r6, r1
 800c95e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c962:	f000 f951 	bl	800cc08 <_malloc_r>
 800c966:	4604      	mov	r4, r0
 800c968:	b140      	cbz	r0, 800c97c <__sfmoreglue+0x28>
 800c96a:	2100      	movs	r1, #0
 800c96c:	e9c0 1600 	strd	r1, r6, [r0]
 800c970:	300c      	adds	r0, #12
 800c972:	60a0      	str	r0, [r4, #8]
 800c974:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c978:	f7ff fd18 	bl	800c3ac <memset>
 800c97c:	4620      	mov	r0, r4
 800c97e:	bd70      	pop	{r4, r5, r6, pc}

0800c980 <__sinit>:
 800c980:	6983      	ldr	r3, [r0, #24]
 800c982:	b510      	push	{r4, lr}
 800c984:	4604      	mov	r4, r0
 800c986:	bb33      	cbnz	r3, 800c9d6 <__sinit+0x56>
 800c988:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800c98c:	6503      	str	r3, [r0, #80]	; 0x50
 800c98e:	4b12      	ldr	r3, [pc, #72]	; (800c9d8 <__sinit+0x58>)
 800c990:	4a12      	ldr	r2, [pc, #72]	; (800c9dc <__sinit+0x5c>)
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	6282      	str	r2, [r0, #40]	; 0x28
 800c996:	4298      	cmp	r0, r3
 800c998:	bf04      	itt	eq
 800c99a:	2301      	moveq	r3, #1
 800c99c:	6183      	streq	r3, [r0, #24]
 800c99e:	f000 f81f 	bl	800c9e0 <__sfp>
 800c9a2:	6060      	str	r0, [r4, #4]
 800c9a4:	4620      	mov	r0, r4
 800c9a6:	f000 f81b 	bl	800c9e0 <__sfp>
 800c9aa:	60a0      	str	r0, [r4, #8]
 800c9ac:	4620      	mov	r0, r4
 800c9ae:	f000 f817 	bl	800c9e0 <__sfp>
 800c9b2:	2200      	movs	r2, #0
 800c9b4:	60e0      	str	r0, [r4, #12]
 800c9b6:	2104      	movs	r1, #4
 800c9b8:	6860      	ldr	r0, [r4, #4]
 800c9ba:	f7ff ffa1 	bl	800c900 <std>
 800c9be:	2201      	movs	r2, #1
 800c9c0:	2109      	movs	r1, #9
 800c9c2:	68a0      	ldr	r0, [r4, #8]
 800c9c4:	f7ff ff9c 	bl	800c900 <std>
 800c9c8:	2202      	movs	r2, #2
 800c9ca:	2112      	movs	r1, #18
 800c9cc:	68e0      	ldr	r0, [r4, #12]
 800c9ce:	f7ff ff97 	bl	800c900 <std>
 800c9d2:	2301      	movs	r3, #1
 800c9d4:	61a3      	str	r3, [r4, #24]
 800c9d6:	bd10      	pop	{r4, pc}
 800c9d8:	0800d9d0 	.word	0x0800d9d0
 800c9dc:	0800c949 	.word	0x0800c949

0800c9e0 <__sfp>:
 800c9e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9e2:	4b1b      	ldr	r3, [pc, #108]	; (800ca50 <__sfp+0x70>)
 800c9e4:	681e      	ldr	r6, [r3, #0]
 800c9e6:	69b3      	ldr	r3, [r6, #24]
 800c9e8:	4607      	mov	r7, r0
 800c9ea:	b913      	cbnz	r3, 800c9f2 <__sfp+0x12>
 800c9ec:	4630      	mov	r0, r6
 800c9ee:	f7ff ffc7 	bl	800c980 <__sinit>
 800c9f2:	3648      	adds	r6, #72	; 0x48
 800c9f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c9f8:	3b01      	subs	r3, #1
 800c9fa:	d503      	bpl.n	800ca04 <__sfp+0x24>
 800c9fc:	6833      	ldr	r3, [r6, #0]
 800c9fe:	b133      	cbz	r3, 800ca0e <__sfp+0x2e>
 800ca00:	6836      	ldr	r6, [r6, #0]
 800ca02:	e7f7      	b.n	800c9f4 <__sfp+0x14>
 800ca04:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ca08:	b16d      	cbz	r5, 800ca26 <__sfp+0x46>
 800ca0a:	3468      	adds	r4, #104	; 0x68
 800ca0c:	e7f4      	b.n	800c9f8 <__sfp+0x18>
 800ca0e:	2104      	movs	r1, #4
 800ca10:	4638      	mov	r0, r7
 800ca12:	f7ff ff9f 	bl	800c954 <__sfmoreglue>
 800ca16:	6030      	str	r0, [r6, #0]
 800ca18:	2800      	cmp	r0, #0
 800ca1a:	d1f1      	bne.n	800ca00 <__sfp+0x20>
 800ca1c:	230c      	movs	r3, #12
 800ca1e:	603b      	str	r3, [r7, #0]
 800ca20:	4604      	mov	r4, r0
 800ca22:	4620      	mov	r0, r4
 800ca24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ca26:	4b0b      	ldr	r3, [pc, #44]	; (800ca54 <__sfp+0x74>)
 800ca28:	6665      	str	r5, [r4, #100]	; 0x64
 800ca2a:	e9c4 5500 	strd	r5, r5, [r4]
 800ca2e:	60a5      	str	r5, [r4, #8]
 800ca30:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800ca34:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800ca38:	2208      	movs	r2, #8
 800ca3a:	4629      	mov	r1, r5
 800ca3c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ca40:	f7ff fcb4 	bl	800c3ac <memset>
 800ca44:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ca48:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ca4c:	e7e9      	b.n	800ca22 <__sfp+0x42>
 800ca4e:	bf00      	nop
 800ca50:	0800d9d0 	.word	0x0800d9d0
 800ca54:	ffff0001 	.word	0xffff0001

0800ca58 <_fwalk_reent>:
 800ca58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca5c:	4680      	mov	r8, r0
 800ca5e:	4689      	mov	r9, r1
 800ca60:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ca64:	2600      	movs	r6, #0
 800ca66:	b914      	cbnz	r4, 800ca6e <_fwalk_reent+0x16>
 800ca68:	4630      	mov	r0, r6
 800ca6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca6e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800ca72:	3f01      	subs	r7, #1
 800ca74:	d501      	bpl.n	800ca7a <_fwalk_reent+0x22>
 800ca76:	6824      	ldr	r4, [r4, #0]
 800ca78:	e7f5      	b.n	800ca66 <_fwalk_reent+0xe>
 800ca7a:	89ab      	ldrh	r3, [r5, #12]
 800ca7c:	2b01      	cmp	r3, #1
 800ca7e:	d907      	bls.n	800ca90 <_fwalk_reent+0x38>
 800ca80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ca84:	3301      	adds	r3, #1
 800ca86:	d003      	beq.n	800ca90 <_fwalk_reent+0x38>
 800ca88:	4629      	mov	r1, r5
 800ca8a:	4640      	mov	r0, r8
 800ca8c:	47c8      	blx	r9
 800ca8e:	4306      	orrs	r6, r0
 800ca90:	3568      	adds	r5, #104	; 0x68
 800ca92:	e7ee      	b.n	800ca72 <_fwalk_reent+0x1a>

0800ca94 <__swhatbuf_r>:
 800ca94:	b570      	push	{r4, r5, r6, lr}
 800ca96:	460e      	mov	r6, r1
 800ca98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca9c:	2900      	cmp	r1, #0
 800ca9e:	b096      	sub	sp, #88	; 0x58
 800caa0:	4614      	mov	r4, r2
 800caa2:	461d      	mov	r5, r3
 800caa4:	da07      	bge.n	800cab6 <__swhatbuf_r+0x22>
 800caa6:	2300      	movs	r3, #0
 800caa8:	602b      	str	r3, [r5, #0]
 800caaa:	89b3      	ldrh	r3, [r6, #12]
 800caac:	061a      	lsls	r2, r3, #24
 800caae:	d410      	bmi.n	800cad2 <__swhatbuf_r+0x3e>
 800cab0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cab4:	e00e      	b.n	800cad4 <__swhatbuf_r+0x40>
 800cab6:	466a      	mov	r2, sp
 800cab8:	f000 fc3e 	bl	800d338 <_fstat_r>
 800cabc:	2800      	cmp	r0, #0
 800cabe:	dbf2      	blt.n	800caa6 <__swhatbuf_r+0x12>
 800cac0:	9a01      	ldr	r2, [sp, #4]
 800cac2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800cac6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800caca:	425a      	negs	r2, r3
 800cacc:	415a      	adcs	r2, r3
 800cace:	602a      	str	r2, [r5, #0]
 800cad0:	e7ee      	b.n	800cab0 <__swhatbuf_r+0x1c>
 800cad2:	2340      	movs	r3, #64	; 0x40
 800cad4:	2000      	movs	r0, #0
 800cad6:	6023      	str	r3, [r4, #0]
 800cad8:	b016      	add	sp, #88	; 0x58
 800cada:	bd70      	pop	{r4, r5, r6, pc}

0800cadc <__smakebuf_r>:
 800cadc:	898b      	ldrh	r3, [r1, #12]
 800cade:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cae0:	079d      	lsls	r5, r3, #30
 800cae2:	4606      	mov	r6, r0
 800cae4:	460c      	mov	r4, r1
 800cae6:	d507      	bpl.n	800caf8 <__smakebuf_r+0x1c>
 800cae8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800caec:	6023      	str	r3, [r4, #0]
 800caee:	6123      	str	r3, [r4, #16]
 800caf0:	2301      	movs	r3, #1
 800caf2:	6163      	str	r3, [r4, #20]
 800caf4:	b002      	add	sp, #8
 800caf6:	bd70      	pop	{r4, r5, r6, pc}
 800caf8:	ab01      	add	r3, sp, #4
 800cafa:	466a      	mov	r2, sp
 800cafc:	f7ff ffca 	bl	800ca94 <__swhatbuf_r>
 800cb00:	9900      	ldr	r1, [sp, #0]
 800cb02:	4605      	mov	r5, r0
 800cb04:	4630      	mov	r0, r6
 800cb06:	f000 f87f 	bl	800cc08 <_malloc_r>
 800cb0a:	b948      	cbnz	r0, 800cb20 <__smakebuf_r+0x44>
 800cb0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb10:	059a      	lsls	r2, r3, #22
 800cb12:	d4ef      	bmi.n	800caf4 <__smakebuf_r+0x18>
 800cb14:	f023 0303 	bic.w	r3, r3, #3
 800cb18:	f043 0302 	orr.w	r3, r3, #2
 800cb1c:	81a3      	strh	r3, [r4, #12]
 800cb1e:	e7e3      	b.n	800cae8 <__smakebuf_r+0xc>
 800cb20:	4b0d      	ldr	r3, [pc, #52]	; (800cb58 <__smakebuf_r+0x7c>)
 800cb22:	62b3      	str	r3, [r6, #40]	; 0x28
 800cb24:	89a3      	ldrh	r3, [r4, #12]
 800cb26:	6020      	str	r0, [r4, #0]
 800cb28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cb2c:	81a3      	strh	r3, [r4, #12]
 800cb2e:	9b00      	ldr	r3, [sp, #0]
 800cb30:	6163      	str	r3, [r4, #20]
 800cb32:	9b01      	ldr	r3, [sp, #4]
 800cb34:	6120      	str	r0, [r4, #16]
 800cb36:	b15b      	cbz	r3, 800cb50 <__smakebuf_r+0x74>
 800cb38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cb3c:	4630      	mov	r0, r6
 800cb3e:	f000 fc0d 	bl	800d35c <_isatty_r>
 800cb42:	b128      	cbz	r0, 800cb50 <__smakebuf_r+0x74>
 800cb44:	89a3      	ldrh	r3, [r4, #12]
 800cb46:	f023 0303 	bic.w	r3, r3, #3
 800cb4a:	f043 0301 	orr.w	r3, r3, #1
 800cb4e:	81a3      	strh	r3, [r4, #12]
 800cb50:	89a3      	ldrh	r3, [r4, #12]
 800cb52:	431d      	orrs	r5, r3
 800cb54:	81a5      	strh	r5, [r4, #12]
 800cb56:	e7cd      	b.n	800caf4 <__smakebuf_r+0x18>
 800cb58:	0800c949 	.word	0x0800c949

0800cb5c <malloc>:
 800cb5c:	4b02      	ldr	r3, [pc, #8]	; (800cb68 <malloc+0xc>)
 800cb5e:	4601      	mov	r1, r0
 800cb60:	6818      	ldr	r0, [r3, #0]
 800cb62:	f000 b851 	b.w	800cc08 <_malloc_r>
 800cb66:	bf00      	nop
 800cb68:	20000104 	.word	0x20000104

0800cb6c <_free_r>:
 800cb6c:	b538      	push	{r3, r4, r5, lr}
 800cb6e:	4605      	mov	r5, r0
 800cb70:	2900      	cmp	r1, #0
 800cb72:	d045      	beq.n	800cc00 <_free_r+0x94>
 800cb74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cb78:	1f0c      	subs	r4, r1, #4
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	bfb8      	it	lt
 800cb7e:	18e4      	addlt	r4, r4, r3
 800cb80:	f000 fc0e 	bl	800d3a0 <__malloc_lock>
 800cb84:	4a1f      	ldr	r2, [pc, #124]	; (800cc04 <_free_r+0x98>)
 800cb86:	6813      	ldr	r3, [r2, #0]
 800cb88:	4610      	mov	r0, r2
 800cb8a:	b933      	cbnz	r3, 800cb9a <_free_r+0x2e>
 800cb8c:	6063      	str	r3, [r4, #4]
 800cb8e:	6014      	str	r4, [r2, #0]
 800cb90:	4628      	mov	r0, r5
 800cb92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cb96:	f000 bc04 	b.w	800d3a2 <__malloc_unlock>
 800cb9a:	42a3      	cmp	r3, r4
 800cb9c:	d90c      	bls.n	800cbb8 <_free_r+0x4c>
 800cb9e:	6821      	ldr	r1, [r4, #0]
 800cba0:	1862      	adds	r2, r4, r1
 800cba2:	4293      	cmp	r3, r2
 800cba4:	bf04      	itt	eq
 800cba6:	681a      	ldreq	r2, [r3, #0]
 800cba8:	685b      	ldreq	r3, [r3, #4]
 800cbaa:	6063      	str	r3, [r4, #4]
 800cbac:	bf04      	itt	eq
 800cbae:	1852      	addeq	r2, r2, r1
 800cbb0:	6022      	streq	r2, [r4, #0]
 800cbb2:	6004      	str	r4, [r0, #0]
 800cbb4:	e7ec      	b.n	800cb90 <_free_r+0x24>
 800cbb6:	4613      	mov	r3, r2
 800cbb8:	685a      	ldr	r2, [r3, #4]
 800cbba:	b10a      	cbz	r2, 800cbc0 <_free_r+0x54>
 800cbbc:	42a2      	cmp	r2, r4
 800cbbe:	d9fa      	bls.n	800cbb6 <_free_r+0x4a>
 800cbc0:	6819      	ldr	r1, [r3, #0]
 800cbc2:	1858      	adds	r0, r3, r1
 800cbc4:	42a0      	cmp	r0, r4
 800cbc6:	d10b      	bne.n	800cbe0 <_free_r+0x74>
 800cbc8:	6820      	ldr	r0, [r4, #0]
 800cbca:	4401      	add	r1, r0
 800cbcc:	1858      	adds	r0, r3, r1
 800cbce:	4282      	cmp	r2, r0
 800cbd0:	6019      	str	r1, [r3, #0]
 800cbd2:	d1dd      	bne.n	800cb90 <_free_r+0x24>
 800cbd4:	6810      	ldr	r0, [r2, #0]
 800cbd6:	6852      	ldr	r2, [r2, #4]
 800cbd8:	605a      	str	r2, [r3, #4]
 800cbda:	4401      	add	r1, r0
 800cbdc:	6019      	str	r1, [r3, #0]
 800cbde:	e7d7      	b.n	800cb90 <_free_r+0x24>
 800cbe0:	d902      	bls.n	800cbe8 <_free_r+0x7c>
 800cbe2:	230c      	movs	r3, #12
 800cbe4:	602b      	str	r3, [r5, #0]
 800cbe6:	e7d3      	b.n	800cb90 <_free_r+0x24>
 800cbe8:	6820      	ldr	r0, [r4, #0]
 800cbea:	1821      	adds	r1, r4, r0
 800cbec:	428a      	cmp	r2, r1
 800cbee:	bf04      	itt	eq
 800cbf0:	6811      	ldreq	r1, [r2, #0]
 800cbf2:	6852      	ldreq	r2, [r2, #4]
 800cbf4:	6062      	str	r2, [r4, #4]
 800cbf6:	bf04      	itt	eq
 800cbf8:	1809      	addeq	r1, r1, r0
 800cbfa:	6021      	streq	r1, [r4, #0]
 800cbfc:	605c      	str	r4, [r3, #4]
 800cbfe:	e7c7      	b.n	800cb90 <_free_r+0x24>
 800cc00:	bd38      	pop	{r3, r4, r5, pc}
 800cc02:	bf00      	nop
 800cc04:	20000198 	.word	0x20000198

0800cc08 <_malloc_r>:
 800cc08:	b570      	push	{r4, r5, r6, lr}
 800cc0a:	1ccd      	adds	r5, r1, #3
 800cc0c:	f025 0503 	bic.w	r5, r5, #3
 800cc10:	3508      	adds	r5, #8
 800cc12:	2d0c      	cmp	r5, #12
 800cc14:	bf38      	it	cc
 800cc16:	250c      	movcc	r5, #12
 800cc18:	2d00      	cmp	r5, #0
 800cc1a:	4606      	mov	r6, r0
 800cc1c:	db01      	blt.n	800cc22 <_malloc_r+0x1a>
 800cc1e:	42a9      	cmp	r1, r5
 800cc20:	d903      	bls.n	800cc2a <_malloc_r+0x22>
 800cc22:	230c      	movs	r3, #12
 800cc24:	6033      	str	r3, [r6, #0]
 800cc26:	2000      	movs	r0, #0
 800cc28:	bd70      	pop	{r4, r5, r6, pc}
 800cc2a:	f000 fbb9 	bl	800d3a0 <__malloc_lock>
 800cc2e:	4a21      	ldr	r2, [pc, #132]	; (800ccb4 <_malloc_r+0xac>)
 800cc30:	6814      	ldr	r4, [r2, #0]
 800cc32:	4621      	mov	r1, r4
 800cc34:	b991      	cbnz	r1, 800cc5c <_malloc_r+0x54>
 800cc36:	4c20      	ldr	r4, [pc, #128]	; (800ccb8 <_malloc_r+0xb0>)
 800cc38:	6823      	ldr	r3, [r4, #0]
 800cc3a:	b91b      	cbnz	r3, 800cc44 <_malloc_r+0x3c>
 800cc3c:	4630      	mov	r0, r6
 800cc3e:	f000 fb05 	bl	800d24c <_sbrk_r>
 800cc42:	6020      	str	r0, [r4, #0]
 800cc44:	4629      	mov	r1, r5
 800cc46:	4630      	mov	r0, r6
 800cc48:	f000 fb00 	bl	800d24c <_sbrk_r>
 800cc4c:	1c43      	adds	r3, r0, #1
 800cc4e:	d124      	bne.n	800cc9a <_malloc_r+0x92>
 800cc50:	230c      	movs	r3, #12
 800cc52:	6033      	str	r3, [r6, #0]
 800cc54:	4630      	mov	r0, r6
 800cc56:	f000 fba4 	bl	800d3a2 <__malloc_unlock>
 800cc5a:	e7e4      	b.n	800cc26 <_malloc_r+0x1e>
 800cc5c:	680b      	ldr	r3, [r1, #0]
 800cc5e:	1b5b      	subs	r3, r3, r5
 800cc60:	d418      	bmi.n	800cc94 <_malloc_r+0x8c>
 800cc62:	2b0b      	cmp	r3, #11
 800cc64:	d90f      	bls.n	800cc86 <_malloc_r+0x7e>
 800cc66:	600b      	str	r3, [r1, #0]
 800cc68:	50cd      	str	r5, [r1, r3]
 800cc6a:	18cc      	adds	r4, r1, r3
 800cc6c:	4630      	mov	r0, r6
 800cc6e:	f000 fb98 	bl	800d3a2 <__malloc_unlock>
 800cc72:	f104 000b 	add.w	r0, r4, #11
 800cc76:	1d23      	adds	r3, r4, #4
 800cc78:	f020 0007 	bic.w	r0, r0, #7
 800cc7c:	1ac3      	subs	r3, r0, r3
 800cc7e:	d0d3      	beq.n	800cc28 <_malloc_r+0x20>
 800cc80:	425a      	negs	r2, r3
 800cc82:	50e2      	str	r2, [r4, r3]
 800cc84:	e7d0      	b.n	800cc28 <_malloc_r+0x20>
 800cc86:	428c      	cmp	r4, r1
 800cc88:	684b      	ldr	r3, [r1, #4]
 800cc8a:	bf16      	itet	ne
 800cc8c:	6063      	strne	r3, [r4, #4]
 800cc8e:	6013      	streq	r3, [r2, #0]
 800cc90:	460c      	movne	r4, r1
 800cc92:	e7eb      	b.n	800cc6c <_malloc_r+0x64>
 800cc94:	460c      	mov	r4, r1
 800cc96:	6849      	ldr	r1, [r1, #4]
 800cc98:	e7cc      	b.n	800cc34 <_malloc_r+0x2c>
 800cc9a:	1cc4      	adds	r4, r0, #3
 800cc9c:	f024 0403 	bic.w	r4, r4, #3
 800cca0:	42a0      	cmp	r0, r4
 800cca2:	d005      	beq.n	800ccb0 <_malloc_r+0xa8>
 800cca4:	1a21      	subs	r1, r4, r0
 800cca6:	4630      	mov	r0, r6
 800cca8:	f000 fad0 	bl	800d24c <_sbrk_r>
 800ccac:	3001      	adds	r0, #1
 800ccae:	d0cf      	beq.n	800cc50 <_malloc_r+0x48>
 800ccb0:	6025      	str	r5, [r4, #0]
 800ccb2:	e7db      	b.n	800cc6c <_malloc_r+0x64>
 800ccb4:	20000198 	.word	0x20000198
 800ccb8:	2000019c 	.word	0x2000019c

0800ccbc <__sfputc_r>:
 800ccbc:	6893      	ldr	r3, [r2, #8]
 800ccbe:	3b01      	subs	r3, #1
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	b410      	push	{r4}
 800ccc4:	6093      	str	r3, [r2, #8]
 800ccc6:	da08      	bge.n	800ccda <__sfputc_r+0x1e>
 800ccc8:	6994      	ldr	r4, [r2, #24]
 800ccca:	42a3      	cmp	r3, r4
 800cccc:	db01      	blt.n	800ccd2 <__sfputc_r+0x16>
 800ccce:	290a      	cmp	r1, #10
 800ccd0:	d103      	bne.n	800ccda <__sfputc_r+0x1e>
 800ccd2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ccd6:	f7ff bca3 	b.w	800c620 <__swbuf_r>
 800ccda:	6813      	ldr	r3, [r2, #0]
 800ccdc:	1c58      	adds	r0, r3, #1
 800ccde:	6010      	str	r0, [r2, #0]
 800cce0:	7019      	strb	r1, [r3, #0]
 800cce2:	4608      	mov	r0, r1
 800cce4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cce8:	4770      	bx	lr

0800ccea <__sfputs_r>:
 800ccea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccec:	4606      	mov	r6, r0
 800ccee:	460f      	mov	r7, r1
 800ccf0:	4614      	mov	r4, r2
 800ccf2:	18d5      	adds	r5, r2, r3
 800ccf4:	42ac      	cmp	r4, r5
 800ccf6:	d101      	bne.n	800ccfc <__sfputs_r+0x12>
 800ccf8:	2000      	movs	r0, #0
 800ccfa:	e007      	b.n	800cd0c <__sfputs_r+0x22>
 800ccfc:	463a      	mov	r2, r7
 800ccfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd02:	4630      	mov	r0, r6
 800cd04:	f7ff ffda 	bl	800ccbc <__sfputc_r>
 800cd08:	1c43      	adds	r3, r0, #1
 800cd0a:	d1f3      	bne.n	800ccf4 <__sfputs_r+0xa>
 800cd0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cd10 <_vfiprintf_r>:
 800cd10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd14:	460c      	mov	r4, r1
 800cd16:	b09d      	sub	sp, #116	; 0x74
 800cd18:	4617      	mov	r7, r2
 800cd1a:	461d      	mov	r5, r3
 800cd1c:	4606      	mov	r6, r0
 800cd1e:	b118      	cbz	r0, 800cd28 <_vfiprintf_r+0x18>
 800cd20:	6983      	ldr	r3, [r0, #24]
 800cd22:	b90b      	cbnz	r3, 800cd28 <_vfiprintf_r+0x18>
 800cd24:	f7ff fe2c 	bl	800c980 <__sinit>
 800cd28:	4b7c      	ldr	r3, [pc, #496]	; (800cf1c <_vfiprintf_r+0x20c>)
 800cd2a:	429c      	cmp	r4, r3
 800cd2c:	d158      	bne.n	800cde0 <_vfiprintf_r+0xd0>
 800cd2e:	6874      	ldr	r4, [r6, #4]
 800cd30:	89a3      	ldrh	r3, [r4, #12]
 800cd32:	0718      	lsls	r0, r3, #28
 800cd34:	d55e      	bpl.n	800cdf4 <_vfiprintf_r+0xe4>
 800cd36:	6923      	ldr	r3, [r4, #16]
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	d05b      	beq.n	800cdf4 <_vfiprintf_r+0xe4>
 800cd3c:	2300      	movs	r3, #0
 800cd3e:	9309      	str	r3, [sp, #36]	; 0x24
 800cd40:	2320      	movs	r3, #32
 800cd42:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cd46:	2330      	movs	r3, #48	; 0x30
 800cd48:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cd4c:	9503      	str	r5, [sp, #12]
 800cd4e:	f04f 0b01 	mov.w	fp, #1
 800cd52:	46b8      	mov	r8, r7
 800cd54:	4645      	mov	r5, r8
 800cd56:	f815 3b01 	ldrb.w	r3, [r5], #1
 800cd5a:	b10b      	cbz	r3, 800cd60 <_vfiprintf_r+0x50>
 800cd5c:	2b25      	cmp	r3, #37	; 0x25
 800cd5e:	d154      	bne.n	800ce0a <_vfiprintf_r+0xfa>
 800cd60:	ebb8 0a07 	subs.w	sl, r8, r7
 800cd64:	d00b      	beq.n	800cd7e <_vfiprintf_r+0x6e>
 800cd66:	4653      	mov	r3, sl
 800cd68:	463a      	mov	r2, r7
 800cd6a:	4621      	mov	r1, r4
 800cd6c:	4630      	mov	r0, r6
 800cd6e:	f7ff ffbc 	bl	800ccea <__sfputs_r>
 800cd72:	3001      	adds	r0, #1
 800cd74:	f000 80c2 	beq.w	800cefc <_vfiprintf_r+0x1ec>
 800cd78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cd7a:	4453      	add	r3, sl
 800cd7c:	9309      	str	r3, [sp, #36]	; 0x24
 800cd7e:	f898 3000 	ldrb.w	r3, [r8]
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	f000 80ba 	beq.w	800cefc <_vfiprintf_r+0x1ec>
 800cd88:	2300      	movs	r3, #0
 800cd8a:	f04f 32ff 	mov.w	r2, #4294967295
 800cd8e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cd92:	9304      	str	r3, [sp, #16]
 800cd94:	9307      	str	r3, [sp, #28]
 800cd96:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cd9a:	931a      	str	r3, [sp, #104]	; 0x68
 800cd9c:	46a8      	mov	r8, r5
 800cd9e:	2205      	movs	r2, #5
 800cda0:	f818 1b01 	ldrb.w	r1, [r8], #1
 800cda4:	485e      	ldr	r0, [pc, #376]	; (800cf20 <_vfiprintf_r+0x210>)
 800cda6:	f7f3 fa13 	bl	80001d0 <memchr>
 800cdaa:	9b04      	ldr	r3, [sp, #16]
 800cdac:	bb78      	cbnz	r0, 800ce0e <_vfiprintf_r+0xfe>
 800cdae:	06d9      	lsls	r1, r3, #27
 800cdb0:	bf44      	itt	mi
 800cdb2:	2220      	movmi	r2, #32
 800cdb4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800cdb8:	071a      	lsls	r2, r3, #28
 800cdba:	bf44      	itt	mi
 800cdbc:	222b      	movmi	r2, #43	; 0x2b
 800cdbe:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800cdc2:	782a      	ldrb	r2, [r5, #0]
 800cdc4:	2a2a      	cmp	r2, #42	; 0x2a
 800cdc6:	d02a      	beq.n	800ce1e <_vfiprintf_r+0x10e>
 800cdc8:	9a07      	ldr	r2, [sp, #28]
 800cdca:	46a8      	mov	r8, r5
 800cdcc:	2000      	movs	r0, #0
 800cdce:	250a      	movs	r5, #10
 800cdd0:	4641      	mov	r1, r8
 800cdd2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cdd6:	3b30      	subs	r3, #48	; 0x30
 800cdd8:	2b09      	cmp	r3, #9
 800cdda:	d969      	bls.n	800ceb0 <_vfiprintf_r+0x1a0>
 800cddc:	b360      	cbz	r0, 800ce38 <_vfiprintf_r+0x128>
 800cdde:	e024      	b.n	800ce2a <_vfiprintf_r+0x11a>
 800cde0:	4b50      	ldr	r3, [pc, #320]	; (800cf24 <_vfiprintf_r+0x214>)
 800cde2:	429c      	cmp	r4, r3
 800cde4:	d101      	bne.n	800cdea <_vfiprintf_r+0xda>
 800cde6:	68b4      	ldr	r4, [r6, #8]
 800cde8:	e7a2      	b.n	800cd30 <_vfiprintf_r+0x20>
 800cdea:	4b4f      	ldr	r3, [pc, #316]	; (800cf28 <_vfiprintf_r+0x218>)
 800cdec:	429c      	cmp	r4, r3
 800cdee:	bf08      	it	eq
 800cdf0:	68f4      	ldreq	r4, [r6, #12]
 800cdf2:	e79d      	b.n	800cd30 <_vfiprintf_r+0x20>
 800cdf4:	4621      	mov	r1, r4
 800cdf6:	4630      	mov	r0, r6
 800cdf8:	f7ff fc64 	bl	800c6c4 <__swsetup_r>
 800cdfc:	2800      	cmp	r0, #0
 800cdfe:	d09d      	beq.n	800cd3c <_vfiprintf_r+0x2c>
 800ce00:	f04f 30ff 	mov.w	r0, #4294967295
 800ce04:	b01d      	add	sp, #116	; 0x74
 800ce06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce0a:	46a8      	mov	r8, r5
 800ce0c:	e7a2      	b.n	800cd54 <_vfiprintf_r+0x44>
 800ce0e:	4a44      	ldr	r2, [pc, #272]	; (800cf20 <_vfiprintf_r+0x210>)
 800ce10:	1a80      	subs	r0, r0, r2
 800ce12:	fa0b f000 	lsl.w	r0, fp, r0
 800ce16:	4318      	orrs	r0, r3
 800ce18:	9004      	str	r0, [sp, #16]
 800ce1a:	4645      	mov	r5, r8
 800ce1c:	e7be      	b.n	800cd9c <_vfiprintf_r+0x8c>
 800ce1e:	9a03      	ldr	r2, [sp, #12]
 800ce20:	1d11      	adds	r1, r2, #4
 800ce22:	6812      	ldr	r2, [r2, #0]
 800ce24:	9103      	str	r1, [sp, #12]
 800ce26:	2a00      	cmp	r2, #0
 800ce28:	db01      	blt.n	800ce2e <_vfiprintf_r+0x11e>
 800ce2a:	9207      	str	r2, [sp, #28]
 800ce2c:	e004      	b.n	800ce38 <_vfiprintf_r+0x128>
 800ce2e:	4252      	negs	r2, r2
 800ce30:	f043 0302 	orr.w	r3, r3, #2
 800ce34:	9207      	str	r2, [sp, #28]
 800ce36:	9304      	str	r3, [sp, #16]
 800ce38:	f898 3000 	ldrb.w	r3, [r8]
 800ce3c:	2b2e      	cmp	r3, #46	; 0x2e
 800ce3e:	d10e      	bne.n	800ce5e <_vfiprintf_r+0x14e>
 800ce40:	f898 3001 	ldrb.w	r3, [r8, #1]
 800ce44:	2b2a      	cmp	r3, #42	; 0x2a
 800ce46:	d138      	bne.n	800ceba <_vfiprintf_r+0x1aa>
 800ce48:	9b03      	ldr	r3, [sp, #12]
 800ce4a:	1d1a      	adds	r2, r3, #4
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	9203      	str	r2, [sp, #12]
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	bfb8      	it	lt
 800ce54:	f04f 33ff 	movlt.w	r3, #4294967295
 800ce58:	f108 0802 	add.w	r8, r8, #2
 800ce5c:	9305      	str	r3, [sp, #20]
 800ce5e:	4d33      	ldr	r5, [pc, #204]	; (800cf2c <_vfiprintf_r+0x21c>)
 800ce60:	f898 1000 	ldrb.w	r1, [r8]
 800ce64:	2203      	movs	r2, #3
 800ce66:	4628      	mov	r0, r5
 800ce68:	f7f3 f9b2 	bl	80001d0 <memchr>
 800ce6c:	b140      	cbz	r0, 800ce80 <_vfiprintf_r+0x170>
 800ce6e:	2340      	movs	r3, #64	; 0x40
 800ce70:	1b40      	subs	r0, r0, r5
 800ce72:	fa03 f000 	lsl.w	r0, r3, r0
 800ce76:	9b04      	ldr	r3, [sp, #16]
 800ce78:	4303      	orrs	r3, r0
 800ce7a:	f108 0801 	add.w	r8, r8, #1
 800ce7e:	9304      	str	r3, [sp, #16]
 800ce80:	f898 1000 	ldrb.w	r1, [r8]
 800ce84:	482a      	ldr	r0, [pc, #168]	; (800cf30 <_vfiprintf_r+0x220>)
 800ce86:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ce8a:	2206      	movs	r2, #6
 800ce8c:	f108 0701 	add.w	r7, r8, #1
 800ce90:	f7f3 f99e 	bl	80001d0 <memchr>
 800ce94:	2800      	cmp	r0, #0
 800ce96:	d037      	beq.n	800cf08 <_vfiprintf_r+0x1f8>
 800ce98:	4b26      	ldr	r3, [pc, #152]	; (800cf34 <_vfiprintf_r+0x224>)
 800ce9a:	bb1b      	cbnz	r3, 800cee4 <_vfiprintf_r+0x1d4>
 800ce9c:	9b03      	ldr	r3, [sp, #12]
 800ce9e:	3307      	adds	r3, #7
 800cea0:	f023 0307 	bic.w	r3, r3, #7
 800cea4:	3308      	adds	r3, #8
 800cea6:	9303      	str	r3, [sp, #12]
 800cea8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ceaa:	444b      	add	r3, r9
 800ceac:	9309      	str	r3, [sp, #36]	; 0x24
 800ceae:	e750      	b.n	800cd52 <_vfiprintf_r+0x42>
 800ceb0:	fb05 3202 	mla	r2, r5, r2, r3
 800ceb4:	2001      	movs	r0, #1
 800ceb6:	4688      	mov	r8, r1
 800ceb8:	e78a      	b.n	800cdd0 <_vfiprintf_r+0xc0>
 800ceba:	2300      	movs	r3, #0
 800cebc:	f108 0801 	add.w	r8, r8, #1
 800cec0:	9305      	str	r3, [sp, #20]
 800cec2:	4619      	mov	r1, r3
 800cec4:	250a      	movs	r5, #10
 800cec6:	4640      	mov	r0, r8
 800cec8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cecc:	3a30      	subs	r2, #48	; 0x30
 800cece:	2a09      	cmp	r2, #9
 800ced0:	d903      	bls.n	800ceda <_vfiprintf_r+0x1ca>
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d0c3      	beq.n	800ce5e <_vfiprintf_r+0x14e>
 800ced6:	9105      	str	r1, [sp, #20]
 800ced8:	e7c1      	b.n	800ce5e <_vfiprintf_r+0x14e>
 800ceda:	fb05 2101 	mla	r1, r5, r1, r2
 800cede:	2301      	movs	r3, #1
 800cee0:	4680      	mov	r8, r0
 800cee2:	e7f0      	b.n	800cec6 <_vfiprintf_r+0x1b6>
 800cee4:	ab03      	add	r3, sp, #12
 800cee6:	9300      	str	r3, [sp, #0]
 800cee8:	4622      	mov	r2, r4
 800ceea:	4b13      	ldr	r3, [pc, #76]	; (800cf38 <_vfiprintf_r+0x228>)
 800ceec:	a904      	add	r1, sp, #16
 800ceee:	4630      	mov	r0, r6
 800cef0:	f3af 8000 	nop.w
 800cef4:	f1b0 3fff 	cmp.w	r0, #4294967295
 800cef8:	4681      	mov	r9, r0
 800cefa:	d1d5      	bne.n	800cea8 <_vfiprintf_r+0x198>
 800cefc:	89a3      	ldrh	r3, [r4, #12]
 800cefe:	065b      	lsls	r3, r3, #25
 800cf00:	f53f af7e 	bmi.w	800ce00 <_vfiprintf_r+0xf0>
 800cf04:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cf06:	e77d      	b.n	800ce04 <_vfiprintf_r+0xf4>
 800cf08:	ab03      	add	r3, sp, #12
 800cf0a:	9300      	str	r3, [sp, #0]
 800cf0c:	4622      	mov	r2, r4
 800cf0e:	4b0a      	ldr	r3, [pc, #40]	; (800cf38 <_vfiprintf_r+0x228>)
 800cf10:	a904      	add	r1, sp, #16
 800cf12:	4630      	mov	r0, r6
 800cf14:	f000 f888 	bl	800d028 <_printf_i>
 800cf18:	e7ec      	b.n	800cef4 <_vfiprintf_r+0x1e4>
 800cf1a:	bf00      	nop
 800cf1c:	0800d9f4 	.word	0x0800d9f4
 800cf20:	0800da34 	.word	0x0800da34
 800cf24:	0800da14 	.word	0x0800da14
 800cf28:	0800d9d4 	.word	0x0800d9d4
 800cf2c:	0800da3a 	.word	0x0800da3a
 800cf30:	0800da3e 	.word	0x0800da3e
 800cf34:	00000000 	.word	0x00000000
 800cf38:	0800cceb 	.word	0x0800cceb

0800cf3c <_printf_common>:
 800cf3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf40:	4691      	mov	r9, r2
 800cf42:	461f      	mov	r7, r3
 800cf44:	688a      	ldr	r2, [r1, #8]
 800cf46:	690b      	ldr	r3, [r1, #16]
 800cf48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cf4c:	4293      	cmp	r3, r2
 800cf4e:	bfb8      	it	lt
 800cf50:	4613      	movlt	r3, r2
 800cf52:	f8c9 3000 	str.w	r3, [r9]
 800cf56:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cf5a:	4606      	mov	r6, r0
 800cf5c:	460c      	mov	r4, r1
 800cf5e:	b112      	cbz	r2, 800cf66 <_printf_common+0x2a>
 800cf60:	3301      	adds	r3, #1
 800cf62:	f8c9 3000 	str.w	r3, [r9]
 800cf66:	6823      	ldr	r3, [r4, #0]
 800cf68:	0699      	lsls	r1, r3, #26
 800cf6a:	bf42      	ittt	mi
 800cf6c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800cf70:	3302      	addmi	r3, #2
 800cf72:	f8c9 3000 	strmi.w	r3, [r9]
 800cf76:	6825      	ldr	r5, [r4, #0]
 800cf78:	f015 0506 	ands.w	r5, r5, #6
 800cf7c:	d107      	bne.n	800cf8e <_printf_common+0x52>
 800cf7e:	f104 0a19 	add.w	sl, r4, #25
 800cf82:	68e3      	ldr	r3, [r4, #12]
 800cf84:	f8d9 2000 	ldr.w	r2, [r9]
 800cf88:	1a9b      	subs	r3, r3, r2
 800cf8a:	42ab      	cmp	r3, r5
 800cf8c:	dc28      	bgt.n	800cfe0 <_printf_common+0xa4>
 800cf8e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800cf92:	6822      	ldr	r2, [r4, #0]
 800cf94:	3300      	adds	r3, #0
 800cf96:	bf18      	it	ne
 800cf98:	2301      	movne	r3, #1
 800cf9a:	0692      	lsls	r2, r2, #26
 800cf9c:	d42d      	bmi.n	800cffa <_printf_common+0xbe>
 800cf9e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cfa2:	4639      	mov	r1, r7
 800cfa4:	4630      	mov	r0, r6
 800cfa6:	47c0      	blx	r8
 800cfa8:	3001      	adds	r0, #1
 800cfaa:	d020      	beq.n	800cfee <_printf_common+0xb2>
 800cfac:	6823      	ldr	r3, [r4, #0]
 800cfae:	68e5      	ldr	r5, [r4, #12]
 800cfb0:	f8d9 2000 	ldr.w	r2, [r9]
 800cfb4:	f003 0306 	and.w	r3, r3, #6
 800cfb8:	2b04      	cmp	r3, #4
 800cfba:	bf08      	it	eq
 800cfbc:	1aad      	subeq	r5, r5, r2
 800cfbe:	68a3      	ldr	r3, [r4, #8]
 800cfc0:	6922      	ldr	r2, [r4, #16]
 800cfc2:	bf0c      	ite	eq
 800cfc4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cfc8:	2500      	movne	r5, #0
 800cfca:	4293      	cmp	r3, r2
 800cfcc:	bfc4      	itt	gt
 800cfce:	1a9b      	subgt	r3, r3, r2
 800cfd0:	18ed      	addgt	r5, r5, r3
 800cfd2:	f04f 0900 	mov.w	r9, #0
 800cfd6:	341a      	adds	r4, #26
 800cfd8:	454d      	cmp	r5, r9
 800cfda:	d11a      	bne.n	800d012 <_printf_common+0xd6>
 800cfdc:	2000      	movs	r0, #0
 800cfde:	e008      	b.n	800cff2 <_printf_common+0xb6>
 800cfe0:	2301      	movs	r3, #1
 800cfe2:	4652      	mov	r2, sl
 800cfe4:	4639      	mov	r1, r7
 800cfe6:	4630      	mov	r0, r6
 800cfe8:	47c0      	blx	r8
 800cfea:	3001      	adds	r0, #1
 800cfec:	d103      	bne.n	800cff6 <_printf_common+0xba>
 800cfee:	f04f 30ff 	mov.w	r0, #4294967295
 800cff2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cff6:	3501      	adds	r5, #1
 800cff8:	e7c3      	b.n	800cf82 <_printf_common+0x46>
 800cffa:	18e1      	adds	r1, r4, r3
 800cffc:	1c5a      	adds	r2, r3, #1
 800cffe:	2030      	movs	r0, #48	; 0x30
 800d000:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d004:	4422      	add	r2, r4
 800d006:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d00a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d00e:	3302      	adds	r3, #2
 800d010:	e7c5      	b.n	800cf9e <_printf_common+0x62>
 800d012:	2301      	movs	r3, #1
 800d014:	4622      	mov	r2, r4
 800d016:	4639      	mov	r1, r7
 800d018:	4630      	mov	r0, r6
 800d01a:	47c0      	blx	r8
 800d01c:	3001      	adds	r0, #1
 800d01e:	d0e6      	beq.n	800cfee <_printf_common+0xb2>
 800d020:	f109 0901 	add.w	r9, r9, #1
 800d024:	e7d8      	b.n	800cfd8 <_printf_common+0x9c>
	...

0800d028 <_printf_i>:
 800d028:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d02c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800d030:	460c      	mov	r4, r1
 800d032:	7e09      	ldrb	r1, [r1, #24]
 800d034:	b085      	sub	sp, #20
 800d036:	296e      	cmp	r1, #110	; 0x6e
 800d038:	4617      	mov	r7, r2
 800d03a:	4606      	mov	r6, r0
 800d03c:	4698      	mov	r8, r3
 800d03e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d040:	f000 80b3 	beq.w	800d1aa <_printf_i+0x182>
 800d044:	d822      	bhi.n	800d08c <_printf_i+0x64>
 800d046:	2963      	cmp	r1, #99	; 0x63
 800d048:	d036      	beq.n	800d0b8 <_printf_i+0x90>
 800d04a:	d80a      	bhi.n	800d062 <_printf_i+0x3a>
 800d04c:	2900      	cmp	r1, #0
 800d04e:	f000 80b9 	beq.w	800d1c4 <_printf_i+0x19c>
 800d052:	2958      	cmp	r1, #88	; 0x58
 800d054:	f000 8083 	beq.w	800d15e <_printf_i+0x136>
 800d058:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d05c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800d060:	e032      	b.n	800d0c8 <_printf_i+0xa0>
 800d062:	2964      	cmp	r1, #100	; 0x64
 800d064:	d001      	beq.n	800d06a <_printf_i+0x42>
 800d066:	2969      	cmp	r1, #105	; 0x69
 800d068:	d1f6      	bne.n	800d058 <_printf_i+0x30>
 800d06a:	6820      	ldr	r0, [r4, #0]
 800d06c:	6813      	ldr	r3, [r2, #0]
 800d06e:	0605      	lsls	r5, r0, #24
 800d070:	f103 0104 	add.w	r1, r3, #4
 800d074:	d52a      	bpl.n	800d0cc <_printf_i+0xa4>
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	6011      	str	r1, [r2, #0]
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	da03      	bge.n	800d086 <_printf_i+0x5e>
 800d07e:	222d      	movs	r2, #45	; 0x2d
 800d080:	425b      	negs	r3, r3
 800d082:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800d086:	486f      	ldr	r0, [pc, #444]	; (800d244 <_printf_i+0x21c>)
 800d088:	220a      	movs	r2, #10
 800d08a:	e039      	b.n	800d100 <_printf_i+0xd8>
 800d08c:	2973      	cmp	r1, #115	; 0x73
 800d08e:	f000 809d 	beq.w	800d1cc <_printf_i+0x1a4>
 800d092:	d808      	bhi.n	800d0a6 <_printf_i+0x7e>
 800d094:	296f      	cmp	r1, #111	; 0x6f
 800d096:	d020      	beq.n	800d0da <_printf_i+0xb2>
 800d098:	2970      	cmp	r1, #112	; 0x70
 800d09a:	d1dd      	bne.n	800d058 <_printf_i+0x30>
 800d09c:	6823      	ldr	r3, [r4, #0]
 800d09e:	f043 0320 	orr.w	r3, r3, #32
 800d0a2:	6023      	str	r3, [r4, #0]
 800d0a4:	e003      	b.n	800d0ae <_printf_i+0x86>
 800d0a6:	2975      	cmp	r1, #117	; 0x75
 800d0a8:	d017      	beq.n	800d0da <_printf_i+0xb2>
 800d0aa:	2978      	cmp	r1, #120	; 0x78
 800d0ac:	d1d4      	bne.n	800d058 <_printf_i+0x30>
 800d0ae:	2378      	movs	r3, #120	; 0x78
 800d0b0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d0b4:	4864      	ldr	r0, [pc, #400]	; (800d248 <_printf_i+0x220>)
 800d0b6:	e055      	b.n	800d164 <_printf_i+0x13c>
 800d0b8:	6813      	ldr	r3, [r2, #0]
 800d0ba:	1d19      	adds	r1, r3, #4
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	6011      	str	r1, [r2, #0]
 800d0c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d0c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d0c8:	2301      	movs	r3, #1
 800d0ca:	e08c      	b.n	800d1e6 <_printf_i+0x1be>
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	6011      	str	r1, [r2, #0]
 800d0d0:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d0d4:	bf18      	it	ne
 800d0d6:	b21b      	sxthne	r3, r3
 800d0d8:	e7cf      	b.n	800d07a <_printf_i+0x52>
 800d0da:	6813      	ldr	r3, [r2, #0]
 800d0dc:	6825      	ldr	r5, [r4, #0]
 800d0de:	1d18      	adds	r0, r3, #4
 800d0e0:	6010      	str	r0, [r2, #0]
 800d0e2:	0628      	lsls	r0, r5, #24
 800d0e4:	d501      	bpl.n	800d0ea <_printf_i+0xc2>
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	e002      	b.n	800d0f0 <_printf_i+0xc8>
 800d0ea:	0668      	lsls	r0, r5, #25
 800d0ec:	d5fb      	bpl.n	800d0e6 <_printf_i+0xbe>
 800d0ee:	881b      	ldrh	r3, [r3, #0]
 800d0f0:	4854      	ldr	r0, [pc, #336]	; (800d244 <_printf_i+0x21c>)
 800d0f2:	296f      	cmp	r1, #111	; 0x6f
 800d0f4:	bf14      	ite	ne
 800d0f6:	220a      	movne	r2, #10
 800d0f8:	2208      	moveq	r2, #8
 800d0fa:	2100      	movs	r1, #0
 800d0fc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d100:	6865      	ldr	r5, [r4, #4]
 800d102:	60a5      	str	r5, [r4, #8]
 800d104:	2d00      	cmp	r5, #0
 800d106:	f2c0 8095 	blt.w	800d234 <_printf_i+0x20c>
 800d10a:	6821      	ldr	r1, [r4, #0]
 800d10c:	f021 0104 	bic.w	r1, r1, #4
 800d110:	6021      	str	r1, [r4, #0]
 800d112:	2b00      	cmp	r3, #0
 800d114:	d13d      	bne.n	800d192 <_printf_i+0x16a>
 800d116:	2d00      	cmp	r5, #0
 800d118:	f040 808e 	bne.w	800d238 <_printf_i+0x210>
 800d11c:	4665      	mov	r5, ip
 800d11e:	2a08      	cmp	r2, #8
 800d120:	d10b      	bne.n	800d13a <_printf_i+0x112>
 800d122:	6823      	ldr	r3, [r4, #0]
 800d124:	07db      	lsls	r3, r3, #31
 800d126:	d508      	bpl.n	800d13a <_printf_i+0x112>
 800d128:	6923      	ldr	r3, [r4, #16]
 800d12a:	6862      	ldr	r2, [r4, #4]
 800d12c:	429a      	cmp	r2, r3
 800d12e:	bfde      	ittt	le
 800d130:	2330      	movle	r3, #48	; 0x30
 800d132:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d136:	f105 35ff 	addle.w	r5, r5, #4294967295
 800d13a:	ebac 0305 	sub.w	r3, ip, r5
 800d13e:	6123      	str	r3, [r4, #16]
 800d140:	f8cd 8000 	str.w	r8, [sp]
 800d144:	463b      	mov	r3, r7
 800d146:	aa03      	add	r2, sp, #12
 800d148:	4621      	mov	r1, r4
 800d14a:	4630      	mov	r0, r6
 800d14c:	f7ff fef6 	bl	800cf3c <_printf_common>
 800d150:	3001      	adds	r0, #1
 800d152:	d14d      	bne.n	800d1f0 <_printf_i+0x1c8>
 800d154:	f04f 30ff 	mov.w	r0, #4294967295
 800d158:	b005      	add	sp, #20
 800d15a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d15e:	4839      	ldr	r0, [pc, #228]	; (800d244 <_printf_i+0x21c>)
 800d160:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800d164:	6813      	ldr	r3, [r2, #0]
 800d166:	6821      	ldr	r1, [r4, #0]
 800d168:	1d1d      	adds	r5, r3, #4
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	6015      	str	r5, [r2, #0]
 800d16e:	060a      	lsls	r2, r1, #24
 800d170:	d50b      	bpl.n	800d18a <_printf_i+0x162>
 800d172:	07ca      	lsls	r2, r1, #31
 800d174:	bf44      	itt	mi
 800d176:	f041 0120 	orrmi.w	r1, r1, #32
 800d17a:	6021      	strmi	r1, [r4, #0]
 800d17c:	b91b      	cbnz	r3, 800d186 <_printf_i+0x15e>
 800d17e:	6822      	ldr	r2, [r4, #0]
 800d180:	f022 0220 	bic.w	r2, r2, #32
 800d184:	6022      	str	r2, [r4, #0]
 800d186:	2210      	movs	r2, #16
 800d188:	e7b7      	b.n	800d0fa <_printf_i+0xd2>
 800d18a:	064d      	lsls	r5, r1, #25
 800d18c:	bf48      	it	mi
 800d18e:	b29b      	uxthmi	r3, r3
 800d190:	e7ef      	b.n	800d172 <_printf_i+0x14a>
 800d192:	4665      	mov	r5, ip
 800d194:	fbb3 f1f2 	udiv	r1, r3, r2
 800d198:	fb02 3311 	mls	r3, r2, r1, r3
 800d19c:	5cc3      	ldrb	r3, [r0, r3]
 800d19e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800d1a2:	460b      	mov	r3, r1
 800d1a4:	2900      	cmp	r1, #0
 800d1a6:	d1f5      	bne.n	800d194 <_printf_i+0x16c>
 800d1a8:	e7b9      	b.n	800d11e <_printf_i+0xf6>
 800d1aa:	6813      	ldr	r3, [r2, #0]
 800d1ac:	6825      	ldr	r5, [r4, #0]
 800d1ae:	6961      	ldr	r1, [r4, #20]
 800d1b0:	1d18      	adds	r0, r3, #4
 800d1b2:	6010      	str	r0, [r2, #0]
 800d1b4:	0628      	lsls	r0, r5, #24
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	d501      	bpl.n	800d1be <_printf_i+0x196>
 800d1ba:	6019      	str	r1, [r3, #0]
 800d1bc:	e002      	b.n	800d1c4 <_printf_i+0x19c>
 800d1be:	066a      	lsls	r2, r5, #25
 800d1c0:	d5fb      	bpl.n	800d1ba <_printf_i+0x192>
 800d1c2:	8019      	strh	r1, [r3, #0]
 800d1c4:	2300      	movs	r3, #0
 800d1c6:	6123      	str	r3, [r4, #16]
 800d1c8:	4665      	mov	r5, ip
 800d1ca:	e7b9      	b.n	800d140 <_printf_i+0x118>
 800d1cc:	6813      	ldr	r3, [r2, #0]
 800d1ce:	1d19      	adds	r1, r3, #4
 800d1d0:	6011      	str	r1, [r2, #0]
 800d1d2:	681d      	ldr	r5, [r3, #0]
 800d1d4:	6862      	ldr	r2, [r4, #4]
 800d1d6:	2100      	movs	r1, #0
 800d1d8:	4628      	mov	r0, r5
 800d1da:	f7f2 fff9 	bl	80001d0 <memchr>
 800d1de:	b108      	cbz	r0, 800d1e4 <_printf_i+0x1bc>
 800d1e0:	1b40      	subs	r0, r0, r5
 800d1e2:	6060      	str	r0, [r4, #4]
 800d1e4:	6863      	ldr	r3, [r4, #4]
 800d1e6:	6123      	str	r3, [r4, #16]
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d1ee:	e7a7      	b.n	800d140 <_printf_i+0x118>
 800d1f0:	6923      	ldr	r3, [r4, #16]
 800d1f2:	462a      	mov	r2, r5
 800d1f4:	4639      	mov	r1, r7
 800d1f6:	4630      	mov	r0, r6
 800d1f8:	47c0      	blx	r8
 800d1fa:	3001      	adds	r0, #1
 800d1fc:	d0aa      	beq.n	800d154 <_printf_i+0x12c>
 800d1fe:	6823      	ldr	r3, [r4, #0]
 800d200:	079b      	lsls	r3, r3, #30
 800d202:	d413      	bmi.n	800d22c <_printf_i+0x204>
 800d204:	68e0      	ldr	r0, [r4, #12]
 800d206:	9b03      	ldr	r3, [sp, #12]
 800d208:	4298      	cmp	r0, r3
 800d20a:	bfb8      	it	lt
 800d20c:	4618      	movlt	r0, r3
 800d20e:	e7a3      	b.n	800d158 <_printf_i+0x130>
 800d210:	2301      	movs	r3, #1
 800d212:	464a      	mov	r2, r9
 800d214:	4639      	mov	r1, r7
 800d216:	4630      	mov	r0, r6
 800d218:	47c0      	blx	r8
 800d21a:	3001      	adds	r0, #1
 800d21c:	d09a      	beq.n	800d154 <_printf_i+0x12c>
 800d21e:	3501      	adds	r5, #1
 800d220:	68e3      	ldr	r3, [r4, #12]
 800d222:	9a03      	ldr	r2, [sp, #12]
 800d224:	1a9b      	subs	r3, r3, r2
 800d226:	42ab      	cmp	r3, r5
 800d228:	dcf2      	bgt.n	800d210 <_printf_i+0x1e8>
 800d22a:	e7eb      	b.n	800d204 <_printf_i+0x1dc>
 800d22c:	2500      	movs	r5, #0
 800d22e:	f104 0919 	add.w	r9, r4, #25
 800d232:	e7f5      	b.n	800d220 <_printf_i+0x1f8>
 800d234:	2b00      	cmp	r3, #0
 800d236:	d1ac      	bne.n	800d192 <_printf_i+0x16a>
 800d238:	7803      	ldrb	r3, [r0, #0]
 800d23a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d23e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d242:	e76c      	b.n	800d11e <_printf_i+0xf6>
 800d244:	0800da45 	.word	0x0800da45
 800d248:	0800da56 	.word	0x0800da56

0800d24c <_sbrk_r>:
 800d24c:	b538      	push	{r3, r4, r5, lr}
 800d24e:	4c06      	ldr	r4, [pc, #24]	; (800d268 <_sbrk_r+0x1c>)
 800d250:	2300      	movs	r3, #0
 800d252:	4605      	mov	r5, r0
 800d254:	4608      	mov	r0, r1
 800d256:	6023      	str	r3, [r4, #0]
 800d258:	f7fe fff2 	bl	800c240 <_sbrk>
 800d25c:	1c43      	adds	r3, r0, #1
 800d25e:	d102      	bne.n	800d266 <_sbrk_r+0x1a>
 800d260:	6823      	ldr	r3, [r4, #0]
 800d262:	b103      	cbz	r3, 800d266 <_sbrk_r+0x1a>
 800d264:	602b      	str	r3, [r5, #0]
 800d266:	bd38      	pop	{r3, r4, r5, pc}
 800d268:	20000f14 	.word	0x20000f14

0800d26c <__sread>:
 800d26c:	b510      	push	{r4, lr}
 800d26e:	460c      	mov	r4, r1
 800d270:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d274:	f000 f896 	bl	800d3a4 <_read_r>
 800d278:	2800      	cmp	r0, #0
 800d27a:	bfab      	itete	ge
 800d27c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d27e:	89a3      	ldrhlt	r3, [r4, #12]
 800d280:	181b      	addge	r3, r3, r0
 800d282:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d286:	bfac      	ite	ge
 800d288:	6563      	strge	r3, [r4, #84]	; 0x54
 800d28a:	81a3      	strhlt	r3, [r4, #12]
 800d28c:	bd10      	pop	{r4, pc}

0800d28e <__swrite>:
 800d28e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d292:	461f      	mov	r7, r3
 800d294:	898b      	ldrh	r3, [r1, #12]
 800d296:	05db      	lsls	r3, r3, #23
 800d298:	4605      	mov	r5, r0
 800d29a:	460c      	mov	r4, r1
 800d29c:	4616      	mov	r6, r2
 800d29e:	d505      	bpl.n	800d2ac <__swrite+0x1e>
 800d2a0:	2302      	movs	r3, #2
 800d2a2:	2200      	movs	r2, #0
 800d2a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2a8:	f000 f868 	bl	800d37c <_lseek_r>
 800d2ac:	89a3      	ldrh	r3, [r4, #12]
 800d2ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d2b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d2b6:	81a3      	strh	r3, [r4, #12]
 800d2b8:	4632      	mov	r2, r6
 800d2ba:	463b      	mov	r3, r7
 800d2bc:	4628      	mov	r0, r5
 800d2be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d2c2:	f000 b817 	b.w	800d2f4 <_write_r>

0800d2c6 <__sseek>:
 800d2c6:	b510      	push	{r4, lr}
 800d2c8:	460c      	mov	r4, r1
 800d2ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2ce:	f000 f855 	bl	800d37c <_lseek_r>
 800d2d2:	1c43      	adds	r3, r0, #1
 800d2d4:	89a3      	ldrh	r3, [r4, #12]
 800d2d6:	bf15      	itete	ne
 800d2d8:	6560      	strne	r0, [r4, #84]	; 0x54
 800d2da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d2de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d2e2:	81a3      	strheq	r3, [r4, #12]
 800d2e4:	bf18      	it	ne
 800d2e6:	81a3      	strhne	r3, [r4, #12]
 800d2e8:	bd10      	pop	{r4, pc}

0800d2ea <__sclose>:
 800d2ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2ee:	f000 b813 	b.w	800d318 <_close_r>
	...

0800d2f4 <_write_r>:
 800d2f4:	b538      	push	{r3, r4, r5, lr}
 800d2f6:	4c07      	ldr	r4, [pc, #28]	; (800d314 <_write_r+0x20>)
 800d2f8:	4605      	mov	r5, r0
 800d2fa:	4608      	mov	r0, r1
 800d2fc:	4611      	mov	r1, r2
 800d2fe:	2200      	movs	r2, #0
 800d300:	6022      	str	r2, [r4, #0]
 800d302:	461a      	mov	r2, r3
 800d304:	f7fe ff4b 	bl	800c19e <_write>
 800d308:	1c43      	adds	r3, r0, #1
 800d30a:	d102      	bne.n	800d312 <_write_r+0x1e>
 800d30c:	6823      	ldr	r3, [r4, #0]
 800d30e:	b103      	cbz	r3, 800d312 <_write_r+0x1e>
 800d310:	602b      	str	r3, [r5, #0]
 800d312:	bd38      	pop	{r3, r4, r5, pc}
 800d314:	20000f14 	.word	0x20000f14

0800d318 <_close_r>:
 800d318:	b538      	push	{r3, r4, r5, lr}
 800d31a:	4c06      	ldr	r4, [pc, #24]	; (800d334 <_close_r+0x1c>)
 800d31c:	2300      	movs	r3, #0
 800d31e:	4605      	mov	r5, r0
 800d320:	4608      	mov	r0, r1
 800d322:	6023      	str	r3, [r4, #0]
 800d324:	f7fe ff57 	bl	800c1d6 <_close>
 800d328:	1c43      	adds	r3, r0, #1
 800d32a:	d102      	bne.n	800d332 <_close_r+0x1a>
 800d32c:	6823      	ldr	r3, [r4, #0]
 800d32e:	b103      	cbz	r3, 800d332 <_close_r+0x1a>
 800d330:	602b      	str	r3, [r5, #0]
 800d332:	bd38      	pop	{r3, r4, r5, pc}
 800d334:	20000f14 	.word	0x20000f14

0800d338 <_fstat_r>:
 800d338:	b538      	push	{r3, r4, r5, lr}
 800d33a:	4c07      	ldr	r4, [pc, #28]	; (800d358 <_fstat_r+0x20>)
 800d33c:	2300      	movs	r3, #0
 800d33e:	4605      	mov	r5, r0
 800d340:	4608      	mov	r0, r1
 800d342:	4611      	mov	r1, r2
 800d344:	6023      	str	r3, [r4, #0]
 800d346:	f7fe ff52 	bl	800c1ee <_fstat>
 800d34a:	1c43      	adds	r3, r0, #1
 800d34c:	d102      	bne.n	800d354 <_fstat_r+0x1c>
 800d34e:	6823      	ldr	r3, [r4, #0]
 800d350:	b103      	cbz	r3, 800d354 <_fstat_r+0x1c>
 800d352:	602b      	str	r3, [r5, #0]
 800d354:	bd38      	pop	{r3, r4, r5, pc}
 800d356:	bf00      	nop
 800d358:	20000f14 	.word	0x20000f14

0800d35c <_isatty_r>:
 800d35c:	b538      	push	{r3, r4, r5, lr}
 800d35e:	4c06      	ldr	r4, [pc, #24]	; (800d378 <_isatty_r+0x1c>)
 800d360:	2300      	movs	r3, #0
 800d362:	4605      	mov	r5, r0
 800d364:	4608      	mov	r0, r1
 800d366:	6023      	str	r3, [r4, #0]
 800d368:	f7fe ff51 	bl	800c20e <_isatty>
 800d36c:	1c43      	adds	r3, r0, #1
 800d36e:	d102      	bne.n	800d376 <_isatty_r+0x1a>
 800d370:	6823      	ldr	r3, [r4, #0]
 800d372:	b103      	cbz	r3, 800d376 <_isatty_r+0x1a>
 800d374:	602b      	str	r3, [r5, #0]
 800d376:	bd38      	pop	{r3, r4, r5, pc}
 800d378:	20000f14 	.word	0x20000f14

0800d37c <_lseek_r>:
 800d37c:	b538      	push	{r3, r4, r5, lr}
 800d37e:	4c07      	ldr	r4, [pc, #28]	; (800d39c <_lseek_r+0x20>)
 800d380:	4605      	mov	r5, r0
 800d382:	4608      	mov	r0, r1
 800d384:	4611      	mov	r1, r2
 800d386:	2200      	movs	r2, #0
 800d388:	6022      	str	r2, [r4, #0]
 800d38a:	461a      	mov	r2, r3
 800d38c:	f7fe ff4a 	bl	800c224 <_lseek>
 800d390:	1c43      	adds	r3, r0, #1
 800d392:	d102      	bne.n	800d39a <_lseek_r+0x1e>
 800d394:	6823      	ldr	r3, [r4, #0]
 800d396:	b103      	cbz	r3, 800d39a <_lseek_r+0x1e>
 800d398:	602b      	str	r3, [r5, #0]
 800d39a:	bd38      	pop	{r3, r4, r5, pc}
 800d39c:	20000f14 	.word	0x20000f14

0800d3a0 <__malloc_lock>:
 800d3a0:	4770      	bx	lr

0800d3a2 <__malloc_unlock>:
 800d3a2:	4770      	bx	lr

0800d3a4 <_read_r>:
 800d3a4:	b538      	push	{r3, r4, r5, lr}
 800d3a6:	4c07      	ldr	r4, [pc, #28]	; (800d3c4 <_read_r+0x20>)
 800d3a8:	4605      	mov	r5, r0
 800d3aa:	4608      	mov	r0, r1
 800d3ac:	4611      	mov	r1, r2
 800d3ae:	2200      	movs	r2, #0
 800d3b0:	6022      	str	r2, [r4, #0]
 800d3b2:	461a      	mov	r2, r3
 800d3b4:	f7fe fed6 	bl	800c164 <_read>
 800d3b8:	1c43      	adds	r3, r0, #1
 800d3ba:	d102      	bne.n	800d3c2 <_read_r+0x1e>
 800d3bc:	6823      	ldr	r3, [r4, #0]
 800d3be:	b103      	cbz	r3, 800d3c2 <_read_r+0x1e>
 800d3c0:	602b      	str	r3, [r5, #0]
 800d3c2:	bd38      	pop	{r3, r4, r5, pc}
 800d3c4:	20000f14 	.word	0x20000f14

0800d3c8 <sqrt>:
 800d3c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d3cc:	ed2d 8b02 	vpush	{d8}
 800d3d0:	b08b      	sub	sp, #44	; 0x2c
 800d3d2:	ec55 4b10 	vmov	r4, r5, d0
 800d3d6:	f000 f851 	bl	800d47c <__ieee754_sqrt>
 800d3da:	4b26      	ldr	r3, [pc, #152]	; (800d474 <sqrt+0xac>)
 800d3dc:	eeb0 8a40 	vmov.f32	s16, s0
 800d3e0:	eef0 8a60 	vmov.f32	s17, s1
 800d3e4:	f993 6000 	ldrsb.w	r6, [r3]
 800d3e8:	1c73      	adds	r3, r6, #1
 800d3ea:	d02a      	beq.n	800d442 <sqrt+0x7a>
 800d3ec:	4622      	mov	r2, r4
 800d3ee:	462b      	mov	r3, r5
 800d3f0:	4620      	mov	r0, r4
 800d3f2:	4629      	mov	r1, r5
 800d3f4:	f7f3 fb92 	bl	8000b1c <__aeabi_dcmpun>
 800d3f8:	4607      	mov	r7, r0
 800d3fa:	bb10      	cbnz	r0, 800d442 <sqrt+0x7a>
 800d3fc:	f04f 0800 	mov.w	r8, #0
 800d400:	f04f 0900 	mov.w	r9, #0
 800d404:	4642      	mov	r2, r8
 800d406:	464b      	mov	r3, r9
 800d408:	4620      	mov	r0, r4
 800d40a:	4629      	mov	r1, r5
 800d40c:	f7f3 fb5e 	bl	8000acc <__aeabi_dcmplt>
 800d410:	b1b8      	cbz	r0, 800d442 <sqrt+0x7a>
 800d412:	2301      	movs	r3, #1
 800d414:	9300      	str	r3, [sp, #0]
 800d416:	4b18      	ldr	r3, [pc, #96]	; (800d478 <sqrt+0xb0>)
 800d418:	9301      	str	r3, [sp, #4]
 800d41a:	9708      	str	r7, [sp, #32]
 800d41c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800d420:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800d424:	b9b6      	cbnz	r6, 800d454 <sqrt+0x8c>
 800d426:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800d42a:	4668      	mov	r0, sp
 800d42c:	f000 f8d6 	bl	800d5dc <matherr>
 800d430:	b1d0      	cbz	r0, 800d468 <sqrt+0xa0>
 800d432:	9b08      	ldr	r3, [sp, #32]
 800d434:	b11b      	cbz	r3, 800d43e <sqrt+0x76>
 800d436:	f7fe ff8f 	bl	800c358 <__errno>
 800d43a:	9b08      	ldr	r3, [sp, #32]
 800d43c:	6003      	str	r3, [r0, #0]
 800d43e:	ed9d 8b06 	vldr	d8, [sp, #24]
 800d442:	eeb0 0a48 	vmov.f32	s0, s16
 800d446:	eef0 0a68 	vmov.f32	s1, s17
 800d44a:	b00b      	add	sp, #44	; 0x2c
 800d44c:	ecbd 8b02 	vpop	{d8}
 800d450:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d454:	4642      	mov	r2, r8
 800d456:	464b      	mov	r3, r9
 800d458:	4640      	mov	r0, r8
 800d45a:	4649      	mov	r1, r9
 800d45c:	f7f3 f9ee 	bl	800083c <__aeabi_ddiv>
 800d460:	2e02      	cmp	r6, #2
 800d462:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d466:	d1e0      	bne.n	800d42a <sqrt+0x62>
 800d468:	f7fe ff76 	bl	800c358 <__errno>
 800d46c:	2321      	movs	r3, #33	; 0x21
 800d46e:	6003      	str	r3, [r0, #0]
 800d470:	e7df      	b.n	800d432 <sqrt+0x6a>
 800d472:	bf00      	nop
 800d474:	20000168 	.word	0x20000168
 800d478:	0800da67 	.word	0x0800da67

0800d47c <__ieee754_sqrt>:
 800d47c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d480:	4955      	ldr	r1, [pc, #340]	; (800d5d8 <__ieee754_sqrt+0x15c>)
 800d482:	ec55 4b10 	vmov	r4, r5, d0
 800d486:	43a9      	bics	r1, r5
 800d488:	462b      	mov	r3, r5
 800d48a:	462a      	mov	r2, r5
 800d48c:	d112      	bne.n	800d4b4 <__ieee754_sqrt+0x38>
 800d48e:	ee10 2a10 	vmov	r2, s0
 800d492:	ee10 0a10 	vmov	r0, s0
 800d496:	4629      	mov	r1, r5
 800d498:	f7f3 f8a6 	bl	80005e8 <__aeabi_dmul>
 800d49c:	4602      	mov	r2, r0
 800d49e:	460b      	mov	r3, r1
 800d4a0:	4620      	mov	r0, r4
 800d4a2:	4629      	mov	r1, r5
 800d4a4:	f7f2 feea 	bl	800027c <__adddf3>
 800d4a8:	4604      	mov	r4, r0
 800d4aa:	460d      	mov	r5, r1
 800d4ac:	ec45 4b10 	vmov	d0, r4, r5
 800d4b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d4b4:	2d00      	cmp	r5, #0
 800d4b6:	ee10 0a10 	vmov	r0, s0
 800d4ba:	4621      	mov	r1, r4
 800d4bc:	dc0f      	bgt.n	800d4de <__ieee754_sqrt+0x62>
 800d4be:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800d4c2:	4330      	orrs	r0, r6
 800d4c4:	d0f2      	beq.n	800d4ac <__ieee754_sqrt+0x30>
 800d4c6:	b155      	cbz	r5, 800d4de <__ieee754_sqrt+0x62>
 800d4c8:	ee10 2a10 	vmov	r2, s0
 800d4cc:	4620      	mov	r0, r4
 800d4ce:	4629      	mov	r1, r5
 800d4d0:	f7f2 fed2 	bl	8000278 <__aeabi_dsub>
 800d4d4:	4602      	mov	r2, r0
 800d4d6:	460b      	mov	r3, r1
 800d4d8:	f7f3 f9b0 	bl	800083c <__aeabi_ddiv>
 800d4dc:	e7e4      	b.n	800d4a8 <__ieee754_sqrt+0x2c>
 800d4de:	151b      	asrs	r3, r3, #20
 800d4e0:	d073      	beq.n	800d5ca <__ieee754_sqrt+0x14e>
 800d4e2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d4e6:	07dd      	lsls	r5, r3, #31
 800d4e8:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800d4ec:	bf48      	it	mi
 800d4ee:	0fc8      	lsrmi	r0, r1, #31
 800d4f0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800d4f4:	bf44      	itt	mi
 800d4f6:	0049      	lslmi	r1, r1, #1
 800d4f8:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800d4fc:	2500      	movs	r5, #0
 800d4fe:	1058      	asrs	r0, r3, #1
 800d500:	0fcb      	lsrs	r3, r1, #31
 800d502:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800d506:	0049      	lsls	r1, r1, #1
 800d508:	2316      	movs	r3, #22
 800d50a:	462c      	mov	r4, r5
 800d50c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800d510:	19a7      	adds	r7, r4, r6
 800d512:	4297      	cmp	r7, r2
 800d514:	bfde      	ittt	le
 800d516:	19bc      	addle	r4, r7, r6
 800d518:	1bd2      	suble	r2, r2, r7
 800d51a:	19ad      	addle	r5, r5, r6
 800d51c:	0fcf      	lsrs	r7, r1, #31
 800d51e:	3b01      	subs	r3, #1
 800d520:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800d524:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800d528:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800d52c:	d1f0      	bne.n	800d510 <__ieee754_sqrt+0x94>
 800d52e:	f04f 0c20 	mov.w	ip, #32
 800d532:	469e      	mov	lr, r3
 800d534:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800d538:	42a2      	cmp	r2, r4
 800d53a:	eb06 070e 	add.w	r7, r6, lr
 800d53e:	dc02      	bgt.n	800d546 <__ieee754_sqrt+0xca>
 800d540:	d112      	bne.n	800d568 <__ieee754_sqrt+0xec>
 800d542:	428f      	cmp	r7, r1
 800d544:	d810      	bhi.n	800d568 <__ieee754_sqrt+0xec>
 800d546:	2f00      	cmp	r7, #0
 800d548:	eb07 0e06 	add.w	lr, r7, r6
 800d54c:	da42      	bge.n	800d5d4 <__ieee754_sqrt+0x158>
 800d54e:	f1be 0f00 	cmp.w	lr, #0
 800d552:	db3f      	blt.n	800d5d4 <__ieee754_sqrt+0x158>
 800d554:	f104 0801 	add.w	r8, r4, #1
 800d558:	1b12      	subs	r2, r2, r4
 800d55a:	428f      	cmp	r7, r1
 800d55c:	bf88      	it	hi
 800d55e:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800d562:	1bc9      	subs	r1, r1, r7
 800d564:	4433      	add	r3, r6
 800d566:	4644      	mov	r4, r8
 800d568:	0052      	lsls	r2, r2, #1
 800d56a:	f1bc 0c01 	subs.w	ip, ip, #1
 800d56e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800d572:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800d576:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800d57a:	d1dd      	bne.n	800d538 <__ieee754_sqrt+0xbc>
 800d57c:	430a      	orrs	r2, r1
 800d57e:	d006      	beq.n	800d58e <__ieee754_sqrt+0x112>
 800d580:	1c5c      	adds	r4, r3, #1
 800d582:	bf13      	iteet	ne
 800d584:	3301      	addne	r3, #1
 800d586:	3501      	addeq	r5, #1
 800d588:	4663      	moveq	r3, ip
 800d58a:	f023 0301 	bicne.w	r3, r3, #1
 800d58e:	106a      	asrs	r2, r5, #1
 800d590:	085b      	lsrs	r3, r3, #1
 800d592:	07e9      	lsls	r1, r5, #31
 800d594:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800d598:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800d59c:	bf48      	it	mi
 800d59e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800d5a2:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800d5a6:	461c      	mov	r4, r3
 800d5a8:	e780      	b.n	800d4ac <__ieee754_sqrt+0x30>
 800d5aa:	0aca      	lsrs	r2, r1, #11
 800d5ac:	3815      	subs	r0, #21
 800d5ae:	0549      	lsls	r1, r1, #21
 800d5b0:	2a00      	cmp	r2, #0
 800d5b2:	d0fa      	beq.n	800d5aa <__ieee754_sqrt+0x12e>
 800d5b4:	02d6      	lsls	r6, r2, #11
 800d5b6:	d50a      	bpl.n	800d5ce <__ieee754_sqrt+0x152>
 800d5b8:	f1c3 0420 	rsb	r4, r3, #32
 800d5bc:	fa21 f404 	lsr.w	r4, r1, r4
 800d5c0:	1e5d      	subs	r5, r3, #1
 800d5c2:	4099      	lsls	r1, r3
 800d5c4:	4322      	orrs	r2, r4
 800d5c6:	1b43      	subs	r3, r0, r5
 800d5c8:	e78b      	b.n	800d4e2 <__ieee754_sqrt+0x66>
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	e7f0      	b.n	800d5b0 <__ieee754_sqrt+0x134>
 800d5ce:	0052      	lsls	r2, r2, #1
 800d5d0:	3301      	adds	r3, #1
 800d5d2:	e7ef      	b.n	800d5b4 <__ieee754_sqrt+0x138>
 800d5d4:	46a0      	mov	r8, r4
 800d5d6:	e7bf      	b.n	800d558 <__ieee754_sqrt+0xdc>
 800d5d8:	7ff00000 	.word	0x7ff00000

0800d5dc <matherr>:
 800d5dc:	2000      	movs	r0, #0
 800d5de:	4770      	bx	lr

0800d5e0 <_init>:
 800d5e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5e2:	bf00      	nop
 800d5e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d5e6:	bc08      	pop	{r3}
 800d5e8:	469e      	mov	lr, r3
 800d5ea:	4770      	bx	lr

0800d5ec <_fini>:
 800d5ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5ee:	bf00      	nop
 800d5f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d5f2:	bc08      	pop	{r3}
 800d5f4:	469e      	mov	lr, r3
 800d5f6:	4770      	bx	lr
