Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 23:19:44 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_44/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.797      -19.701                     36                 1316       -0.039       -0.507                     25                 1316        1.725        0.000                       0                  1295  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.797      -19.701                     36                 1316       -0.039       -0.507                     25                 1316        1.725        0.000                       0                  1295  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           36  Failing Endpoints,  Worst Slack       -0.797ns,  Total Violation      -19.701ns
Hold  :           25  Failing Endpoints,  Worst Slack       -0.039ns,  Total Violation       -0.507ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.797ns  (required time - arrival time)
  Source:                 genblk1[26].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.902ns (41.187%)  route 2.716ns (58.813%))
  Logic Levels:           20  (CARRY8=11 LUT1=1 LUT2=8)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 5.430 - 4.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.881ns (routing 0.000ns, distribution 0.881ns)
  Clock Net Delay (Destination): 0.774ns (routing 0.000ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1294, estimated)     0.881     1.827    genblk1[26].reg_in/clk_IBUF_BUFG
    SLICE_X108Y506       FDRE                                         r  genblk1[26].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y506       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.903 f  genblk1[26].reg_in/reg_out_reg[1]/Q
                         net (fo=4, estimated)        0.161     2.064    conv/mul14/O27[0]
    SLICE_X108Y506       LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     2.115 r  conv/mul14/z__0_carry_i_11/O
                         net (fo=1, routed)           0.021     2.136    conv/mul14/p_0_in[5]
    SLICE_X108Y506       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.200     2.336 r  conv/mul14/z__0_carry/O[5]
                         net (fo=2, estimated)        0.184     2.520    conv/add000077/tmp00[14]_3[4]
    SLICE_X108Y504       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     2.557 r  conv/add000077/reg_out[15]_i_135/O
                         net (fo=1, routed)           0.022     2.579    conv/add000077/reg_out[15]_i_135_n_0
    SLICE_X108Y504       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.738 r  conv/add000077/reg_out_reg[15]_i_95/CO[7]
                         net (fo=1, estimated)        0.026     2.764    conv/add000077/reg_out_reg[15]_i_95_n_0
    SLICE_X108Y505       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.820 r  conv/add000077/reg_out_reg[21]_i_331/O[0]
                         net (fo=1, estimated)        0.235     3.055    conv/add000077/reg_out_reg[21]_i_331_n_15
    SLICE_X107Y504       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     3.094 r  conv/add000077/reg_out[21]_i_390/O
                         net (fo=1, routed)           0.015     3.109    conv/add000077/reg_out[21]_i_390_n_0
    SLICE_X107Y504       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.226 r  conv/add000077/reg_out_reg[21]_i_270/CO[7]
                         net (fo=1, estimated)        0.026     3.252    conv/add000077/reg_out_reg[21]_i_270_n_0
    SLICE_X107Y505       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.328 r  conv/add000077/reg_out_reg[21]_i_210/O[1]
                         net (fo=1, estimated)        0.415     3.743    conv/add000077/reg_out_reg[21]_i_210_n_14
    SLICE_X103Y500       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     3.779 r  conv/add000077/reg_out[21]_i_155/O
                         net (fo=1, routed)           0.009     3.788    conv/add000077/reg_out[21]_i_155_n_0
    SLICE_X103Y500       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.942 r  conv/add000077/reg_out_reg[21]_i_100/CO[7]
                         net (fo=1, estimated)        0.026     3.968    conv/add000077/reg_out_reg[21]_i_100_n_0
    SLICE_X103Y501       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.044 r  conv/add000077/reg_out_reg[21]_i_75/O[1]
                         net (fo=1, estimated)        0.328     4.372    conv/add000077/reg_out_reg[21]_i_75_n_14
    SLICE_X99Y500        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     4.409 r  conv/add000077/reg_out[21]_i_44/O
                         net (fo=1, routed)           0.016     4.425    conv/add000077/reg_out[21]_i_44_n_0
    SLICE_X99Y500        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.184     4.609 r  conv/add000077/reg_out_reg[21]_i_26/CO[3]
                         net (fo=2, estimated)        0.272     4.881    conv/add000077/reg_out_reg[21]_i_26_n_4
    SLICE_X101Y499       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     4.931 r  conv/add000077/reg_out[21]_i_27/O
                         net (fo=1, routed)           0.009     4.940    conv/add000077/reg_out[21]_i_27_n_0
    SLICE_X101Y499       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.154     5.094 r  conv/add000077/reg_out_reg[21]_i_12/CO[4]
                         net (fo=2, estimated)        0.210     5.304    conv/add000077/reg_out_reg[21]_i_12_n_3
    SLICE_X100Y498       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     5.355 r  conv/add000077/reg_out[21]_i_13/O
                         net (fo=1, routed)           0.025     5.380    conv/add000077/reg_out[21]_i_13_n_0
    SLICE_X100Y498       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.061     5.441 r  conv/add000077/reg_out_reg[21]_i_3/O[3]
                         net (fo=3, estimated)        0.234     5.675    conv/add000077/reg_out[21]_i_16_0[0]
    SLICE_X100Y501       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     5.763 r  conv/add000077/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.022     5.785    conv/add000077/reg_out[21]_i_6_n_0
    SLICE_X100Y501       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.131     5.916 r  conv/add000077/reg_out_reg[21]_i_2/O[6]
                         net (fo=1, estimated)        0.170     6.086    reg_out/a[22]
    SLICE_X101Y500       LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     6.155 r  reg_out/reg_out[21]_i_1/O
                         net (fo=22, estimated)       0.290     6.445    reg_out/reg_out[21]_i_1_n_0
    SLICE_X101Y499       FDRE                                         r  reg_out/reg_out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1294, estimated)     0.774     5.430    reg_out/clk_IBUF_BUFG
    SLICE_X101Y499       FDRE                                         r  reg_out/reg_out_reg[16]/C
                         clock pessimism              0.328     5.758    
                         clock uncertainty           -0.035     5.722    
    SLICE_X101Y499       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     5.648    reg_out/reg_out_reg[16]
  -------------------------------------------------------------------
                         required time                          5.648    
                         arrival time                          -6.445    
  -------------------------------------------------------------------
                         slack                                 -0.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.039ns  (arrival time - required time)
  Source:                 demux/genblk1[89].z_reg[89][2]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[89].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.058ns (44.275%)  route 0.073ns (55.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Net Delay (Source):      0.745ns (routing 0.000ns, distribution 0.745ns)
  Clock Net Delay (Destination): 0.890ns (routing 0.000ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1294, estimated)     0.745     1.401    demux/clk_IBUF_BUFG
    SLICE_X111Y494       FDRE                                         r  demux/genblk1[89].z_reg[89][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y494       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.459 r  demux/genblk1[89].z_reg[89][2]/Q
                         net (fo=1, estimated)        0.073     1.532    genblk1[89].reg_in/D[2]
    SLICE_X109Y494       FDRE                                         r  genblk1[89].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1294, estimated)     0.890     1.836    genblk1[89].reg_in/clk_IBUF_BUFG
    SLICE_X109Y494       FDRE                                         r  genblk1[89].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.328     1.508    
    SLICE_X109Y494       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.570    genblk1[89].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                 -0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X110Y486  demux/genblk1[53].z_reg[53][5]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X112Y503  demux/genblk1[48].z_reg[48][7]/C



