<style>
  .info-list-container {
    /* position: sticky;
  top: 0; */
    /* overflow-y: auto; */
    /* For content that's too tall */
    -webkit-overflow-scrolling: touch;
    min-height: 100dvh;
    width: 100%;
    /* border: 5px solid green; */
    color: white;
    display: grid;
    place-items: start center;
    padding-top: 1.3em;
  }

  .info-list {
    height: auto;
    width: 100%;
    display: grid;
    grid-template-columns: repeat(12, 1fr);
    grid-template-rows: auto auto auto;
    /* text-align: center; */
    row-gap: 1.1em;
  }

  @media screen and (min-width: 800px) {
    .info-list {
      height: 70%;
      width: 80%;

      grid-template-columns: repeat(12, 1fr);
      grid-template-rows: 1fr 1fr 3fr;
      text-align: left;
    }
  }

  .info-list_title-left {
    font-family: "Orbitron Variable", sans-serif;
    color: var(--color-white-400);
    font-size: 2.2rem;
    font-weight: 900;
    letter-spacing: 0.1em;
    line-height: 1.1;
    grid-column: 3/10;
    grid-row: 1/2;
    text-align: left;
  }

  @media screen and (min-width: 800px) {
    .info-list_title-left {
      grid-column: 1 / span 6;
    }
  }

  .info-list_title-right {
    font-family: "Orbitron Variable", sans-serif;
    color: var(--color-white-400);
    font-size: 2.2rem;
    font-weight: 900;
    letter-spacing: 0.1em;
    line-height: 1.1;
    grid-column: 3/10;
    grid-row: 1/2;
    text-align: left;
  }

  @media screen and (min-width: 800px) {
    .info-list_title-right {
      grid-column: 7 / span 6;
    }
  }

  .info-list ul {
    font-size: 1.3rem;
    margin-top: 1.3em;
    line-height: 1.6;
    grid-column: 3/11;
    grid-row: 3/-1;
  }

  .info-list ul > li {
    margin-top: 1.1em;
  }

  .info-list ul > li::marker {
    content: "> ";
    color: var(--accent-700);
  }

  @media screen and (min-width: 800px) {
    .info-list-left ul {
      grid-column: 1 / span 6;
    }
  }

  @media screen and (min-width: 800px) {
    .info-list-right ul {
      grid-column: 7 / span 6;
    }
  }

  @media screen and (max-width: 700px) {
    .info-list-right ul,
    .info-list-left ul {
      text-align: left;
    }
  }
</style>

<div class="info-list-container">
  <article class="info-list info-list-left">
    <h2 class="info-list_title info-list_title-left">
      Why replacing wires with waves (MOC/MOT) is commercially viable
    </h2>
    <ul>
      <li>
        Same size-scale as today’s semiconductors: designed to operate at
        current micro feature sizes for practical integration.
      </li>
      <li>
        Lower energy per bit: optical signalling avoids resistive (I²R) losses
        of metal wires → better performance
      </li>
      <li>
        Less heat: reduced electrical loss can simplify cooling and improve
        sustained throughput
      </li>
      <li>
        Higher bandwidth: optical paths can carry more data per channel, easing
        interconnect bottlenecks.
      </li>
      <li>
        Better scaling: fewer RC delay and cross-talk limits than dense metal
        routing as nodes shrink
      </li>
      <li>
        Packaging/routing relief: waveguides can reduce multi-layer wiring
        complexity and repeater overhead.
      </li>
      <li>
        Clear ROI: lower power + higher throughput → lower datacenter OPEX and
        improved unit economics.
      </li>
    </ul>
  </article>
  <article class="info-list info-list-right">
    <h2 class="info-list_title info-list_title-right">
      Why replacing wires with waves (MOC/MOT) makes business sense
    </h2>
    <ul>
      <li>
        Near-term adoption path: operates at today’s micro feature sizes,
        aligning with existing integration expectations.
      </li>
      <li>
        Lower energy per bit: optical signalling avoids resistive (I²R) wire
        losses → improved performance per watt.
      </li>
      <li>
        Less heat: reduced electrical loss can simplify cooling and increase
        sustained throughput.
      </li>
      <li>
        Bandwidth uplift: optical channels can carry more data per path,
        reducing interconnect bottlenecks.
      </li>
      <li>
        Better scaling: fewer RC delay and cross-talk constraints than dense
        metal routing as nodes shrink.
      </li>
      <li>
        Packaging & routing relief: waveguides can reduce multi-layer wiring
        complexity and repeater overhead.
      </li>
      <li>
        Strong ROI story: lower power + higher throughput → lower datacenter
        OPEX and improved unit economics.
      </li>
    </ul>
  </article>

  <article class="info-list info-list-left">
  <h2 class="info-list_title info-list_title-left">
    Why replacing wires with waves (NOC/NOT) is commercially viable
  </h2>
  <ul>
    <li>Same size-scale as semiconductors (or smaller): designed for micro/nano features for dense integration.</li>
    <li>Full logic-gate capability: AND, OR, NOT, NAND, NOR, XOR, XNOR—true compute, not just interconnect.</li>
    <li>Lower power: avoids resistive (I²R) wire losses → lower energy per operation.</li>
    <li>Higher throughput: multiplexing (wavelength/polarization) boosts bandwidth without extra routing.</li>
    <li>Less heat: reduced electrical loss improves sustained performance and simplifies cooling.</li>
    <li>Clear ROI: better performance per watt + simpler routing/thermal can cut datacenter OPEX and raise margins.</li>
  </ul>
</article>

<article class="info-list info-list-right">
  <h2 class="info-list_title info-list_title-right">
    Why replacing wires with waves (NOC/NOT) makes business sense
  </h2>
  <ul>
    <li>Competitive performance per watt: less resistive loss than metal interconnects → lower energy per compute.</li>
    <li>Lower OPEX: reduced power + reduced cooling demand can materially cut datacenter running costs.</li>
    <li>Throughput uplift: optical multiplexing (wavelength/polarization) increases bandwidth without extra routing area.</li>
    <li>Real compute capability: supports full boolean logic gates (AND/OR/NOT/NAND/NOR/XOR/XNOR), enabling general-purpose nodes.</li>
    <li>Scales with (or below) today’s nodes: designed for micro/nano feature sizes, supporting dense integration.</li>
    <li>Packaging simplification: fewer electrical complexity/repeaters/bottlenecks can reduce yield issues and improve manufacturability.</li>
    <li>Product differentiation: new class of high-bandwidth logic/interconnect can open premium tiers and new licensing opportunities.</li>
    <li>Clear ROI story: higher throughput + lower power across AI, HPC, and edge systems → better unit economics.</li>
  </ul>
</article>
</div>
