
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118438                       # Number of seconds simulated
sim_ticks                                118437639320                       # Number of ticks simulated
final_tick                               1171106657385                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  92391                       # Simulator instruction rate (inst/s)
host_op_rate                                   116697                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3327537                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907424                       # Number of bytes of host memory used
host_seconds                                 35593.18                       # Real time elapsed on the host
sim_insts                                  3288483248                       # Number of instructions simulated
sim_ops                                    4153622330                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2425728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1094400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1961472                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5486336                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1719296                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1719296                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18951                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8550                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15324                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 42862                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13432                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13432                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14050                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20481057                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14050                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9240306                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        11888                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16561222                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                46322571                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14050                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14050                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        11888                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              39987                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14516466                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14516466                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14516466                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14050                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20481057                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14050                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9240306                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        11888                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16561222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               60839038                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142182041                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23442290                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18995709                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2032110                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9363061                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8994352                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2505054                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89929                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102183139                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             129019369                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23442290                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11499406                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28188838                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6607542                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3219877                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11926108                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1640589                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    138122222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.140739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.555171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109933384     79.59%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2653799      1.92%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2019490      1.46%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4959145      3.59%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1118284      0.81%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1602163      1.16%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1208274      0.87%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          763872      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13863811     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    138122222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.164875                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.907424                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100987850                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4780887                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27752967                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111803                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4488713                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4047495                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41661                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155671933                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77535                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4488713                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101844178                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1331851                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1994383                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26998981                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1464114                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     154063586                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        22079                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        271050                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       601110                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       160692                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216424013                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    717562084                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    717562084                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45728503                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37460                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20924                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4976973                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14884146                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7251405                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122370                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1616004                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151318588                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37439                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140499553                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       191233                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27709898                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     60114459                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4371                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    138122222                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.017212                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.564764                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79288991     57.40%     57.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24712354     17.89%     75.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11553050      8.36%     83.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8473667      6.13%     89.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7536231      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2989013      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2961591      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458037      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       149288      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    138122222                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         564795     68.64%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        116180     14.12%     82.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       141892     17.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117927406     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111172      1.50%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13262929      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7181512      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140499553                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.988167                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             822867                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005857                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420135428                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    179066346                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136960878                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141322420                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       344590                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3650178                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1038                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          421                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       225632                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4488713                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         816953                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91689                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151356027                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49582                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14884146                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7251405                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20905                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79863                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          421                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1102895                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1161882                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2264777                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137964706                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12744127                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2534847                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19923996                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19594698                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7179869                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.970338                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137140208                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136960878                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82148872                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227630920                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.963278                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360886                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28548264                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2035253                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133633509                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.919002                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.692557                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83265186     62.31%     62.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23566692     17.64%     79.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10382507      7.77%     87.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5442740      4.07%     91.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4337022      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1557915      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1325104      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989522      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2766821      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133633509                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2766821                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282224387                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          307204347                       # The number of ROB writes
system.switch_cpus0.timesIdled                  70826                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4059819                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.421820                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.421820                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.703324                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.703324                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       622085296                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190761514                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145593909                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142182041                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22000654                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18136404                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1955362                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8838259                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8418568                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2303473                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85839                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    107020273                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             120896111                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22000654                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10722041                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25240309                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5806560                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3382974                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12412214                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1619180                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139462003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.064314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.484933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       114221694     81.90%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1299098      0.93%     82.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1849626      1.33%     84.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2433922      1.75%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2735101      1.96%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2037321      1.46%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1176403      0.84%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1724865      1.24%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11983973      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139462003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.154736                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.850291                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105837135                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4961322                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24787235                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        58100                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3818209                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3514497                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     145859831                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1330                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3818209                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       106565112                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1049773                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2592093                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24120106                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1316703                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     144913373                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          573                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        264272                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       545002                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          362                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    202057668                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    677013391                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    677013391                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164972729                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37084909                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38267                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22162                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3959398                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13760996                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7157767                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       118334                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1564683                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         140911880                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38241                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        131781637                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26280                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20426063                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48311565                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6029                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139462003                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.944929                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.505577                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     83737237     60.04%     60.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22421215     16.08%     76.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12408715      8.90%     85.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8033795      5.76%     90.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7388447      5.30%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2947032      2.11%     98.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1770872      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       510093      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       244597      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139462003                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63475     22.55%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         95815     34.04%     56.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       122175     43.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    110642646     83.96%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2016304      1.53%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16104      0.01%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12003851      9.11%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7102732      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     131781637                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.926851                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             281465                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002136                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    403333019                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    161376511                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    129292229                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     132063102                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       325264                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2874298                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          122                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          327                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       179765                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          113                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3818209                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         799231                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       107544                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    140950121                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1276440                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13760996                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7157767                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22135                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81546                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          327                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1143441                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1114137                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2257578                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    130021635                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11840928                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1759999                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18942099                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18209327                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7101171                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.914473                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             129292429                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            129292229                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75727680                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        205806313                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.909343                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367956                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96616808                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118746273                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22210885                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32212                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1987499                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135643794                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.875427                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.683032                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     87516972     64.52%     64.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23140080     17.06%     81.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9086389      6.70%     88.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4673803      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4083430      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1955247      1.44%     96.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1701114      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       798705      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2688054      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135643794                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96616808                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118746273                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17864694                       # Number of memory references committed
system.switch_cpus1.commit.loads             10886696                       # Number of loads committed
system.switch_cpus1.commit.membars              16106                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17030922                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107033781                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2422944                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2688054                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           273912898                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          285732586                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45067                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2720038                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96616808                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118746273                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96616808                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.471608                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.471608                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.679529                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.679529                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       585846698                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      179375772                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      136649115                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32212                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142182041                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22907804                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18875754                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1901653                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8805201                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8532088                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2399721                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85842                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    102835006                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             126402116                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22907804                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10931809                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26834219                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6145182                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5608734                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         11917054                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1548915                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    139492990                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.104188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.546938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       112658771     80.76%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2749851      1.97%     82.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2339880      1.68%     84.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2338579      1.68%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2229858      1.60%     87.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1089110      0.78%     88.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          757311      0.54%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1964757      1.41%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13364873      9.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    139492990                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.161116                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.889016                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       101709117                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6974901                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26489977                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       110349                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4208645                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3682134                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6384                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     152535550                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        50501                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4208645                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       102220197                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4571524                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1256752                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26075697                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1160174                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     151117379                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          455                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        412594                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       608741                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         3206                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    211429358                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    704233305                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    704233305                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166245901                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        45183449                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32110                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16281                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3792599                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15010556                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7801262                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       308702                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1719838                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         147254233                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32109                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        137317293                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       104956                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     24836116                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     56918939                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          449                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    139492990                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.984403                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.583470                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     82932731     59.45%     59.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23377644     16.76%     76.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11752409      8.43%     84.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7706697      5.52%     90.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6824115      4.89%     95.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2674879      1.92%     96.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3023096      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1106043      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        95376      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    139492990                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         966445     74.64%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        157859     12.19%     86.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       170564     13.17%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    113423970     82.60%     82.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1978733      1.44%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15829      0.01%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14146722     10.30%     94.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7752039      5.65%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     137317293                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.965785                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1294868                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009430                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    415527400                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    172123137                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    133269777                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138612161                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       193240                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2936959                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          774                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          691                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       146600                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          592                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4208645                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3877799                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       273199                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    147286343                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1175646                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15010556                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7801262                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16279                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        223226                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        13019                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          691                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1123112                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1076166                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2199278                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    134983960                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13907940                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2333333                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21658712                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19039131                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7750772                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.949374                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             133275501                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            133269777                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80376066                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        218298587                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.937318                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368193                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98812574                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120966149                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     26329169                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31660                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1923247                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    135284345                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.894162                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.711254                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86783369     64.15%     64.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22238881     16.44%     80.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10661565      7.88%     88.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4753928      3.51%     91.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3729833      2.76%     94.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1513485      1.12%     95.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1546909      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1076857      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2979518      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    135284345                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98812574                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120966149                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19728256                       # Number of memory references committed
system.switch_cpus2.commit.loads             12073594                       # Number of loads committed
system.switch_cpus2.commit.membars              15830                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17363837                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108836367                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2384208                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2979518                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           279600145                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          298799630                       # The number of ROB writes
system.switch_cpus2.timesIdled                  51364                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2689051                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98812574                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120966149                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98812574                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.438906                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.438906                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.694972                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.694972                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       609855482                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      183887209                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      143934773                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31660                       # number of misc regfile writes
system.l20.replacements                         18965                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727470                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29205                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.909091                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          246.444895                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.341252                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3659.533800                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6325.680053                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024067                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000815                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.357376                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.617742                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        54074                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  54074                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19890                       # number of Writeback hits
system.l20.Writeback_hits::total                19890                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        54074                       # number of demand (read+write) hits
system.l20.demand_hits::total                   54074                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        54074                       # number of overall hits
system.l20.overall_hits::total                  54074                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18951                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18964                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18951                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18964                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18951                       # number of overall misses
system.l20.overall_misses::total                18964                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3748869                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5293032678                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5296781547                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3748869                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5293032678                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5296781547                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3748869                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5293032678                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5296781547                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73025                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73038                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19890                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19890                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73025                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73038                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73025                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73038                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.259514                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.259646                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.259514                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.259646                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.259514                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.259646                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 288374.538462                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 279300.969764                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 279307.189781                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 288374.538462                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 279300.969764                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 279307.189781                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 288374.538462                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 279300.969764                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 279307.189781                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3546                       # number of writebacks
system.l20.writebacks::total                     3546                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18951                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18964                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18951                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18964                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18951                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18964                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2945016                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4119387651                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4122332667                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2945016                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4119387651                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4122332667                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2945016                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4119387651                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4122332667                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.259514                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.259646                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.259514                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.259646                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.259514                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.259646                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 226539.692308                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 217370.463353                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 217376.748945                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 226539.692308                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 217370.463353                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 217376.748945                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 226539.692308                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 217370.463353                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 217376.748945                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8563                       # number of replacements
system.l21.tagsinuse                     10239.980447                       # Cycle average of tags in use
system.l21.total_refs                          551219                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18803                       # Sample count of references to valid blocks.
system.l21.avg_refs                         29.315482                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          571.434042                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.727766                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3704.296536                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5956.522103                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.055804                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000755                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.361748                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.581692                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        42122                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42122                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           24617                       # number of Writeback hits
system.l21.Writeback_hits::total                24617                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        42122                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42122                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        42122                       # number of overall hits
system.l21.overall_hits::total                  42122                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8546                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8559                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8550                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8563                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8550                       # number of overall misses
system.l21.overall_misses::total                 8563                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3288962                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2349706684                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2352995646                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       836288                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       836288                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3288962                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2350542972                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2353831934                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3288962                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2350542972                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2353831934                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        50668                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              50681                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        24617                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            24617                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        50672                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               50685                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        50672                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              50685                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.168667                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.168880                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.168732                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.168945                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.168732                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.168945                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 252997.076923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 274948.125907                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 274914.785138                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       209072                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       209072                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 252997.076923                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 274917.306667                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 274884.028261                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 252997.076923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 274917.306667                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 274884.028261                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5745                       # number of writebacks
system.l21.writebacks::total                     5745                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8546                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8559                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8550                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8563                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8550                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8563                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2483449                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1820352593                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1822836042                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       587430                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       587430                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2483449                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1820940023                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1823423472                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2483449                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1820940023                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1823423472                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.168667                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.168880                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.168732                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.168945                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.168732                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.168945                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 191034.538462                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 213006.388135                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 212973.015773                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 146857.500000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 146857.500000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 191034.538462                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 212975.441287                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 212942.131496                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 191034.538462                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 212975.441287                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 212942.131496                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15335                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          712136                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27623                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.780545                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           31.481411                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     5.559178                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6127.166995                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6123.792416                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002562                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000452                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.498630                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.498356                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        81020                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  81020                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           18352                       # number of Writeback hits
system.l22.Writeback_hits::total                18352                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        81020                       # number of demand (read+write) hits
system.l22.demand_hits::total                   81020                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        81020                       # number of overall hits
system.l22.overall_hits::total                  81020                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15324                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15335                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15324                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15335                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15324                       # number of overall misses
system.l22.overall_misses::total                15335                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2981427                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   4343134630                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     4346116057                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2981427                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   4343134630                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      4346116057                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2981427                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   4343134630                       # number of overall miss cycles
system.l22.overall_miss_latency::total     4346116057                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           11                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        96344                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              96355                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        18352                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            18352                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           11                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        96344                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               96355                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           11                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        96344                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              96355                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.159055                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.159151                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.159055                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.159151                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.159055                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.159151                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 271038.818182                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 283420.427434                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 283411.545941                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 271038.818182                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 283420.427434                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 283411.545941                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 271038.818182                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 283420.427434                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 283411.545941                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4141                       # number of writebacks
system.l22.writebacks::total                     4141                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15324                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15335                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15324                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15335                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15324                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15335                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2299041                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3394390551                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3396689592                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2299041                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3394390551                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3396689592                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2299041                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3394390551                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3396689592                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.159055                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.159151                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.159055                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.159151                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.159055                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.159151                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 209003.727273                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 221508.127839                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 221499.158265                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 209003.727273                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 221508.127839                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 221499.158265                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 209003.727273                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 221508.127839                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 221499.158265                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996524                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011933709                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040188.929435                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996524                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11926092                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11926092                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11926092                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11926092                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11926092                       # number of overall hits
system.cpu0.icache.overall_hits::total       11926092                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4690943                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4690943                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4690943                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4690943                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4690943                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4690943                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11926108                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11926108                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11926108                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11926108                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11926108                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11926108                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 293183.937500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 293183.937500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 293183.937500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 293183.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 293183.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 293183.937500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3856769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3856769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3856769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3856769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3856769                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3856769                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 296674.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 296674.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73025                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179585447                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73281                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2450.641326                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.504898                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.495102                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900410                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099590                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9595025                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9595025                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20699                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20699                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16587730                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16587730                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16587730                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16587730                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       176696                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       176696                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       176696                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        176696                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       176696                       # number of overall misses
system.cpu0.dcache.overall_misses::total       176696                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23663387503                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23663387503                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23663387503                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23663387503                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23663387503                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23663387503                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9771721                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9771721                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16764426                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16764426                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16764426                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16764426                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018082                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018082                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010540                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010540                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010540                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010540                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 133921.466830                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 133921.466830                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 133921.466830                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 133921.466830                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 133921.466830                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 133921.466830                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19890                       # number of writebacks
system.cpu0.dcache.writebacks::total            19890                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       103671                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       103671                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       103671                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       103671                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       103671                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       103671                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73025                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73025                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73025                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73025                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73025                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73025                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8987181447                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8987181447                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8987181447                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8987181447                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8987181447                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8987181447                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007473                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007473                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004356                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004356                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004356                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004356                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 123069.927381                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 123069.927381                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 123069.927381                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 123069.927381                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 123069.927381                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 123069.927381                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996677                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010566469                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2037432.397177                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996677                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12412193                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12412193                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12412193                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12412193                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12412193                       # number of overall hits
system.cpu1.icache.overall_hits::total       12412193                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4951983                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4951983                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4951983                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4951983                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4951983                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4951983                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12412214                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12412214                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12412214                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12412214                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12412214                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12412214                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 235808.714286                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 235808.714286                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 235808.714286                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 235808.714286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 235808.714286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 235808.714286                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3396862                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3396862                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3396862                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3396862                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3396862                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3396862                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 261297.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 261297.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 261297.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 261297.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 261297.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 261297.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50672                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171473313                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50928                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3366.975200                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.170788                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.829212                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910823                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089177                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8811877                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8811877                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6941751                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6941751                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16977                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16977                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16106                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16106                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15753628                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15753628                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15753628                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15753628                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       146809                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       146809                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3056                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3056                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       149865                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        149865                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       149865                       # number of overall misses
system.cpu1.dcache.overall_misses::total       149865                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18084581498                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18084581498                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    640702509                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    640702509                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18725284007                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18725284007                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18725284007                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18725284007                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8958686                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8958686                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6944807                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6944807                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16977                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16977                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16106                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16106                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15903493                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15903493                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15903493                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15903493                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016387                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016387                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000440                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000440                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009423                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009423                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009423                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009423                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 123184.419879                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 123184.419879                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 209653.962369                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 209653.962369                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 124947.679625                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 124947.679625                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 124947.679625                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 124947.679625                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1649638                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 206204.750000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24617                       # number of writebacks
system.cpu1.dcache.writebacks::total            24617                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        96141                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        96141                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3052                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3052                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        99193                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        99193                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        99193                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        99193                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50668                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50668                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50672                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50672                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50672                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50672                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5178026559                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5178026559                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       869488                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       869488                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5178896047                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5178896047                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5178896047                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5178896047                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005656                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005656                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003186                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003186                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003186                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003186                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 102195.203264                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102195.203264                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       217372                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       217372                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 102204.295212                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102204.295212                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 102204.295212                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102204.295212                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               550.941310                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006831904                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1827281.132486                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    10.941310                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.017534                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.882919                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11917040                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11917040                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11917040                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11917040                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11917040                       # number of overall hits
system.cpu2.icache.overall_hits::total       11917040                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3586571                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3586571                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3586571                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3586571                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3586571                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3586571                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11917054                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11917054                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11917054                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11917054                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11917054                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11917054                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 256183.642857                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 256183.642857                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 256183.642857                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 256183.642857                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 256183.642857                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 256183.642857                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3072727                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3072727                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3072727                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3072727                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3072727                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3072727                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 279338.818182                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 279338.818182                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 279338.818182                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 279338.818182                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 279338.818182                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 279338.818182                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 96344                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               190155828                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 96600                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1968.486832                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.500514                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.499486                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916018                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083982                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10797247                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10797247                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7622794                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7622794                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16132                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16132                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15830                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15830                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18420041                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18420041                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18420041                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18420041                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       404502                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       404502                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          105                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       404607                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        404607                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       404607                       # number of overall misses
system.cpu2.dcache.overall_misses::total       404607                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  43432164403                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  43432164403                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     14598404                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     14598404                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  43446762807                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  43446762807                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  43446762807                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  43446762807                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11201749                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11201749                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7622899                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7622899                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15830                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15830                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18824648                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18824648                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18824648                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18824648                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.036111                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.036111                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000014                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021493                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021493                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021493                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021493                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 107371.939825                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107371.939825                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 139032.419048                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 139032.419048                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 107380.156070                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 107380.156070                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 107380.156070                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 107380.156070                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18352                       # number of writebacks
system.cpu2.dcache.writebacks::total            18352                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       308158                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       308158                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          105                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       308263                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       308263                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       308263                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       308263                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        96344                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        96344                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        96344                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        96344                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        96344                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        96344                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9901042277                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9901042277                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9901042277                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9901042277                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9901042277                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9901042277                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008601                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008601                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005118                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005118                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005118                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005118                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 102767.606462                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 102767.606462                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 102767.606462                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 102767.606462                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 102767.606462                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 102767.606462                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
