# Reading D:/modeltech_10.0c/tcl/vsim/pref.tcl 
# //  ModelSim SE 10.0c Jul 21 2011 
# //
# //  Copyright 1991-2011 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# do sim.do 
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module count_max
# -- Compiling module decode
# -- Compiling module decoder
# -- Compiling module histogram
# -- Compiling module int_cal
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tb_tdc_his
# -- Compiling module tdc_top
# -- Compiling module tof_cal
# 
# Top level modules:
# 	decode
# 	decoder
# 	tb_tdc
# 	tb_tdc_his
# vsim -novopt work.tb_tdc_his 
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tb_tdc_his
# Loading work.tb_tdc_his
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tdc_top
# Loading work.tdc_top
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.sync
# Loading work.sync
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tof_cal
# Loading work.tof_cal
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.int_cal
# Loading work.int_cal
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.spad_module
# Loading work.spad_module
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.histogram
# Loading work.histogram
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.count_max
# Loading work.count_max
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 3
#           Attempting to use alternate WLF file "./wlft26gvan".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft26gvan
# ** Warning: (vsim-3015) tb_tdc_his.v(79): [PCDPC] - Port size (9 or 9) does not match connection size (16) for port 'HIS_Ibatch'. The port definition is at: histogram.v(31).
#         Region: /tb_tdc_his/histogram_dut
# ** Error: (vish-4014) No objects found matching '/tb_tdc_his/TDC_INT'.
# Executing ONERROR command at macro ./sim.do line 40
# ** Error: (vish-4014) No objects found matching '/tb_tdc_his/tdc_top_dut/Ovalid_d'.
# Executing ONERROR command at macro ./sim.do line 64
# ** Error: (vish-4014) No objects found matching '/tb_tdc_his/tdc_top_dut/trans_done'.
# Executing ONERROR command at macro ./sim.do line 68
# ** Error: (vish-4014) No objects found matching '/tb_tdc_his/tdc_top_dut/tri_ign'.
# Executing ONERROR command at macro ./sim.do line 69
# ** Error: (vish-4014) No objects found matching '/tb_tdc_his/tdc_top_dut/TDC_Ovalid_d'.
# Executing ONERROR command at macro ./sim.do line 73
# ** Error: (vish-4014) No objects found matching '/tb_tdc_his/tdc_top_dut/sync_inst0/vout'.
# Executing ONERROR command at macro ./sim.do line 97
# ** Error: (vish-4014) No objects found matching '/tb_tdc_his/tdc_top_dut/tof_cal_inst/TDC_Onum'.
# Executing ONERROR command at macro ./sim.do line 106
# ** Note: $finish    : tb_tdc_his.v(108)
#    Time: 947200 ns  Iteration: 0  Instance: /tb_tdc_his
# 1
# Break in Module tb_tdc_his at tb_tdc_his.v line 108
# Simulation Breakpoint: 1
# Break in Module tb_tdc_his at tb_tdc_his.v line 108
# MACRO ./sim.do PAUSED at line 237
add wave -r /*
add wave -r /*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/zhaohao/Desktop/workspace/MyGitProject-/Work/TDC_2.0/RTL/wave.do
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module count_max
# -- Compiling module decode
# -- Compiling module decoder
# -- Compiling module histogram
# -- Compiling module int_cal
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tb_tdc_his
# -- Compiling module tdc_top
# -- Compiling module tof_cal
# 
# Top level modules:
# 	decode
# 	decoder
# 	tb_tdc
# 	tb_tdc_his
# vsim -novopt work.tb_tdc_his 
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tb_tdc_his
# Loading work.tb_tdc_his
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tdc_top
# Loading work.tdc_top
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.sync
# Loading work.sync
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tof_cal
# Loading work.tof_cal
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.int_cal
# Loading work.int_cal
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.spad_module
# Loading work.spad_module
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.histogram
# Loading work.histogram
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.count_max
# Loading work.count_max
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 3
#           Attempting to use alternate WLF file "./wlft1vqgxe".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1vqgxe
# ** Warning: (vsim-3015) tb_tdc_his.v(79): [PCDPC] - Port size (9 or 9) does not match connection size (16) for port 'HIS_Ibatch'. The port definition is at: histogram.v(31).
#         Region: /tb_tdc_his/histogram_dut
# ** Note: $finish    : tb_tdc_his.v(108)
#    Time: 947200 ns  Iteration: 0  Instance: /tb_tdc_his
# 1
# Break in Module tb_tdc_his at tb_tdc_his.v line 108
# Simulation Breakpoint: 1
# Break in Module tb_tdc_his at tb_tdc_his.v line 108
# MACRO ./sim.do PAUSED at line 259
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module count_max
# -- Compiling module decode
# -- Compiling module decoder
# -- Compiling module histogram
# -- Compiling module int_cal
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tb_tdc_his
# -- Compiling module tdc_top
# ** Error: tdc_top.v(170): near "=": syntax error, unexpected '=', expecting ++ or --
# -- Compiling module tof_cal
# ** Error: D:/modeltech_10.0c/win32/vlog failed.
# Executing ONERROR command at macro ./sim.do line 18
# vsim -novopt work.tb_tdc_his 
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tb_tdc_his
# Loading work.tb_tdc_his
# Loading work.tdc_top
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.sync
# Loading work.sync
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tof_cal
# Loading work.tof_cal
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.int_cal
# Loading work.int_cal
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.spad_module
# Loading work.spad_module
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.histogram
# Loading work.histogram
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.count_max
# Loading work.count_max
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 3
#           Attempting to use alternate WLF file "./wlft300zcg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft300zcg
# ** Warning: (vsim-3015) tb_tdc_his.v(79): [PCDPC] - Port size (9 or 9) does not match connection size (16) for port 'HIS_Ibatch'. The port definition is at: histogram.v(31).
#         Region: /tb_tdc_his/histogram_dut
# ** Note: $finish    : tb_tdc_his.v(108)
#    Time: 947200 ns  Iteration: 0  Instance: /tb_tdc_his
# 1
# Break in Module tb_tdc_his at tb_tdc_his.v line 108
# Simulation Breakpoint: 1
# Break in Module tb_tdc_his at tb_tdc_his.v line 108
# MACRO ./sim.do PAUSED at line 259
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module count_max
# -- Compiling module decode
# -- Compiling module decoder
# -- Compiling module histogram
# -- Compiling module int_cal
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tb_tdc_his
# -- Compiling module tdc_top
# -- Compiling module tof_cal
# 
# Top level modules:
# 	decode
# 	decoder
# 	tb_tdc
# 	tb_tdc_his
# vsim -novopt work.tb_tdc_his 
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tb_tdc_his
# Loading work.tb_tdc_his
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tdc_top
# Loading work.tdc_top
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.sync
# Loading work.sync
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tof_cal
# Loading work.tof_cal
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.int_cal
# Loading work.int_cal
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.spad_module
# Loading work.spad_module
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.histogram
# Loading work.histogram
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.count_max
# Loading work.count_max
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 3
#           Attempting to use alternate WLF file "./wlft1tz449".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1tz449
# ** Warning: (vsim-3015) tb_tdc_his.v(79): [PCDPC] - Port size (9 or 9) does not match connection size (16) for port 'HIS_Ibatch'. The port definition is at: histogram.v(31).
#         Region: /tb_tdc_his/histogram_dut
# ** Note: $finish    : tb_tdc_his.v(108)
#    Time: 947200 ns  Iteration: 0  Instance: /tb_tdc_his
# 1
# Break in Module tb_tdc_his at tb_tdc_his.v line 108
# Simulation Breakpoint: 1
# Break in Module tb_tdc_his at tb_tdc_his.v line 108
# MACRO ./sim.do PAUSED at line 259
restart
# ** Warning: (vsim-3015) tb_tdc_his.v(79): [PCDPC] - Port size (9 or 9) does not match connection size (16) for port 'HIS_Ibatch'. The port definition is at: histogram.v(31).
#         Region: /tb_tdc_his/histogram_dut
run -all
# ** Note: $finish    : tb_tdc_his.v(108)
#    Time: 947200 ns  Iteration: 0  Instance: /tb_tdc_his
# 1
# Break in Module tb_tdc_his at tb_tdc_his.v line 108
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module count_max
# -- Compiling module decode
# -- Compiling module decoder
# -- Compiling module histogram
# -- Compiling module int_cal
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tb_tdc_his
# -- Compiling module tdc_top
# ** Error: tdc_top.v(180): Undefined variable: com_mid.
# -- Compiling module tof_cal
# ** Error: D:/modeltech_10.0c/win32/vlog failed.
# Executing ONERROR command at macro ./sim.do line 18
# vsim -novopt work.tb_tdc_his 
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tb_tdc_his
# Loading work.tb_tdc_his
# Loading work.tdc_top
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.sync
# Loading work.sync
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tof_cal
# Loading work.tof_cal
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.int_cal
# Loading work.int_cal
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.spad_module
# Loading work.spad_module
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.histogram
# Loading work.histogram
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.count_max
# Loading work.count_max
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 3
#           Attempting to use alternate WLF file "./wlft4r8rry".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4r8rry
# ** Warning: (vsim-3015) tb_tdc_his.v(79): [PCDPC] - Port size (9 or 9) does not match connection size (16) for port 'HIS_Ibatch'. The port definition is at: histogram.v(31).
#         Region: /tb_tdc_his/histogram_dut
# ** Note: $finish    : tb_tdc_his.v(108)
#    Time: 947200 ns  Iteration: 0  Instance: /tb_tdc_his
# 1
# Break in Module tb_tdc_his at tb_tdc_his.v line 108
# Simulation Breakpoint: 1
# Break in Module tb_tdc_his at tb_tdc_his.v line 108
# MACRO ./sim.do PAUSED at line 259
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/zhaohao/Desktop/workspace/MyGitProject-/Work/TDC_2.0/RTL/wave.do
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module count_max
# -- Compiling module decode
# -- Compiling module decoder
# -- Compiling module histogram
# -- Compiling module int_cal
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tb_tdc_his
# -- Compiling module tdc_top
# -- Compiling module tof_cal
# 
# Top level modules:
# 	decode
# 	decoder
# 	tb_tdc
# 	tb_tdc_his
# vsim -novopt work.tb_tdc_his 
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tb_tdc_his
# Loading work.tb_tdc_his
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tdc_top
# Loading work.tdc_top
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.sync
# Loading work.sync
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tof_cal
# Loading work.tof_cal
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.int_cal
# Loading work.int_cal
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.spad_module
# Loading work.spad_module
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.histogram
# Loading work.histogram
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.count_max
# Loading work.count_max
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 3
#           Attempting to use alternate WLF file "./wlft3ejxa9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3ejxa9
# ** Warning: (vsim-3015) tb_tdc_his.v(79): [PCDPC] - Port size (9 or 9) does not match connection size (16) for port 'HIS_Ibatch'. The port definition is at: histogram.v(31).
#         Region: /tb_tdc_his/histogram_dut
# ** Note: $finish    : tb_tdc_his.v(108)
#    Time: 947200 ns  Iteration: 0  Instance: /tb_tdc_his
# 1
# Break in Module tb_tdc_his at tb_tdc_his.v line 108
# Simulation Breakpoint: 1
# Break in Module tb_tdc_his at tb_tdc_his.v line 108
# MACRO ./sim.do PAUSED at line 259
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module count_max
# -- Compiling module decode
# -- Compiling module decoder
# -- Compiling module histogram
# -- Compiling module int_cal
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tb_tdc_his
# -- Compiling module tdc_top
# ** Error: tdc_top.v(220): LHS in procedural continuous assignment may not be a net: cnt_en.
# ** Error: tdc_top.v(221): near "always": syntax error, unexpected always
# -- Compiling module tof_cal
# ** Error: D:/modeltech_10.0c/win32/vlog failed.
# Executing ONERROR command at macro ./sim.do line 18
# vsim -novopt work.tb_tdc_his 
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tb_tdc_his
# Loading work.tb_tdc_his
# Loading work.tdc_top
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.sync
# Loading work.sync
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tof_cal
# Loading work.tof_cal
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.int_cal
# Loading work.int_cal
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.spad_module
# Loading work.spad_module
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.histogram
# Loading work.histogram
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.count_max
# Loading work.count_max
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 3
#           Attempting to use alternate WLF file "./wlftkveizi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkveizi
# ** Warning: (vsim-3015) tb_tdc_his.v(79): [PCDPC] - Port size (9 or 9) does not match connection size (16) for port 'HIS_Ibatch'. The port definition is at: histogram.v(31).
#         Region: /tb_tdc_his/histogram_dut
# ** Note: $finish    : tb_tdc_his.v(108)
#    Time: 947200 ns  Iteration: 0  Instance: /tb_tdc_his
# 1
# Break in Module tb_tdc_his at tb_tdc_his.v line 108
# Simulation Breakpoint: 1
# Break in Module tb_tdc_his at tb_tdc_his.v line 108
# MACRO ./sim.do PAUSED at line 259
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module count_max
# -- Compiling module decode
# -- Compiling module decoder
# -- Compiling module histogram
# -- Compiling module int_cal
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tb_tdc_his
# -- Compiling module tdc_top
# ** Error: tdc_top.v(220): LHS in procedural continuous assignment may not be a net: cnt_en.
# ** Error: tdc_top.v(222): near "always": syntax error, unexpected always
# -- Compiling module tof_cal
# ** Error: D:/modeltech_10.0c/win32/vlog failed.
# Executing ONERROR command at macro ./sim.do line 18
# vsim -novopt work.tb_tdc_his 
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tb_tdc_his
# Loading work.tb_tdc_his
# Loading work.tdc_top
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.sync
# Loading work.sync
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tof_cal
# Loading work.tof_cal
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.int_cal
# Loading work.int_cal
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.spad_module
# Loading work.spad_module
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.histogram
# Loading work.histogram
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.count_max
# Loading work.count_max
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 3
#           Attempting to use alternate WLF file "./wlft49256d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft49256d
# ** Warning: (vsim-3015) tb_tdc_his.v(79): [PCDPC] - Port size (9 or 9) does not match connection size (16) for port 'HIS_Ibatch'. The port definition is at: histogram.v(31).
#         Region: /tb_tdc_his/histogram_dut
# ** Note: $finish    : tb_tdc_his.v(108)
#    Time: 947200 ns  Iteration: 0  Instance: /tb_tdc_his
# 1
# Break in Module tb_tdc_his at tb_tdc_his.v line 108
# Simulation Breakpoint: 1
# Break in Module tb_tdc_his at tb_tdc_his.v line 108
# MACRO ./sim.do PAUSED at line 259
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module count_max
# -- Compiling module decode
# -- Compiling module decoder
# -- Compiling module histogram
# -- Compiling module int_cal
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tb_tdc_his
# -- Compiling module tdc_top
# ** Error: tdc_top.v(218): LHS in procedural continuous assignment may not be a net: cnt_en.
# ** Error: tdc_top.v(222): near "always": syntax error, unexpected always
# -- Compiling module tof_cal
# ** Error: D:/modeltech_10.0c/win32/vlog failed.
# Executing ONERROR command at macro ./sim.do line 18
# vsim -novopt work.tb_tdc_his 
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tb_tdc_his
# Loading work.tb_tdc_his
# Loading work.tdc_top
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.sync
# Loading work.sync
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tof_cal
# Loading work.tof_cal
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.int_cal
# Loading work.int_cal
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.spad_module
# Loading work.spad_module
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.histogram
# Loading work.histogram
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.count_max
# Loading work.count_max
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 3
#           Attempting to use alternate WLF file "./wlftz7i5hv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz7i5hv
# ** Warning: (vsim-3015) tb_tdc_his.v(79): [PCDPC] - Port size (9 or 9) does not match connection size (16) for port 'HIS_Ibatch'. The port definition is at: histogram.v(31).
#         Region: /tb_tdc_his/histogram_dut
# ** Note: $finish    : tb_tdc_his.v(108)
#    Time: 947200 ns  Iteration: 0  Instance: /tb_tdc_his
# 1
# Break in Module tb_tdc_his at tb_tdc_his.v line 108
# Simulation Breakpoint: 1
# Break in Module tb_tdc_his at tb_tdc_his.v line 108
# MACRO ./sim.do PAUSED at line 259
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module count_max
# -- Compiling module decode
# -- Compiling module decoder
# -- Compiling module histogram
# -- Compiling module int_cal
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tb_tdc_his
# -- Compiling module tdc_top
# ** Error: tdc_top.v(222): near "always": syntax error, unexpected always
# -- Compiling module tof_cal
# ** Error: D:/modeltech_10.0c/win32/vlog failed.
# Executing ONERROR command at macro ./sim.do line 18
# vsim -novopt work.tb_tdc_his 
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tb_tdc_his
# Loading work.tb_tdc_his
# Loading work.tdc_top
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.sync
# Loading work.sync
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tof_cal
# Loading work.tof_cal
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.int_cal
# Loading work.int_cal
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.spad_module
# Loading work.spad_module
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.histogram
# Loading work.histogram
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.count_max
# Loading work.count_max
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 3
#           Attempting to use alternate WLF file "./wlfttss1wh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttss1wh
# ** Warning: (vsim-3015) tb_tdc_his.v(79): [PCDPC] - Port size (9 or 9) does not match connection size (16) for port 'HIS_Ibatch'. The port definition is at: histogram.v(31).
#         Region: /tb_tdc_his/histogram_dut
# ** Note: $finish    : tb_tdc_his.v(108)
#    Time: 947200 ns  Iteration: 0  Instance: /tb_tdc_his
# 1
# Break in Module tb_tdc_his at tb_tdc_his.v line 108
# Simulation Breakpoint: 1
# Break in Module tb_tdc_his at tb_tdc_his.v line 108
# MACRO ./sim.do PAUSED at line 259
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module count_max
# -- Compiling module decode
# -- Compiling module decoder
# -- Compiling module histogram
# -- Compiling module int_cal
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tb_tdc_his
# -- Compiling module tdc_top
# ** Error: tdc_top.v(218): LHS in procedural continuous assignment may not be a net: cnt_en.
# ** Error: tdc_top.v(219): near "always": syntax error, unexpected always
# -- Compiling module tof_cal
# ** Error: D:/modeltech_10.0c/win32/vlog failed.
# Executing ONERROR command at macro ./sim.do line 18
# vsim -novopt work.tb_tdc_his 
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tb_tdc_his
# Loading work.tb_tdc_his
# Loading work.tdc_top
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.sync
# Loading work.sync
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tof_cal
# Loading work.tof_cal
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.int_cal
# Loading work.int_cal
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.spad_module
# Loading work.spad_module
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.histogram
# Loading work.histogram
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.count_max
# Loading work.count_max
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 3
#           Attempting to use alternate WLF file "./wlftr5qw0e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr5qw0e
# ** Warning: (vsim-3015) tb_tdc_his.v(79): [PCDPC] - Port size (9 or 9) does not match connection size (16) for port 'HIS_Ibatch'. The port definition is at: histogram.v(31).
#         Region: /tb_tdc_his/histogram_dut
# ** Note: $finish    : tb_tdc_his.v(108)
#    Time: 947200 ns  Iteration: 0  Instance: /tb_tdc_his
# 1
# Break in Module tb_tdc_his at tb_tdc_his.v line 108
# Simulation Breakpoint: 1
# Break in Module tb_tdc_his at tb_tdc_his.v line 108
# MACRO ./sim.do PAUSED at line 259
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module count_max
# -- Compiling module decode
# -- Compiling module decoder
# -- Compiling module histogram
# -- Compiling module int_cal
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tb_tdc_his
# -- Compiling module tdc_top
# -- Compiling module tof_cal
# 
# Top level modules:
# 	decode
# 	decoder
# 	tb_tdc
# 	tb_tdc_his
# vsim -novopt work.tb_tdc_his 
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tb_tdc_his
# Loading work.tb_tdc_his
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tdc_top
# Loading work.tdc_top
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.sync
# Loading work.sync
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.tof_cal
# Loading work.tof_cal
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.int_cal
# Loading work.int_cal
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.spad_module
# Loading work.spad_module
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.histogram
# Loading work.histogram
# Refreshing C:\Users\zhaohao\Desktop\workspace\MyGitProject-\Work\TDC_2.0\RTL\work.count_max
# Loading work.count_max
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 3
#           Attempting to use alternate WLF file "./wlft9w34ar".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9w34ar
# ** Warning: (vsim-3015) tb_tdc_his.v(79): [PCDPC] - Port size (9 or 9) does not match connection size (16) for port 'HIS_Ibatch'. The port definition is at: histogram.v(31).
#         Region: /tb_tdc_his/histogram_dut
