#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000021cab6f9a10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000021cab6fb3e0 .scope module, "testbench" "testbench" 3 3;
 .timescale 0 0;
v0000021cab7899e0_0 .var "clk", 0 0;
v0000021cab78b9c0_0 .net "dataadr", 31 0, v0000021cab77fff0_0;  1 drivers
v0000021cab789a80_0 .net "memwrite", 0 0, L_0000021cab789b20;  1 drivers
v0000021cab78bd80_0 .var "reset", 0 0;
v0000021cab78a980_0 .net "writedata", 31 0, v0000021cab77faf0_0;  1 drivers
S_0000021cab6fb570 .scope module, "dut" "top" 3 8, 4 5 0, S_0000021cab6fb3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0000021cab78bf60_0 .net "ALUOut", 31 0, v0000021cab77fff0_0;  alias, 1 drivers
v0000021cab78b060_0 .net "LoadW", 0 0, L_0000021cab789bc0;  1 drivers
v0000021cab789f80_0 .net "MemWrite", 0 0, L_0000021cab789b20;  alias, 1 drivers
v0000021cab78c000_0 .net "ReadData", 31 0, v0000021cab6ed6b0_0;  1 drivers
v0000021cab78a7a0_0 .net "WriteData", 31 0, v0000021cab77faf0_0;  alias, 1 drivers
v0000021cab78bc40_0 .net "clk", 0 0, v0000021cab7899e0_0;  1 drivers
v0000021cab78c140_0 .net "dhit", 0 0, v0000021cab6ee3d0_0;  1 drivers
v0000021cab78b880_0 .net "ihit", 0 0, v0000021cab77b710_0;  1 drivers
v0000021cab78bce0_0 .net "instr", 31 0, v0000021cab77c070_0;  1 drivers
v0000021cab78a8e0_0 .net "pc", 31 0, v0000021cab786f90_0;  1 drivers
v0000021cab78b2e0_0 .net "reset", 0 0, v0000021cab78bd80_0;  1 drivers
S_0000021cab7221d0 .scope module, "dcache" "dcache" 4 12, 5 9 0, S_0000021cab6fb570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "wd";
    .port_info 5 /OUTPUT 1 "hit";
    .port_info 6 /OUTPUT 32 "rd";
v0000021cab6ed610_0 .net "a", 31 0, v0000021cab77fff0_0;  alias, 1 drivers
v0000021cab6eef10_0 .net "clk", 0 0, v0000021cab7899e0_0;  alias, 1 drivers
v0000021cab6ef230_0 .net "data", 127 0, v0000021cab6edf70_0;  1 drivers
v0000021cab6ee0b0_0 .var "data0", 127 0;
v0000021cab6ed430_0 .var "data1", 127 0;
v0000021cab6eeab0_0 .var "data2", 127 0;
v0000021cab6ed4d0_0 .var "data3", 127 0;
v0000021cab6eda70 .array "dcache", 0 3, 154 0;
v0000021cab6ee3d0_0 .var "hit", 0 0;
v0000021cab6ef0f0_0 .net "load", 0 0, L_0000021cab789bc0;  alias, 1 drivers
v0000021cab6ed6b0_0 .var "rd", 31 0;
v0000021cab6ca960_0 .var "set", 1 0;
v0000021cab6cab40_0 .var "tag0", 25 0;
v0000021cab6ca280_0 .var "tag1", 25 0;
v0000021cab6ca320_0 .var "tag2", 25 0;
v0000021cab6c9240_0 .var "tag3", 25 0;
v0000021cab6bce40_0 .var "valid0", 0 0;
v0000021cab6bbf40_0 .var "valid1", 0 0;
v0000021cab6bc120_0 .var "valid2", 0 0;
v0000021cab6bc440_0 .var "valid3", 0 0;
v0000021cab77bb70_0 .net "wd", 31 0, v0000021cab77faf0_0;  alias, 1 drivers
v0000021cab77bc10_0 .net "we", 0 0, L_0000021cab789b20;  alias, 1 drivers
v0000021cab6eda70_0 .array/port v0000021cab6eda70, 0;
v0000021cab6eda70_1 .array/port v0000021cab6eda70, 1;
v0000021cab6eda70_2 .array/port v0000021cab6eda70, 2;
v0000021cab6eda70_3 .array/port v0000021cab6eda70, 3;
E_0000021cab70e670/0 .event anyedge, v0000021cab6eda70_0, v0000021cab6eda70_1, v0000021cab6eda70_2, v0000021cab6eda70_3;
E_0000021cab70e670/1 .event anyedge, v0000021cab6eded0_0, v0000021cab6ee790_0, v0000021cab6ef0f0_0, v0000021cab6edf70_0;
E_0000021cab70e670/2 .event anyedge, v0000021cab6ee5b0_0;
E_0000021cab70e670 .event/or E_0000021cab70e670/0, E_0000021cab70e670/1, E_0000021cab70e670/2;
S_0000021cab722360 .scope module, "dmem" "dmem" 5 21, 6 1 0, S_0000021cab7221d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 128 "rd";
v0000021cab6ee6f0 .array "RAM", 0 63, 31 0;
v0000021cab6eded0_0 .net "a", 31 0, v0000021cab77fff0_0;  alias, 1 drivers
v0000021cab6ee970_0 .var "add0", 31 0;
v0000021cab6ef050_0 .var "add1", 31 0;
v0000021cab6ed890_0 .var "add2", 31 0;
v0000021cab6ed9d0_0 .var "add3", 31 0;
v0000021cab6eee70_0 .net "clk", 0 0, v0000021cab7899e0_0;  alias, 1 drivers
v0000021cab6edf70_0 .var "rd", 127 0;
v0000021cab6ee5b0_0 .net "wd", 31 0, v0000021cab77faf0_0;  alias, 1 drivers
v0000021cab6ee790_0 .net "we", 0 0, L_0000021cab789b20;  alias, 1 drivers
E_0000021cab70ec70 .event negedge, v0000021cab6eee70_0;
E_0000021cab70e5b0 .event posedge, v0000021cab6eee70_0;
v0000021cab6ee6f0_0 .array/port v0000021cab6ee6f0, 0;
E_0000021cab70f0b0/0 .event anyedge, v0000021cab6eded0_0, v0000021cab6ee970_0, v0000021cab6ed9d0_0, v0000021cab6ee6f0_0;
v0000021cab6ee6f0_1 .array/port v0000021cab6ee6f0, 1;
v0000021cab6ee6f0_2 .array/port v0000021cab6ee6f0, 2;
v0000021cab6ee6f0_3 .array/port v0000021cab6ee6f0, 3;
v0000021cab6ee6f0_4 .array/port v0000021cab6ee6f0, 4;
E_0000021cab70f0b0/1 .event anyedge, v0000021cab6ee6f0_1, v0000021cab6ee6f0_2, v0000021cab6ee6f0_3, v0000021cab6ee6f0_4;
v0000021cab6ee6f0_5 .array/port v0000021cab6ee6f0, 5;
v0000021cab6ee6f0_6 .array/port v0000021cab6ee6f0, 6;
v0000021cab6ee6f0_7 .array/port v0000021cab6ee6f0, 7;
v0000021cab6ee6f0_8 .array/port v0000021cab6ee6f0, 8;
E_0000021cab70f0b0/2 .event anyedge, v0000021cab6ee6f0_5, v0000021cab6ee6f0_6, v0000021cab6ee6f0_7, v0000021cab6ee6f0_8;
v0000021cab6ee6f0_9 .array/port v0000021cab6ee6f0, 9;
v0000021cab6ee6f0_10 .array/port v0000021cab6ee6f0, 10;
v0000021cab6ee6f0_11 .array/port v0000021cab6ee6f0, 11;
v0000021cab6ee6f0_12 .array/port v0000021cab6ee6f0, 12;
E_0000021cab70f0b0/3 .event anyedge, v0000021cab6ee6f0_9, v0000021cab6ee6f0_10, v0000021cab6ee6f0_11, v0000021cab6ee6f0_12;
v0000021cab6ee6f0_13 .array/port v0000021cab6ee6f0, 13;
v0000021cab6ee6f0_14 .array/port v0000021cab6ee6f0, 14;
v0000021cab6ee6f0_15 .array/port v0000021cab6ee6f0, 15;
v0000021cab6ee6f0_16 .array/port v0000021cab6ee6f0, 16;
E_0000021cab70f0b0/4 .event anyedge, v0000021cab6ee6f0_13, v0000021cab6ee6f0_14, v0000021cab6ee6f0_15, v0000021cab6ee6f0_16;
v0000021cab6ee6f0_17 .array/port v0000021cab6ee6f0, 17;
v0000021cab6ee6f0_18 .array/port v0000021cab6ee6f0, 18;
v0000021cab6ee6f0_19 .array/port v0000021cab6ee6f0, 19;
v0000021cab6ee6f0_20 .array/port v0000021cab6ee6f0, 20;
E_0000021cab70f0b0/5 .event anyedge, v0000021cab6ee6f0_17, v0000021cab6ee6f0_18, v0000021cab6ee6f0_19, v0000021cab6ee6f0_20;
v0000021cab6ee6f0_21 .array/port v0000021cab6ee6f0, 21;
v0000021cab6ee6f0_22 .array/port v0000021cab6ee6f0, 22;
v0000021cab6ee6f0_23 .array/port v0000021cab6ee6f0, 23;
v0000021cab6ee6f0_24 .array/port v0000021cab6ee6f0, 24;
E_0000021cab70f0b0/6 .event anyedge, v0000021cab6ee6f0_21, v0000021cab6ee6f0_22, v0000021cab6ee6f0_23, v0000021cab6ee6f0_24;
v0000021cab6ee6f0_25 .array/port v0000021cab6ee6f0, 25;
v0000021cab6ee6f0_26 .array/port v0000021cab6ee6f0, 26;
v0000021cab6ee6f0_27 .array/port v0000021cab6ee6f0, 27;
v0000021cab6ee6f0_28 .array/port v0000021cab6ee6f0, 28;
E_0000021cab70f0b0/7 .event anyedge, v0000021cab6ee6f0_25, v0000021cab6ee6f0_26, v0000021cab6ee6f0_27, v0000021cab6ee6f0_28;
v0000021cab6ee6f0_29 .array/port v0000021cab6ee6f0, 29;
v0000021cab6ee6f0_30 .array/port v0000021cab6ee6f0, 30;
v0000021cab6ee6f0_31 .array/port v0000021cab6ee6f0, 31;
v0000021cab6ee6f0_32 .array/port v0000021cab6ee6f0, 32;
E_0000021cab70f0b0/8 .event anyedge, v0000021cab6ee6f0_29, v0000021cab6ee6f0_30, v0000021cab6ee6f0_31, v0000021cab6ee6f0_32;
v0000021cab6ee6f0_33 .array/port v0000021cab6ee6f0, 33;
v0000021cab6ee6f0_34 .array/port v0000021cab6ee6f0, 34;
v0000021cab6ee6f0_35 .array/port v0000021cab6ee6f0, 35;
v0000021cab6ee6f0_36 .array/port v0000021cab6ee6f0, 36;
E_0000021cab70f0b0/9 .event anyedge, v0000021cab6ee6f0_33, v0000021cab6ee6f0_34, v0000021cab6ee6f0_35, v0000021cab6ee6f0_36;
v0000021cab6ee6f0_37 .array/port v0000021cab6ee6f0, 37;
v0000021cab6ee6f0_38 .array/port v0000021cab6ee6f0, 38;
v0000021cab6ee6f0_39 .array/port v0000021cab6ee6f0, 39;
v0000021cab6ee6f0_40 .array/port v0000021cab6ee6f0, 40;
E_0000021cab70f0b0/10 .event anyedge, v0000021cab6ee6f0_37, v0000021cab6ee6f0_38, v0000021cab6ee6f0_39, v0000021cab6ee6f0_40;
v0000021cab6ee6f0_41 .array/port v0000021cab6ee6f0, 41;
v0000021cab6ee6f0_42 .array/port v0000021cab6ee6f0, 42;
v0000021cab6ee6f0_43 .array/port v0000021cab6ee6f0, 43;
v0000021cab6ee6f0_44 .array/port v0000021cab6ee6f0, 44;
E_0000021cab70f0b0/11 .event anyedge, v0000021cab6ee6f0_41, v0000021cab6ee6f0_42, v0000021cab6ee6f0_43, v0000021cab6ee6f0_44;
v0000021cab6ee6f0_45 .array/port v0000021cab6ee6f0, 45;
v0000021cab6ee6f0_46 .array/port v0000021cab6ee6f0, 46;
v0000021cab6ee6f0_47 .array/port v0000021cab6ee6f0, 47;
v0000021cab6ee6f0_48 .array/port v0000021cab6ee6f0, 48;
E_0000021cab70f0b0/12 .event anyedge, v0000021cab6ee6f0_45, v0000021cab6ee6f0_46, v0000021cab6ee6f0_47, v0000021cab6ee6f0_48;
v0000021cab6ee6f0_49 .array/port v0000021cab6ee6f0, 49;
v0000021cab6ee6f0_50 .array/port v0000021cab6ee6f0, 50;
v0000021cab6ee6f0_51 .array/port v0000021cab6ee6f0, 51;
v0000021cab6ee6f0_52 .array/port v0000021cab6ee6f0, 52;
E_0000021cab70f0b0/13 .event anyedge, v0000021cab6ee6f0_49, v0000021cab6ee6f0_50, v0000021cab6ee6f0_51, v0000021cab6ee6f0_52;
v0000021cab6ee6f0_53 .array/port v0000021cab6ee6f0, 53;
v0000021cab6ee6f0_54 .array/port v0000021cab6ee6f0, 54;
v0000021cab6ee6f0_55 .array/port v0000021cab6ee6f0, 55;
v0000021cab6ee6f0_56 .array/port v0000021cab6ee6f0, 56;
E_0000021cab70f0b0/14 .event anyedge, v0000021cab6ee6f0_53, v0000021cab6ee6f0_54, v0000021cab6ee6f0_55, v0000021cab6ee6f0_56;
v0000021cab6ee6f0_57 .array/port v0000021cab6ee6f0, 57;
v0000021cab6ee6f0_58 .array/port v0000021cab6ee6f0, 58;
v0000021cab6ee6f0_59 .array/port v0000021cab6ee6f0, 59;
v0000021cab6ee6f0_60 .array/port v0000021cab6ee6f0, 60;
E_0000021cab70f0b0/15 .event anyedge, v0000021cab6ee6f0_57, v0000021cab6ee6f0_58, v0000021cab6ee6f0_59, v0000021cab6ee6f0_60;
v0000021cab6ee6f0_61 .array/port v0000021cab6ee6f0, 61;
v0000021cab6ee6f0_62 .array/port v0000021cab6ee6f0, 62;
v0000021cab6ee6f0_63 .array/port v0000021cab6ee6f0, 63;
E_0000021cab70f0b0/16 .event anyedge, v0000021cab6ee6f0_61, v0000021cab6ee6f0_62, v0000021cab6ee6f0_63, v0000021cab6ed890_0;
E_0000021cab70f0b0/17 .event anyedge, v0000021cab6ef050_0;
E_0000021cab70f0b0 .event/or E_0000021cab70f0b0/0, E_0000021cab70f0b0/1, E_0000021cab70f0b0/2, E_0000021cab70f0b0/3, E_0000021cab70f0b0/4, E_0000021cab70f0b0/5, E_0000021cab70f0b0/6, E_0000021cab70f0b0/7, E_0000021cab70f0b0/8, E_0000021cab70f0b0/9, E_0000021cab70f0b0/10, E_0000021cab70f0b0/11, E_0000021cab70f0b0/12, E_0000021cab70f0b0/13, E_0000021cab70f0b0/14, E_0000021cab70f0b0/15, E_0000021cab70f0b0/16, E_0000021cab70f0b0/17;
S_0000021cab65fe20 .scope module, "icache" "icache" 4 13, 7 9 0, S_0000021cab6fb570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /OUTPUT 1 "hit";
    .port_info 3 /OUTPUT 32 "rd";
v0000021cab77b8f0_0 .net "a", 31 0, v0000021cab786f90_0;  alias, 1 drivers
v0000021cab77bdf0_0 .net "clk", 0 0, v0000021cab7899e0_0;  alias, 1 drivers
v0000021cab77b2b0_0 .var "data0", 127 0;
v0000021cab77af90_0 .var "data1", 127 0;
v0000021cab77bad0_0 .var "data2", 127 0;
v0000021cab77b990_0 .var "data3", 127 0;
v0000021cab77b710_0 .var "hit", 0 0;
v0000021cab77ba30 .array "icache", 0 3, 154 0;
v0000021cab77bd50_0 .net "instr", 127 0, v0000021cab77aef0_0;  1 drivers
v0000021cab77c070_0 .var "rd", 31 0;
v0000021cab77ac70_0 .var "set", 1 0;
v0000021cab77b030_0 .var "tag0", 25 0;
v0000021cab77ad10_0 .var "tag1", 25 0;
v0000021cab77be90_0 .var "tag2", 25 0;
v0000021cab77c750_0 .var "tag3", 25 0;
v0000021cab77bf30_0 .var "valid0", 0 0;
v0000021cab77bfd0_0 .var "valid1", 0 0;
v0000021cab77b350_0 .var "valid2", 0 0;
v0000021cab77ab30_0 .var "valid3", 0 0;
v0000021cab77ba30_0 .array/port v0000021cab77ba30, 0;
v0000021cab77ba30_1 .array/port v0000021cab77ba30, 1;
v0000021cab77ba30_2 .array/port v0000021cab77ba30, 2;
v0000021cab77ba30_3 .array/port v0000021cab77ba30, 3;
E_0000021cab70e6b0/0 .event anyedge, v0000021cab77ba30_0, v0000021cab77ba30_1, v0000021cab77ba30_2, v0000021cab77ba30_3;
E_0000021cab70e6b0/1 .event anyedge, v0000021cab77bcb0_0, v0000021cab77aef0_0;
E_0000021cab70e6b0 .event/or E_0000021cab70e6b0/0, E_0000021cab70e6b0/1;
S_0000021cab65ffb0 .scope module, "imem" "imem" 7 21, 8 1 0, S_0000021cab65fe20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 128 "rd";
v0000021cab77c110 .array "RAM", 0 63, 31 0;
v0000021cab77bcb0_0 .net "a", 31 0, v0000021cab786f90_0;  alias, 1 drivers
v0000021cab77b670_0 .var "add0", 31 0;
v0000021cab77ae50_0 .var "add1", 31 0;
v0000021cab77b530_0 .var "add2", 31 0;
v0000021cab77b5d0_0 .var "add3", 31 0;
v0000021cab77aef0_0 .var "rd", 127 0;
v0000021cab77c110_0 .array/port v0000021cab77c110, 0;
E_0000021cab70efb0/0 .event anyedge, v0000021cab77bcb0_0, v0000021cab77b670_0, v0000021cab77b5d0_0, v0000021cab77c110_0;
v0000021cab77c110_1 .array/port v0000021cab77c110, 1;
v0000021cab77c110_2 .array/port v0000021cab77c110, 2;
v0000021cab77c110_3 .array/port v0000021cab77c110, 3;
v0000021cab77c110_4 .array/port v0000021cab77c110, 4;
E_0000021cab70efb0/1 .event anyedge, v0000021cab77c110_1, v0000021cab77c110_2, v0000021cab77c110_3, v0000021cab77c110_4;
v0000021cab77c110_5 .array/port v0000021cab77c110, 5;
v0000021cab77c110_6 .array/port v0000021cab77c110, 6;
v0000021cab77c110_7 .array/port v0000021cab77c110, 7;
v0000021cab77c110_8 .array/port v0000021cab77c110, 8;
E_0000021cab70efb0/2 .event anyedge, v0000021cab77c110_5, v0000021cab77c110_6, v0000021cab77c110_7, v0000021cab77c110_8;
v0000021cab77c110_9 .array/port v0000021cab77c110, 9;
v0000021cab77c110_10 .array/port v0000021cab77c110, 10;
v0000021cab77c110_11 .array/port v0000021cab77c110, 11;
v0000021cab77c110_12 .array/port v0000021cab77c110, 12;
E_0000021cab70efb0/3 .event anyedge, v0000021cab77c110_9, v0000021cab77c110_10, v0000021cab77c110_11, v0000021cab77c110_12;
v0000021cab77c110_13 .array/port v0000021cab77c110, 13;
v0000021cab77c110_14 .array/port v0000021cab77c110, 14;
v0000021cab77c110_15 .array/port v0000021cab77c110, 15;
v0000021cab77c110_16 .array/port v0000021cab77c110, 16;
E_0000021cab70efb0/4 .event anyedge, v0000021cab77c110_13, v0000021cab77c110_14, v0000021cab77c110_15, v0000021cab77c110_16;
v0000021cab77c110_17 .array/port v0000021cab77c110, 17;
v0000021cab77c110_18 .array/port v0000021cab77c110, 18;
v0000021cab77c110_19 .array/port v0000021cab77c110, 19;
v0000021cab77c110_20 .array/port v0000021cab77c110, 20;
E_0000021cab70efb0/5 .event anyedge, v0000021cab77c110_17, v0000021cab77c110_18, v0000021cab77c110_19, v0000021cab77c110_20;
v0000021cab77c110_21 .array/port v0000021cab77c110, 21;
v0000021cab77c110_22 .array/port v0000021cab77c110, 22;
v0000021cab77c110_23 .array/port v0000021cab77c110, 23;
v0000021cab77c110_24 .array/port v0000021cab77c110, 24;
E_0000021cab70efb0/6 .event anyedge, v0000021cab77c110_21, v0000021cab77c110_22, v0000021cab77c110_23, v0000021cab77c110_24;
v0000021cab77c110_25 .array/port v0000021cab77c110, 25;
v0000021cab77c110_26 .array/port v0000021cab77c110, 26;
v0000021cab77c110_27 .array/port v0000021cab77c110, 27;
v0000021cab77c110_28 .array/port v0000021cab77c110, 28;
E_0000021cab70efb0/7 .event anyedge, v0000021cab77c110_25, v0000021cab77c110_26, v0000021cab77c110_27, v0000021cab77c110_28;
v0000021cab77c110_29 .array/port v0000021cab77c110, 29;
v0000021cab77c110_30 .array/port v0000021cab77c110, 30;
v0000021cab77c110_31 .array/port v0000021cab77c110, 31;
v0000021cab77c110_32 .array/port v0000021cab77c110, 32;
E_0000021cab70efb0/8 .event anyedge, v0000021cab77c110_29, v0000021cab77c110_30, v0000021cab77c110_31, v0000021cab77c110_32;
v0000021cab77c110_33 .array/port v0000021cab77c110, 33;
v0000021cab77c110_34 .array/port v0000021cab77c110, 34;
v0000021cab77c110_35 .array/port v0000021cab77c110, 35;
v0000021cab77c110_36 .array/port v0000021cab77c110, 36;
E_0000021cab70efb0/9 .event anyedge, v0000021cab77c110_33, v0000021cab77c110_34, v0000021cab77c110_35, v0000021cab77c110_36;
v0000021cab77c110_37 .array/port v0000021cab77c110, 37;
v0000021cab77c110_38 .array/port v0000021cab77c110, 38;
v0000021cab77c110_39 .array/port v0000021cab77c110, 39;
v0000021cab77c110_40 .array/port v0000021cab77c110, 40;
E_0000021cab70efb0/10 .event anyedge, v0000021cab77c110_37, v0000021cab77c110_38, v0000021cab77c110_39, v0000021cab77c110_40;
v0000021cab77c110_41 .array/port v0000021cab77c110, 41;
v0000021cab77c110_42 .array/port v0000021cab77c110, 42;
v0000021cab77c110_43 .array/port v0000021cab77c110, 43;
v0000021cab77c110_44 .array/port v0000021cab77c110, 44;
E_0000021cab70efb0/11 .event anyedge, v0000021cab77c110_41, v0000021cab77c110_42, v0000021cab77c110_43, v0000021cab77c110_44;
v0000021cab77c110_45 .array/port v0000021cab77c110, 45;
v0000021cab77c110_46 .array/port v0000021cab77c110, 46;
v0000021cab77c110_47 .array/port v0000021cab77c110, 47;
v0000021cab77c110_48 .array/port v0000021cab77c110, 48;
E_0000021cab70efb0/12 .event anyedge, v0000021cab77c110_45, v0000021cab77c110_46, v0000021cab77c110_47, v0000021cab77c110_48;
v0000021cab77c110_49 .array/port v0000021cab77c110, 49;
v0000021cab77c110_50 .array/port v0000021cab77c110, 50;
v0000021cab77c110_51 .array/port v0000021cab77c110, 51;
v0000021cab77c110_52 .array/port v0000021cab77c110, 52;
E_0000021cab70efb0/13 .event anyedge, v0000021cab77c110_49, v0000021cab77c110_50, v0000021cab77c110_51, v0000021cab77c110_52;
v0000021cab77c110_53 .array/port v0000021cab77c110, 53;
v0000021cab77c110_54 .array/port v0000021cab77c110, 54;
v0000021cab77c110_55 .array/port v0000021cab77c110, 55;
v0000021cab77c110_56 .array/port v0000021cab77c110, 56;
E_0000021cab70efb0/14 .event anyedge, v0000021cab77c110_53, v0000021cab77c110_54, v0000021cab77c110_55, v0000021cab77c110_56;
v0000021cab77c110_57 .array/port v0000021cab77c110, 57;
v0000021cab77c110_58 .array/port v0000021cab77c110, 58;
v0000021cab77c110_59 .array/port v0000021cab77c110, 59;
v0000021cab77c110_60 .array/port v0000021cab77c110, 60;
E_0000021cab70efb0/15 .event anyedge, v0000021cab77c110_57, v0000021cab77c110_58, v0000021cab77c110_59, v0000021cab77c110_60;
v0000021cab77c110_61 .array/port v0000021cab77c110, 61;
v0000021cab77c110_62 .array/port v0000021cab77c110, 62;
v0000021cab77c110_63 .array/port v0000021cab77c110, 63;
E_0000021cab70efb0/16 .event anyedge, v0000021cab77c110_61, v0000021cab77c110_62, v0000021cab77c110_63, v0000021cab77b530_0;
E_0000021cab70efb0/17 .event anyedge, v0000021cab77ae50_0;
E_0000021cab70efb0 .event/or E_0000021cab70efb0/0, E_0000021cab70efb0/1, E_0000021cab70efb0/2, E_0000021cab70efb0/3, E_0000021cab70efb0/4, E_0000021cab70efb0/5, E_0000021cab70efb0/6, E_0000021cab70efb0/7, E_0000021cab70efb0/8, E_0000021cab70efb0/9, E_0000021cab70efb0/10, E_0000021cab70efb0/11, E_0000021cab70efb0/12, E_0000021cab70efb0/13, E_0000021cab70efb0/14, E_0000021cab70efb0/15, E_0000021cab70efb0/16, E_0000021cab70efb0/17;
S_0000021cab660140 .scope module, "riscv" "riscv" 4 11, 9 4 0, S_0000021cab6fb570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /INPUT 32 "ReadData";
    .port_info 6 /OUTPUT 32 "pc";
    .port_info 7 /OUTPUT 1 "LoadW";
    .port_info 8 /OUTPUT 32 "ALUOut";
    .port_info 9 /OUTPUT 32 "WriteData";
    .port_info 10 /OUTPUT 1 "MemWrite";
v0000021cab7879c0_0 .net "ALUControl", 2 0, v0000021cab77c250_0;  1 drivers
v0000021cab787a60_0 .net "ALUOut", 31 0, v0000021cab77fff0_0;  alias, 1 drivers
v0000021cab787b00_0 .net "ALUSrcE", 0 0, L_0000021cab789da0;  1 drivers
v0000021cab78ae80_0 .net "ByteD", 0 0, L_0000021cab78bb00;  1 drivers
v0000021cab78a660_0 .net "ByteW", 0 0, L_0000021cab78a520;  1 drivers
v0000021cab78a2a0_0 .net "LoadD", 0 0, L_0000021cab78b240;  1 drivers
v0000021cab78ba60_0 .net "LoadW", 0 0, L_0000021cab789bc0;  alias, 1 drivers
v0000021cab78a840_0 .net "MemWrite", 0 0, L_0000021cab789b20;  alias, 1 drivers
v0000021cab78aac0_0 .net "MemtoRegW", 0 0, L_0000021cab78b420;  1 drivers
v0000021cab78a340_0 .net "ReadData", 31 0, v0000021cab6ed6b0_0;  alias, 1 drivers
v0000021cab78a200_0 .net "RegWrite", 0 0, L_0000021cab78b380;  1 drivers
v0000021cab78ade0_0 .net "WriteData", 31 0, v0000021cab77faf0_0;  alias, 1 drivers
v0000021cab78b600_0 .net "clk", 0 0, v0000021cab7899e0_0;  alias, 1 drivers
v0000021cab78b6a0_0 .net "dhit", 0 0, v0000021cab6ee3d0_0;  alias, 1 drivers
v0000021cab78ac00_0 .net "instr", 31 0, v0000021cab77c070_0;  alias, 1 drivers
v0000021cab78b740_0 .net "pc", 31 0, v0000021cab786f90_0;  alias, 1 drivers
v0000021cab78b7e0_0 .net "pc_en", 0 0, v0000021cab77b710_0;  alias, 1 drivers
v0000021cab78a700_0 .net "reset", 0 0, v0000021cab78bd80_0;  alias, 1 drivers
L_0000021cab78b4c0 .part v0000021cab77c070_0, 0, 7;
L_0000021cab78b560 .part v0000021cab77c070_0, 12, 3;
L_0000021cab78cf00 .part v0000021cab77c070_0, 25, 7;
S_0000021cab669860 .scope module, "c" "controller" 9 16, 10 4 0, S_0000021cab660140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ihit";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 7 "opcode";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 7 "funct7";
    .port_info 7 /OUTPUT 1 "RegWrite";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "LoadD";
    .port_info 10 /OUTPUT 1 "ByteD";
    .port_info 11 /OUTPUT 1 "ALUSrcE";
    .port_info 12 /OUTPUT 1 "LoadW";
    .port_info 13 /OUTPUT 1 "ByteW";
    .port_info 14 /OUTPUT 1 "MemtoRegW";
    .port_info 15 /OUTPUT 3 "ALUControl";
v0000021cab77d360_0 .net "ALUControl", 2 0, v0000021cab77c250_0;  alias, 1 drivers
v0000021cab77d4a0_0 .net "ALUSrcE", 0 0, L_0000021cab789da0;  alias, 1 drivers
v0000021cab77d540_0 .net "ByteD", 0 0, L_0000021cab78bb00;  alias, 1 drivers
v0000021cab77d5e0_0 .net "ByteW", 0 0, L_0000021cab78a520;  alias, 1 drivers
v0000021cab77c960_0 .net "LoadD", 0 0, L_0000021cab78b240;  alias, 1 drivers
v0000021cab77caa0_0 .net "LoadW", 0 0, L_0000021cab789bc0;  alias, 1 drivers
v0000021cab77fcd0_0 .net "MemWrite", 0 0, L_0000021cab789b20;  alias, 1 drivers
v0000021cab77ff50_0 .net "MemtoRegW", 0 0, L_0000021cab78b420;  alias, 1 drivers
v0000021cab77f730_0 .net "RegWrite", 0 0, L_0000021cab78b380;  alias, 1 drivers
v0000021cab780770_0 .net "aluop", 1 0, L_0000021cab78a5c0;  1 drivers
v0000021cab77fe10_0 .net "clk", 0 0, v0000021cab7899e0_0;  alias, 1 drivers
v0000021cab77f2d0_0 .net "dhit", 0 0, v0000021cab6ee3d0_0;  alias, 1 drivers
v0000021cab77ee70_0 .net "funct3", 2 0, L_0000021cab78b560;  1 drivers
v0000021cab77f230_0 .net "funct7", 6 0, L_0000021cab78cf00;  1 drivers
v0000021cab77f690_0 .net "ihit", 0 0, v0000021cab77b710_0;  alias, 1 drivers
v0000021cab77f4b0_0 .net "opcode", 6 0, L_0000021cab78b4c0;  1 drivers
v0000021cab780590_0 .net "reset", 0 0, v0000021cab78bd80_0;  alias, 1 drivers
S_0000021cab6699f0 .scope module, "aludec" "aludec" 10 15, 11 1 0, S_0000021cab669860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 2 "aluop";
    .port_info 4 /OUTPUT 3 "alucontrolE";
v0000021cab77b7b0_0 .net "alucontrolD", 2 0, v0000021cab77abd0_0;  1 drivers
v0000021cab77b850_0 .net "alucontrolE", 2 0, v0000021cab77c250_0;  alias, 1 drivers
v0000021cab77b210_0 .var "alucontrolF", 2 0;
v0000021cab77c2f0_0 .net "aluop", 1 0, L_0000021cab78a5c0;  alias, 1 drivers
v0000021cab77a950_0 .net "clk", 0 0, v0000021cab7899e0_0;  alias, 1 drivers
v0000021cab77c390_0 .net "funct7", 6 0, L_0000021cab78cf00;  alias, 1 drivers
v0000021cab77b3f0_0 .net "reset", 0 0, v0000021cab78bd80_0;  alias, 1 drivers
E_0000021cab70e6f0 .event anyedge, v0000021cab77b3f0_0, v0000021cab77c2f0_0, v0000021cab77c390_0;
S_0000021cab669b80 .scope module, "cregD" "creg" 11 22, 12 1 0, S_0000021cab6699f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "controls_";
    .port_info 3 /OUTPUT 3 "controls";
P_0000021cab70e370 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000011>;
v0000021cab77c7f0_0 .net "clk", 0 0, v0000021cab7899e0_0;  alias, 1 drivers
v0000021cab77abd0_0 .var "controls", 2 0;
v0000021cab77b0d0_0 .net "controls_", 2 0, v0000021cab77b210_0;  1 drivers
L_0000021cab7919a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021cab77a9f0_0 .net "en", 0 0, L_0000021cab7919a8;  1 drivers
S_0000021cab648cb0 .scope module, "cregE" "creg" 11 23, 12 1 0, S_0000021cab6699f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "controls_";
    .port_info 3 /OUTPUT 3 "controls";
P_0000021cab70e730 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000011>;
v0000021cab77c1b0_0 .net "clk", 0 0, v0000021cab7899e0_0;  alias, 1 drivers
v0000021cab77c250_0 .var "controls", 2 0;
v0000021cab77c4d0_0 .net "controls_", 2 0, v0000021cab77abd0_0;  alias, 1 drivers
L_0000021cab7919f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021cab77b170_0 .net "en", 0 0, L_0000021cab7919f0;  1 drivers
S_0000021cab648e40 .scope module, "maindec" "maindec" 10 13, 13 3 0, S_0000021cab669860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ihit";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 7 "opcode";
    .port_info 5 /INPUT 3 "funct";
    .port_info 6 /OUTPUT 1 "RegWriteW";
    .port_info 7 /OUTPUT 1 "MemWriteM";
    .port_info 8 /OUTPUT 1 "LoadD";
    .port_info 9 /OUTPUT 1 "ByteD";
    .port_info 10 /OUTPUT 1 "ALUSrcE";
    .port_info 11 /OUTPUT 1 "LoadM";
    .port_info 12 /OUTPUT 1 "ByteW";
    .port_info 13 /OUTPUT 1 "MemtoRegW";
    .port_info 14 /OUTPUT 2 "aluop";
v0000021cab77cb40_0 .net "ALUSrcD", 0 0, L_0000021cab78ab60;  1 drivers
v0000021cab77e580_0 .net "ALUSrcE", 0 0, L_0000021cab789da0;  alias, 1 drivers
v0000021cab77ce60_0 .net "ALUSrcF", 0 0, L_0000021cab78aa20;  1 drivers
v0000021cab77e3a0_0 .net "ByteD", 0 0, L_0000021cab78bb00;  alias, 1 drivers
v0000021cab77d7c0_0 .net "ByteE", 0 0, L_0000021cab789d00;  1 drivers
v0000021cab77e440_0 .net "ByteF", 0 0, L_0000021cab78c0a0;  1 drivers
v0000021cab77e620_0 .net "ByteM", 0 0, L_0000021cab78a020;  1 drivers
v0000021cab77cbe0_0 .net "ByteW", 0 0, L_0000021cab78a520;  alias, 1 drivers
v0000021cab77db80_0 .net "LoadD", 0 0, L_0000021cab78b240;  alias, 1 drivers
v0000021cab77d400_0 .net "LoadE", 0 0, L_0000021cab78bba0;  1 drivers
v0000021cab77e6c0_0 .net "LoadF", 0 0, L_0000021cab78b920;  1 drivers
v0000021cab77cc80_0 .net "LoadM", 0 0, L_0000021cab789bc0;  alias, 1 drivers
v0000021cab77dae0_0 .net "MemWriteD", 0 0, L_0000021cab789ee0;  1 drivers
v0000021cab77cf00_0 .net "MemWriteE", 0 0, L_0000021cab78afc0;  1 drivers
v0000021cab77cfa0_0 .net "MemWriteF", 0 0, L_0000021cab789c60;  1 drivers
v0000021cab77d040_0 .net "MemWriteM", 0 0, L_0000021cab789b20;  alias, 1 drivers
v0000021cab77d0e0_0 .net "MemtoRegD", 0 0, L_0000021cab78a0c0;  1 drivers
v0000021cab77ca00_0 .net "MemtoRegE", 0 0, L_0000021cab78a480;  1 drivers
v0000021cab77da40_0 .net "MemtoRegF", 0 0, L_0000021cab78be20;  1 drivers
v0000021cab77dfe0_0 .net "MemtoRegM", 0 0, L_0000021cab78b1a0;  1 drivers
v0000021cab77dcc0_0 .net "MemtoRegW", 0 0, L_0000021cab78b420;  alias, 1 drivers
v0000021cab77d900_0 .net "RegWriteD", 0 0, L_0000021cab78a3e0;  1 drivers
v0000021cab77e080_0 .net "RegWriteE", 0 0, L_0000021cab78af20;  1 drivers
v0000021cab77e120_0 .net "RegWriteF", 0 0, L_0000021cab789e40;  1 drivers
v0000021cab77dd60_0 .net "RegWriteM", 0 0, L_0000021cab78b100;  1 drivers
v0000021cab77d180_0 .net "RegWriteW", 0 0, L_0000021cab78b380;  alias, 1 drivers
v0000021cab77de00_0 .net *"_ivl_9", 7 0, v0000021cab77d860_0;  1 drivers
v0000021cab77e760_0 .net "aluop", 1 0, L_0000021cab78a5c0;  alias, 1 drivers
v0000021cab77e300_0 .net "clk", 0 0, v0000021cab7899e0_0;  alias, 1 drivers
v0000021cab77d860_0 .var "controls", 7 0;
v0000021cab77d220_0 .net "dhit", 0 0, v0000021cab6ee3d0_0;  alias, 1 drivers
v0000021cab77e1c0_0 .net "funct", 2 0, L_0000021cab78b560;  alias, 1 drivers
v0000021cab77dea0_0 .net "ihit", 0 0, v0000021cab77b710_0;  alias, 1 drivers
v0000021cab77e800_0 .net "opcode", 6 0, L_0000021cab78b4c0;  alias, 1 drivers
v0000021cab77e260_0 .net "reset", 0 0, v0000021cab78bd80_0;  alias, 1 drivers
E_0000021cab70f030 .event anyedge, v0000021cab77b3f0_0, v0000021cab77b710_0, v0000021cab77e800_0, v0000021cab77e1c0_0;
L_0000021cab789e40 .part v0000021cab77d860_0, 7, 1;
L_0000021cab789c60 .part v0000021cab77d860_0, 6, 1;
L_0000021cab78b920 .part v0000021cab77d860_0, 5, 1;
L_0000021cab78c0a0 .part v0000021cab77d860_0, 4, 1;
L_0000021cab78aa20 .part v0000021cab77d860_0, 3, 1;
L_0000021cab78be20 .part v0000021cab77d860_0, 2, 1;
L_0000021cab78a5c0 .part v0000021cab77d860_0, 0, 2;
LS_0000021cab78ad40_0_0 .concat [ 1 1 1 1], L_0000021cab78be20, L_0000021cab78aa20, L_0000021cab78c0a0, L_0000021cab78b920;
LS_0000021cab78ad40_0_4 .concat [ 1 1 0 0], L_0000021cab789c60, L_0000021cab789e40;
L_0000021cab78ad40 .concat [ 4 2 0 0], LS_0000021cab78ad40_0_0, LS_0000021cab78ad40_0_4;
L_0000021cab78a3e0 .part v0000021cab77cd20_0, 5, 1;
L_0000021cab789ee0 .part v0000021cab77cd20_0, 4, 1;
L_0000021cab78b240 .part v0000021cab77cd20_0, 3, 1;
L_0000021cab78bb00 .part v0000021cab77cd20_0, 2, 1;
L_0000021cab78ab60 .part v0000021cab77cd20_0, 1, 1;
L_0000021cab78a0c0 .part v0000021cab77cd20_0, 0, 1;
LS_0000021cab78aca0_0_0 .concat [ 1 1 1 1], L_0000021cab78a0c0, L_0000021cab78ab60, L_0000021cab78bb00, L_0000021cab78b240;
LS_0000021cab78aca0_0_4 .concat [ 1 1 0 0], L_0000021cab789ee0, L_0000021cab78a3e0;
L_0000021cab78aca0 .concat [ 4 2 0 0], LS_0000021cab78aca0_0_0, LS_0000021cab78aca0_0_4;
L_0000021cab78af20 .part v0000021cab77c610_0, 5, 1;
L_0000021cab78afc0 .part v0000021cab77c610_0, 4, 1;
L_0000021cab78bba0 .part v0000021cab77c610_0, 3, 1;
L_0000021cab789d00 .part v0000021cab77c610_0, 2, 1;
L_0000021cab789da0 .part v0000021cab77c610_0, 1, 1;
L_0000021cab78a480 .part v0000021cab77c610_0, 0, 1;
LS_0000021cab78bec0_0_0 .concat [ 1 1 1 1], L_0000021cab78a480, L_0000021cab789d00, L_0000021cab78bba0, L_0000021cab78afc0;
LS_0000021cab78bec0_0_4 .concat [ 1 0 0 0], L_0000021cab78af20;
L_0000021cab78bec0 .concat [ 4 1 0 0], LS_0000021cab78bec0_0_0, LS_0000021cab78bec0_0_4;
L_0000021cab78b100 .part v0000021cab77adb0_0, 4, 1;
L_0000021cab789b20 .part v0000021cab77adb0_0, 3, 1;
L_0000021cab789bc0 .part v0000021cab77adb0_0, 2, 1;
L_0000021cab78a020 .part v0000021cab77adb0_0, 1, 1;
L_0000021cab78b1a0 .part v0000021cab77adb0_0, 0, 1;
L_0000021cab78a160 .concat [ 1 1 1 0], L_0000021cab78b1a0, L_0000021cab78a020, L_0000021cab78b100;
L_0000021cab78b380 .part v0000021cab77d2c0_0, 2, 1;
L_0000021cab78a520 .part v0000021cab77d2c0_0, 1, 1;
L_0000021cab78b420 .part v0000021cab77d2c0_0, 0, 1;
S_0000021cab648fd0 .scope module, "cregD" "creg" 13 43, 12 1 0, S_0000021cab648e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 6 "controls_";
    .port_info 3 /OUTPUT 6 "controls";
P_0000021cab70e1f0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000110>;
v0000021cab77aa90_0 .net "clk", 0 0, v0000021cab7899e0_0;  alias, 1 drivers
v0000021cab77c610_0 .var "controls", 5 0;
v0000021cab77c430_0 .net "controls_", 5 0, L_0000021cab78aca0;  1 drivers
v0000021cab77c570_0 .net "en", 0 0, v0000021cab6ee3d0_0;  alias, 1 drivers
S_0000021cab5d2ad0 .scope module, "cregE" "creg" 13 44, 12 1 0, S_0000021cab648e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "controls_";
    .port_info 3 /OUTPUT 5 "controls";
P_0000021cab70e170 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000101>;
v0000021cab77c6b0_0 .net "clk", 0 0, v0000021cab7899e0_0;  alias, 1 drivers
v0000021cab77adb0_0 .var "controls", 4 0;
v0000021cab77b490_0 .net "controls_", 4 0, L_0000021cab78bec0;  1 drivers
v0000021cab77cdc0_0 .net "en", 0 0, v0000021cab6ee3d0_0;  alias, 1 drivers
S_0000021cab5d2c60 .scope module, "cregF" "creg" 13 42, 12 1 0, S_0000021cab648e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 6 "controls_";
    .port_info 3 /OUTPUT 6 "controls";
P_0000021cab70ebf0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000110>;
v0000021cab77d9a0_0 .net "clk", 0 0, v0000021cab7899e0_0;  alias, 1 drivers
v0000021cab77cd20_0 .var "controls", 5 0;
v0000021cab77dc20_0 .net "controls_", 5 0, L_0000021cab78ad40;  1 drivers
v0000021cab77d680_0 .net "en", 0 0, v0000021cab6ee3d0_0;  alias, 1 drivers
S_0000021cab5d2df0 .scope module, "cregM" "creg" 13 45, 12 1 0, S_0000021cab648e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "controls_";
    .port_info 3 /OUTPUT 3 "controls";
P_0000021cab70e770 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000011>;
v0000021cab77e4e0_0 .net "clk", 0 0, v0000021cab7899e0_0;  alias, 1 drivers
v0000021cab77d2c0_0 .var "controls", 2 0;
v0000021cab77d720_0 .net "controls_", 2 0, L_0000021cab78a160;  1 drivers
v0000021cab77df40_0 .net "en", 0 0, v0000021cab6ee3d0_0;  alias, 1 drivers
S_0000021cab781470 .scope module, "dp" "datapath" 9 18, 14 18 0, S_0000021cab660140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 32 "ri";
    .port_info 5 /INPUT 1 "RegWriteW";
    .port_info 6 /INPUT 1 "LoadD";
    .port_info 7 /INPUT 3 "AluControlE";
    .port_info 8 /INPUT 32 "ReadData";
    .port_info 9 /INPUT 1 "ByteD";
    .port_info 10 /INPUT 1 "ALUSrcE";
    .port_info 11 /INPUT 1 "ByteW";
    .port_info 12 /INPUT 1 "MemtoRegW";
    .port_info 13 /OUTPUT 32 "pcf";
    .port_info 14 /OUTPUT 32 "ALUOutM";
    .port_info 15 /OUTPUT 32 "WriteDataM";
L_0000021cab7216e0 .functor AND 1, v0000021cab77b710_0, v0000021cab6ee3d0_0, C4<1>, C4<1>;
v0000021cab7897c0_0 .net "ALUOutM", 31 0, v0000021cab77fff0_0;  alias, 1 drivers
v0000021cab789180_0 .net "ALUOutW", 31 0, v0000021cab785a50_0;  1 drivers
v0000021cab789860_0 .net "ALUSrcE", 0 0, L_0000021cab789da0;  alias, 1 drivers
v0000021cab788aa0_0 .net "AluControlE", 2 0, v0000021cab77c250_0;  alias, 1 drivers
v0000021cab788320_0 .net "ByteD", 0 0, L_0000021cab78bb00;  alias, 1 drivers
v0000021cab788780_0 .net "ByteResultW", 7 0, L_0000021cab7ee4b0;  1 drivers
v0000021cab7886e0_0 .net "ByteStoreExt", 31 0, L_0000021cab78c960;  1 drivers
v0000021cab7880a0_0 .net "ByteW", 0 0, L_0000021cab78a520;  alias, 1 drivers
v0000021cab788fa0_0 .net "ExtByteResultW", 31 0, L_0000021cab7ef770;  1 drivers
v0000021cab7883c0_0 .net "Imm", 11 0, L_0000021cab78d540;  1 drivers
v0000021cab787ba0_0 .net "LoadD", 0 0, L_0000021cab78b240;  alias, 1 drivers
v0000021cab788000_0 .net "MemtoRegW", 0 0, L_0000021cab78b420;  alias, 1 drivers
v0000021cab787ec0_0 .net "ReadData", 31 0, v0000021cab6ed6b0_0;  alias, 1 drivers
v0000021cab787f60_0 .net "ReadDataW", 31 0, v0000021cab787530_0;  1 drivers
v0000021cab788960_0 .net "RegWriteW", 0 0, L_0000021cab78b380;  alias, 1 drivers
v0000021cab789400_0 .net "ResultW", 31 0, L_0000021cab7ef4f0;  1 drivers
v0000021cab788820_0 .net "SignImmD", 31 0, L_0000021cab78ce60;  1 drivers
v0000021cab788140_0 .net "SignImmE", 31 0, v0000021cab780130_0;  1 drivers
v0000021cab787c40_0 .net "SrcAE", 31 0, v0000021cab77ec90_0;  1 drivers
v0000021cab788dc0_0 .net "SrcBE", 31 0, L_0000021cab78caa0;  1 drivers
v0000021cab7890e0_0 .net "StoreDataD", 31 0, L_0000021cab78c320;  1 drivers
v0000021cab787ce0_0 .net "WriteDataE", 31 0, v0000021cab77e970_0;  1 drivers
v0000021cab7881e0_0 .net "WriteDataM", 31 0, v0000021cab77faf0_0;  alias, 1 drivers
v0000021cab788280_0 .net "WriteDataRFW", 31 0, L_0000021cab7ee870;  1 drivers
v0000021cab788460_0 .net "WriteRegE", 4 0, v0000021cab77f0f0_0;  1 drivers
v0000021cab788500_0 .net "WriteRegM", 4 0, v0000021cab77fb90_0;  1 drivers
v0000021cab7885a0_0 .net "WriteRegW", 4 0, v0000021cab787030_0;  1 drivers
v0000021cab788640_0 .net *"_ivl_11", 4 0, L_0000021cab78c780;  1 drivers
v0000021cab7894a0_0 .net *"_ivl_9", 6 0, L_0000021cab78cdc0;  1 drivers
v0000021cab789040_0 .net "aluresult", 31 0, v0000021cab77fa50_0;  1 drivers
v0000021cab7895e0_0 .net "clk", 0 0, v0000021cab7899e0_0;  alias, 1 drivers
v0000021cab788e60_0 .net "dhit", 0 0, v0000021cab6ee3d0_0;  alias, 1 drivers
v0000021cab789220_0 .net "instr", 31 0, v0000021cab782c50_0;  1 drivers
v0000021cab788f00_0 .net "pc_", 31 0, v0000021cab785cd0_0;  1 drivers
v0000021cab789540_0 .net "pc_en", 0 0, v0000021cab77b710_0;  alias, 1 drivers
v0000021cab7888c0_0 .net "pcf", 31 0, v0000021cab786f90_0;  alias, 1 drivers
v0000021cab788a00_0 .net "ra1", 4 0, L_0000021cab78d220;  1 drivers
v0000021cab788be0_0 .net "ra2", 4 0, L_0000021cab78d040;  1 drivers
v0000021cab788d20_0 .net "rd1", 31 0, L_0000021cab78c6e0;  1 drivers
v0000021cab789680_0 .net "rd2", 31 0, L_0000021cab78d360;  1 drivers
v0000021cab7892c0_0 .net "rd2E", 31 0, v0000021cab77fc30_0;  1 drivers
v0000021cab789360_0 .net "reset", 0 0, v0000021cab78bd80_0;  alias, 1 drivers
v0000021cab789720_0 .net "ri", 31 0, v0000021cab77c070_0;  alias, 1 drivers
L_0000021cab78d220 .part v0000021cab782c50_0, 15, 5;
L_0000021cab78d040 .part v0000021cab782c50_0, 20, 5;
L_0000021cab78d4a0 .part L_0000021cab78d360, 0, 8;
L_0000021cab78cdc0 .part v0000021cab782c50_0, 25, 7;
L_0000021cab78c780 .part v0000021cab782c50_0, 7, 5;
L_0000021cab78c1e0 .concat [ 5 7 0 0], L_0000021cab78c780, L_0000021cab78cdc0;
L_0000021cab78cc80 .part v0000021cab782c50_0, 20, 12;
L_0000021cab78c3c0 .part v0000021cab782c50_0, 7, 5;
L_0000021cab7ee5f0 .part v0000021cab785a50_0, 0, 2;
L_0000021cab7ef8b0 .part v0000021cab787530_0, 24, 8;
L_0000021cab7ee690 .part v0000021cab787530_0, 16, 8;
L_0000021cab7ee730 .part v0000021cab787530_0, 8, 8;
L_0000021cab7ef090 .part v0000021cab787530_0, 0, 8;
S_0000021cab780e30 .scope module, "alu" "alu" 14 62, 15 6 0, S_0000021cab781470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "F";
    .port_info 3 /OUTPUT 32 "Y";
L_0000021cab7213d0 .functor NOT 32, L_0000021cab78caa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021cab780810_0 .net "A", 31 0, v0000021cab77ec90_0;  alias, 1 drivers
v0000021cab77f370_0 .net "B", 31 0, L_0000021cab78caa0;  alias, 1 drivers
v0000021cab77efb0_0 .net "Bout", 31 0, L_0000021cab78c460;  1 drivers
v0000021cab77fd70_0 .net "F", 2 0, v0000021cab77c250_0;  alias, 1 drivers
v0000021cab77eb50_0 .net "M", 0 0, L_0000021cab7ef810;  1 drivers
v0000021cab77f870_0 .net "S", 31 0, L_0000021cab7eef50;  1 drivers
v0000021cab77fa50_0 .var "Y", 31 0;
v0000021cab780450_0 .net *"_ivl_1", 0 0, L_0000021cab78cfa0;  1 drivers
v0000021cab77edd0_0 .net *"_ivl_10", 31 0, L_0000021cab7ee550;  1 drivers
L_0000021cab791de0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021cab77feb0_0 .net *"_ivl_13", 30 0, L_0000021cab791de0;  1 drivers
v0000021cab77f410_0 .net *"_ivl_17", 31 0, L_0000021cab7ee410;  1 drivers
v0000021cab77f7d0_0 .net *"_ivl_2", 31 0, L_0000021cab7213d0;  1 drivers
v0000021cab77f910_0 .net *"_ivl_6", 31 0, L_0000021cab78c500;  1 drivers
v0000021cab77f550_0 .net *"_ivl_9", 0 0, L_0000021cab78cb40;  1 drivers
E_0000021cab70ed70/0 .event anyedge, v0000021cab77c250_0, v0000021cab780810_0, v0000021cab77efb0_0, v0000021cab77f870_0;
E_0000021cab70ed70/1 .event anyedge, v0000021cab77f370_0;
E_0000021cab70ed70 .event/or E_0000021cab70ed70/0, E_0000021cab70ed70/1;
L_0000021cab78cfa0 .part v0000021cab77c250_0, 2, 1;
L_0000021cab78c460 .functor MUXZ 32, L_0000021cab78caa0, L_0000021cab7213d0, L_0000021cab78cfa0, C4<>;
L_0000021cab78c500 .arith/sum 32, v0000021cab77ec90_0, L_0000021cab78c460;
L_0000021cab78cb40 .part v0000021cab77c250_0, 2, 1;
L_0000021cab7ee550 .concat [ 1 31 0 0], L_0000021cab78cb40, L_0000021cab791de0;
L_0000021cab7eef50 .arith/sum 32, L_0000021cab78c500, L_0000021cab7ee550;
L_0000021cab7ee410 .arith/mult 32, v0000021cab77ec90_0, L_0000021cab78caa0;
L_0000021cab7ef810 .part L_0000021cab7ee410, 0, 1;
S_0000021cab780fc0 .scope module, "alureg" "alureg" 14 63, 16 1 0, S_0000021cab781470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "aluresult";
    .port_info 3 /INPUT 32 "WriteDataE";
    .port_info 4 /INPUT 5 "writereg_";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "WriteDataM";
    .port_info 7 /OUTPUT 5 "writereg";
v0000021cab77f9b0_0 .net "WriteDataE", 31 0, v0000021cab77e970_0;  alias, 1 drivers
v0000021cab77faf0_0 .var "WriteDataM", 31 0;
v0000021cab77fff0_0 .var "aluout", 31 0;
v0000021cab780090_0 .net "aluresult", 31 0, v0000021cab77fa50_0;  alias, 1 drivers
v0000021cab77f050_0 .net "clk", 0 0, v0000021cab7899e0_0;  alias, 1 drivers
v0000021cab7804f0_0 .net "en", 0 0, v0000021cab6ee3d0_0;  alias, 1 drivers
v0000021cab77fb90_0 .var "writereg", 4 0;
v0000021cab780630_0 .net "writereg_", 4 0, v0000021cab77f0f0_0;  alias, 1 drivers
S_0000021cab7812e0 .scope module, "areg" "areg" 14 58, 17 1 0, S_0000021cab781470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "rd1";
    .port_info 3 /INPUT 32 "rd2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "SignImm_";
    .port_info 6 /OUTPUT 32 "SrcAE";
    .port_info 7 /OUTPUT 32 "SrcBE";
    .port_info 8 /OUTPUT 5 "WriteRegE";
    .port_info 9 /OUTPUT 32 "WriteDataE";
    .port_info 10 /OUTPUT 32 "SignImm";
v0000021cab780130_0 .var "SignImm", 31 0;
v0000021cab77f5f0_0 .net "SignImm_", 31 0, L_0000021cab78ce60;  alias, 1 drivers
v0000021cab77ec90_0 .var "SrcAE", 31 0;
v0000021cab77fc30_0 .var "SrcBE", 31 0;
v0000021cab77e970_0 .var "WriteDataE", 31 0;
v0000021cab77f0f0_0 .var "WriteRegE", 4 0;
v0000021cab7801d0_0 .net "clk", 0 0, v0000021cab7899e0_0;  alias, 1 drivers
v0000021cab780270_0 .net "en", 0 0, v0000021cab6ee3d0_0;  alias, 1 drivers
v0000021cab77ebf0_0 .net "rd", 4 0, L_0000021cab78c3c0;  1 drivers
v0000021cab7806d0_0 .net "rd1", 31 0, L_0000021cab78c6e0;  alias, 1 drivers
v0000021cab77f190_0 .net "rd2", 31 0, L_0000021cab78c320;  alias, 1 drivers
S_0000021cab781150 .scope module, "extbytewrite" "signext" 14 69, 18 6 0, S_0000021cab781470;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "y";
P_0000021cab70e3b0 .param/l "WIDTH" 0 18 6, +C4<00000000000000000000000000001000>;
v0000021cab77ea10_0 .net *"_ivl_1", 0 0, L_0000021cab7ee7d0;  1 drivers
v0000021cab780310_0 .net *"_ivl_2", 7 0, L_0000021cab7eeb90;  1 drivers
v0000021cab7803b0_0 .net *"_ivl_4", 15 0, L_0000021cab7ef450;  1 drivers
L_0000021cab791e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021cab77eab0_0 .net *"_ivl_9", 15 0, L_0000021cab791e28;  1 drivers
v0000021cab77ed30_0 .net "a", 7 0, L_0000021cab7ee4b0;  alias, 1 drivers
v0000021cab77ef10_0 .net "y", 31 0, L_0000021cab7ef770;  alias, 1 drivers
L_0000021cab7ee7d0 .part L_0000021cab7ee4b0, 7, 1;
LS_0000021cab7eeb90_0_0 .concat [ 1 1 1 1], L_0000021cab7ee7d0, L_0000021cab7ee7d0, L_0000021cab7ee7d0, L_0000021cab7ee7d0;
LS_0000021cab7eeb90_0_4 .concat [ 1 1 1 1], L_0000021cab7ee7d0, L_0000021cab7ee7d0, L_0000021cab7ee7d0, L_0000021cab7ee7d0;
L_0000021cab7eeb90 .concat [ 4 4 0 0], LS_0000021cab7eeb90_0_0, LS_0000021cab7eeb90_0_4;
L_0000021cab7ef450 .concat [ 8 8 0 0], L_0000021cab7ee4b0, L_0000021cab7eeb90;
L_0000021cab7ef770 .concat [ 16 16 0 0], L_0000021cab7ef450, L_0000021cab791e28;
S_0000021cab781600 .scope module, "extrd2" "signext" 14 54, 18 6 0, S_0000021cab781470;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "y";
P_0000021cab70f070 .param/l "WIDTH" 0 18 6, +C4<00000000000000000000000000001000>;
v0000021cab783830_0 .net *"_ivl_1", 0 0, L_0000021cab78c640;  1 drivers
v0000021cab782570_0 .net *"_ivl_2", 7 0, L_0000021cab78c820;  1 drivers
v0000021cab782cf0_0 .net *"_ivl_4", 15 0, L_0000021cab78d680;  1 drivers
L_0000021cab791d50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021cab782610_0 .net *"_ivl_9", 15 0, L_0000021cab791d50;  1 drivers
v0000021cab783150_0 .net "a", 7 0, L_0000021cab78d4a0;  1 drivers
v0000021cab782430_0 .net "y", 31 0, L_0000021cab78c960;  alias, 1 drivers
L_0000021cab78c640 .part L_0000021cab78d4a0, 7, 1;
LS_0000021cab78c820_0_0 .concat [ 1 1 1 1], L_0000021cab78c640, L_0000021cab78c640, L_0000021cab78c640, L_0000021cab78c640;
LS_0000021cab78c820_0_4 .concat [ 1 1 1 1], L_0000021cab78c640, L_0000021cab78c640, L_0000021cab78c640, L_0000021cab78c640;
L_0000021cab78c820 .concat [ 4 4 0 0], LS_0000021cab78c820_0_0, LS_0000021cab78c820_0_4;
L_0000021cab78d680 .concat [ 8 8 0 0], L_0000021cab78d4a0, L_0000021cab78c820;
L_0000021cab78c960 .concat [ 16 16 0 0], L_0000021cab78d680, L_0000021cab791d50;
S_0000021cab781790 .scope module, "instreg" "instreg" 14 48, 19 1 0, S_0000021cab781470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "dhit";
    .port_info 2 /INPUT 32 "rd";
    .port_info 3 /OUTPUT 32 "instr";
v0000021cab783330_0 .net "clk", 0 0, v0000021cab7899e0_0;  alias, 1 drivers
v0000021cab781df0_0 .net "dhit", 0 0, v0000021cab6ee3d0_0;  alias, 1 drivers
v0000021cab782c50_0 .var "instr", 31 0;
v0000021cab783510_0 .net "rd", 31 0, v0000021cab77c070_0;  alias, 1 drivers
S_0000021cab780b10 .scope module, "muxALUSrcBE" "mux2" 14 61, 20 6 0, S_0000021cab781470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_0000021cab70ed30 .param/l "WIDTH" 0 20 6, +C4<00000000000000000000000000100000>;
v0000021cab782d90_0 .net "d0", 31 0, v0000021cab77fc30_0;  alias, 1 drivers
v0000021cab7826b0_0 .net "d1", 31 0, v0000021cab780130_0;  alias, 1 drivers
v0000021cab781e90_0 .net "s", 0 0, L_0000021cab789da0;  alias, 1 drivers
v0000021cab782750_0 .net "y", 31 0, L_0000021cab78caa0;  alias, 1 drivers
L_0000021cab78caa0 .functor MUXZ 32, v0000021cab77fc30_0, v0000021cab780130_0, L_0000021cab789da0, C4<>;
S_0000021cab780980 .scope module, "muxImm" "mux2" 14 56, 20 6 0, S_0000021cab781470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 12 "d0";
    .port_info 2 /INPUT 12 "d1";
    .port_info 3 /OUTPUT 12 "y";
P_0000021cab70e830 .param/l "WIDTH" 0 20 6, +C4<00000000000000000000000000001100>;
v0000021cab782f70_0 .net "d0", 11 0, L_0000021cab78c1e0;  1 drivers
v0000021cab7822f0_0 .net "d1", 11 0, L_0000021cab78cc80;  1 drivers
v0000021cab781fd0_0 .net "s", 0 0, L_0000021cab78b240;  alias, 1 drivers
v0000021cab782b10_0 .net "y", 11 0, L_0000021cab78d540;  alias, 1 drivers
L_0000021cab78d540 .functor MUXZ 12, L_0000021cab78c1e0, L_0000021cab78cc80, L_0000021cab78b240, C4<>;
S_0000021cab780ca0 .scope module, "muxMemToReg" "mux2" 14 72, 20 6 0, S_0000021cab781470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_0000021cab70e4f0 .param/l "WIDTH" 0 20 6, +C4<00000000000000000000000000100000>;
v0000021cab782e30_0 .net "d0", 31 0, v0000021cab785a50_0;  alias, 1 drivers
v0000021cab783470_0 .net "d1", 31 0, v0000021cab787530_0;  alias, 1 drivers
v0000021cab782bb0_0 .net "s", 0 0, L_0000021cab78b420;  alias, 1 drivers
v0000021cab781cb0_0 .net "y", 31 0, L_0000021cab7ef4f0;  alias, 1 drivers
L_0000021cab7ef4f0 .functor MUXZ 32, v0000021cab785a50_0, v0000021cab787530_0, L_0000021cab78b420, C4<>;
S_0000021cab784620 .scope module, "muxStoreData" "mux2" 14 55, 20 6 0, S_0000021cab781470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_0000021cab70e7b0 .param/l "WIDTH" 0 20 6, +C4<00000000000000000000000000100000>;
v0000021cab781b70_0 .net "d0", 31 0, L_0000021cab78d360;  alias, 1 drivers
v0000021cab7835b0_0 .net "d1", 31 0, L_0000021cab78c960;  alias, 1 drivers
v0000021cab783650_0 .net "s", 0 0, L_0000021cab78bb00;  alias, 1 drivers
v0000021cab783010_0 .net "y", 31 0, L_0000021cab78c320;  alias, 1 drivers
L_0000021cab78c320 .functor MUXZ 32, L_0000021cab78d360, L_0000021cab78c960, L_0000021cab78bb00, C4<>;
S_0000021cab784170 .scope module, "muxbyte" "mux4" 14 68, 21 8 0, S_0000021cab781470;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "s";
    .port_info 1 /INPUT 8 "d3";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d1";
    .port_info 4 /INPUT 8 "d0";
    .port_info 5 /OUTPUT 8 "y";
P_0000021cab70e930 .param/l "WIDTH" 0 21 8, +C4<00000000000000000000000000001000>;
v0000021cab782a70_0 .net "d0", 7 0, L_0000021cab7ef090;  1 drivers
v0000021cab7836f0_0 .net "d1", 7 0, L_0000021cab7ee730;  1 drivers
v0000021cab781990_0 .net "d2", 7 0, L_0000021cab7ee690;  1 drivers
v0000021cab782ed0_0 .net "d3", 7 0, L_0000021cab7ef8b0;  1 drivers
v0000021cab7830b0_0 .net "i0", 7 0, L_0000021cab7eeff0;  1 drivers
v0000021cab7831f0_0 .net "i1", 7 0, L_0000021cab7ef6d0;  1 drivers
v0000021cab783290_0 .net "s", 1 0, L_0000021cab7ee5f0;  1 drivers
v0000021cab781c10_0 .net "y", 7 0, L_0000021cab7ee4b0;  alias, 1 drivers
E_0000021cab70e230/0 .event anyedge, v0000021cab7827f0_0, v0000021cab782110_0, v0000021cab783790_0, v0000021cab7824d0_0;
E_0000021cab70e230/1 .event anyedge, v0000021cab77ed30_0, v0000021cab783290_0;
E_0000021cab70e230 .event/or E_0000021cab70e230/0, E_0000021cab70e230/1;
L_0000021cab7ee370 .part L_0000021cab7ee5f0, 1, 1;
L_0000021cab7ef630 .part L_0000021cab7ee5f0, 1, 1;
L_0000021cab7eed70 .part L_0000021cab7ee5f0, 0, 1;
S_0000021cab785750 .scope module, "mux0" "mux2" 21 15, 20 6 0, S_0000021cab784170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_0000021cab70ea70 .param/l "WIDTH" 0 20 6, +C4<00000000000000000000000000001000>;
v0000021cab7827f0_0 .net "d0", 7 0, L_0000021cab7ef090;  alias, 1 drivers
v0000021cab783790_0 .net "d1", 7 0, L_0000021cab7ee690;  alias, 1 drivers
v0000021cab782070_0 .net "s", 0 0, L_0000021cab7ee370;  1 drivers
v0000021cab781ad0_0 .net "y", 7 0, L_0000021cab7eeff0;  alias, 1 drivers
L_0000021cab7eeff0 .functor MUXZ 8, L_0000021cab7ef090, L_0000021cab7ee690, L_0000021cab7ee370, C4<>;
S_0000021cab784f80 .scope module, "mux1" "mux2" 21 16, 20 6 0, S_0000021cab784170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_0000021cab70e2b0 .param/l "WIDTH" 0 20 6, +C4<00000000000000000000000000001000>;
v0000021cab782110_0 .net "d0", 7 0, L_0000021cab7ee730;  alias, 1 drivers
v0000021cab7824d0_0 .net "d1", 7 0, L_0000021cab7ef8b0;  alias, 1 drivers
v0000021cab7821b0_0 .net "s", 0 0, L_0000021cab7ef630;  1 drivers
v0000021cab782250_0 .net "y", 7 0, L_0000021cab7ef6d0;  alias, 1 drivers
L_0000021cab7ef6d0 .functor MUXZ 8, L_0000021cab7ee730, L_0000021cab7ef8b0, L_0000021cab7ef630, C4<>;
S_0000021cab783e50 .scope module, "mux2" "mux2" 21 17, 20 6 0, S_0000021cab784170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_0000021cab70edb0 .param/l "WIDTH" 0 20 6, +C4<00000000000000000000000000001000>;
v0000021cab782390_0 .net "d0", 7 0, L_0000021cab7eeff0;  alias, 1 drivers
v0000021cab782890_0 .net "d1", 7 0, L_0000021cab7ef6d0;  alias, 1 drivers
v0000021cab782930_0 .net "s", 0 0, L_0000021cab7eed70;  1 drivers
v0000021cab7829d0_0 .net "y", 7 0, L_0000021cab7ee4b0;  alias, 1 drivers
L_0000021cab7ee4b0 .functor MUXZ 8, L_0000021cab7eeff0, L_0000021cab7ef6d0, L_0000021cab7eed70, C4<>;
S_0000021cab785110 .scope module, "muxbytewrite" "mux2" 14 70, 20 6 0, S_0000021cab781470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_0000021cab70eaf0 .param/l "WIDTH" 0 20 6, +C4<00000000000000000000000000100000>;
v0000021cab781d50_0 .net "d0", 31 0, L_0000021cab7ef4f0;  alias, 1 drivers
v0000021cab7833d0_0 .net "d1", 31 0, L_0000021cab7ef770;  alias, 1 drivers
v0000021cab781a30_0 .net "s", 0 0, L_0000021cab78a520;  alias, 1 drivers
v0000021cab781f30_0 .net "y", 31 0, L_0000021cab7ee870;  alias, 1 drivers
L_0000021cab7ee870 .functor MUXZ 32, L_0000021cab7ef4f0, L_0000021cab7ef770, L_0000021cab78a520, C4<>;
S_0000021cab783fe0 .scope module, "pc" "pc" 14 46, 22 1 0, S_0000021cab781470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "pc_";
    .port_info 4 /OUTPUT 32 "pc";
v0000021cab785c30_0 .net "clk", 0 0, v0000021cab7899e0_0;  alias, 1 drivers
v0000021cab7873f0_0 .net "en", 0 0, L_0000021cab7216e0;  1 drivers
v0000021cab786f90_0 .var "pc", 31 0;
v0000021cab786db0_0 .net "pc_", 31 0, v0000021cab785cd0_0;  alias, 1 drivers
v0000021cab787670_0 .net "reset", 0 0, v0000021cab78bd80_0;  alias, 1 drivers
E_0000021cab70e870 .event posedge, v0000021cab77b3f0_0, v0000021cab6eee70_0;
S_0000021cab7847b0 .scope module, "pc_plus4" "pc_plus4" 14 47, 23 1 0, S_0000021cab781470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "pc_";
v0000021cab786770_0 .net "pc", 31 0, v0000021cab786f90_0;  alias, 1 drivers
v0000021cab785cd0_0 .var "pc_", 31 0;
E_0000021cab70ecb0 .event anyedge, v0000021cab77bcb0_0;
S_0000021cab784ad0 .scope module, "rdreg" "rdreg" 14 66, 24 1 0, S_0000021cab781470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "rd";
    .port_info 3 /INPUT 5 "wrE";
    .port_info 4 /INPUT 32 "ALUOutM";
    .port_info 5 /OUTPUT 32 "result";
    .port_info 6 /OUTPUT 5 "wrW";
    .port_info 7 /OUTPUT 32 "ALUOutW";
v0000021cab787710_0 .net "ALUOutM", 31 0, v0000021cab77fff0_0;  alias, 1 drivers
v0000021cab785a50_0 .var "ALUOutW", 31 0;
v0000021cab786d10_0 .net "clk", 0 0, v0000021cab7899e0_0;  alias, 1 drivers
v0000021cab787210_0 .net "en", 0 0, v0000021cab6ee3d0_0;  alias, 1 drivers
v0000021cab786090_0 .net "rd", 31 0, v0000021cab6ed6b0_0;  alias, 1 drivers
v0000021cab787530_0 .var "result", 31 0;
v0000021cab786ef0_0 .net "wrE", 4 0, v0000021cab77fb90_0;  alias, 1 drivers
v0000021cab787030_0 .var "wrW", 4 0;
S_0000021cab783cc0 .scope module, "regfile" "regfile" 14 53, 25 7 0, S_0000021cab781470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we3";
    .port_info 3 /INPUT 5 "ra1";
    .port_info 4 /INPUT 5 "ra2";
    .port_info 5 /INPUT 5 "wa3";
    .port_info 6 /INPUT 32 "wd3";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
v0000021cab785ff0_0 .net *"_ivl_0", 31 0, L_0000021cab78d720;  1 drivers
v0000021cab786950_0 .net *"_ivl_10", 6 0, L_0000021cab78d7c0;  1 drivers
L_0000021cab791ac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021cab7870d0_0 .net *"_ivl_13", 1 0, L_0000021cab791ac8;  1 drivers
L_0000021cab791b10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021cab7877b0_0 .net/2u *"_ivl_14", 31 0, L_0000021cab791b10;  1 drivers
v0000021cab786e50_0 .net *"_ivl_18", 31 0, L_0000021cab78d2c0;  1 drivers
L_0000021cab791b58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021cab786310_0 .net *"_ivl_21", 26 0, L_0000021cab791b58;  1 drivers
L_0000021cab791ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021cab7864f0_0 .net/2u *"_ivl_22", 31 0, L_0000021cab791ba0;  1 drivers
v0000021cab786590_0 .net *"_ivl_24", 0 0, L_0000021cab78ca00;  1 drivers
v0000021cab7859b0_0 .net *"_ivl_26", 31 0, L_0000021cab78d180;  1 drivers
L_0000021cab791be8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021cab785eb0_0 .net *"_ivl_29", 26 0, L_0000021cab791be8;  1 drivers
L_0000021cab791a38 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021cab786630_0 .net *"_ivl_3", 26 0, L_0000021cab791a38;  1 drivers
L_0000021cab791c30 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021cab785af0_0 .net/2u *"_ivl_30", 31 0, L_0000021cab791c30;  1 drivers
v0000021cab7866d0_0 .net *"_ivl_32", 0 0, L_0000021cab78d5e0;  1 drivers
v0000021cab787490_0 .net *"_ivl_34", 31 0, L_0000021cab78c5a0;  1 drivers
v0000021cab7872b0_0 .net *"_ivl_36", 6 0, L_0000021cab78d860;  1 drivers
L_0000021cab791c78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021cab786810_0 .net *"_ivl_39", 1 0, L_0000021cab791c78;  1 drivers
L_0000021cab791a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021cab785f50_0 .net/2u *"_ivl_4", 31 0, L_0000021cab791a80;  1 drivers
L_0000021cab791cc0 .functor BUFT 1, C4<00000000000000000000000100000010>, C4<0>, C4<0>, C4<0>;
v0000021cab785d70_0 .net/2u *"_ivl_40", 31 0, L_0000021cab791cc0;  1 drivers
v0000021cab785b90_0 .net *"_ivl_42", 31 0, L_0000021cab78d0e0;  1 drivers
L_0000021cab791d08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021cab787170_0 .net/2u *"_ivl_44", 31 0, L_0000021cab791d08;  1 drivers
v0000021cab7868b0_0 .net *"_ivl_6", 0 0, L_0000021cab78d400;  1 drivers
v0000021cab7869f0_0 .net *"_ivl_8", 31 0, L_0000021cab78cbe0;  1 drivers
v0000021cab785e10_0 .net "clk", 0 0, v0000021cab7899e0_0;  alias, 1 drivers
v0000021cab786a90_0 .net "ra1", 4 0, L_0000021cab78d220;  alias, 1 drivers
v0000021cab786130_0 .net "ra2", 4 0, L_0000021cab78d040;  alias, 1 drivers
v0000021cab7863b0_0 .net "rd1", 31 0, L_0000021cab78c6e0;  alias, 1 drivers
v0000021cab787350_0 .net "rd2", 31 0, L_0000021cab78d360;  alias, 1 drivers
v0000021cab7875d0_0 .net "reset", 0 0, v0000021cab78bd80_0;  alias, 1 drivers
v0000021cab7861d0 .array "rf", 0 31, 31 0;
v0000021cab786c70_0 .net "wa3", 4 0, v0000021cab787030_0;  alias, 1 drivers
v0000021cab786b30_0 .net "wd3", 31 0, L_0000021cab7ef4f0;  alias, 1 drivers
v0000021cab786270_0 .net "we3", 0 0, L_0000021cab78b380;  alias, 1 drivers
E_0000021cab70e8b0/0 .event anyedge, v0000021cab77b3f0_0;
E_0000021cab70e8b0/1 .event posedge, v0000021cab6eee70_0;
E_0000021cab70e8b0 .event/or E_0000021cab70e8b0/0, E_0000021cab70e8b0/1;
L_0000021cab78d720 .concat [ 5 27 0 0], L_0000021cab78d220, L_0000021cab791a38;
L_0000021cab78d400 .cmp/ne 32, L_0000021cab78d720, L_0000021cab791a80;
L_0000021cab78cbe0 .array/port v0000021cab7861d0, L_0000021cab78d7c0;
L_0000021cab78d7c0 .concat [ 5 2 0 0], L_0000021cab78d220, L_0000021cab791ac8;
L_0000021cab78c6e0 .functor MUXZ 32, L_0000021cab791b10, L_0000021cab78cbe0, L_0000021cab78d400, C4<>;
L_0000021cab78d2c0 .concat [ 5 27 0 0], L_0000021cab78d040, L_0000021cab791b58;
L_0000021cab78ca00 .cmp/ne 32, L_0000021cab78d2c0, L_0000021cab791ba0;
L_0000021cab78d180 .concat [ 5 27 0 0], L_0000021cab78d040, L_0000021cab791be8;
L_0000021cab78d5e0 .cmp/ne 32, L_0000021cab78d180, L_0000021cab791c30;
L_0000021cab78c5a0 .array/port v0000021cab7861d0, L_0000021cab78d860;
L_0000021cab78d860 .concat [ 5 2 0 0], L_0000021cab78d040, L_0000021cab791c78;
L_0000021cab78d0e0 .functor MUXZ 32, L_0000021cab791cc0, L_0000021cab78c5a0, L_0000021cab78d5e0, C4<>;
L_0000021cab78d360 .functor MUXZ 32, L_0000021cab791d08, L_0000021cab78d0e0, L_0000021cab78ca00, C4<>;
S_0000021cab784df0 .scope module, "signext" "signext" 14 57, 18 6 0, S_0000021cab781470;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "a";
    .port_info 1 /OUTPUT 32 "y";
P_0000021cab70e330 .param/l "WIDTH" 0 18 6, +C4<00000000000000000000000000001100>;
v0000021cab786450_0 .net *"_ivl_1", 0 0, L_0000021cab78cd20;  1 drivers
v0000021cab786bd0_0 .net *"_ivl_2", 11 0, L_0000021cab78c8c0;  1 drivers
v0000021cab788b40_0 .net *"_ivl_4", 23 0, L_0000021cab78c280;  1 drivers
L_0000021cab791d98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000021cab787d80_0 .net *"_ivl_9", 7 0, L_0000021cab791d98;  1 drivers
v0000021cab787e20_0 .net "a", 11 0, L_0000021cab78d540;  alias, 1 drivers
v0000021cab788c80_0 .net "y", 31 0, L_0000021cab78ce60;  alias, 1 drivers
L_0000021cab78cd20 .part L_0000021cab78d540, 11, 1;
LS_0000021cab78c8c0_0_0 .concat [ 1 1 1 1], L_0000021cab78cd20, L_0000021cab78cd20, L_0000021cab78cd20, L_0000021cab78cd20;
LS_0000021cab78c8c0_0_4 .concat [ 1 1 1 1], L_0000021cab78cd20, L_0000021cab78cd20, L_0000021cab78cd20, L_0000021cab78cd20;
LS_0000021cab78c8c0_0_8 .concat [ 1 1 1 1], L_0000021cab78cd20, L_0000021cab78cd20, L_0000021cab78cd20, L_0000021cab78cd20;
L_0000021cab78c8c0 .concat [ 4 4 4 0], LS_0000021cab78c8c0_0_0, LS_0000021cab78c8c0_0_4, LS_0000021cab78c8c0_0_8;
L_0000021cab78c280 .concat [ 12 12 0 0], L_0000021cab78d540, L_0000021cab78c8c0;
L_0000021cab78ce60 .concat [ 24 8 0 0], L_0000021cab78c280, L_0000021cab791d98;
    .scope S_0000021cab5d2c60;
T_0 ;
    %wait E_0000021cab70e5b0;
    %load/vec4 v0000021cab77d680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000021cab77dc20_0;
    %assign/vec4 v0000021cab77cd20_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021cab648fd0;
T_1 ;
    %wait E_0000021cab70e5b0;
    %load/vec4 v0000021cab77c570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000021cab77c430_0;
    %assign/vec4 v0000021cab77c610_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021cab5d2ad0;
T_2 ;
    %wait E_0000021cab70e5b0;
    %load/vec4 v0000021cab77cdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000021cab77b490_0;
    %assign/vec4 v0000021cab77adb0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021cab5d2df0;
T_3 ;
    %wait E_0000021cab70e5b0;
    %load/vec4 v0000021cab77df40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000021cab77d720_0;
    %assign/vec4 v0000021cab77d2c0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021cab648e40;
T_4 ;
    %wait E_0000021cab70f030;
    %load/vec4 v0000021cab77e260_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000021cab77dea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000021cab77e800_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v0000021cab77d860_0, 0;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0000021cab77e1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v0000021cab77d860_0, 0;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0000021cab77d860_0, 0;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 172, 0, 8;
    %assign/vec4 v0000021cab77d860_0, 0;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0000021cab77e1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v0000021cab77d860_0, 0;
    %jmp T_4.16;
T_4.13 ;
    %pushi/vec4 92, 4, 8;
    %assign/vec4 v0000021cab77d860_0, 0;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 76, 4, 8;
    %assign/vec4 v0000021cab77d860_0, 0;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0000021cab77e1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v0000021cab77d860_0, 0;
    %jmp T_4.19;
T_4.17 ;
    %pushi/vec4 162, 32, 8;
    %assign/vec4 v0000021cab77d860_0, 0;
    %jmp T_4.19;
T_4.19 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021cab77d860_0, 0;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000021cab669b80;
T_5 ;
    %wait E_0000021cab70e5b0;
    %load/vec4 v0000021cab77a9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000021cab77b0d0_0;
    %assign/vec4 v0000021cab77abd0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021cab648cb0;
T_6 ;
    %wait E_0000021cab70e5b0;
    %load/vec4 v0000021cab77b170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000021cab77c4d0_0;
    %assign/vec4 v0000021cab77c250_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000021cab6699f0;
T_7 ;
    %wait E_0000021cab70e6f0;
    %load/vec4 v0000021cab77b3f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000021cab77c2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %load/vec4 v0000021cab77c390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0000021cab77b210_0, 0;
    %jmp T_7.10;
T_7.6 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021cab77b210_0, 0;
    %jmp T_7.10;
T_7.7 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000021cab77b210_0, 0;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000021cab77b210_0, 0;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021cab77b210_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000021cab77b210_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000021cab669860;
T_8 ;
    %wait E_0000021cab70ec70;
    %vpi_call/w 10 19 "$display", "At %d:", $time {0 0 0};
    %vpi_call/w 10 20 "$display", "CONTROLLER: funct3=%b, funct7=%b, opcode=%b, RegWrite=%b, MemWrite=%b, LoadD=%b, ByteD=%b, ALUSrcE=%b, ByteW=%b, MemtoRegW=%b, aluop=%b, ALUControl=%b", v0000021cab77ee70_0, v0000021cab77f230_0, v0000021cab77f4b0_0, v0000021cab77f730_0, v0000021cab77fcd0_0, v0000021cab77c960_0, v0000021cab77d540_0, v0000021cab77d4a0_0, v0000021cab77d5e0_0, v0000021cab77ff50_0, v0000021cab780770_0, v0000021cab77d360_0 {0 0 0};
    %vpi_call/w 10 22 "$display", "------------------------------------------------------------------------------------------------------------------" {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0000021cab783fe0;
T_9 ;
    %wait E_0000021cab70e870;
    %load/vec4 v0000021cab787670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021cab786f90_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000021cab7873f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000021cab786db0_0;
    %assign/vec4 v0000021cab786f90_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000021cab7847b0;
T_10 ;
    %wait E_0000021cab70ecb0;
    %load/vec4 v0000021cab786770_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000021cab785cd0_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000021cab781790;
T_11 ;
    %wait E_0000021cab70e5b0;
    %load/vec4 v0000021cab781df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000021cab783510_0;
    %assign/vec4 v0000021cab782c50_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000021cab783cc0;
T_12 ;
    %wait E_0000021cab70e8b0;
    %load/vec4 v0000021cab7875d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
T_12.0 ;
    %load/vec4 v0000021cab7875d0_0;
    %nor/r;
    %load/vec4 v0000021cab786270_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000021cab786b30_0;
    %load/vec4 v0000021cab786c70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab7861d0, 0, 4;
    %vpi_call/w 25 42 "$display", "+In regfile at %d output: in rf[%d]=%d", $time, v0000021cab786c70_0, v0000021cab786b30_0 {0 0 0};
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000021cab7812e0;
T_13 ;
    %wait E_0000021cab70e5b0;
    %load/vec4 v0000021cab780270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000021cab7806d0_0;
    %assign/vec4 v0000021cab77ec90_0, 0;
    %load/vec4 v0000021cab77f190_0;
    %assign/vec4 v0000021cab77fc30_0, 0;
    %load/vec4 v0000021cab77ebf0_0;
    %assign/vec4 v0000021cab77f0f0_0, 0;
    %load/vec4 v0000021cab77f190_0;
    %assign/vec4 v0000021cab77e970_0, 0;
    %load/vec4 v0000021cab77f5f0_0;
    %assign/vec4 v0000021cab780130_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000021cab780e30;
T_14 ;
    %wait E_0000021cab70ed70;
    %load/vec4 v0000021cab77fd70_0;
    %dup/vec4;
    %pushi/vec4 0, 4, 3;
    %cmp/z;
    %jmp/1 T_14.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 4, 3;
    %cmp/z;
    %jmp/1 T_14.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 4, 3;
    %cmp/z;
    %jmp/1 T_14.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/z;
    %jmp/1 T_14.3, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/z;
    %jmp/1 T_14.4, 4;
    %jmp T_14.5;
T_14.0 ;
    %load/vec4 v0000021cab780810_0;
    %load/vec4 v0000021cab77efb0_0;
    %and;
    %assign/vec4 v0000021cab77fa50_0, 0;
    %jmp T_14.5;
T_14.1 ;
    %load/vec4 v0000021cab780810_0;
    %load/vec4 v0000021cab77efb0_0;
    %or;
    %assign/vec4 v0000021cab77fa50_0, 0;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0000021cab77f870_0;
    %assign/vec4 v0000021cab77fa50_0, 0;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0000021cab780810_0;
    %load/vec4 v0000021cab77f370_0;
    %mul;
    %assign/vec4 v0000021cab77fa50_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0000021cab77f870_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %assign/vec4 v0000021cab77fa50_0, 0;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000021cab780fc0;
T_15 ;
    %wait E_0000021cab70e5b0;
    %load/vec4 v0000021cab7804f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000021cab780090_0;
    %assign/vec4 v0000021cab77fff0_0, 0;
    %load/vec4 v0000021cab77f9b0_0;
    %assign/vec4 v0000021cab77faf0_0, 0;
    %load/vec4 v0000021cab780630_0;
    %assign/vec4 v0000021cab77fb90_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000021cab784ad0;
T_16 ;
    %wait E_0000021cab70e5b0;
    %load/vec4 v0000021cab787210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000021cab786090_0;
    %assign/vec4 v0000021cab787530_0, 0;
    %load/vec4 v0000021cab786ef0_0;
    %assign/vec4 v0000021cab787030_0, 0;
    %load/vec4 v0000021cab787710_0;
    %assign/vec4 v0000021cab785a50_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000021cab784170;
T_17 ;
    %wait E_0000021cab70e230;
    %vpi_call/w 21 20 "$display", "In mux4 at %d: d0=%d d1=%d d2=%d d3=%d y=%d, s=%b", $time, v0000021cab782a70_0, v0000021cab7836f0_0, v0000021cab781990_0, v0000021cab782ed0_0, v0000021cab781c10_0, v0000021cab783290_0 {0 0 0};
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000021cab781470;
T_18 ;
    %wait E_0000021cab70ec70;
    %delay 1, 0;
    %vpi_call/w 14 77 "$display", "At %d", $time {0 0 0};
    %vpi_call/w 14 78 "$display", "INSTREG: instr=%h", v0000021cab789220_0 {0 0 0};
    %vpi_call/w 14 79 "$display", "AREG: SrcAE=%d, rd2E=%d, WriteRegE=%d, WriteDataE=%d, SignImmE=%d", v0000021cab787c40_0, v0000021cab7892c0_0, v0000021cab788460_0, v0000021cab787ce0_0, v0000021cab788140_0 {0 0 0};
    %vpi_call/w 14 80 "$display", "ALU: SrcAE=%d, SrcBE=%d, AluControl=%b, aluresult=%d", v0000021cab787c40_0, v0000021cab788dc0_0, v0000021cab788aa0_0, v0000021cab789040_0 {0 0 0};
    %vpi_call/w 14 81 "$display", "ALUREG: ALUOutM=%d, WriteDataM=%d, WriteRegM=%d", v0000021cab7897c0_0, v0000021cab7881e0_0, v0000021cab788500_0 {0 0 0};
    %vpi_call/w 14 82 "$display", "RDREG: ReadDataW=%d, WriteRegW=%d, ALUOutW=%d", v0000021cab787f60_0, v0000021cab7885a0_0, v0000021cab789180_0 {0 0 0};
    %vpi_call/w 14 83 "$display", "======================================================================================================" {0 0 0};
    %jmp T_18;
    .thread T_18;
    .scope S_0000021cab660140;
T_19 ;
    %wait E_0000021cab70ec70;
    %load/vec4 v0000021cab78a840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %vpi_call/w 9 22 "$display", "In top at %d: MemWrite=%b, ALUOut=%d, WriteData=%d", $time, v0000021cab78a840_0, v0000021cab787a60_0, v0000021cab78ade0_0 {0 0 0};
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000021cab722360;
T_20 ;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021cab6ee6f0, 4, 0;
    %end;
    .thread T_20;
    .scope S_0000021cab722360;
T_21 ;
    %wait E_0000021cab70f0b0;
    %load/vec4 v0000021cab6eded0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000021cab6ee970_0, 0, 32;
    %load/vec4 v0000021cab6ee970_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021cab6ef050_0, 0, 32;
    %load/vec4 v0000021cab6ee970_0;
    %addi 2, 0, 32;
    %store/vec4 v0000021cab6ed890_0, 0, 32;
    %load/vec4 v0000021cab6ee970_0;
    %addi 3, 0, 32;
    %store/vec4 v0000021cab6ed9d0_0, 0, 32;
    %ix/getv 4, v0000021cab6ed9d0_0;
    %load/vec4a v0000021cab6ee6f0, 4;
    %ix/getv 4, v0000021cab6ed890_0;
    %load/vec4a v0000021cab6ee6f0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000021cab6ef050_0;
    %load/vec4a v0000021cab6ee6f0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000021cab6ee970_0;
    %load/vec4a v0000021cab6ee6f0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021cab6edf70_0, 0, 128;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000021cab722360;
T_22 ;
    %wait E_0000021cab70e5b0;
    %load/vec4 v0000021cab6ee790_0;
    %load/vec4 v0000021cab6eded0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0000021cab6ee5b0_0;
    %load/vec4 v0000021cab6eded0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6ee6f0, 0, 4;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000021cab722360;
T_23 ;
    %wait E_0000021cab70ec70;
    %load/vec4 v0000021cab6ee790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %vpi_call/w 6 25 "$display", "-in memory at %d: in %d, it is writen: %d", $time, v0000021cab6eded0_0, v0000021cab6ee5b0_0 {0 0 0};
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000021cab7221d0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cab6ee3d0_0, 0;
    %end;
    .thread T_24;
    .scope S_0000021cab7221d0;
T_25 ;
    %wait E_0000021cab70e670;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000021cab6bce40_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000021cab6cab40_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000021cab6ee0b0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000021cab6bbf40_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000021cab6ca280_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000021cab6ed430_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000021cab6bc120_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000021cab6ca320_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000021cab6eeab0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000021cab6bc440_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000021cab6c9240_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000021cab6ed4d0_0, 0;
    %load/vec4 v0000021cab6ed610_0;
    %parti/s 2, 4, 4;
    %assign/vec4 v0000021cab6ca960_0, 0;
    %load/vec4 v0000021cab77bc10_0;
    %load/vec4 v0000021cab6ef0f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000021cab6ed610_0;
    %parti/s 2, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %jmp T_25.6;
T_25.2 ;
    %load/vec4 v0000021cab6ed610_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cab6ee3d0_0, 0;
    %jmp T_25.8;
T_25.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cab6ee3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 4, 5;
    %load/vec4 v0000021cab6ed610_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 4, 5;
    %pushi/vec4 10, 0, 32;
T_25.9 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.10, 5;
    %jmp/1 T_25.10, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021cab70e5b0;
    %jmp T_25.9;
T_25.10 ;
    %pop/vec4 1;
    %load/vec4 v0000021cab6ef230_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cab6ee3d0_0, 0;
T_25.8 ;
    %load/vec4 v0000021cab77bc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.11, 8;
    %load/vec4 v0000021cab6ed610_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.16, 6;
    %jmp T_25.17;
T_25.13 ;
    %load/vec4 v0000021cab77bb70_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 0, 4;
    %jmp T_25.17;
T_25.14 ;
    %load/vec4 v0000021cab77bb70_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 4, 5;
    %jmp T_25.17;
T_25.15 ;
    %load/vec4 v0000021cab77bb70_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 4, 5;
    %jmp T_25.17;
T_25.16 ;
    %load/vec4 v0000021cab77bb70_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 4, 5;
    %jmp T_25.17;
T_25.17 ;
    %pop/vec4 1;
    %jmp T_25.12;
T_25.11 ;
    %load/vec4 v0000021cab6ed610_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.21, 6;
    %jmp T_25.22;
T_25.18 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000021cab6ed6b0_0, 0;
    %jmp T_25.22;
T_25.19 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000021cab6ed6b0_0, 0;
    %jmp T_25.22;
T_25.20 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000021cab6ed6b0_0, 0;
    %jmp T_25.22;
T_25.21 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000021cab6ed6b0_0, 0;
    %jmp T_25.22;
T_25.22 ;
    %pop/vec4 1;
T_25.12 ;
    %jmp T_25.6;
T_25.3 ;
    %load/vec4 v0000021cab6ed610_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cab6ee3d0_0, 0;
    %jmp T_25.24;
T_25.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cab6ee3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 4, 5;
    %load/vec4 v0000021cab6ed610_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 4, 5;
    %pushi/vec4 10, 0, 32;
T_25.25 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.26, 5;
    %jmp/1 T_25.26, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021cab70e5b0;
    %jmp T_25.25;
T_25.26 ;
    %pop/vec4 1;
    %load/vec4 v0000021cab6ef230_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cab6ee3d0_0, 0;
T_25.24 ;
    %load/vec4 v0000021cab77bc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.27, 8;
    %load/vec4 v0000021cab6ed610_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.32, 6;
    %jmp T_25.33;
T_25.29 ;
    %load/vec4 v0000021cab77bb70_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 0, 4;
    %jmp T_25.33;
T_25.30 ;
    %load/vec4 v0000021cab77bb70_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 4, 5;
    %jmp T_25.33;
T_25.31 ;
    %load/vec4 v0000021cab77bb70_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 4, 5;
    %jmp T_25.33;
T_25.32 ;
    %load/vec4 v0000021cab77bb70_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 4, 5;
    %jmp T_25.33;
T_25.33 ;
    %pop/vec4 1;
    %jmp T_25.28;
T_25.27 ;
    %load/vec4 v0000021cab6ed610_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.37, 6;
    %jmp T_25.38;
T_25.34 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000021cab6ed6b0_0, 0;
    %jmp T_25.38;
T_25.35 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000021cab6ed6b0_0, 0;
    %jmp T_25.38;
T_25.36 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000021cab6ed6b0_0, 0;
    %jmp T_25.38;
T_25.37 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000021cab6ed6b0_0, 0;
    %jmp T_25.38;
T_25.38 ;
    %pop/vec4 1;
T_25.28 ;
    %jmp T_25.6;
T_25.4 ;
    %load/vec4 v0000021cab6ed610_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.39, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cab6ee3d0_0, 0;
    %jmp T_25.40;
T_25.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cab6ee3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 4, 5;
    %load/vec4 v0000021cab6ed610_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 4, 5;
    %pushi/vec4 10, 0, 32;
T_25.41 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.42, 5;
    %jmp/1 T_25.42, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021cab70e5b0;
    %jmp T_25.41;
T_25.42 ;
    %pop/vec4 1;
    %load/vec4 v0000021cab6ef230_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cab6ee3d0_0, 0;
T_25.40 ;
    %load/vec4 v0000021cab77bc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.43, 8;
    %load/vec4 v0000021cab6ed610_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.46, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.47, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.48, 6;
    %jmp T_25.49;
T_25.45 ;
    %load/vec4 v0000021cab77bb70_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 0, 4;
    %jmp T_25.49;
T_25.46 ;
    %load/vec4 v0000021cab77bb70_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 4, 5;
    %jmp T_25.49;
T_25.47 ;
    %load/vec4 v0000021cab77bb70_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 4, 5;
    %jmp T_25.49;
T_25.48 ;
    %load/vec4 v0000021cab77bb70_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 4, 5;
    %jmp T_25.49;
T_25.49 ;
    %pop/vec4 1;
    %jmp T_25.44;
T_25.43 ;
    %load/vec4 v0000021cab6ed610_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.51, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.52, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.53, 6;
    %jmp T_25.54;
T_25.50 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000021cab6ed6b0_0, 0;
    %jmp T_25.54;
T_25.51 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000021cab6ed6b0_0, 0;
    %jmp T_25.54;
T_25.52 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000021cab6ed6b0_0, 0;
    %jmp T_25.54;
T_25.53 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000021cab6ed6b0_0, 0;
    %jmp T_25.54;
T_25.54 ;
    %pop/vec4 1;
T_25.44 ;
    %jmp T_25.6;
T_25.5 ;
    %load/vec4 v0000021cab6ed610_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.55, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cab6ee3d0_0, 0;
    %jmp T_25.56;
T_25.55 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cab6ee3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 4, 5;
    %load/vec4 v0000021cab6ed610_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 4, 5;
    %pushi/vec4 10, 0, 32;
T_25.57 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.58, 5;
    %jmp/1 T_25.58, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021cab70e5b0;
    %jmp T_25.57;
T_25.58 ;
    %pop/vec4 1;
    %load/vec4 v0000021cab6ef230_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cab6ee3d0_0, 0;
T_25.56 ;
    %load/vec4 v0000021cab77bc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.59, 8;
    %load/vec4 v0000021cab6ed610_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.61, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.62, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.63, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.64, 6;
    %jmp T_25.65;
T_25.61 ;
    %load/vec4 v0000021cab77bb70_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 0, 4;
    %jmp T_25.65;
T_25.62 ;
    %load/vec4 v0000021cab77bb70_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 4, 5;
    %jmp T_25.65;
T_25.63 ;
    %load/vec4 v0000021cab77bb70_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 4, 5;
    %jmp T_25.65;
T_25.64 ;
    %load/vec4 v0000021cab77bb70_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab6eda70, 4, 5;
    %jmp T_25.65;
T_25.65 ;
    %pop/vec4 1;
    %jmp T_25.60;
T_25.59 ;
    %load/vec4 v0000021cab6ed610_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.66, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.67, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.68, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.69, 6;
    %jmp T_25.70;
T_25.66 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000021cab6ed6b0_0, 0;
    %jmp T_25.70;
T_25.67 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000021cab6ed6b0_0, 0;
    %jmp T_25.70;
T_25.68 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000021cab6ed6b0_0, 0;
    %jmp T_25.70;
T_25.69 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab6eda70, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000021cab6ed6b0_0, 0;
    %jmp T_25.70;
T_25.70 ;
    %pop/vec4 1;
T_25.60 ;
    %jmp T_25.6;
T_25.6 ;
    %pop/vec4 1;
T_25.0 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000021cab65ffb0;
T_26 ;
    %vpi_call/w 8 9 "$readmemh", "memfile.dat", v0000021cab77c110 {0 0 0};
    %end;
    .thread T_26;
    .scope S_0000021cab65ffb0;
T_27 ;
    %wait E_0000021cab70efb0;
    %load/vec4 v0000021cab77bcb0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000021cab77b670_0, 0, 32;
    %load/vec4 v0000021cab77b670_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021cab77ae50_0, 0, 32;
    %load/vec4 v0000021cab77b670_0;
    %addi 2, 0, 32;
    %store/vec4 v0000021cab77b530_0, 0, 32;
    %load/vec4 v0000021cab77b670_0;
    %addi 3, 0, 32;
    %store/vec4 v0000021cab77b5d0_0, 0, 32;
    %ix/getv 4, v0000021cab77b5d0_0;
    %load/vec4a v0000021cab77c110, 4;
    %ix/getv 4, v0000021cab77b530_0;
    %load/vec4a v0000021cab77c110, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000021cab77ae50_0;
    %load/vec4a v0000021cab77c110, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000021cab77b670_0;
    %load/vec4a v0000021cab77c110, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000021cab77aef0_0, 0;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000021cab65fe20;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab77ba30, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab77ba30, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab77ba30, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab77ba30, 4, 5;
    %end;
    .thread T_28;
    .scope S_0000021cab65fe20;
T_29 ;
    %wait E_0000021cab70e6b0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000021cab77bf30_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000021cab77b030_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000021cab77b2b0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000021cab77bfd0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000021cab77ad10_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000021cab77af90_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000021cab77b350_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000021cab77be90_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000021cab77bad0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000021cab77ab30_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000021cab77c750_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000021cab77b990_0, 0;
    %load/vec4 v0000021cab77b8f0_0;
    %parti/s 2, 4, 4;
    %assign/vec4 v0000021cab77ac70_0, 0;
    %load/vec4 v0000021cab77b8f0_0;
    %parti/s 2, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %jmp T_29.4;
T_29.0 ;
    %load/vec4 v0000021cab77b8f0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cab77b710_0, 0;
    %load/vec4 v0000021cab77b8f0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_29.10, 6;
    %jmp T_29.11;
T_29.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000021cab77c070_0, 0;
    %jmp T_29.11;
T_29.8 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000021cab77c070_0, 0;
    %jmp T_29.11;
T_29.9 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000021cab77c070_0, 0;
    %jmp T_29.11;
T_29.10 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000021cab77c070_0, 0;
    %jmp T_29.11;
T_29.11 ;
    %pop/vec4 1;
    %jmp T_29.6;
T_29.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cab77b710_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab77ba30, 4, 5;
    %load/vec4 v0000021cab77b8f0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab77ba30, 4, 5;
    %pushi/vec4 10, 0, 32;
T_29.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_29.13, 5;
    %jmp/1 T_29.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021cab70e5b0;
    %jmp T_29.12;
T_29.13 ;
    %pop/vec4 1;
    %load/vec4 v0000021cab77bd50_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab77ba30, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cab77b710_0, 0;
T_29.6 ;
    %jmp T_29.4;
T_29.1 ;
    %load/vec4 v0000021cab77b8f0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cab77b710_0, 0;
    %load/vec4 v0000021cab77b8f0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_29.19, 6;
    %jmp T_29.20;
T_29.16 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000021cab77c070_0, 0;
    %jmp T_29.20;
T_29.17 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000021cab77c070_0, 0;
    %jmp T_29.20;
T_29.18 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000021cab77c070_0, 0;
    %jmp T_29.20;
T_29.19 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000021cab77c070_0, 0;
    %jmp T_29.20;
T_29.20 ;
    %pop/vec4 1;
    %jmp T_29.15;
T_29.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cab77b710_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab77ba30, 4, 5;
    %load/vec4 v0000021cab77b8f0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab77ba30, 4, 5;
    %pushi/vec4 10, 0, 32;
T_29.21 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_29.22, 5;
    %jmp/1 T_29.22, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021cab70e5b0;
    %jmp T_29.21;
T_29.22 ;
    %pop/vec4 1;
    %load/vec4 v0000021cab77bd50_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab77ba30, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cab77b710_0, 0;
T_29.15 ;
    %jmp T_29.4;
T_29.2 ;
    %load/vec4 v0000021cab77b8f0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cab77b710_0, 0;
    %load/vec4 v0000021cab77b8f0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_29.28, 6;
    %jmp T_29.29;
T_29.25 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000021cab77c070_0, 0;
    %jmp T_29.29;
T_29.26 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000021cab77c070_0, 0;
    %jmp T_29.29;
T_29.27 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000021cab77c070_0, 0;
    %jmp T_29.29;
T_29.28 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000021cab77c070_0, 0;
    %jmp T_29.29;
T_29.29 ;
    %pop/vec4 1;
    %jmp T_29.24;
T_29.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cab77b710_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab77ba30, 4, 5;
    %load/vec4 v0000021cab77b8f0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab77ba30, 4, 5;
    %pushi/vec4 10, 0, 32;
T_29.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_29.31, 5;
    %jmp/1 T_29.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021cab70e5b0;
    %jmp T_29.30;
T_29.31 ;
    %pop/vec4 1;
    %load/vec4 v0000021cab77bd50_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab77ba30, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cab77b710_0, 0;
T_29.24 ;
    %jmp T_29.4;
T_29.3 ;
    %load/vec4 v0000021cab77b8f0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cab77b710_0, 0;
    %load/vec4 v0000021cab77b8f0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_29.37, 6;
    %jmp T_29.38;
T_29.34 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000021cab77c070_0, 0;
    %jmp T_29.38;
T_29.35 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000021cab77c070_0, 0;
    %jmp T_29.38;
T_29.36 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000021cab77c070_0, 0;
    %jmp T_29.38;
T_29.37 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021cab77ba30, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000021cab77c070_0, 0;
    %jmp T_29.38;
T_29.38 ;
    %pop/vec4 1;
    %jmp T_29.33;
T_29.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cab77b710_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab77ba30, 4, 5;
    %load/vec4 v0000021cab77b8f0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab77ba30, 4, 5;
    %pushi/vec4 10, 0, 32;
T_29.39 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_29.40, 5;
    %jmp/1 T_29.40, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021cab70e5b0;
    %jmp T_29.39;
T_29.40 ;
    %pop/vec4 1;
    %load/vec4 v0000021cab77bd50_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cab77ba30, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cab77b710_0, 0;
T_29.33 ;
    %jmp T_29.4;
T_29.4 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000021cab6fb3e0;
T_30 ;
    %vpi_call/w 3 12 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call/w 3 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021cab6fb3e0 {0 0 0};
    %end;
    .thread T_30;
    .scope S_0000021cab6fb3e0;
T_31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021cab78bd80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cab78bd80_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0000021cab6fb3e0;
T_32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021cab7899e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cab7899e0_0, 0, 1;
    %delay 5, 0;
    %jmp T_32;
    .thread T_32;
    .scope S_0000021cab6fb3e0;
T_33 ;
    %wait E_0000021cab70ec70;
    %load/vec4 v0000021cab789a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0000021cab78b9c0_0;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000021cab78a980_0;
    %pushi/vec4 49, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %vpi_call/w 3 30 "$display", "simulation succeeded at %d", $time {0 0 0};
    %vpi_call/w 3 31 "$finish" {0 0 0};
T_33.2 ;
    %jmp T_33.1;
T_33.0 ;
    %vpi_func 3 39 "$time" 64 {0 0 0};
    %cmpi/u 1500, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_33.4, 5;
    %vpi_call/w 3 40 "$finish" {0 0 0};
T_33.4 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "-";
    "testbench.v";
    "./top.v";
    "./dcache.v";
    "./dmem.v";
    "./icache.v";
    "./imem.v";
    "./riscv.v";
    "./controller.v";
    "./aludec.v";
    "./creg.v";
    "./maindec.v";
    "./datapath.v";
    "./alu.v";
    "./alureg.v";
    "./areg.v";
    "./signext.v";
    "./instreg.v";
    "./mux2.v";
    "./mux4.v";
    "./pc.v";
    "./pc_plus4.v";
    "./rdreg.v";
    "./regfile.v";
