Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Nov 25 01:26:05 2025
| Host         : unnath-popos running 64-bit Pop!_OS 24.04 LTS
| Command      : report_design_analysis -file ./report/nn_fpga_top_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7a35t
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                 Path #1                                                                 |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                                                  |
| Path Delay                | 5.859                                                                                                                                   |
| Logic Delay               | 3.903(67%)                                                                                                                              |
| Net Delay                 | 1.956(33%)                                                                                                                              |
| Clock Skew                | -0.049                                                                                                                                  |
| Slack                     | 3.428                                                                                                                                   |
| Clock Uncertainty         | 0.035                                                                                                                                   |
| Clock Pair Classification | Timed                                                                                                                                   |
| Clock Delay Group         | Same Clock                                                                                                                              |
| Logic Levels              | 15                                                                                                                                      |
| Routes                    | NA                                                                                                                                      |
| Logical Path              | FDRE/C-(2)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-(1)-CARRY4-CARRY4-DSP48E1/B[14] |
| Start Point Clock         | ap_clk                                                                                                                                  |
| End Point Clock           | ap_clk                                                                                                                                  |
| DSP Block                 | Seq                                                                                                                                     |
| RAM Registers             | None-None                                                                                                                               |
| IO Crossings              | 0                                                                                                                                       |
| Config Crossings          | 0                                                                                                                                       |
| SLR Crossings             | 0                                                                                                                                       |
| PBlocks                   | 0                                                                                                                                       |
| High Fanout               | 2                                                                                                                                       |
| ASYNC REG                 | 0                                                                                                                                       |
| Dont Touch                | 0                                                                                                                                       |
| Mark Debug                | 0                                                                                                                                       |
| Start Point Pin Primitive | FDRE/C                                                                                                                                  |
| End Point Pin Primitive   | DSP48E1/B[14]                                                                                                                           |
| Start Point Pin           | exp_Z2P_m_1_reg_1287_pp0_iter20_reg_reg[1]__0/C                                                                                         |
| End Point Pin             | buff1_reg/B[14]                                                                                                                         |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (188, 300)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  1 |  2 |  3 |  4 |  5  |  6 |  7 |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 |
+-----------------+-------------+-----+----+----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 241 | 12 | 97 | 29 | 24 | 115 | 61 | 60 | 43 | 36 | 60 | 29 | 25 | 27 | 59 | 55 | 13 |  4 |  4 |  4 |  2 |
+-----------------+-------------+-----+----+----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


