============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.15-s090_1
  Generated on:           Oct 29 2023  10:42:10 pm
  Module:                 gcd
  Operating conditions:   ss_100C_1v60 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (16154 ps) Setup Check with Pin long_remainder_reg[4]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) long_remainder_reg[4]/CLK
          Clock: (R) clk
       Endpoint: (F) long_remainder_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     286                  
       Uncertainty:-     100                  
     Required Time:=   19614                  
      Launch Clock:-       0                  
         Data Path:-    3460                  
             Slack:=   16154                  

#-------------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  long_remainder_reg[4]/CLK -       -      R     (arrival)                      8    -     0     0       0    (-,-) 
  long_remainder_reg[4]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1       4 15.4   151   631     631    (-,-) 
  g485__6161/Y              -       A_N->Y F     sky130_fd_sc_hd__nand2b_1      2  6.5   147   377    1008    (-,-) 
  g469__1617/X              -       A1->X  F     sky130_fd_sc_hd__a21bo_1       2  8.6   111   386    1394    (-,-) 
  g468__3680/Y              -       A1->Y  R     sky130_fd_sc_hd__a21boi_1      2  9.1   369   363    1757    (-,-) 
  g467/Y                    -       A->Y   F     sky130_fd_sc_hd__inv_2         1  3.9    74   136    1892    (-,-) 
  g466__6783/X              -       A->X   F     sky130_fd_sc_hd__maj3_1        5 18.4   286   938    2830    (-,-) 
  g439__5526/Y              -       A->Y   R     sky130_fd_sc_hd__nand2_1       1  5.8   132   213    3043    (-,-) 
  g434__5107/X              -       B->X   R     sky130_fd_sc_hd__xor2_1        1  3.8   217   290    3333    (-,-) 
  g431__6417/Y              -       B->Y   F     sky130_fd_sc_hd__nor2_1        1  2.9    65   128    3460    (-,-) 
  long_remainder_reg[4]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1       1    -     -     0    3460    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 2: MET (16312 ps) Setup Check with Pin long_remainder_reg[5]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) long_remainder_reg[4]/CLK
          Clock: (R) clk
       Endpoint: (F) long_remainder_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     286                  
       Uncertainty:-     100                  
     Required Time:=   19614                  
      Launch Clock:-       0                  
         Data Path:-    3302                  
             Slack:=   16312                  

#-------------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  long_remainder_reg[4]/CLK -       -      R     (arrival)                      8    -     0     0       0    (-,-) 
  long_remainder_reg[4]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1       4 15.4   151   631     631    (-,-) 
  g485__6161/Y              -       A_N->Y F     sky130_fd_sc_hd__nand2b_1      2  6.5   147   377    1008    (-,-) 
  g469__1617/X              -       A1->X  F     sky130_fd_sc_hd__a21bo_1       2  8.6   111   386    1394    (-,-) 
  g468__3680/Y              -       A1->Y  R     sky130_fd_sc_hd__a21boi_1      2  9.1   369   363    1757    (-,-) 
  g467/Y                    -       A->Y   F     sky130_fd_sc_hd__inv_2         1  3.9    74   136    1892    (-,-) 
  g466__6783/X              -       A->X   F     sky130_fd_sc_hd__maj3_1        5 18.4   286   938    2830    (-,-) 
  g428__2346/Y              -       S->Y   R     sky130_fd_sc_hd__mux2i_1       1  3.8   227   341    3171    (-,-) 
  g423__9315/Y              -       B->Y   F     sky130_fd_sc_hd__nor2_1        1  2.9    66   131    3302    (-,-) 
  long_remainder_reg[5]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1       1    -     -     0    3302    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 3: MET (16312 ps) Setup Check with Pin long_remainder_reg[6]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) long_remainder_reg[4]/CLK
          Clock: (R) clk
       Endpoint: (F) long_remainder_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     286                  
       Uncertainty:-     100                  
     Required Time:=   19614                  
      Launch Clock:-       0                  
         Data Path:-    3302                  
             Slack:=   16312                  

#-------------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  long_remainder_reg[4]/CLK -       -      R     (arrival)                      8    -     0     0       0    (-,-) 
  long_remainder_reg[4]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1       4 15.4   151   631     631    (-,-) 
  g485__6161/Y              -       A_N->Y F     sky130_fd_sc_hd__nand2b_1      2  6.5   147   377    1008    (-,-) 
  g469__1617/X              -       A1->X  F     sky130_fd_sc_hd__a21bo_1       2  8.6   111   386    1394    (-,-) 
  g468__3680/Y              -       A1->Y  R     sky130_fd_sc_hd__a21boi_1      2  9.1   369   363    1757    (-,-) 
  g467/Y                    -       A->Y   F     sky130_fd_sc_hd__inv_2         1  3.9    74   136    1892    (-,-) 
  g466__6783/X              -       A->X   F     sky130_fd_sc_hd__maj3_1        5 18.4   286   938    2830    (-,-) 
  g429__1666/Y              -       S->Y   R     sky130_fd_sc_hd__mux2i_1       1  3.8   227   341    3171    (-,-) 
  g424__9945/Y              -       B->Y   F     sky130_fd_sc_hd__nor2_1        1  2.9    66   131    3302    (-,-) 
  long_remainder_reg[6]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1       1    -     -     0    3302    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 4: MET (16384 ps) Setup Check with Pin long_remainder_reg[7]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) long_remainder_reg[4]/CLK
          Clock: (R) clk
       Endpoint: (R) long_remainder_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     145                  
       Uncertainty:-     100                  
     Required Time:=   19755                  
      Launch Clock:-       0                  
         Data Path:-    3371                  
             Slack:=   16384                  

#-------------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  long_remainder_reg[4]/CLK -       -      R     (arrival)                      8    -     0     0       0    (-,-) 
  long_remainder_reg[4]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1       4 15.4   151   631     631    (-,-) 
  g485__6161/Y              -       A_N->Y F     sky130_fd_sc_hd__nand2b_1      2  6.5   147   377    1008    (-,-) 
  g469__1617/X              -       A1->X  F     sky130_fd_sc_hd__a21bo_1       2  8.6   111   386    1394    (-,-) 
  g468__3680/Y              -       A1->Y  R     sky130_fd_sc_hd__a21boi_1      2  9.1   369   363    1757    (-,-) 
  g467/Y                    -       A->Y   F     sky130_fd_sc_hd__inv_2         1  3.9    74   136    1892    (-,-) 
  g466__6783/X              -       A->X   F     sky130_fd_sc_hd__maj3_1        5 18.4   286   938    2830    (-,-) 
  g465__5526/Y              -       B1->Y  R     sky130_fd_sc_hd__o21ai_1       1  2.8   168   217    3047    (-,-) 
  g461__4319/X              -       B->X   R     sky130_fd_sc_hd__and3_1        1  2.8    90   324    3371    (-,-) 
  long_remainder_reg[7]/D   -       -      R     sky130_fd_sc_hd__dfxtp_1       1    -     -     0    3371    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 5: MET (16417 ps) Setup Check with Pin quotient_reg[0]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) long_remainder_reg[4]/CLK
          Clock: (R) clk
       Endpoint: (F) quotient_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     286                  
       Uncertainty:-     100                  
     Required Time:=   19614                  
      Launch Clock:-       0                  
         Data Path:-    3197                  
             Slack:=   16417                  

#-------------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  long_remainder_reg[4]/CLK -       -      R     (arrival)                      8    -     0     0       0    (-,-) 
  long_remainder_reg[4]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1       4 15.4   151   631     631    (-,-) 
  g485__6161/Y              -       A_N->Y F     sky130_fd_sc_hd__nand2b_1      2  6.5   147   377    1008    (-,-) 
  g469__1617/X              -       A1->X  F     sky130_fd_sc_hd__a21bo_1       2  8.6   111   386    1394    (-,-) 
  g468__3680/Y              -       A1->Y  R     sky130_fd_sc_hd__a21boi_1      2  9.1   369   363    1757    (-,-) 
  g467/Y                    -       A->Y   F     sky130_fd_sc_hd__inv_2         1  3.9    74   136    1892    (-,-) 
  g466__6783/X              -       A->X   F     sky130_fd_sc_hd__maj3_1        5 18.4   286   938    2830    (-,-) 
  g464__8428/Y              -       B_N->Y F     sky130_fd_sc_hd__nor2b_1       1  2.9    67   367    3197    (-,-) 
  quotient_reg[0]/D         -       -      F     sky130_fd_sc_hd__dfxtp_1       1    -     -     0    3197    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 6: MET (17728 ps) Setup Check with Pin CLKGATE_RC_CG_HIER_INST3/RC_CGIC_INST/CLK->GATE
           View: ss_100C_1v60.setup_view
          Group: cg_enable_group_clk
     Startpoint: (R) iteration_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) CLKGATE_RC_CG_HIER_INST3/RC_CGIC_INST/GATE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     494                  
       Uncertainty:-     100                  
     Required Time:=   19406                  
      Launch Clock:-       0                  
         Data Path:-    1678                  
             Slack:=   17728                  

#-------------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  iteration_reg[2]/CLK                       -       -      R     (arrival)                       3    -     0     0       0    (-,-) 
  iteration_reg[2]/Q                         -       CLK->Q R     sky130_fd_sc_hd__dfxtp_1        2  7.9   141   647     647    (-,-) 
  g480__6131/Y                               -       C_N->Y R     sky130_fd_sc_hd__nor3b_1        2 11.5   691   656    1303    (-,-) 
  g477__7098/Y                               -       A->Y   F     sky130_fd_sc_hd__nand2_1        3  7.6   233   376    1678    (-,-) 
  CLKGATE_RC_CG_HIER_INST3/RC_CGIC_INST/GATE -       -      F     sky130_fd_sc_hd__sdlclkp_1      3    -     -     0    1678    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 7: MET (17728 ps) Setup Check with Pin CLKGATE_RC_CG_DECLONE_HIER_INST/RC_CGIC_INST/CLK->GATE
           View: ss_100C_1v60.setup_view
          Group: cg_enable_group_clk
     Startpoint: (R) iteration_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) CLKGATE_RC_CG_DECLONE_HIER_INST/RC_CGIC_INST/GATE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     494                  
       Uncertainty:-     100                  
     Required Time:=   19406                  
      Launch Clock:-       0                  
         Data Path:-    1678                  
             Slack:=   17728                  

#--------------------------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  iteration_reg[2]/CLK                              -       -      R     (arrival)                       3    -     0     0       0    (-,-) 
  iteration_reg[2]/Q                                -       CLK->Q R     sky130_fd_sc_hd__dfxtp_1        2  7.9   141   647     647    (-,-) 
  g480__6131/Y                                      -       C_N->Y R     sky130_fd_sc_hd__nor3b_1        2 11.5   691   656    1303    (-,-) 
  g477__7098/Y                                      -       A->Y   F     sky130_fd_sc_hd__nand2_1        3  7.6   233   376    1678    (-,-) 
  CLKGATE_RC_CG_DECLONE_HIER_INST/RC_CGIC_INST/GATE -       -      F     sky130_fd_sc_hd__sdlclkp_1      3    -     -     0    1678    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------



Path 8: MET (17728 ps) Setup Check with Pin CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST/CLK->GATE
           View: ss_100C_1v60.setup_view
          Group: cg_enable_group_clk
     Startpoint: (R) iteration_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST/GATE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     494                  
       Uncertainty:-     100                  
     Required Time:=   19406                  
      Launch Clock:-       0                  
         Data Path:-    1678                  
             Slack:=   17728                  

#-------------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  iteration_reg[2]/CLK                       -       -      R     (arrival)                       3    -     0     0       0    (-,-) 
  iteration_reg[2]/Q                         -       CLK->Q R     sky130_fd_sc_hd__dfxtp_1        2  7.9   141   647     647    (-,-) 
  g480__6131/Y                               -       C_N->Y R     sky130_fd_sc_hd__nor3b_1        2 11.5   691   656    1303    (-,-) 
  g477__7098/Y                               -       A->Y   F     sky130_fd_sc_hd__nand2_1        3  7.6   233   376    1678    (-,-) 
  CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST/GATE -       -      F     sky130_fd_sc_hd__sdlclkp_1      3    -     -     0    1678    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 9: MET (18130 ps) Setup Check with Pin iteration_reg[1]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) iteration_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) iteration_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     286                  
       Uncertainty:-     100                  
     Required Time:=   19614                  
      Launch Clock:-       0                  
         Data Path:-    1484                  
             Slack:=   18130                  

#-------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  iteration_reg[1]/CLK -       -      R     (arrival)                     3    -     0     0       0    (-,-) 
  iteration_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      2  7.0    84   574     574    (-,-) 
  g433__2398/SUM       -       A->SUM F     sky130_fd_sc_hd__ha_1         1  2.7   105   633    1207    (-,-) 
  g432__5477/Y         -       B_N->Y F     sky130_fd_sc_hd__nor2b_1      1  2.9    66   277    1484    (-,-) 
  iteration_reg[1]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0    1484    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 10: MET (18221 ps) Setup Check with Pin iteration_reg[2]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) iteration_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) iteration_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     286                  
       Uncertainty:-     100                  
     Required Time:=   19614                  
      Launch Clock:-       0                  
         Data Path:-    1393                  
             Slack:=   18221                  

#--------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  iteration_reg[0]/CLK -       -       R     (arrival)                     3    -     0     0       0    (-,-) 
  iteration_reg[0]/Q   -       CLK->Q  F     sky130_fd_sc_hd__dfxtp_1      3  9.8   106   593     593    (-,-) 
  g433__2398/COUT      -       B->COUT F     sky130_fd_sc_hd__ha_1         1  5.7   109   416    1009    (-,-) 
  g430__7410/Y         -       B->Y    R     sky130_fd_sc_hd__xnor2_1      1  3.8   226   253    1262    (-,-) 
  g425__2883/Y         -       B->Y    F     sky130_fd_sc_hd__nor2_1       1  2.9    66   131    1393    (-,-) 
  iteration_reg[2]/D   -       -       F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0    1393    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 11: MET (18534 ps) Setup Check with Pin long_remainder_reg[1]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) long_remainder_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) long_remainder_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     297                  
       Uncertainty:-     100                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-    1069                  
             Slack:=   18534                  

#------------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  long_remainder_reg[0]/CLK -       -      R     (arrival)                     8    -     0     0       0    (-,-) 
  long_remainder_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      1  3.1    53   544     544    (-,-) 
  g476__8246/X              -       A0->X  F     sky130_fd_sc_hd__mux2_2       1  2.9    92   524    1069    (-,-) 
  long_remainder_reg[1]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0    1069    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 12: MET (18534 ps) Setup Check with Pin long_remainder_reg[2]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) long_remainder_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) long_remainder_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     297                  
       Uncertainty:-     100                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-    1069                  
             Slack:=   18534                  

#------------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  long_remainder_reg[1]/CLK -       -      R     (arrival)                     8    -     0     0       0    (-,-) 
  long_remainder_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      1  3.1    53   544     544    (-,-) 
  g474__5122/X              -       A0->X  F     sky130_fd_sc_hd__mux2_2       1  2.9    92   524    1069    (-,-) 
  long_remainder_reg[2]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0    1069    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 13: MET (18534 ps) Setup Check with Pin long_remainder_reg[3]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) long_remainder_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) long_remainder_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     297                  
       Uncertainty:-     100                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-    1069                  
             Slack:=   18534                  

#------------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  long_remainder_reg[2]/CLK -       -      R     (arrival)                     8    -     0     0       0    (-,-) 
  long_remainder_reg[2]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      1  3.1    53   544     544    (-,-) 
  g472__1705/X              -       A0->X  F     sky130_fd_sc_hd__mux2_2       1  2.9    92   524    1069    (-,-) 
  long_remainder_reg[3]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0    1069    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 14: MET (18742 ps) Setup Check with Pin quotient_reg[1]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) quotient_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) quotient_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     286                  
       Uncertainty:-     100                  
     Required Time:=   19614                  
      Launch Clock:-       0                  
         Data Path:-     872                  
             Slack:=   18742                  

#------------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  quotient_reg[0]/CLK -       -      R     (arrival)                     4    -     0     0       0    (-,-) 
  quotient_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      2  9.9   107   594     594    (-,-) 
  g460__6260/Y        -       B_N->Y F     sky130_fd_sc_hd__nor2b_1      1  2.9    66   278     872    (-,-) 
  quotient_reg[1]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0     872    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 15: MET (18742 ps) Setup Check with Pin quotient_reg[2]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) quotient_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) quotient_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     286                  
       Uncertainty:-     100                  
     Required Time:=   19614                  
      Launch Clock:-       0                  
         Data Path:-     872                  
             Slack:=   18742                  

#------------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  quotient_reg[1]/CLK -       -      R     (arrival)                     4    -     0     0       0    (-,-) 
  quotient_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      2  9.9   107   594     594    (-,-) 
  g454__5107/Y        -       B_N->Y F     sky130_fd_sc_hd__nor2b_1      1  2.9    66   278     872    (-,-) 
  quotient_reg[2]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0     872    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 16: MET (18742 ps) Setup Check with Pin quotient_reg[3]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) quotient_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) quotient_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     286                  
       Uncertainty:-     100                  
     Required Time:=   19614                  
      Launch Clock:-       0                  
         Data Path:-     872                  
             Slack:=   18742                  

#------------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  quotient_reg[2]/CLK -       -      R     (arrival)                     4    -     0     0       0    (-,-) 
  quotient_reg[2]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      2  9.9   107   594     594    (-,-) 
  g451__2398/Y        -       B_N->Y F     sky130_fd_sc_hd__nor2b_1      1  2.9    66   278     872    (-,-) 
  quotient_reg[3]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0     872    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 17: MET (18836 ps) Setup Check with Pin iteration_reg[0]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) iteration_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) iteration_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     282                  
       Uncertainty:-     100                  
     Required Time:=   19618                  
      Launch Clock:-       0                  
         Data Path:-     781                  
             Slack:=   18836                  

#-------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  iteration_reg[0]/CLK -       -      R     (arrival)                     3    -     0     0       0    (-,-) 
  iteration_reg[0]/Q   -       CLK->Q R     sky130_fd_sc_hd__dfxtp_1      3 10.2   173   671     671    (-,-) 
  g438__8428/Y         -       B->Y   F     sky130_fd_sc_hd__nor2_1       1  2.9    56   110     781    (-,-) 
  iteration_reg[0]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0     781    (-,-) 
#-------------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.


