<module name="NSS_0_CFG_MDIO" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="MDIO_VERSION" acronym="MDIO_VERSION" offset="0x0" width="32" description="">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x00070105" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="MDIO_CONTROL" acronym="MDIO_CONTROL" offset="0x4" width="32" description="">
    <bitfield id="IDLE" width="1" begin="31" end="31" resetval="0x1" description="MDIO state machine idle indicator. 0: State machine is running. 1: State machine is in idle state." range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="30" end="30" resetval="0x0" description="Enable control. If the MDIO state machine is active at the time it is disabled, it will complete the current operation before halting and setting the IDLE bit. If using byte access, the ENABLE bit has to be the last bit written in this register. 0: Disables the MDIO state machine. 1: Enable the MDIO state machine." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HIGHEST_USER_CHANNEL" width="5" begin="28" end="24" resetval="0x1" description="Highest user channel. This field specifies the highest user access channel that is available in the module. E.g. 0 = channel 0 only. 1 = channels 0 and 1, and so on. The device itself may not pin out all channels. See Environment section for details." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PREAMBLE" width="1" begin="20" end="20" resetval="0x0" description="Preamble disable. 0: Standard MDIO preamble is used. 1: Disables this device from sending MDIO frame preambles." range="" rwaccess="RW"/>
    <bitfield id="FAULT" width="1" begin="19" end="19" resetval="0x0" description="Fault indicator. This bit is set to 1 if the MDIO pins fail to read back what the device is driving onto them. This indicates a physical layer fault and the module state machine is reset. Writing a 1 to it clears this bit. 0: No failure. 1: Physical layer fault; the MDIO state machine is reset." range="" rwaccess="RW"/>
    <bitfield id="FAULT_DETECT_ENABLE" width="1" begin="18" end="18" resetval="0x0" description="Fault detect enable. This bit has to be set to 1 to enable the physical layer fault detection. 0: Disables the physical layer fault detection. 1: Enables the physical layer fault detection." range="" rwaccess="RW"/>
    <bitfield id="INT_TEST_ENABLE" width="1" begin="17" end="17" resetval="0x0" description="Interrupt test enable. This bit can be set to 1 to enable the host to set the USERINT and LINKINT bits for test purposes. 0: Interrupt bits are not set. 1: Enables the host to set the USERINT and LINKINT bits for test purposes." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKDIV" width="16" begin="15" end="0" resetval="0xFF" description="Clock divider. This field specifies the division ratio between ICLK and the frequency of MDCLK. MDCLK is disabled when CLKDIV is set to 0. MDCLK frequency = ICLK frequency/(CLKDIV+1)." range="" rwaccess="RW"/>
  </register>
  <register id="MDIO_ALIVE" acronym="MDIO_ALIVE" offset="0x8" width="32" description="">
    <bitfield id="ALIVE" width="32" begin="31" end="0" resetval="0x0" description="MDIO alive. Bit is set if the most recent access to the PHY was acknowledged by the PHY, the bit is reset if the PHY fails to acknowledge the access. Both the user and polling accesses to a PHY will cause the corresponding ALIVE bit to be updated. The ALIVE bits are only meant to be used to give an indication of the presence or not of a PHY with the corresponding address. Writing a 1 to any bit will clear it, writing a 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="MDIO_LINK" acronym="MDIO_LINK" offset="0xC" width="32" description="">
    <bitfield id="LINK" width="32" begin="31" end="0" resetval="0x0" description="MDIO link state. This register is updated after a read of the Generic Status Register of a PHY. The bit is set if the PHY has link and the PHY acknowledges the read transaction. The bit is reset if the PHY indicates it does not have link or fails to acknowledge the read transaction. Writes to the register have no effect." range="" rwaccess="R"/>
  </register>
  <register id="MDIO_LINK_INT_RAW" acronym="MDIO_LINK_INT_RAW" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LINKINTRAW" width="2" begin="1" end="0" resetval="0x0" description="MDIO link change event raw value. Channels 1:0" range="" rwaccess="RW"/>
  </register>
  <register id="MDIO_LINK_INT_MASKED" acronym="MDIO_LINK_INT_MASKED" offset="0x14" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LINKINTMASKED" width="2" begin="1" end="0" resetval="0x0" description="MDIO link change interrupt, masked value. When asserted 1, a bit indicates that there was an MDIO link change event (i.e. change in the MDIO Link register) corresponding to the PHY address in the MDIO_USERPHYSEL register and the LINKINTENB bit was set. LINKINTMASKED[0] corresponds to MDIO_USERPHYSEL0. Writing a 1 will clear the interrupt and writing 0 has no effect. If the INTTESTENB bit in theMDIO_CONTROL register is set, the host may set the LINKINT bits to a 1. This mode may be used for test purposes." range="" rwaccess="RW"/>
  </register>
  <register id="MDIO_USER_INT_RAW" acronym="MDIO_USER_INT_RAW" offset="0x20" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="USERINTRAW" width="2" begin="1" end="0" resetval="0x0" description="Raw value of MDIO user command complete event for the MDIO_USERACCESS register. When asserted 1, a bit indicates that the previously scheduled PHY read or write command using that MDIO_USERACCESS register has completed. Writing a 1 will clear the event and writing 0 has no effect. If the INTTESTENB bit in theMDIO_CONTROL register is set, the host may set the USERINTRAW bits to a 1. This mode may be used for test purposes." range="" rwaccess="RW"/>
  </register>
  <register id="MDIO_USER_INT_MASKED" acronym="MDIO_USER_INT_MASKED" offset="0x24" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="USERINTMASKED" width="2" begin="1" end="0" resetval="0x0" description="Masked value of MDIO user command complete interrupt for the MDIO_USERACCESS register. When asserted 1, a bit indicates that the previously scheduled PHY read or write command using MDIO_USERACCESS register has completed and the corresponding USERINTMASKSET bit is set to 1. Writing a 1 will clear the interrupt and writing 0 has no effect. If the INTTESTENB bit in theMDIO_CONTROL register is set, the host may set the USERINTMASKED bits to a 1. This mode may be used for test purposes." range="" rwaccess="RW"/>
  </register>
  <register id="MDIO_USER_INT_MASK_SET" acronym="MDIO_USER_INT_MASK_SET" offset="0x28" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="USERINTMASKSET" width="2" begin="1" end="0" resetval="0x0" description="MDIO user interrupt mask set for USERINTMASKED. Writing a bit to 1 will enable MDIO user command complete interrupts for MDIO_USERACCESS register. MDIO user interrupt for MDIO_USERACCESS register is disabled if the bit is 0. Writing a 0 to this register has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="MDIO_USER_INT_MASK_CLEAR" acronym="MDIO_USER_INT_MASK_CLEAR" offset="0x2C" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="USERINTMASKCLR" width="2" begin="1" end="0" resetval="0x0" description="MDIO user command complete interrupt mask clear for USERINTMASKED. Writing a bit to 1 will disable further user command complete interrupts for MDIO_USERACCESS register. Writing a 0 to this register has no effect." range="" rwaccess="RW"/>
  </register>
</module>
