set_property SRC_FILE_INFO {cfile:/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/Z_system_processing_system7_0_0.xdc rfile:../../../base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/Z_system_processing_system7_0_0.xdc id:1 order:EARLY scoped_inst:Z_system_i/processing_system7_0/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0.xdc rfile:../../../base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0.xdc id:2 order:EARLY scoped_inst:Z_system_i/axi_ethernet_0/inst/eth_mac/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0.xdc rfile:../../../base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0.xdc id:3 order:EARLY scoped_inst:Z_system_i/axi_ethernet_1/inst/eth_mac/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0.xdc rfile:../../../base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0.xdc id:4 order:EARLY scoped_inst:Z_system_i/axi_ethernet_2/inst/eth_mac/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0.xdc rfile:../../../base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0.xdc id:5 order:EARLY scoped_inst:Z_system_i/axi_ethernet_3/inst/eth_mac/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.xdc rfile:../../../base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.xdc id:6 order:LATE scoped_inst:Z_system_i/axi_ethernet_0/inst/eth_buf/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_clocks.xdc rfile:../../../base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_clocks.xdc id:7 order:LATE scoped_inst:Z_system_i/axi_ethernet_0/inst/eth_mac/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_0/synth/bd_1_eth_buf_0.xdc rfile:../../../base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_0/synth/bd_1_eth_buf_0.xdc id:8 order:LATE scoped_inst:Z_system_i/axi_ethernet_1/inst/eth_buf/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_clocks.xdc rfile:../../../base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_clocks.xdc id:9 order:LATE scoped_inst:Z_system_i/axi_ethernet_1/inst/eth_mac/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_0/synth/bd_2_eth_buf_0.xdc rfile:../../../base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_0/synth/bd_2_eth_buf_0.xdc id:10 order:LATE scoped_inst:Z_system_i/axi_ethernet_2/inst/eth_buf/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_clocks.xdc rfile:../../../base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_clocks.xdc id:11 order:LATE scoped_inst:Z_system_i/axi_ethernet_2/inst/eth_mac/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_0/synth/bd_3_eth_buf_0.xdc rfile:../../../base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_0/synth/bd_3_eth_buf_0.xdc id:12 order:LATE scoped_inst:Z_system_i/axi_ethernet_3/inst/eth_buf/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_clocks.xdc rfile:../../../base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_clocks.xdc id:13 order:LATE scoped_inst:Z_system_i/axi_ethernet_3/inst/eth_mac/inst} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter clk_fpga_0 0.3
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter clk_fpga_1 0.15
set_property src_info {type:SCOPED_XDC file:2 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/flow/rx_pause/pause*to_tx_reg[*]}] -to [get_cells {tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/flow/tx_pause/count_set*reg}] 32 -datapath_only
set_property src_info {type:SCOPED_XDC file:2 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/flow/rx_pause/pause*to_tx_reg[*]}] -to [get_cells {tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/flow/tx_pause/pause_count*reg[*]}] 32 -datapath_only
set_property src_info {type:SCOPED_XDC file:2 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg}] -to [get_cells {tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:2 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/*statistics_counters/rd_data_ref_reg[*]}] -to [get_cells {tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/*statistics_counters/ip2bus_data_reg[*]}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:2 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/*statistics_counters/response_toggle_reg}] -to [get_cells {tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/*statistics_counters/sync_response/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:2 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/*statistics_counters/request_toggle_reg}] -to [get_cells {tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/*statistics_counters/sync_request/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:2 line:96 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg}] -to [get_cells {tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:2 line:97 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[*]}] -to [get_cells {tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[*].sync_enable/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:2 line:98 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/*managen/conf/update_pause_ad_int_reg}] -to [get_cells {tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:3 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {bd_1_eth_mac_0_core/flow/rx_pause/pause*to_tx_reg[*]}] -to [get_cells {bd_1_eth_mac_0_core/flow/tx_pause/count_set*reg}] 32 -datapath_only
set_property src_info {type:SCOPED_XDC file:3 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {bd_1_eth_mac_0_core/flow/rx_pause/pause*to_tx_reg[*]}] -to [get_cells {bd_1_eth_mac_0_core/flow/tx_pause/pause_count*reg[*]}] 32 -datapath_only
set_property src_info {type:SCOPED_XDC file:3 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {bd_1_eth_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg}] -to [get_cells {bd_1_eth_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:3 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {bd_1_eth_mac_0_core/*statistics_counters/rd_data_ref_reg[*]}] -to [get_cells {bd_1_eth_mac_0_core/*statistics_counters/ip2bus_data_reg[*]}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:3 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {bd_1_eth_mac_0_core/*statistics_counters/response_toggle_reg}] -to [get_cells {bd_1_eth_mac_0_core/*statistics_counters/sync_response/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:3 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {bd_1_eth_mac_0_core/*statistics_counters/request_toggle_reg}] -to [get_cells {bd_1_eth_mac_0_core/*statistics_counters/sync_request/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:3 line:94 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {bd_1_eth_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg}] -to [get_cells {bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:3 line:95 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {bd_1_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[*]}] -to [get_cells {bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[*].sync_enable/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:3 line:96 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {bd_1_eth_mac_0_core/*managen/conf/update_pause_ad_int_reg}] -to [get_cells {bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:4 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {bd_2_eth_mac_0_core/flow/rx_pause/pause*to_tx_reg[*]}] -to [get_cells {bd_2_eth_mac_0_core/flow/tx_pause/count_set*reg}] 32 -datapath_only
set_property src_info {type:SCOPED_XDC file:4 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {bd_2_eth_mac_0_core/flow/rx_pause/pause*to_tx_reg[*]}] -to [get_cells {bd_2_eth_mac_0_core/flow/tx_pause/pause_count*reg[*]}] 32 -datapath_only
set_property src_info {type:SCOPED_XDC file:4 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {bd_2_eth_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg}] -to [get_cells {bd_2_eth_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:4 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {bd_2_eth_mac_0_core/*statistics_counters/rd_data_ref_reg[*]}] -to [get_cells {bd_2_eth_mac_0_core/*statistics_counters/ip2bus_data_reg[*]}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:4 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {bd_2_eth_mac_0_core/*statistics_counters/response_toggle_reg}] -to [get_cells {bd_2_eth_mac_0_core/*statistics_counters/sync_response/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:4 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {bd_2_eth_mac_0_core/*statistics_counters/request_toggle_reg}] -to [get_cells {bd_2_eth_mac_0_core/*statistics_counters/sync_request/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:4 line:94 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {bd_2_eth_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg}] -to [get_cells {bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:4 line:95 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {bd_2_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[*]}] -to [get_cells {bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[*].sync_enable/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:4 line:96 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {bd_2_eth_mac_0_core/*managen/conf/update_pause_ad_int_reg}] -to [get_cells {bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:5 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {bd_3_eth_mac_0_core/flow/rx_pause/pause*to_tx_reg[*]}] -to [get_cells {bd_3_eth_mac_0_core/flow/tx_pause/count_set*reg}] 32 -datapath_only
set_property src_info {type:SCOPED_XDC file:5 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {bd_3_eth_mac_0_core/flow/rx_pause/pause*to_tx_reg[*]}] -to [get_cells {bd_3_eth_mac_0_core/flow/tx_pause/pause_count*reg[*]}] 32 -datapath_only
set_property src_info {type:SCOPED_XDC file:5 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {bd_3_eth_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg}] -to [get_cells {bd_3_eth_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:5 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {bd_3_eth_mac_0_core/*statistics_counters/rd_data_ref_reg[*]}] -to [get_cells {bd_3_eth_mac_0_core/*statistics_counters/ip2bus_data_reg[*]}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:5 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {bd_3_eth_mac_0_core/*statistics_counters/response_toggle_reg}] -to [get_cells {bd_3_eth_mac_0_core/*statistics_counters/sync_response/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:5 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {bd_3_eth_mac_0_core/*statistics_counters/request_toggle_reg}] -to [get_cells {bd_3_eth_mac_0_core/*statistics_counters/sync_request/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:5 line:94 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {bd_3_eth_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg}] -to [get_cells {bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:5 line:95 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {bd_3_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[*]}] -to [get_cells {bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[*].sync_enable/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:5 line:96 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {bd_3_eth_mac_0_core/*managen/conf/update_pause_ad_int_reg}] -to [get_cells {bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:6 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay  -from [get_cells {*TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[*]}]   -to [get_cells {*TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[*]}] 8 -datapath_only
set_property src_info {type:SCOPED_XDC file:6 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -of [all_fanin -flat [get_pins -hier -regexp {.*/ClkBAxiEthBClkCrsBusOut_reg.*D}]] -filter {IS_SEQUENTIAL=="1" && NAME !~ "*ClkBAxiEthBClkCrsBusOut*"}] -to [get_pins -hier -regexp {.*/ClkBAxiEthBClkCrsBusOut_reg.*D}] 8 -datapath_only
set_property src_info {type:SCOPED_XDC file:6 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {*RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[*]}] -to [get_cells {*RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[*].SYNC_RXS_LAST_READ_GRAY/data_sync0_i}]  8 -datapath_only
set_property src_info {type:SCOPED_XDC file:6 line:94 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {*RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[*]}] -to [get_cells {*RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[*].SYNC_RXD_LAST_READ_GRAY/data_sync0_i}]  8 -datapath_only
set_property src_info {type:SCOPED_XDC file:7 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -rise_from [get_clocks bd_0_eth_mac_0_rgmii_rx_clk] -rise_to [get_clocks -of_objects [get_ports rgmii_port_0_rxc]] -hold
set_property src_info {type:SCOPED_XDC file:7 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -fall_from [get_clocks bd_0_eth_mac_0_rgmii_rx_clk] -fall_to [get_clocks -of_objects [get_ports rgmii_port_0_rxc]] -hold
set_property src_info {type:SCOPED_XDC file:7 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -rise_from [get_clocks -of_objects [get_pins Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0]] -rise_to [get_clocks bd_0_eth_mac_0_rgmii_tx_clk] -hold
set_property src_info {type:SCOPED_XDC file:7 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -fall_from [get_clocks -of_objects [get_pins Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0]] -fall_to [get_clocks bd_0_eth_mac_0_rgmii_tx_clk] -hold
set_property src_info {type:SCOPED_XDC file:7 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_clocks -of_objects [get_ports rgmii_port_0_rxc]] -to [get_cells {tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/*statistics_counters/general_statisic_control[*].general_statisics/sync_inc_vector/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:7 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_clocks -of_objects [get_ports rgmii_port_0_rxc]] -to [get_cells {tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/*statistics_counters/frame_size_bin_control1[*].frame_size_stats1/sync_inc_vector/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:7 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_clocks -of_objects [get_ports rgmii_port_0_rxc]] -to [get_cells {tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/*statistics_counters/frame_size_bin_control2[*].frame_size_stats2/sync_inc_vector/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:7 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_clocks -of_objects [get_ports rgmii_port_0_rxc]] -to [get_cells {tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/*statistics_counters/*/accum_gray_resync[*].sync_accum_gray_i/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:7 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/*/bus2ip_addr_reg_reg[*]}] -to [get_clocks -of_objects [get_pins Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0]] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:8 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay  -from [get_cells {*TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[*]}]   -to [get_cells {*TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[*]}] 8 -datapath_only
set_property src_info {type:SCOPED_XDC file:8 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -of [all_fanin -flat [get_pins -hier -regexp {.*/ClkBAxiEthBClkCrsBusOut_reg.*D}]] -filter {IS_SEQUENTIAL=="1" && NAME !~ "*ClkBAxiEthBClkCrsBusOut*"}] -to [get_pins -hier -regexp {.*/ClkBAxiEthBClkCrsBusOut_reg.*D}] 8 -datapath_only
set_property src_info {type:SCOPED_XDC file:8 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {*RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[*]}] -to [get_cells {*RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[*].SYNC_RXS_LAST_READ_GRAY/data_sync0_i}]  8 -datapath_only
set_property src_info {type:SCOPED_XDC file:8 line:94 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {*RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[*]}] -to [get_cells {*RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[*].SYNC_RXD_LAST_READ_GRAY/data_sync0_i}]  8 -datapath_only
set_property src_info {type:SCOPED_XDC file:9 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -rise_from [get_clocks bd_1_eth_mac_0_rgmii_rx_clk] -rise_to [get_clocks -of_objects [get_ports rgmii_port_1_rxc]] -hold
set_property src_info {type:SCOPED_XDC file:9 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -fall_from [get_clocks bd_1_eth_mac_0_rgmii_rx_clk] -fall_to [get_clocks -of_objects [get_ports rgmii_port_1_rxc]] -hold
set_property src_info {type:SCOPED_XDC file:9 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -rise_from [get_clocks -of_objects [get_pins Z_system_i/axi_ethernet_1/inst/eth_mac/inst/gtx_clk]] -rise_to [get_clocks bd_1_eth_mac_0_rgmii_tx_clk] -hold
set_property src_info {type:SCOPED_XDC file:9 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -fall_from [get_clocks -of_objects [get_pins Z_system_i/axi_ethernet_1/inst/eth_mac/inst/gtx_clk]] -fall_to [get_clocks bd_1_eth_mac_0_rgmii_tx_clk] -hold
set_property src_info {type:SCOPED_XDC file:9 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_clocks -of_objects [get_ports rgmii_port_1_rxc]] -to [get_cells {bd_1_eth_mac_0_core/*statistics_counters/general_statisic_control[*].general_statisics/sync_inc_vector/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:9 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_clocks -of_objects [get_ports rgmii_port_1_rxc]] -to [get_cells {bd_1_eth_mac_0_core/*statistics_counters/frame_size_bin_control1[*].frame_size_stats1/sync_inc_vector/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:9 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_clocks -of_objects [get_ports rgmii_port_1_rxc]] -to [get_cells {bd_1_eth_mac_0_core/*statistics_counters/frame_size_bin_control2[*].frame_size_stats2/sync_inc_vector/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:9 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_clocks -of_objects [get_ports rgmii_port_1_rxc]] -to [get_cells {bd_1_eth_mac_0_core/*statistics_counters/*/accum_gray_resync[*].sync_accum_gray_i/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:9 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {axi4_lite_ipif/axi_lite_top/*/bus2ip_addr_reg_reg[*]}] -to [get_clocks -of_objects [get_pins Z_system_i/axi_ethernet_1/inst/eth_mac/inst/gtx_clk]] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:10 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay  -from [get_cells {*TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[*]}]   -to [get_cells {*TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[*]}] 8 -datapath_only
set_property src_info {type:SCOPED_XDC file:10 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -of [all_fanin -flat [get_pins -hier -regexp {.*/ClkBAxiEthBClkCrsBusOut_reg.*D}]] -filter {IS_SEQUENTIAL=="1" && NAME !~ "*ClkBAxiEthBClkCrsBusOut*"}] -to [get_pins -hier -regexp {.*/ClkBAxiEthBClkCrsBusOut_reg.*D}] 8 -datapath_only
set_property src_info {type:SCOPED_XDC file:10 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {*RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[*]}] -to [get_cells {*RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[*].SYNC_RXS_LAST_READ_GRAY/data_sync0_i}]  8 -datapath_only
set_property src_info {type:SCOPED_XDC file:10 line:94 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {*RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[*]}] -to [get_cells {*RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[*].SYNC_RXD_LAST_READ_GRAY/data_sync0_i}]  8 -datapath_only
set_property src_info {type:SCOPED_XDC file:11 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -rise_from [get_clocks bd_2_eth_mac_0_rgmii_rx_clk] -rise_to [get_clocks -of_objects [get_ports rgmii_port_2_rxc]] -hold
set_property src_info {type:SCOPED_XDC file:11 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -fall_from [get_clocks bd_2_eth_mac_0_rgmii_rx_clk] -fall_to [get_clocks -of_objects [get_ports rgmii_port_2_rxc]] -hold
set_property src_info {type:SCOPED_XDC file:11 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -rise_from [get_clocks -of_objects [get_pins Z_system_i/axi_ethernet_2/inst/eth_mac/inst/gtx_clk]] -rise_to [get_clocks bd_2_eth_mac_0_rgmii_tx_clk] -hold
set_property src_info {type:SCOPED_XDC file:11 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -fall_from [get_clocks -of_objects [get_pins Z_system_i/axi_ethernet_2/inst/eth_mac/inst/gtx_clk]] -fall_to [get_clocks bd_2_eth_mac_0_rgmii_tx_clk] -hold
set_property src_info {type:SCOPED_XDC file:11 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_clocks -of_objects [get_ports rgmii_port_2_rxc]] -to [get_cells {bd_2_eth_mac_0_core/*statistics_counters/general_statisic_control[*].general_statisics/sync_inc_vector/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:11 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_clocks -of_objects [get_ports rgmii_port_2_rxc]] -to [get_cells {bd_2_eth_mac_0_core/*statistics_counters/frame_size_bin_control1[*].frame_size_stats1/sync_inc_vector/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:11 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_clocks -of_objects [get_ports rgmii_port_2_rxc]] -to [get_cells {bd_2_eth_mac_0_core/*statistics_counters/frame_size_bin_control2[*].frame_size_stats2/sync_inc_vector/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:11 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_clocks -of_objects [get_ports rgmii_port_2_rxc]] -to [get_cells {bd_2_eth_mac_0_core/*statistics_counters/*/accum_gray_resync[*].sync_accum_gray_i/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:11 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {axi4_lite_ipif/axi_lite_top/*/bus2ip_addr_reg_reg[*]}] -to [get_clocks -of_objects [get_pins Z_system_i/axi_ethernet_2/inst/eth_mac/inst/gtx_clk]] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:12 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay  -from [get_cells {*TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[*]}]   -to [get_cells {*TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[*]}] 8 -datapath_only
set_property src_info {type:SCOPED_XDC file:12 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -of [all_fanin -flat [get_pins -hier -regexp {.*/ClkBAxiEthBClkCrsBusOut_reg.*D}]] -filter {IS_SEQUENTIAL=="1" && NAME !~ "*ClkBAxiEthBClkCrsBusOut*"}] -to [get_pins -hier -regexp {.*/ClkBAxiEthBClkCrsBusOut_reg.*D}] 8 -datapath_only
set_property src_info {type:SCOPED_XDC file:12 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {*RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[*]}] -to [get_cells {*RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[*].SYNC_RXS_LAST_READ_GRAY/data_sync0_i}]  8 -datapath_only
set_property src_info {type:SCOPED_XDC file:12 line:94 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {*RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[*]}] -to [get_cells {*RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[*].SYNC_RXD_LAST_READ_GRAY/data_sync0_i}]  8 -datapath_only
set_property src_info {type:SCOPED_XDC file:13 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -rise_from [get_clocks bd_3_eth_mac_0_rgmii_rx_clk] -rise_to [get_clocks -of_objects [get_ports rgmii_port_3_rxc]] -hold
set_property src_info {type:SCOPED_XDC file:13 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -fall_from [get_clocks bd_3_eth_mac_0_rgmii_rx_clk] -fall_to [get_clocks -of_objects [get_ports rgmii_port_3_rxc]] -hold
set_property src_info {type:SCOPED_XDC file:13 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -rise_from [get_clocks -of_objects [get_pins Z_system_i/axi_ethernet_3/inst/eth_mac/inst/gtx_clk]] -rise_to [get_clocks bd_3_eth_mac_0_rgmii_tx_clk] -hold
set_property src_info {type:SCOPED_XDC file:13 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -fall_from [get_clocks -of_objects [get_pins Z_system_i/axi_ethernet_3/inst/eth_mac/inst/gtx_clk]] -fall_to [get_clocks bd_3_eth_mac_0_rgmii_tx_clk] -hold
set_property src_info {type:SCOPED_XDC file:13 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_clocks -of_objects [get_ports rgmii_port_3_rxc]] -to [get_cells {bd_3_eth_mac_0_core/*statistics_counters/general_statisic_control[*].general_statisics/sync_inc_vector/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:13 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_clocks -of_objects [get_ports rgmii_port_3_rxc]] -to [get_cells {bd_3_eth_mac_0_core/*statistics_counters/frame_size_bin_control1[*].frame_size_stats1/sync_inc_vector/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:13 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_clocks -of_objects [get_ports rgmii_port_3_rxc]] -to [get_cells {bd_3_eth_mac_0_core/*statistics_counters/frame_size_bin_control2[*].frame_size_stats2/sync_inc_vector/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:13 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_clocks -of_objects [get_ports rgmii_port_3_rxc]] -to [get_cells {bd_3_eth_mac_0_core/*statistics_counters/*/accum_gray_resync[*].sync_accum_gray_i/data_sync_reg0}] 6 -datapath_only
set_property src_info {type:SCOPED_XDC file:13 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells {axi4_lite_ipif/axi_lite_top/*/bus2ip_addr_reg_reg[*]}] -to [get_clocks -of_objects [get_pins Z_system_i/axi_ethernet_3/inst/eth_mac/inst/gtx_clk]] 6 -datapath_only
