
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105086                       # Number of seconds simulated
sim_ticks                                105085607118                       # Number of ticks simulated
final_tick                               632079504396                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 104902                       # Simulator instruction rate (inst/s)
host_op_rate                                   132172                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5000686                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889552                       # Number of bytes of host memory used
host_seconds                                 21014.24                       # Real time elapsed on the host
sim_insts                                  2204433068                       # Number of instructions simulated
sim_ops                                    2777484616                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      7448320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2712448                       # Number of bytes read from this memory
system.physmem.bytes_read::total             10164352                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1543936                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1543936                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        58190                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        21191                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 79409                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12062                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12062                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15835                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     70878593                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18271                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     25811794                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                96724492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15835                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18271                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              34106                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14692174                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14692174                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14692174                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15835                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     70878593                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18271                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     25811794                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              111416666                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               252003855                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21938092                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17774648                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2012882                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8996901                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8284852                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2464612                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91252                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185560708                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121936605                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21938092                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10749464                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26710499                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6159866                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5189141                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11612358                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2011662                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221563554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.676172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.047385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194853055     87.94%     87.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2484582      1.12%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1959958      0.88%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4590830      2.07%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          994655      0.45%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1554845      0.70%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1188196      0.54%     93.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          743377      0.34%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13194056      5.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221563554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.087055                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.483868                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183457494                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7352472                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26601792                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        90057                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4061733                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3780811                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149520892                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        75766                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4061733                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       183965687                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2150068                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3699544                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26151129                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1535387                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149386694                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        41239                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        280732                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539951                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       270835                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210183098                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697066096                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697066096                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39487580                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35922                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        19378                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4778457                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14511602                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7206687                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       134207                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1599990                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148313930                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35897                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139369288                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       146216                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24676175                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51284662                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2829                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    221563554                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.629026                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.300351                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    161451369     72.87%     72.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25779963     11.64%     84.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12501459      5.64%     90.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8338884      3.76%     93.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7714799      3.48%     97.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2590051      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2678411      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379106      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129512      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221563554                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400546     59.57%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        134713     20.04%     79.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137107     20.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117061189     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113428      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13027629      9.35%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7150508      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139369288                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.553044                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             672366                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004824                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501120710                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173026474                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135789411                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140041654                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       353368                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3277665                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1041                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          472                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       180961                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4061733                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1301232                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       100223                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148349827                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10346                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14511602                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7206687                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19363                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         84223                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          472                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1099442                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1135414                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234856                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136825221                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12577799                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2544065                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19726922                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19400226                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7149123                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.542949                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135789849                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135789411                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80424651                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221964402                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.538839                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362331                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25542480                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2014873                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    217501821                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.564636                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.369248                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165930021     76.29%     76.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24270919     11.16%     87.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10601168      4.87%     92.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6019562      2.77%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4356476      2.00%     97.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1712648      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1322608      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954702      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2333717      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    217501821                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2333717                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           363519967                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300765549                       # The number of ROB writes
system.switch_cpus0.timesIdled                3014749                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               30440301                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.520038                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.520038                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.396819                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.396819                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616329966                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189134405                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138103172                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               252003852                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22058848                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18104140                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2053336                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9017254                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8665932                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2195548                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96394                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    197422362                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             121093490                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22058848                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10861480                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26103371                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5717144                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       8746043                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11939412                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2044356                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    235917760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.629316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.988364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       209814389     88.94%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1962117      0.83%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3530056      1.50%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2077624      0.88%     92.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1703423      0.72%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1493239      0.63%     93.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          838696      0.36%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2086034      0.88%     94.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12412182      5.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    235917760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.087534                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.480522                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       195775420                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     10405278                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26027958                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        63328                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3645770                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3623008                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          214                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     148404821                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1230                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3645770                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       196083672                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         701473                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      8794725                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25765857                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       926258                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     148352984                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         97859                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       535029                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    209042697                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    688532704                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    688532704                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    177400481                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        31642216                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35297                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17672                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2661222                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13737192                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7429672                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        71675                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1692476                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         147205242                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35298                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140273477                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        62342                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17563299                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36422940                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    235917760                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.594586                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.282886                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    177503180     75.24%     75.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23242874      9.85%     85.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12166638      5.16%     90.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8589214      3.64%     93.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8564741      3.63%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3055647      1.30%     98.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2348319      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       274604      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       172543      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    235917760                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          51432     13.75%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        166149     44.43%     58.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       156404     41.82%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118345830     84.37%     84.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1927457      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17625      0.01%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12571790      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7410775      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140273477                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.556632                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             373985                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002666                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    516901041                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    164804081                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137894557                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140647462                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       286033                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2209595                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          242                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        98922                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3645770                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         497516                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        55600                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    147240540                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        85187                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13737192                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7429672                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17672                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         45931                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          242                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1181319                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1074891                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2256210                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138690476                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12479657                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1583001                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19890428                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19648113                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7410771                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.550351                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137894619                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137894557                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80691572                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        219731005                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.547192                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367229                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103146241                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    127142763                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20098024                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2070794                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    232271990                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.547387                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.398383                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    180363754     77.65%     77.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25317077     10.90%     88.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9712751      4.18%     92.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5120790      2.20%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4338513      1.87%     96.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2065787      0.89%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       972960      0.42%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1525797      0.66%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2854561      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    232271990                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103146241                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     127142763                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18858347                       # Number of memory references committed
system.switch_cpus1.commit.loads             11527597                       # Number of loads committed
system.switch_cpus1.commit.membars              17626                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18447021                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114461383                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2629761                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2854561                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           376658216                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          298127344                       # The number of ROB writes
system.switch_cpus1.timesIdled                2906730                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               16086092                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103146241                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            127142763                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103146241                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.443170                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.443170                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.409304                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.409304                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       623641207                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192629459                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      137487655                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35252                       # number of misc regfile writes
system.l20.replacements                         58357                       # number of replacements
system.l20.tagsinuse                              512                       # Cycle average of tags in use
system.l20.total_refs                           22666                       # Total number of references to valid blocks.
system.l20.sampled_refs                         58869                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.385024                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            4.862783                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.094467                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   502.988263                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             4.054488                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009498                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000185                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.982399                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.007919                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        15093                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  15093                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7416                       # number of Writeback hits
system.l20.Writeback_hits::total                 7416                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        15093                       # number of demand (read+write) hits
system.l20.demand_hits::total                   15093                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        15093                       # number of overall hits
system.l20.overall_hits::total                  15093                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        58190                       # number of ReadReq misses
system.l20.ReadReq_misses::total                58203                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        58190                       # number of demand (read+write) misses
system.l20.demand_misses::total                 58203                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        58190                       # number of overall misses
system.l20.overall_misses::total                58203                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2489988                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  11966903152                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    11969393140                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2489988                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  11966903152                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     11969393140                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2489988                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  11966903152                       # number of overall miss cycles
system.l20.overall_miss_latency::total    11969393140                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73283                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73296                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7416                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7416                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73283                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73296                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73283                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73296                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.794045                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.794082                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.794045                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.794082                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.794045                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.794082                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 191537.538462                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 205652.228080                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 205649.075477                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 191537.538462                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 205652.228080                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 205649.075477                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 191537.538462                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 205652.228080                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 205649.075477                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                6048                       # number of writebacks
system.l20.writebacks::total                     6048                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        58190                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           58203                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        58190                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            58203                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        58190                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           58203                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1711935                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   8477382799                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   8479094734                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1711935                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   8477382799                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   8479094734                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1711935                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   8477382799                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   8479094734                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.794045                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.794082                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.794045                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.794082                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.794045                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.794082                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 131687.307692                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145684.529971                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 145681.403605                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 131687.307692                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 145684.529971                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 145681.403605                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 131687.307692                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 145684.529971                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 145681.403605                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         21283                       # number of replacements
system.l21.tagsinuse                              512                       # Cycle average of tags in use
system.l21.total_refs                           20549                       # Total number of references to valid blocks.
system.l21.sampled_refs                         21795                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.942831                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            4.593927                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.246840                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   498.143212                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             9.016021                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.008973                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000482                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.972936                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.017609                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        12693                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  12693                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7342                       # number of Writeback hits
system.l21.Writeback_hits::total                 7342                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        12693                       # number of demand (read+write) hits
system.l21.demand_hits::total                   12693                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        12693                       # number of overall hits
system.l21.overall_hits::total                  12693                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        21191                       # number of ReadReq misses
system.l21.ReadReq_misses::total                21206                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        21191                       # number of demand (read+write) misses
system.l21.demand_misses::total                 21206                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        21191                       # number of overall misses
system.l21.overall_misses::total                21206                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2859057                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4294330158                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4297189215                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2859057                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4294330158                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4297189215                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2859057                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4294330158                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4297189215                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33884                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33899                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7342                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7342                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33884                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33899                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33884                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33899                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.625398                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.625564                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.625398                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.625564                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.625398                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.625564                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 190603.800000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 202648.773442                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 202640.253466                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 190603.800000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 202648.773442                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 202640.253466                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 190603.800000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 202648.773442                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 202640.253466                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                6014                       # number of writebacks
system.l21.writebacks::total                     6014                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        21191                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           21206                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        21191                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            21206                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        21191                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           21206                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1956129                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3018909633                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3020865762                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1956129                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3018909633                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3020865762                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1956129                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3018909633                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3020865762                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.625398                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.625564                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.625398                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.625564                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.625398                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.625564                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 130408.600000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 142461.876882                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 142453.351033                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 130408.600000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 142461.876882                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 142453.351033                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 130408.600000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 142461.876882                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 142453.351033                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996689                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011619966                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060325.796334                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996689                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11612342                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11612342                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11612342                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11612342                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11612342                       # number of overall hits
system.cpu0.icache.overall_hits::total       11612342                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3146125                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3146125                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3146125                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3146125                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3146125                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3146125                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11612358                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11612358                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11612358                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11612358                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11612358                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11612358                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 196632.812500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 196632.812500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 196632.812500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 196632.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 196632.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 196632.812500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2597888                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2597888                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2597888                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2597888                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2597888                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2597888                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 199837.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 199837.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 199837.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 199837.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 199837.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 199837.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73283                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179479010                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73539                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2440.596282                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.035615                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.964385                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902483                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097517                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9415276                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9415276                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19141                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19141                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16407934                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16407934                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16407934                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16407934                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       184039                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       184039                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       184039                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        184039                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       184039                       # number of overall misses
system.cpu0.dcache.overall_misses::total       184039                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  34721246334                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  34721246334                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  34721246334                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  34721246334                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  34721246334                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  34721246334                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9599315                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9599315                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16591973                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16591973                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16591973                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16591973                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.019172                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.019172                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011092                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011092                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011092                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011092                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 188662.437494                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 188662.437494                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 188662.437494                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 188662.437494                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 188662.437494                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 188662.437494                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7416                       # number of writebacks
system.cpu0.dcache.writebacks::total             7416                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       110756                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       110756                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       110756                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       110756                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       110756                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       110756                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73283                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73283                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73283                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73283                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73283                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73283                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  13444622133                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  13444622133                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  13444622133                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  13444622133                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  13444622133                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  13444622133                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007634                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007634                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004417                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004417                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004417                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004417                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 183461.677783                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 183461.677783                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 183461.677783                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 183461.677783                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 183461.677783                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 183461.677783                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.997000                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013233870                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2197904.273319                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997000                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738777                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11939395                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11939395                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11939395                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11939395                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11939395                       # number of overall hits
system.cpu1.icache.overall_hits::total       11939395                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3484087                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3484087                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3484087                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3484087                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3484087                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3484087                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11939412                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11939412                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11939412                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11939412                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11939412                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11939412                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 204946.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 204946.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 204946.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 204946.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 204946.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 204946.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2984712                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2984712                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2984712                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2984712                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2984712                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2984712                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 198980.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 198980.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 198980.800000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 198980.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 198980.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 198980.800000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33884                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163074841                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34140                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4776.650293                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.267496                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.732504                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903389                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096611                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9300171                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9300171                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7295499                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7295499                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17656                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17656                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17626                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17626                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16595670                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16595670                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16595670                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16595670                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        87252                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        87252                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        87252                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         87252                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        87252                       # number of overall misses
system.cpu1.dcache.overall_misses::total        87252                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13878054168                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13878054168                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13878054168                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13878054168                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13878054168                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13878054168                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9387423                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9387423                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7295499                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7295499                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17626                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17626                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16682922                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16682922                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16682922                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16682922                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009295                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009295                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005230                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005230                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005230                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005230                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 159057.146747                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 159057.146747                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 159057.146747                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 159057.146747                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 159057.146747                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 159057.146747                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7342                       # number of writebacks
system.cpu1.dcache.writebacks::total             7342                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        53368                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        53368                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        53368                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        53368                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        53368                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        53368                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33884                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33884                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33884                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33884                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33884                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33884                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5302451568                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5302451568                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5302451568                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5302451568                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5302451568                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5302451568                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003610                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003610                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 156488.359344                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 156488.359344                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 156488.359344                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 156488.359344                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 156488.359344                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 156488.359344                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
