/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [8:0] _02_;
  wire [8:0] _03_;
  wire [3:0] _04_;
  reg [6:0] _05_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire [14:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [16:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [14:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [5:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_3z[1] & celloutsig_1_0z);
  assign celloutsig_0_17z = ~(celloutsig_0_16z & celloutsig_0_8z[3]);
  assign celloutsig_0_24z = ~(celloutsig_0_11z & celloutsig_0_3z);
  assign celloutsig_0_39z = !(celloutsig_0_6z ? celloutsig_0_8z[6] : celloutsig_0_20z);
  assign celloutsig_0_16z = !(celloutsig_0_12z ? celloutsig_0_13z[6] : celloutsig_0_4z);
  assign celloutsig_1_2z = ~((celloutsig_1_0z | celloutsig_1_0z) & in_data[104]);
  assign celloutsig_1_18z = ~((_00_ | celloutsig_1_17z) & _01_);
  assign celloutsig_1_19z = ~((celloutsig_1_12z | celloutsig_1_14z) & celloutsig_1_5z);
  assign celloutsig_0_0z = ~((in_data[45] | in_data[26]) & (in_data[54] | in_data[32]));
  assign celloutsig_0_62z = ~((celloutsig_0_19z[0] | celloutsig_0_2z) & (celloutsig_0_25z | celloutsig_0_27z[12]));
  assign celloutsig_1_14z = ~((celloutsig_1_6z | celloutsig_1_4z) & (celloutsig_1_2z | celloutsig_1_4z));
  assign celloutsig_0_22z = ~((celloutsig_0_0z | celloutsig_0_7z) & (celloutsig_0_12z | celloutsig_0_6z));
  assign celloutsig_0_37z = celloutsig_0_23z[5] | ~(celloutsig_0_20z);
  assign celloutsig_0_14z = celloutsig_0_1z | ~(celloutsig_0_10z[3]);
  assign celloutsig_0_6z = celloutsig_0_0z | celloutsig_0_2z;
  assign celloutsig_1_0z = ~(in_data[172] ^ in_data[181]);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _02_ <= 9'h000;
    else _02_ <= { celloutsig_0_11z, celloutsig_0_29z, celloutsig_0_39z, celloutsig_0_36z, celloutsig_0_37z, celloutsig_0_25z, celloutsig_0_19z };
  reg [8:0] _23_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _23_ <= 9'h000;
    else _23_ <= in_data[174:166];
  assign { _03_[8:2], _00_, _03_[0] } = _23_;
  reg [3:0] _24_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _24_ <= 4'h0;
    else _24_ <= in_data[162:159];
  assign { _04_[3:1], _01_ } = _24_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _05_ <= 7'h00;
    else _05_ <= { celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_16z };
  assign celloutsig_0_36z = { celloutsig_0_23z[6:0], celloutsig_0_6z, celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_9z } == { celloutsig_0_25z, celloutsig_0_31z, celloutsig_0_35z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_5z[15:2], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z } === { celloutsig_0_8z[2], celloutsig_0_5z };
  assign celloutsig_0_32z = { celloutsig_0_9z[3], celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_28z, celloutsig_0_24z, celloutsig_0_29z } >= { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_29z };
  assign celloutsig_1_10z = { _04_[2:1], _04_[3:1], _01_ } >= { _04_[3:2], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_20z = { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_5z } >= { in_data[54:31], celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_7z = celloutsig_0_5z[0] & ~(celloutsig_0_6z);
  assign celloutsig_0_25z = celloutsig_0_8z[7] & ~(celloutsig_0_9z[3]);
  assign celloutsig_0_26z = { celloutsig_0_13z[4:0], celloutsig_0_15z } % { 1'h1, celloutsig_0_10z[4:1], celloutsig_0_7z };
  assign celloutsig_0_27z = { _05_[2:1], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_4z } % { 1'h1, celloutsig_0_5z[8:6], celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_25z };
  assign celloutsig_0_13z = { celloutsig_0_5z[15:9], celloutsig_0_12z } % { 1'h1, celloutsig_0_8z[5:1], celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_1_11z = { in_data[97], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_8z } * { in_data[159:147], celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_8z = in_data[18:11] * in_data[44:37];
  assign celloutsig_0_35z = { celloutsig_0_31z, celloutsig_0_3z } != { celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_32z };
  assign celloutsig_1_4z = { _03_[5:2], _00_ } != celloutsig_1_3z[5:1];
  assign celloutsig_0_3z = in_data[33:31] !== { in_data[54], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z } !== in_data[66:63];
  assign celloutsig_0_15z = { in_data[41:37], celloutsig_0_11z, celloutsig_0_11z } !== { celloutsig_0_8z[7:2], celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[40:33] !== { in_data[94:88], celloutsig_0_0z };
  assign celloutsig_0_31z = ~ { celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_17z };
  assign celloutsig_1_5z = | in_data[113:110];
  assign celloutsig_1_15z = | { celloutsig_1_13z[3:2], celloutsig_1_0z };
  assign celloutsig_0_61z = ~^ { _02_[8:7], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_24z };
  assign celloutsig_1_12z = ~^ { _03_[3:2], _00_ };
  assign celloutsig_0_21z = ~^ { celloutsig_0_13z[6:3], celloutsig_0_8z };
  assign celloutsig_0_2z = ~^ in_data[5:1];
  assign celloutsig_0_9z = { in_data[20:18], celloutsig_0_3z } >> { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_5z = { in_data[93:81], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z } << { in_data[85:70], celloutsig_0_1z };
  assign celloutsig_0_23z = { _05_, celloutsig_0_12z } << { in_data[65:60], celloutsig_0_20z, celloutsig_0_22z };
  assign celloutsig_0_10z = { celloutsig_0_8z[6:2], celloutsig_0_2z } >> celloutsig_0_8z[5:0];
  assign celloutsig_0_28z = { _05_[4:3], celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_12z } >> in_data[14:10];
  assign celloutsig_1_3z = in_data[110:105] ~^ { _03_[8:5], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_11z[5:2], celloutsig_1_10z } ~^ { in_data[186:183], celloutsig_1_0z };
  assign celloutsig_0_19z = { celloutsig_0_10z[1], celloutsig_0_16z, celloutsig_0_12z } ~^ celloutsig_0_8z[3:1];
  assign celloutsig_1_17z = ~((celloutsig_1_15z & celloutsig_1_6z) | celloutsig_1_11z[6]);
  assign celloutsig_0_12z = ~((celloutsig_0_2z & celloutsig_0_9z[2]) | celloutsig_0_0z);
  always_latch
    if (!clkin_data[64]) celloutsig_1_8z = 6'h00;
    else if (clkin_data[96]) celloutsig_1_8z = { celloutsig_1_3z[5], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_29z = ~((celloutsig_0_10z[3] & celloutsig_0_21z) | (celloutsig_0_22z & celloutsig_0_26z[2]));
  assign _03_[1] = _00_;
  assign _04_[0] = _01_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
