// Seed: 64252582
`timescale 1ps / 1 ps
module module_0 #(
    parameter id_10 = 32'd67
) (
    input id_2,
    output id_3,
    input id_4,
    input id_5,
    input logic id_6,
    output id_7,
    input id_8,
    input logic id_9,
    input logic _id_10,
    input logic id_11
);
  defparam id_12.id_13 = 1;
  assign id_10 = 1 - 1'b0 ? id_10[1] : id_10;
  always @(negedge 1) begin
    SystemTFIdentifier(1);
    if (1'b0) id_8 = id_11[id_10 : 1];
  end
endmodule
