module refresh_counter(
input clk,rst 
output reg[1:0] counter = 0 

);
always@(posedge clk or negedge rst)  begin 

if(rst)
counter <=0;

else begin 
  if (counter>=99999999) 
        counter <= 0; 
    else counter <= counter +1; 
end

end
endmodule 