Metric,Value
design__instance__count,139653
design__instance__area,1.16495E+6
design__instance_unmapped__count,0
synthesis__check_error__count,1853
design__max_slew_violation__count__corner:nom_tt_025C_1v80,458
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,276
design__max_cap_violation__count__corner:nom_tt_025C_1v80,18
power__internal__total,63952824.0
power__switching__total,0.002048963913694024
power__leakage__total,0.000136479182401672
power__total,63952824.0
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-2.789753396144573
clock__skew__worst_setup__corner:nom_tt_025C_1v80,1.1270948937622007
timing__hold__ws__corner:nom_tt_025C_1v80,1.2041008531064985
timing__setup__ws__corner:nom_tt_025C_1v80,1.6637944826132962
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,1.729529
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,7.648131
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,918
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,276
design__max_cap_violation__count__corner:nom_ss_100C_1v60,90
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-3.5072865604501464
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.9597874988661848
timing__hold__ws__corner:nom_ss_100C_1v60,2.4639038173798538
timing__setup__ws__corner:nom_ss_100C_1v60,-1.99700350797179
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-61.166788920728855
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-1.99700350797179
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,2.538760
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,103
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,10.151315
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,406
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,276
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,9
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-2.513554768802155
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.7975105246370153
timing__hold__ws__corner:nom_ff_n40C_1v95,0.8362173412622503
timing__setup__ws__corner:nom_ff_n40C_1v95,3.225192648680239
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,1.074278
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,8.797846
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,358
design__max_fanout_violation__count__corner:min_tt_025C_1v80,276
design__max_cap_violation__count__corner:min_tt_025C_1v80,6
clock__skew__worst_hold__corner:min_tt_025C_1v80,-2.800218358670659
clock__skew__worst_setup__corner:min_tt_025C_1v80,1.1236953907646539
timing__hold__ws__corner:min_tt_025C_1v80,1.353768691021482
timing__setup__ws__corner:min_tt_025C_1v80,2.097369448593286
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,1.692019
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,7.845319
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,752
design__max_fanout_violation__count__corner:min_ss_100C_1v60,276
design__max_cap_violation__count__corner:min_ss_100C_1v60,67
clock__skew__worst_hold__corner:min_ss_100C_1v60,-3.483586850917805
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.91284860032514
timing__hold__ws__corner:min_ss_100C_1v60,2.4824187852405615
timing__setup__ws__corner:min_ss_100C_1v60,-1.3995134336434667
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-38.211610956968975
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-1.3995134336434667
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,2.482419
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,80
timing__setup_r2r__ws__corner:min_ss_100C_1v60,10.416669
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,303
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,276
design__max_cap_violation__count__corner:min_ff_n40C_1v95,4
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-2.526349867478225
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.7979865882834386
timing__hold__ws__corner:min_ff_n40C_1v95,0.9468173180141796
timing__setup__ws__corner:min_ff_n40C_1v95,3.576545383309506
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,1.063193
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,8.999610
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,497
design__max_fanout_violation__count__corner:max_tt_025C_1v80,276
design__max_cap_violation__count__corner:max_tt_025C_1v80,27
clock__skew__worst_hold__corner:max_tt_025C_1v80,-2.776204233968851
clock__skew__worst_setup__corner:max_tt_025C_1v80,1.132884929043979
timing__hold__ws__corner:max_tt_025C_1v80,1.009826029157344
timing__setup__ws__corner:max_tt_025C_1v80,1.248839289550503
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,1.748266
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,7.460683
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1022
design__max_fanout_violation__count__corner:max_ss_100C_1v60,276
design__max_cap_violation__count__corner:max_ss_100C_1v60,101
clock__skew__worst_hold__corner:max_ss_100C_1v60,-3.530724701430489
clock__skew__worst_setup__corner:max_ss_100C_1v60,2.0110744749838436
timing__hold__ws__corner:max_ss_100C_1v60,2.2676199337885175
timing__setup__ws__corner:max_ss_100C_1v60,-2.5160318984847563
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-85.53922967617346
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-2.5160318984847563
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,2.561845
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,113
timing__setup_r2r__ws__corner:max_ss_100C_1v60,9.911931
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,437
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,276
design__max_cap_violation__count__corner:max_ff_n40C_1v95,10
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-2.4966278640007844
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.8939294002497336
timing__hold__ws__corner:max_ff_n40C_1v95,0.7071810004419798
timing__setup__ws__corner:max_ff_n40C_1v95,2.8591814169976706
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,1.094029
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,8.582801
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
design__max_slew_violation__count,1022
design__max_fanout_violation__count,276
design__max_cap_violation__count,101
clock__skew__worst_hold,-2.4966278640007844
clock__skew__worst_setup,0.7975105246370153
timing__hold__ws,0.7071810004419798
timing__setup__ws,-2.5160318984847563
timing__hold__tns,0.0
timing__setup__tns,-85.53922967617346
timing__hold__wns,0
timing__setup__wns,-2.5160318984847563
timing__hold_vio__count,0
timing__hold_r2r__ws,1.063193
timing__hold_r2r_vio__count,0
timing__setup_vio__count,296
timing__setup_r2r__ws,7.460683
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 2920.0 3520.0
design__core__bbox,5.52 10.88 2914.1 3508.8
design__io,645
design__die__area,1.02784E+7
design__core__area,1.0174E+7
design__instance__count__stdcell,139647
design__instance__area__stdcell,217954
design__instance__count__macros,6
design__instance__area__macros,947000
design__instance__utilization,0.114503
design__instance__utilization__stdcell,0.0236214
design__instance__count__class:macro,6
design__instance__count__class:inverter,257
design__instance__count__class:sequential_cell,236
design__instance__count__class:multi_input_combinational_cell,1230
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,788963
design__instance__count__class:tap_cell,130721
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count__net:vssa2,0
design__power_grid_violation__count__net:vdda1,0
design__power_grid_violation__count__net:vdda2,0
design__power_grid_violation__count__net:vssd2,0
design__power_grid_violation__count__net:vssa1,0
design__power_grid_violation__count__net:vccd2,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,2254.78
design__instance__displacement__mean,0.015
design__instance__displacement__max,40.7
route__wirelength__estimated,1.08467E+6
design__violations,0
design__instance__count__class:timing_repair_buffer,1832
design__instance__count__class:clock_buffer,163
design__instance__count__class:clock_inverter,6
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,10
antenna__violating__nets,54
antenna__violating__pins,60
route__antenna_violation__count,54
design__instance__count__class:antenna_cell,5202
antenna_diodes_count,507
route__net,4422
route__net__special,8
route__drc_errors__iter:1,762
route__wirelength__iter:1,1179111
route__drc_errors__iter:2,122
route__wirelength__iter:2,1178568
route__drc_errors__iter:3,33
route__wirelength__iter:3,1178560
route__drc_errors__iter:4,0
route__wirelength__iter:4,1178605
route__drc_errors,0
route__wirelength,1178605
route__vias,34967
route__vias__singlecut,34967
route__vias__multicut,0
design__disconnected_pin__count,232
design__critical_disconnected_pin__count,0
route__wirelength__max,4684.42
timing__unannotated_net__count__corner:nom_tt_025C_1v80,604
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,604
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,604
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,604
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,604
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,604
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,604
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,604
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,604
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,604
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,-2.29874E+7
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,-142.471
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,2.29874E+7
design_powergrid__voltage__worst__net:vccd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vccd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vccd2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vdda1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vdda1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vdda1__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vdda2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vdda2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vdda2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,2.30561E+7
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,144.476
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,2.30561E+7
design_powergrid__voltage__worst__net:vssd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssd2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssa1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssa1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssa1__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssa2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssa2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssa2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst,-2.29874E+7
design_powergrid__voltage__worst__net:vccd1,-2.29874E+7
design_powergrid__drop__worst,2.30561E+7
design_powergrid__drop__worst__net:vccd1,2.29874E+7
design_powergrid__voltage__worst__net:vccd2,0
design_powergrid__drop__worst__net:vccd2,0
design_powergrid__voltage__worst__net:vdda1,0
design_powergrid__drop__worst__net:vdda1,0
design_powergrid__voltage__worst__net:vdda2,0
design_powergrid__drop__worst__net:vdda2,0
design_powergrid__voltage__worst__net:vssd1,2.30561E+7
design_powergrid__drop__worst__net:vssd1,2.30561E+7
design_powergrid__voltage__worst__net:vssd2,0
design_powergrid__drop__worst__net:vssd2,0
design_powergrid__voltage__worst__net:vssa1,0
design_powergrid__drop__worst__net:vssa1,0
design_powergrid__voltage__worst__net:vssa2,0
design_powergrid__drop__worst__net:vssa2,0
ir__voltage__worst,-23000000
ir__drop__avg,144
ir__drop__worst,23000000
design__xor_difference__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
