// Seed: 3601058305
module module_0 (
    output logic id_0
);
  always @(*) id_0 = 1;
  assign module_1.id_41 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd69,
    parameter id_22 = 32'd96,
    parameter id_26 = 32'd15
) (
    output wire id_0,
    input wor id_1,
    input tri id_2,
    input tri1 id_3,
    input wand id_4,
    input tri0 id_5,
    input wor id_6,
    input tri id_7,
    output wand id_8,
    input tri1 id_9,
    input wor id_10,
    input wand _id_11,
    output tri1 id_12,
    input wand id_13,
    input tri0 id_14,
    input supply1 id_15,
    output wand id_16,
    input wor id_17,
    input uwire id_18
    , id_56,
    input supply1 id_19,
    input tri id_20,
    output tri id_21,
    input supply0 _id_22,
    input wand id_23,
    output supply0 id_24,
    input wire id_25,
    input supply0 _id_26,
    input wor id_27,
    input supply1 id_28,
    input supply0 id_29,
    output supply1 id_30,
    input uwire id_31,
    input tri1 id_32,
    input wire id_33,
    output tri0 id_34,
    input tri id_35,
    input wand id_36,
    output tri0 id_37,
    input supply0 id_38,
    input tri0 id_39,
    input uwire id_40,
    input wand id_41,
    input tri1 id_42,
    output wor id_43,
    input wire id_44,
    output tri1 id_45,
    input supply1 id_46,
    output tri1 id_47,
    input supply0 id_48,
    output logic id_49,
    input wor id_50,
    input wor id_51,
    output tri id_52,
    input tri0 id_53,
    input tri0 id_54
);
  final id_49 = 1'b0 + id_33;
  parameter id_57 = 1'b0;
  wire id_58;
  assign id_43 = id_50;
  assign id_58 = id_26;
  module_0 modCall_1 (id_49);
  wire [id_11 : id_22  -  id_26] id_59;
endmodule
