(cid:1) The delay tpd,1→0 for an input-output terminal pair of a gate is the time
interval between a 1 to a 0 transition at the input to the moment that the
output reaches a corresponding valid output voltage level (VOH or VOL).
(cid:1) The delay tpd,0→1 for an input-output terminal pair of a gate is the time
interval between a 0 to a 1 transition at the input to the moment that the
output reaches a corresponding valid output voltage level (VOL or VOH).