#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000295e819f250 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000295e81dc910_0 .net "PC", 31 0, v00000295e81d7420_0;  1 drivers
v00000295e81dc9b0_0 .var "clk", 0 0;
v00000295e81dd630_0 .net "clkout", 0 0, L_00000295e8216740;  1 drivers
v00000295e81dd6d0_0 .net "cycles_consumed", 31 0, v00000295e81dde50_0;  1 drivers
v00000295e81dc410_0 .var "rst", 0 0;
S_00000295e819f570 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000295e819f250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000295e81b1810 .param/l "RType" 0 4 2, C4<000000>;
P_00000295e81b1848 .param/l "add" 0 4 5, C4<100000>;
P_00000295e81b1880 .param/l "addi" 0 4 8, C4<001000>;
P_00000295e81b18b8 .param/l "addu" 0 4 5, C4<100001>;
P_00000295e81b18f0 .param/l "and_" 0 4 5, C4<100100>;
P_00000295e81b1928 .param/l "andi" 0 4 8, C4<001100>;
P_00000295e81b1960 .param/l "beq" 0 4 10, C4<000100>;
P_00000295e81b1998 .param/l "bne" 0 4 10, C4<000101>;
P_00000295e81b19d0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000295e81b1a08 .param/l "j" 0 4 12, C4<000010>;
P_00000295e81b1a40 .param/l "jal" 0 4 12, C4<000011>;
P_00000295e81b1a78 .param/l "jr" 0 4 6, C4<001000>;
P_00000295e81b1ab0 .param/l "lw" 0 4 8, C4<100011>;
P_00000295e81b1ae8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000295e81b1b20 .param/l "or_" 0 4 5, C4<100101>;
P_00000295e81b1b58 .param/l "ori" 0 4 8, C4<001101>;
P_00000295e81b1b90 .param/l "sgt" 0 4 6, C4<101011>;
P_00000295e81b1bc8 .param/l "sll" 0 4 6, C4<000000>;
P_00000295e81b1c00 .param/l "slt" 0 4 5, C4<101010>;
P_00000295e81b1c38 .param/l "slti" 0 4 8, C4<101010>;
P_00000295e81b1c70 .param/l "srl" 0 4 6, C4<000010>;
P_00000295e81b1ca8 .param/l "sub" 0 4 5, C4<100010>;
P_00000295e81b1ce0 .param/l "subu" 0 4 5, C4<100011>;
P_00000295e81b1d18 .param/l "sw" 0 4 8, C4<101011>;
P_00000295e81b1d50 .param/l "xor_" 0 4 5, C4<100110>;
P_00000295e81b1d88 .param/l "xori" 0 4 8, C4<001110>;
L_00000295e8216660 .functor NOT 1, v00000295e81dc410_0, C4<0>, C4<0>, C4<0>;
L_00000295e8216970 .functor NOT 1, v00000295e81dc410_0, C4<0>, C4<0>, C4<0>;
L_00000295e82166d0 .functor NOT 1, v00000295e81dc410_0, C4<0>, C4<0>, C4<0>;
L_00000295e8216270 .functor NOT 1, v00000295e81dc410_0, C4<0>, C4<0>, C4<0>;
L_00000295e8216c80 .functor NOT 1, v00000295e81dc410_0, C4<0>, C4<0>, C4<0>;
L_00000295e82160b0 .functor NOT 1, v00000295e81dc410_0, C4<0>, C4<0>, C4<0>;
L_00000295e8216120 .functor NOT 1, v00000295e81dc410_0, C4<0>, C4<0>, C4<0>;
L_00000295e8215e80 .functor NOT 1, v00000295e81dc410_0, C4<0>, C4<0>, C4<0>;
L_00000295e8216740 .functor OR 1, v00000295e81dc9b0_0, v00000295e81a7720_0, C4<0>, C4<0>;
L_00000295e82165f0 .functor OR 1, L_00000295e825f970, L_00000295e825fdd0, C4<0>, C4<0>;
L_00000295e8216510 .functor AND 1, L_00000295e825f6f0, L_00000295e8260910, C4<1>, C4<1>;
L_00000295e82162e0 .functor NOT 1, v00000295e81dc410_0, C4<0>, C4<0>, C4<0>;
L_00000295e8216900 .functor OR 1, L_00000295e8260870, L_00000295e82609b0, C4<0>, C4<0>;
L_00000295e8215fd0 .functor OR 1, L_00000295e8216900, L_00000295e825f1f0, C4<0>, C4<0>;
L_00000295e82163c0 .functor OR 1, L_00000295e825fc90, L_00000295e82717b0, C4<0>, C4<0>;
L_00000295e8216200 .functor AND 1, L_00000295e825fbf0, L_00000295e82163c0, C4<1>, C4<1>;
L_00000295e8216b30 .functor OR 1, L_00000295e8272250, L_00000295e82712b0, C4<0>, C4<0>;
L_00000295e8216c10 .functor AND 1, L_00000295e8271170, L_00000295e8216b30, C4<1>, C4<1>;
L_00000295e8216a50 .functor NOT 1, L_00000295e8216740, C4<0>, C4<0>, C4<0>;
v00000295e81d7380_0 .net "ALUOp", 3 0, v00000295e81a7a40_0;  1 drivers
v00000295e81d7880_0 .net "ALUResult", 31 0, v00000295e81d63e0_0;  1 drivers
v00000295e81d7920_0 .net "ALUSrc", 0 0, v00000295e81a8580_0;  1 drivers
v00000295e81d8d50_0 .net "ALUin2", 31 0, L_00000295e82710d0;  1 drivers
v00000295e81d8350_0 .net "MemReadEn", 0 0, v00000295e81a8620_0;  1 drivers
v00000295e81d8170_0 .net "MemWriteEn", 0 0, v00000295e81a6b40_0;  1 drivers
v00000295e81d9c50_0 .net "MemtoReg", 0 0, v00000295e81a7680_0;  1 drivers
v00000295e81d9e30_0 .net "PC", 31 0, v00000295e81d7420_0;  alias, 1 drivers
v00000295e81d9430_0 .net "PCPlus1", 31 0, L_00000295e82600f0;  1 drivers
v00000295e81d8fd0_0 .net "PCsrc", 0 0, v00000295e81d6fc0_0;  1 drivers
v00000295e81d8df0_0 .net "RegDst", 0 0, v00000295e81a81c0_0;  1 drivers
v00000295e81d9750_0 .net "RegWriteEn", 0 0, v00000295e81a6fa0_0;  1 drivers
v00000295e81d97f0_0 .net "WriteRegister", 4 0, L_00000295e82607d0;  1 drivers
v00000295e81d9070_0 .net *"_ivl_0", 0 0, L_00000295e8216660;  1 drivers
L_00000295e8216e20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000295e81d8710_0 .net/2u *"_ivl_10", 4 0, L_00000295e8216e20;  1 drivers
L_00000295e8217210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000295e81d94d0_0 .net *"_ivl_101", 15 0, L_00000295e8217210;  1 drivers
v00000295e81d9cf0_0 .net *"_ivl_102", 31 0, L_00000295e825ef70;  1 drivers
L_00000295e8217258 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000295e81d9390_0 .net *"_ivl_105", 25 0, L_00000295e8217258;  1 drivers
L_00000295e82172a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000295e81d8530_0 .net/2u *"_ivl_106", 31 0, L_00000295e82172a0;  1 drivers
v00000295e81d8990_0 .net *"_ivl_108", 0 0, L_00000295e825f6f0;  1 drivers
L_00000295e82172e8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000295e81d82b0_0 .net/2u *"_ivl_110", 5 0, L_00000295e82172e8;  1 drivers
v00000295e81d8c10_0 .net *"_ivl_112", 0 0, L_00000295e8260910;  1 drivers
v00000295e81d8490_0 .net *"_ivl_115", 0 0, L_00000295e8216510;  1 drivers
v00000295e81d8e90_0 .net *"_ivl_116", 47 0, L_00000295e825f8d0;  1 drivers
L_00000295e8217330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000295e81d96b0_0 .net *"_ivl_119", 15 0, L_00000295e8217330;  1 drivers
L_00000295e8216e68 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000295e81d8a30_0 .net/2u *"_ivl_12", 5 0, L_00000295e8216e68;  1 drivers
v00000295e81d9890_0 .net *"_ivl_120", 47 0, L_00000295e825f510;  1 drivers
L_00000295e8217378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000295e81d9570_0 .net *"_ivl_123", 15 0, L_00000295e8217378;  1 drivers
v00000295e81d83f0_0 .net *"_ivl_125", 0 0, L_00000295e825ff10;  1 drivers
v00000295e81d99d0_0 .net *"_ivl_126", 31 0, L_00000295e82602d0;  1 drivers
v00000295e81d91b0_0 .net *"_ivl_128", 47 0, L_00000295e825ee30;  1 drivers
v00000295e81d9930_0 .net *"_ivl_130", 47 0, L_00000295e825f010;  1 drivers
v00000295e81d9a70_0 .net *"_ivl_132", 47 0, L_00000295e8260410;  1 drivers
v00000295e81d8030_0 .net *"_ivl_134", 47 0, L_00000295e82605f0;  1 drivers
v00000295e81d8850_0 .net *"_ivl_14", 0 0, L_00000295e81dcaf0;  1 drivers
v00000295e81d9b10_0 .net *"_ivl_140", 0 0, L_00000295e82162e0;  1 drivers
L_00000295e8217408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000295e81d9bb0_0 .net/2u *"_ivl_142", 31 0, L_00000295e8217408;  1 drivers
L_00000295e82174e0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000295e81d9d90_0 .net/2u *"_ivl_146", 5 0, L_00000295e82174e0;  1 drivers
v00000295e81d8f30_0 .net *"_ivl_148", 0 0, L_00000295e8260870;  1 drivers
L_00000295e8217528 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000295e81d85d0_0 .net/2u *"_ivl_150", 5 0, L_00000295e8217528;  1 drivers
v00000295e81d9110_0 .net *"_ivl_152", 0 0, L_00000295e82609b0;  1 drivers
v00000295e81d7f90_0 .net *"_ivl_155", 0 0, L_00000295e8216900;  1 drivers
L_00000295e8217570 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000295e81d80d0_0 .net/2u *"_ivl_156", 5 0, L_00000295e8217570;  1 drivers
v00000295e81d9610_0 .net *"_ivl_158", 0 0, L_00000295e825f1f0;  1 drivers
L_00000295e8216eb0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000295e81d8210_0 .net/2u *"_ivl_16", 4 0, L_00000295e8216eb0;  1 drivers
v00000295e81d8670_0 .net *"_ivl_161", 0 0, L_00000295e8215fd0;  1 drivers
L_00000295e82175b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000295e81d87b0_0 .net/2u *"_ivl_162", 15 0, L_00000295e82175b8;  1 drivers
v00000295e81d88f0_0 .net *"_ivl_164", 31 0, L_00000295e8260af0;  1 drivers
v00000295e81d8ad0_0 .net *"_ivl_167", 0 0, L_00000295e825f150;  1 drivers
v00000295e81d8b70_0 .net *"_ivl_168", 15 0, L_00000295e825f5b0;  1 drivers
v00000295e81d8cb0_0 .net *"_ivl_170", 31 0, L_00000295e825f650;  1 drivers
v00000295e81d9250_0 .net *"_ivl_174", 31 0, L_00000295e825fa10;  1 drivers
L_00000295e8217600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000295e81d92f0_0 .net *"_ivl_177", 25 0, L_00000295e8217600;  1 drivers
L_00000295e8217648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000295e81db4e0_0 .net/2u *"_ivl_178", 31 0, L_00000295e8217648;  1 drivers
v00000295e81db940_0 .net *"_ivl_180", 0 0, L_00000295e825fbf0;  1 drivers
L_00000295e8217690 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000295e81dafe0_0 .net/2u *"_ivl_182", 5 0, L_00000295e8217690;  1 drivers
v00000295e81db080_0 .net *"_ivl_184", 0 0, L_00000295e825fc90;  1 drivers
L_00000295e82176d8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000295e81da900_0 .net/2u *"_ivl_186", 5 0, L_00000295e82176d8;  1 drivers
v00000295e81dac20_0 .net *"_ivl_188", 0 0, L_00000295e82717b0;  1 drivers
v00000295e81dacc0_0 .net *"_ivl_19", 4 0, L_00000295e81dcd70;  1 drivers
v00000295e81da5e0_0 .net *"_ivl_191", 0 0, L_00000295e82163c0;  1 drivers
v00000295e81dae00_0 .net *"_ivl_193", 0 0, L_00000295e8216200;  1 drivers
L_00000295e8217720 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000295e81db440_0 .net/2u *"_ivl_194", 5 0, L_00000295e8217720;  1 drivers
v00000295e81da220_0 .net *"_ivl_196", 0 0, L_00000295e82722f0;  1 drivers
L_00000295e8217768 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000295e81da680_0 .net/2u *"_ivl_198", 31 0, L_00000295e8217768;  1 drivers
L_00000295e8216dd8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000295e81da2c0_0 .net/2u *"_ivl_2", 5 0, L_00000295e8216dd8;  1 drivers
v00000295e81da180_0 .net *"_ivl_20", 4 0, L_00000295e81dce10;  1 drivers
v00000295e81daf40_0 .net *"_ivl_200", 31 0, L_00000295e8271ad0;  1 drivers
v00000295e81db580_0 .net *"_ivl_204", 31 0, L_00000295e82713f0;  1 drivers
L_00000295e82177b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000295e81db8a0_0 .net *"_ivl_207", 25 0, L_00000295e82177b0;  1 drivers
L_00000295e82177f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000295e81daa40_0 .net/2u *"_ivl_208", 31 0, L_00000295e82177f8;  1 drivers
v00000295e81dbb20_0 .net *"_ivl_210", 0 0, L_00000295e8271170;  1 drivers
L_00000295e8217840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000295e81dbbc0_0 .net/2u *"_ivl_212", 5 0, L_00000295e8217840;  1 drivers
v00000295e81db3a0_0 .net *"_ivl_214", 0 0, L_00000295e8272250;  1 drivers
L_00000295e8217888 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000295e81da720_0 .net/2u *"_ivl_216", 5 0, L_00000295e8217888;  1 drivers
v00000295e81db620_0 .net *"_ivl_218", 0 0, L_00000295e82712b0;  1 drivers
v00000295e81db6c0_0 .net *"_ivl_221", 0 0, L_00000295e8216b30;  1 drivers
v00000295e81dbda0_0 .net *"_ivl_223", 0 0, L_00000295e8216c10;  1 drivers
L_00000295e82178d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000295e81da540_0 .net/2u *"_ivl_224", 5 0, L_00000295e82178d0;  1 drivers
v00000295e81dad60_0 .net *"_ivl_226", 0 0, L_00000295e8272bb0;  1 drivers
v00000295e81dbc60_0 .net *"_ivl_228", 31 0, L_00000295e8271cb0;  1 drivers
v00000295e81da4a0_0 .net *"_ivl_24", 0 0, L_00000295e82166d0;  1 drivers
L_00000295e8216ef8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000295e81da9a0_0 .net/2u *"_ivl_26", 4 0, L_00000295e8216ef8;  1 drivers
v00000295e81db760_0 .net *"_ivl_29", 4 0, L_00000295e81dcff0;  1 drivers
v00000295e81daae0_0 .net *"_ivl_32", 0 0, L_00000295e8216270;  1 drivers
L_00000295e8216f40 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000295e81dbd00_0 .net/2u *"_ivl_34", 4 0, L_00000295e8216f40;  1 drivers
v00000295e81db800_0 .net *"_ivl_37", 4 0, L_00000295e81dd130;  1 drivers
v00000295e81db120_0 .net *"_ivl_40", 0 0, L_00000295e8216c80;  1 drivers
L_00000295e8216f88 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000295e81db1c0_0 .net/2u *"_ivl_42", 15 0, L_00000295e8216f88;  1 drivers
v00000295e81dab80_0 .net *"_ivl_45", 15 0, L_00000295e8260370;  1 drivers
v00000295e81db9e0_0 .net *"_ivl_48", 0 0, L_00000295e82160b0;  1 drivers
v00000295e81db260_0 .net *"_ivl_5", 5 0, L_00000295e81dc4b0;  1 drivers
L_00000295e8216fd0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000295e81da7c0_0 .net/2u *"_ivl_50", 36 0, L_00000295e8216fd0;  1 drivers
L_00000295e8217018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000295e81dba80_0 .net/2u *"_ivl_52", 31 0, L_00000295e8217018;  1 drivers
v00000295e81dbe40_0 .net *"_ivl_55", 4 0, L_00000295e825fab0;  1 drivers
v00000295e81daea0_0 .net *"_ivl_56", 36 0, L_00000295e8260c30;  1 drivers
v00000295e81d9fa0_0 .net *"_ivl_58", 36 0, L_00000295e8260230;  1 drivers
v00000295e81da860_0 .net *"_ivl_62", 0 0, L_00000295e8216120;  1 drivers
L_00000295e8217060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000295e81da360_0 .net/2u *"_ivl_64", 5 0, L_00000295e8217060;  1 drivers
v00000295e81db300_0 .net *"_ivl_67", 5 0, L_00000295e8260050;  1 drivers
v00000295e81da040_0 .net *"_ivl_70", 0 0, L_00000295e8215e80;  1 drivers
L_00000295e82170a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000295e81da400_0 .net/2u *"_ivl_72", 57 0, L_00000295e82170a8;  1 drivers
L_00000295e82170f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000295e81da0e0_0 .net/2u *"_ivl_74", 31 0, L_00000295e82170f0;  1 drivers
v00000295e81dc690_0 .net *"_ivl_77", 25 0, L_00000295e825f290;  1 drivers
v00000295e81dd310_0 .net *"_ivl_78", 57 0, L_00000295e8260690;  1 drivers
v00000295e81dc370_0 .net *"_ivl_8", 0 0, L_00000295e8216970;  1 drivers
v00000295e81dd9f0_0 .net *"_ivl_80", 57 0, L_00000295e8260cd0;  1 drivers
L_00000295e8217138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000295e81dd1d0_0 .net/2u *"_ivl_84", 31 0, L_00000295e8217138;  1 drivers
L_00000295e8217180 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000295e81dd8b0_0 .net/2u *"_ivl_88", 5 0, L_00000295e8217180;  1 drivers
v00000295e81dda90_0 .net *"_ivl_90", 0 0, L_00000295e825f970;  1 drivers
L_00000295e82171c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000295e81dc550_0 .net/2u *"_ivl_92", 5 0, L_00000295e82171c8;  1 drivers
v00000295e81dcb90_0 .net *"_ivl_94", 0 0, L_00000295e825fdd0;  1 drivers
v00000295e81ddb30_0 .net *"_ivl_97", 0 0, L_00000295e82165f0;  1 drivers
v00000295e81dc050_0 .net *"_ivl_98", 47 0, L_00000295e825f330;  1 drivers
v00000295e81dc870_0 .net "adderResult", 31 0, L_00000295e825f3d0;  1 drivers
v00000295e81dc7d0_0 .net "address", 31 0, L_00000295e825fe70;  1 drivers
v00000295e81ddbd0_0 .net "clk", 0 0, L_00000295e8216740;  alias, 1 drivers
v00000295e81dde50_0 .var "cycles_consumed", 31 0;
v00000295e81dc5f0_0 .net "extImm", 31 0, L_00000295e825f830;  1 drivers
v00000295e81dd770_0 .net "funct", 5 0, L_00000295e8260730;  1 drivers
v00000295e81dd3b0_0 .net "hlt", 0 0, v00000295e81a7720_0;  1 drivers
v00000295e81dbfb0_0 .net "imm", 15 0, L_00000295e8260b90;  1 drivers
v00000295e81ddc70_0 .net "immediate", 31 0, L_00000295e8270ef0;  1 drivers
v00000295e81dd450_0 .net "input_clk", 0 0, v00000295e81dc9b0_0;  1 drivers
v00000295e81dc0f0_0 .net "instruction", 31 0, L_00000295e825ffb0;  1 drivers
v00000295e81dcc30_0 .net "memoryReadData", 31 0, v00000295e81d7100_0;  1 drivers
v00000295e81dc730_0 .net "nextPC", 31 0, L_00000295e8260a50;  1 drivers
v00000295e81dd4f0_0 .net "opcode", 5 0, L_00000295e81dca50;  1 drivers
v00000295e81dc190_0 .net "rd", 4 0, L_00000295e81dcf50;  1 drivers
v00000295e81ddd10_0 .net "readData1", 31 0, L_00000295e8216350;  1 drivers
v00000295e81dd810_0 .net "readData1_w", 31 0, L_00000295e8271530;  1 drivers
v00000295e81dddb0_0 .net "readData2", 31 0, L_00000295e82169e0;  1 drivers
v00000295e81dd270_0 .net "rs", 4 0, L_00000295e81dd090;  1 drivers
v00000295e81dd590_0 .net "rst", 0 0, v00000295e81dc410_0;  1 drivers
v00000295e81dccd0_0 .net "rt", 4 0, L_00000295e825f790;  1 drivers
v00000295e81dceb0_0 .net "shamt", 31 0, L_00000295e8260190;  1 drivers
v00000295e81dc230_0 .net "wire_instruction", 31 0, L_00000295e8216ba0;  1 drivers
v00000295e81dc2d0_0 .net "writeData", 31 0, L_00000295e8271850;  1 drivers
v00000295e81dd950_0 .net "zero", 0 0, L_00000295e8271710;  1 drivers
L_00000295e81dc4b0 .part L_00000295e825ffb0, 26, 6;
L_00000295e81dca50 .functor MUXZ 6, L_00000295e81dc4b0, L_00000295e8216dd8, L_00000295e8216660, C4<>;
L_00000295e81dcaf0 .cmp/eq 6, L_00000295e81dca50, L_00000295e8216e68;
L_00000295e81dcd70 .part L_00000295e825ffb0, 11, 5;
L_00000295e81dce10 .functor MUXZ 5, L_00000295e81dcd70, L_00000295e8216eb0, L_00000295e81dcaf0, C4<>;
L_00000295e81dcf50 .functor MUXZ 5, L_00000295e81dce10, L_00000295e8216e20, L_00000295e8216970, C4<>;
L_00000295e81dcff0 .part L_00000295e825ffb0, 21, 5;
L_00000295e81dd090 .functor MUXZ 5, L_00000295e81dcff0, L_00000295e8216ef8, L_00000295e82166d0, C4<>;
L_00000295e81dd130 .part L_00000295e825ffb0, 16, 5;
L_00000295e825f790 .functor MUXZ 5, L_00000295e81dd130, L_00000295e8216f40, L_00000295e8216270, C4<>;
L_00000295e8260370 .part L_00000295e825ffb0, 0, 16;
L_00000295e8260b90 .functor MUXZ 16, L_00000295e8260370, L_00000295e8216f88, L_00000295e8216c80, C4<>;
L_00000295e825fab0 .part L_00000295e825ffb0, 6, 5;
L_00000295e8260c30 .concat [ 5 32 0 0], L_00000295e825fab0, L_00000295e8217018;
L_00000295e8260230 .functor MUXZ 37, L_00000295e8260c30, L_00000295e8216fd0, L_00000295e82160b0, C4<>;
L_00000295e8260190 .part L_00000295e8260230, 0, 32;
L_00000295e8260050 .part L_00000295e825ffb0, 0, 6;
L_00000295e8260730 .functor MUXZ 6, L_00000295e8260050, L_00000295e8217060, L_00000295e8216120, C4<>;
L_00000295e825f290 .part L_00000295e825ffb0, 0, 26;
L_00000295e8260690 .concat [ 26 32 0 0], L_00000295e825f290, L_00000295e82170f0;
L_00000295e8260cd0 .functor MUXZ 58, L_00000295e8260690, L_00000295e82170a8, L_00000295e8215e80, C4<>;
L_00000295e825fe70 .part L_00000295e8260cd0, 0, 32;
L_00000295e82600f0 .arith/sum 32, v00000295e81d7420_0, L_00000295e8217138;
L_00000295e825f970 .cmp/eq 6, L_00000295e81dca50, L_00000295e8217180;
L_00000295e825fdd0 .cmp/eq 6, L_00000295e81dca50, L_00000295e82171c8;
L_00000295e825f330 .concat [ 32 16 0 0], L_00000295e825fe70, L_00000295e8217210;
L_00000295e825ef70 .concat [ 6 26 0 0], L_00000295e81dca50, L_00000295e8217258;
L_00000295e825f6f0 .cmp/eq 32, L_00000295e825ef70, L_00000295e82172a0;
L_00000295e8260910 .cmp/eq 6, L_00000295e8260730, L_00000295e82172e8;
L_00000295e825f8d0 .concat [ 32 16 0 0], L_00000295e8216350, L_00000295e8217330;
L_00000295e825f510 .concat [ 32 16 0 0], v00000295e81d7420_0, L_00000295e8217378;
L_00000295e825ff10 .part L_00000295e8260b90, 15, 1;
LS_00000295e82602d0_0_0 .concat [ 1 1 1 1], L_00000295e825ff10, L_00000295e825ff10, L_00000295e825ff10, L_00000295e825ff10;
LS_00000295e82602d0_0_4 .concat [ 1 1 1 1], L_00000295e825ff10, L_00000295e825ff10, L_00000295e825ff10, L_00000295e825ff10;
LS_00000295e82602d0_0_8 .concat [ 1 1 1 1], L_00000295e825ff10, L_00000295e825ff10, L_00000295e825ff10, L_00000295e825ff10;
LS_00000295e82602d0_0_12 .concat [ 1 1 1 1], L_00000295e825ff10, L_00000295e825ff10, L_00000295e825ff10, L_00000295e825ff10;
LS_00000295e82602d0_0_16 .concat [ 1 1 1 1], L_00000295e825ff10, L_00000295e825ff10, L_00000295e825ff10, L_00000295e825ff10;
LS_00000295e82602d0_0_20 .concat [ 1 1 1 1], L_00000295e825ff10, L_00000295e825ff10, L_00000295e825ff10, L_00000295e825ff10;
LS_00000295e82602d0_0_24 .concat [ 1 1 1 1], L_00000295e825ff10, L_00000295e825ff10, L_00000295e825ff10, L_00000295e825ff10;
LS_00000295e82602d0_0_28 .concat [ 1 1 1 1], L_00000295e825ff10, L_00000295e825ff10, L_00000295e825ff10, L_00000295e825ff10;
LS_00000295e82602d0_1_0 .concat [ 4 4 4 4], LS_00000295e82602d0_0_0, LS_00000295e82602d0_0_4, LS_00000295e82602d0_0_8, LS_00000295e82602d0_0_12;
LS_00000295e82602d0_1_4 .concat [ 4 4 4 4], LS_00000295e82602d0_0_16, LS_00000295e82602d0_0_20, LS_00000295e82602d0_0_24, LS_00000295e82602d0_0_28;
L_00000295e82602d0 .concat [ 16 16 0 0], LS_00000295e82602d0_1_0, LS_00000295e82602d0_1_4;
L_00000295e825ee30 .concat [ 16 32 0 0], L_00000295e8260b90, L_00000295e82602d0;
L_00000295e825f010 .arith/sum 48, L_00000295e825f510, L_00000295e825ee30;
L_00000295e8260410 .functor MUXZ 48, L_00000295e825f010, L_00000295e825f8d0, L_00000295e8216510, C4<>;
L_00000295e82605f0 .functor MUXZ 48, L_00000295e8260410, L_00000295e825f330, L_00000295e82165f0, C4<>;
L_00000295e825f3d0 .part L_00000295e82605f0, 0, 32;
L_00000295e8260a50 .functor MUXZ 32, L_00000295e82600f0, L_00000295e825f3d0, v00000295e81d6fc0_0, C4<>;
L_00000295e825ffb0 .functor MUXZ 32, L_00000295e8216ba0, L_00000295e8217408, L_00000295e82162e0, C4<>;
L_00000295e8260870 .cmp/eq 6, L_00000295e81dca50, L_00000295e82174e0;
L_00000295e82609b0 .cmp/eq 6, L_00000295e81dca50, L_00000295e8217528;
L_00000295e825f1f0 .cmp/eq 6, L_00000295e81dca50, L_00000295e8217570;
L_00000295e8260af0 .concat [ 16 16 0 0], L_00000295e8260b90, L_00000295e82175b8;
L_00000295e825f150 .part L_00000295e8260b90, 15, 1;
LS_00000295e825f5b0_0_0 .concat [ 1 1 1 1], L_00000295e825f150, L_00000295e825f150, L_00000295e825f150, L_00000295e825f150;
LS_00000295e825f5b0_0_4 .concat [ 1 1 1 1], L_00000295e825f150, L_00000295e825f150, L_00000295e825f150, L_00000295e825f150;
LS_00000295e825f5b0_0_8 .concat [ 1 1 1 1], L_00000295e825f150, L_00000295e825f150, L_00000295e825f150, L_00000295e825f150;
LS_00000295e825f5b0_0_12 .concat [ 1 1 1 1], L_00000295e825f150, L_00000295e825f150, L_00000295e825f150, L_00000295e825f150;
L_00000295e825f5b0 .concat [ 4 4 4 4], LS_00000295e825f5b0_0_0, LS_00000295e825f5b0_0_4, LS_00000295e825f5b0_0_8, LS_00000295e825f5b0_0_12;
L_00000295e825f650 .concat [ 16 16 0 0], L_00000295e8260b90, L_00000295e825f5b0;
L_00000295e825f830 .functor MUXZ 32, L_00000295e825f650, L_00000295e8260af0, L_00000295e8215fd0, C4<>;
L_00000295e825fa10 .concat [ 6 26 0 0], L_00000295e81dca50, L_00000295e8217600;
L_00000295e825fbf0 .cmp/eq 32, L_00000295e825fa10, L_00000295e8217648;
L_00000295e825fc90 .cmp/eq 6, L_00000295e8260730, L_00000295e8217690;
L_00000295e82717b0 .cmp/eq 6, L_00000295e8260730, L_00000295e82176d8;
L_00000295e82722f0 .cmp/eq 6, L_00000295e81dca50, L_00000295e8217720;
L_00000295e8271ad0 .functor MUXZ 32, L_00000295e825f830, L_00000295e8217768, L_00000295e82722f0, C4<>;
L_00000295e8270ef0 .functor MUXZ 32, L_00000295e8271ad0, L_00000295e8260190, L_00000295e8216200, C4<>;
L_00000295e82713f0 .concat [ 6 26 0 0], L_00000295e81dca50, L_00000295e82177b0;
L_00000295e8271170 .cmp/eq 32, L_00000295e82713f0, L_00000295e82177f8;
L_00000295e8272250 .cmp/eq 6, L_00000295e8260730, L_00000295e8217840;
L_00000295e82712b0 .cmp/eq 6, L_00000295e8260730, L_00000295e8217888;
L_00000295e8272bb0 .cmp/eq 6, L_00000295e81dca50, L_00000295e82178d0;
L_00000295e8271cb0 .functor MUXZ 32, L_00000295e8216350, v00000295e81d7420_0, L_00000295e8272bb0, C4<>;
L_00000295e8271530 .functor MUXZ 32, L_00000295e8271cb0, L_00000295e82169e0, L_00000295e8216c10, C4<>;
S_00000295e819f700 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000295e819f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000295e81952d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000295e8216430 .functor NOT 1, v00000295e81a8580_0, C4<0>, C4<0>, C4<0>;
v00000295e81a84e0_0 .net *"_ivl_0", 0 0, L_00000295e8216430;  1 drivers
v00000295e81a7ea0_0 .net "in1", 31 0, L_00000295e82169e0;  alias, 1 drivers
v00000295e81a6f00_0 .net "in2", 31 0, L_00000295e8270ef0;  alias, 1 drivers
v00000295e81a6e60_0 .net "out", 31 0, L_00000295e82710d0;  alias, 1 drivers
v00000295e81a6a00_0 .net "s", 0 0, v00000295e81a8580_0;  alias, 1 drivers
L_00000295e82710d0 .functor MUXZ 32, L_00000295e8270ef0, L_00000295e82169e0, L_00000295e8216430, C4<>;
S_00000295e81b0b80 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000295e819f570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000295e8210090 .param/l "RType" 0 4 2, C4<000000>;
P_00000295e82100c8 .param/l "add" 0 4 5, C4<100000>;
P_00000295e8210100 .param/l "addi" 0 4 8, C4<001000>;
P_00000295e8210138 .param/l "addu" 0 4 5, C4<100001>;
P_00000295e8210170 .param/l "and_" 0 4 5, C4<100100>;
P_00000295e82101a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000295e82101e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000295e8210218 .param/l "bne" 0 4 10, C4<000101>;
P_00000295e8210250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000295e8210288 .param/l "j" 0 4 12, C4<000010>;
P_00000295e82102c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000295e82102f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000295e8210330 .param/l "lw" 0 4 8, C4<100011>;
P_00000295e8210368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000295e82103a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000295e82103d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000295e8210410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000295e8210448 .param/l "sll" 0 4 6, C4<000000>;
P_00000295e8210480 .param/l "slt" 0 4 5, C4<101010>;
P_00000295e82104b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000295e82104f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000295e8210528 .param/l "sub" 0 4 5, C4<100010>;
P_00000295e8210560 .param/l "subu" 0 4 5, C4<100011>;
P_00000295e8210598 .param/l "sw" 0 4 8, C4<101011>;
P_00000295e82105d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000295e8210608 .param/l "xori" 0 4 8, C4<001110>;
v00000295e81a7a40_0 .var "ALUOp", 3 0;
v00000295e81a8580_0 .var "ALUSrc", 0 0;
v00000295e81a8620_0 .var "MemReadEn", 0 0;
v00000295e81a6b40_0 .var "MemWriteEn", 0 0;
v00000295e81a7680_0 .var "MemtoReg", 0 0;
v00000295e81a81c0_0 .var "RegDst", 0 0;
v00000295e81a6fa0_0 .var "RegWriteEn", 0 0;
v00000295e81a75e0_0 .net "funct", 5 0, L_00000295e8260730;  alias, 1 drivers
v00000295e81a7720_0 .var "hlt", 0 0;
v00000295e81a6aa0_0 .net "opcode", 5 0, L_00000295e81dca50;  alias, 1 drivers
v00000295e81a6c80_0 .net "rst", 0 0, v00000295e81dc410_0;  alias, 1 drivers
E_00000295e8195390 .event anyedge, v00000295e81a6c80_0, v00000295e81a6aa0_0, v00000295e81a75e0_0;
S_00000295e81b0d10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000295e819f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000295e8194950 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000295e8216ba0 .functor BUFZ 32, L_00000295e82604b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000295e81a7ae0_0 .net "Data_Out", 31 0, L_00000295e8216ba0;  alias, 1 drivers
v00000295e81a7d60 .array "InstMem", 0 1023, 31 0;
v00000295e81a8120_0 .net *"_ivl_0", 31 0, L_00000295e82604b0;  1 drivers
v00000295e81a7f40_0 .net *"_ivl_3", 9 0, L_00000295e825f470;  1 drivers
v00000295e81a8260_0 .net *"_ivl_4", 11 0, L_00000295e825eed0;  1 drivers
L_00000295e82173c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000295e81a70e0_0 .net *"_ivl_7", 1 0, L_00000295e82173c0;  1 drivers
v00000295e81a7220_0 .net "addr", 31 0, v00000295e81d7420_0;  alias, 1 drivers
v00000295e81a7b80_0 .var/i "i", 31 0;
L_00000295e82604b0 .array/port v00000295e81a7d60, L_00000295e825eed0;
L_00000295e825f470 .part v00000295e81d7420_0, 0, 10;
L_00000295e825eed0 .concat [ 10 2 0 0], L_00000295e825f470, L_00000295e82173c0;
S_00000295e8146550 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000295e819f570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000295e8216350 .functor BUFZ 32, L_00000295e8260550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000295e82169e0 .functor BUFZ 32, L_00000295e825f0b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000295e81a7fe0_0 .net *"_ivl_0", 31 0, L_00000295e8260550;  1 drivers
v00000295e81a8080_0 .net *"_ivl_10", 6 0, L_00000295e825fd30;  1 drivers
L_00000295e8217498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000295e8185fa0_0 .net *"_ivl_13", 1 0, L_00000295e8217498;  1 drivers
v00000295e8184d80_0 .net *"_ivl_2", 6 0, L_00000295e825fb50;  1 drivers
L_00000295e8217450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000295e81d7ba0_0 .net *"_ivl_5", 1 0, L_00000295e8217450;  1 drivers
v00000295e81d7d80_0 .net *"_ivl_8", 31 0, L_00000295e825f0b0;  1 drivers
v00000295e81d7b00_0 .net "clk", 0 0, L_00000295e8216740;  alias, 1 drivers
v00000295e81d6520_0 .var/i "i", 31 0;
v00000295e81d6700_0 .net "readData1", 31 0, L_00000295e8216350;  alias, 1 drivers
v00000295e81d6200_0 .net "readData2", 31 0, L_00000295e82169e0;  alias, 1 drivers
v00000295e81d7e20_0 .net "readRegister1", 4 0, L_00000295e81dd090;  alias, 1 drivers
v00000295e81d5f80_0 .net "readRegister2", 4 0, L_00000295e825f790;  alias, 1 drivers
v00000295e81d79c0 .array "registers", 31 0, 31 0;
v00000295e81d62a0_0 .net "rst", 0 0, v00000295e81dc410_0;  alias, 1 drivers
v00000295e81d65c0_0 .net "we", 0 0, v00000295e81a6fa0_0;  alias, 1 drivers
v00000295e81d74c0_0 .net "writeData", 31 0, L_00000295e8271850;  alias, 1 drivers
v00000295e81d77e0_0 .net "writeRegister", 4 0, L_00000295e82607d0;  alias, 1 drivers
E_00000295e8194ad0/0 .event negedge, v00000295e81a6c80_0;
E_00000295e8194ad0/1 .event posedge, v00000295e81d7b00_0;
E_00000295e8194ad0 .event/or E_00000295e8194ad0/0, E_00000295e8194ad0/1;
L_00000295e8260550 .array/port v00000295e81d79c0, L_00000295e825fb50;
L_00000295e825fb50 .concat [ 5 2 0 0], L_00000295e81dd090, L_00000295e8217450;
L_00000295e825f0b0 .array/port v00000295e81d79c0, L_00000295e825fd30;
L_00000295e825fd30 .concat [ 5 2 0 0], L_00000295e825f790, L_00000295e8217498;
S_00000295e81466e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000295e8146550;
 .timescale 0 0;
v00000295e81a7e00_0 .var/i "i", 31 0;
S_00000295e7e669c0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000295e819f570;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000295e8196210 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000295e8216190 .functor NOT 1, v00000295e81a81c0_0, C4<0>, C4<0>, C4<0>;
v00000295e81d6e80_0 .net *"_ivl_0", 0 0, L_00000295e8216190;  1 drivers
v00000295e81d68e0_0 .net "in1", 4 0, L_00000295e825f790;  alias, 1 drivers
v00000295e81d6c00_0 .net "in2", 4 0, L_00000295e81dcf50;  alias, 1 drivers
v00000295e81d60c0_0 .net "out", 4 0, L_00000295e82607d0;  alias, 1 drivers
v00000295e81d6980_0 .net "s", 0 0, v00000295e81a81c0_0;  alias, 1 drivers
L_00000295e82607d0 .functor MUXZ 5, L_00000295e81dcf50, L_00000295e825f790, L_00000295e8216190, C4<>;
S_00000295e7e66b50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000295e819f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000295e8196450 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000295e82164a0 .functor NOT 1, v00000295e81a7680_0, C4<0>, C4<0>, C4<0>;
v00000295e81d7060_0 .net *"_ivl_0", 0 0, L_00000295e82164a0;  1 drivers
v00000295e81d6020_0 .net "in1", 31 0, v00000295e81d63e0_0;  alias, 1 drivers
v00000295e81d6480_0 .net "in2", 31 0, v00000295e81d7100_0;  alias, 1 drivers
v00000295e81d6160_0 .net "out", 31 0, L_00000295e8271850;  alias, 1 drivers
v00000295e81d6d40_0 .net "s", 0 0, v00000295e81a7680_0;  alias, 1 drivers
L_00000295e8271850 .functor MUXZ 32, v00000295e81d7100_0, v00000295e81d63e0_0, L_00000295e82164a0, C4<>;
S_00000295e8144c00 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000295e819f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000295e8144d90 .param/l "ADD" 0 9 12, C4<0000>;
P_00000295e8144dc8 .param/l "AND" 0 9 12, C4<0010>;
P_00000295e8144e00 .param/l "NOR" 0 9 12, C4<0101>;
P_00000295e8144e38 .param/l "OR" 0 9 12, C4<0011>;
P_00000295e8144e70 .param/l "SGT" 0 9 12, C4<0111>;
P_00000295e8144ea8 .param/l "SLL" 0 9 12, C4<1000>;
P_00000295e8144ee0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000295e8144f18 .param/l "SRL" 0 9 12, C4<1001>;
P_00000295e8144f50 .param/l "SUB" 0 9 12, C4<0001>;
P_00000295e8144f88 .param/l "XOR" 0 9 12, C4<0100>;
P_00000295e8144fc0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000295e8144ff8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000295e8217918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000295e81d6f20_0 .net/2u *"_ivl_0", 31 0, L_00000295e8217918;  1 drivers
v00000295e81d71a0_0 .net "opSel", 3 0, v00000295e81a7a40_0;  alias, 1 drivers
v00000295e81d7c40_0 .net "operand1", 31 0, L_00000295e8271530;  alias, 1 drivers
v00000295e81d6ca0_0 .net "operand2", 31 0, L_00000295e82710d0;  alias, 1 drivers
v00000295e81d63e0_0 .var "result", 31 0;
v00000295e81d7740_0 .net "zero", 0 0, L_00000295e8271710;  alias, 1 drivers
E_00000295e8195b10 .event anyedge, v00000295e81a7a40_0, v00000295e81d7c40_0, v00000295e81a6e60_0;
L_00000295e8271710 .cmp/eq 32, v00000295e81d63e0_0, L_00000295e8217918;
S_00000295e812ed90 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000295e819f570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000295e8211660 .param/l "RType" 0 4 2, C4<000000>;
P_00000295e8211698 .param/l "add" 0 4 5, C4<100000>;
P_00000295e82116d0 .param/l "addi" 0 4 8, C4<001000>;
P_00000295e8211708 .param/l "addu" 0 4 5, C4<100001>;
P_00000295e8211740 .param/l "and_" 0 4 5, C4<100100>;
P_00000295e8211778 .param/l "andi" 0 4 8, C4<001100>;
P_00000295e82117b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000295e82117e8 .param/l "bne" 0 4 10, C4<000101>;
P_00000295e8211820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000295e8211858 .param/l "j" 0 4 12, C4<000010>;
P_00000295e8211890 .param/l "jal" 0 4 12, C4<000011>;
P_00000295e82118c8 .param/l "jr" 0 4 6, C4<001000>;
P_00000295e8211900 .param/l "lw" 0 4 8, C4<100011>;
P_00000295e8211938 .param/l "nor_" 0 4 5, C4<100111>;
P_00000295e8211970 .param/l "or_" 0 4 5, C4<100101>;
P_00000295e82119a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000295e82119e0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000295e8211a18 .param/l "sll" 0 4 6, C4<000000>;
P_00000295e8211a50 .param/l "slt" 0 4 5, C4<101010>;
P_00000295e8211a88 .param/l "slti" 0 4 8, C4<101010>;
P_00000295e8211ac0 .param/l "srl" 0 4 6, C4<000010>;
P_00000295e8211af8 .param/l "sub" 0 4 5, C4<100010>;
P_00000295e8211b30 .param/l "subu" 0 4 5, C4<100011>;
P_00000295e8211b68 .param/l "sw" 0 4 8, C4<101011>;
P_00000295e8211ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000295e8211bd8 .param/l "xori" 0 4 8, C4<001110>;
v00000295e81d6fc0_0 .var "PCsrc", 0 0;
v00000295e81d76a0_0 .net "funct", 5 0, L_00000295e8260730;  alias, 1 drivers
v00000295e81d6340_0 .net "opcode", 5 0, L_00000295e81dca50;  alias, 1 drivers
v00000295e81d7a60_0 .net "operand1", 31 0, L_00000295e8216350;  alias, 1 drivers
v00000295e81d6de0_0 .net "operand2", 31 0, L_00000295e82710d0;  alias, 1 drivers
v00000295e81d7560_0 .net "rst", 0 0, v00000295e81dc410_0;  alias, 1 drivers
E_00000295e81961d0/0 .event anyedge, v00000295e81a6c80_0, v00000295e81a6aa0_0, v00000295e81d6700_0, v00000295e81a6e60_0;
E_00000295e81961d0/1 .event anyedge, v00000295e81a75e0_0;
E_00000295e81961d0 .event/or E_00000295e81961d0/0, E_00000295e81961d0/1;
S_00000295e812ef20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000295e819f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000295e81d72e0 .array "DataMem", 0 1023, 31 0;
v00000295e81d6660_0 .net "address", 31 0, v00000295e81d63e0_0;  alias, 1 drivers
v00000295e81d6b60_0 .net "clock", 0 0, L_00000295e8216a50;  1 drivers
v00000295e81d67a0_0 .net "data", 31 0, L_00000295e82169e0;  alias, 1 drivers
v00000295e81d7ce0_0 .var/i "i", 31 0;
v00000295e81d7100_0 .var "q", 31 0;
v00000295e81d7240_0 .net "rden", 0 0, v00000295e81a8620_0;  alias, 1 drivers
v00000295e81d6840_0 .net "wren", 0 0, v00000295e81a6b40_0;  alias, 1 drivers
E_00000295e81966d0 .event posedge, v00000295e81d6b60_0;
S_00000295e8211c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000295e819f570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000295e8195f10 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000295e81d7600_0 .net "PCin", 31 0, L_00000295e8260a50;  alias, 1 drivers
v00000295e81d7420_0 .var "PCout", 31 0;
v00000295e81d6a20_0 .net "clk", 0 0, L_00000295e8216740;  alias, 1 drivers
v00000295e81d6ac0_0 .net "rst", 0 0, v00000295e81dc410_0;  alias, 1 drivers
    .scope S_00000295e812ed90;
T_0 ;
    %wait E_00000295e81961d0;
    %load/vec4 v00000295e81d7560_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000295e81d6fc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000295e81d6340_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000295e81d7a60_0;
    %load/vec4 v00000295e81d6de0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000295e81d6340_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000295e81d7a60_0;
    %load/vec4 v00000295e81d6de0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000295e81d6340_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000295e81d6340_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000295e81d6340_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000295e81d76a0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000295e81d6fc0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000295e8211c20;
T_1 ;
    %wait E_00000295e8194ad0;
    %load/vec4 v00000295e81d6ac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000295e81d7420_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000295e81d7600_0;
    %assign/vec4 v00000295e81d7420_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000295e81b0d10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000295e81a7b80_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000295e81a7b80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000295e81a7b80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %load/vec4 v00000295e81a7b80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000295e81a7b80_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81a7d60, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000295e81b0b80;
T_3 ;
    %wait E_00000295e8195390;
    %load/vec4 v00000295e81a6c80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000295e81a7720_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000295e81a7a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000295e81a8580_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000295e81a6fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000295e81a6b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000295e81a7680_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000295e81a8620_0, 0;
    %assign/vec4 v00000295e81a81c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000295e81a7720_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000295e81a7a40_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000295e81a8580_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000295e81a6fa0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000295e81a6b40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000295e81a7680_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000295e81a8620_0, 0, 1;
    %store/vec4 v00000295e81a81c0_0, 0, 1;
    %load/vec4 v00000295e81a6aa0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000295e81a7720_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000295e81a81c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000295e81a6fa0_0, 0;
    %load/vec4 v00000295e81a75e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000295e81a7a40_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000295e81a7a40_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000295e81a7a40_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000295e81a7a40_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000295e81a7a40_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000295e81a7a40_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000295e81a7a40_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000295e81a7a40_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000295e81a7a40_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000295e81a7a40_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000295e81a8580_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000295e81a7a40_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000295e81a8580_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000295e81a7a40_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000295e81a7a40_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000295e81a6fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000295e81a81c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000295e81a8580_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000295e81a6fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000295e81a81c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000295e81a8580_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000295e81a7a40_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000295e81a6fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000295e81a8580_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000295e81a7a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000295e81a6fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000295e81a8580_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000295e81a7a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000295e81a6fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000295e81a8580_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000295e81a7a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000295e81a6fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000295e81a8580_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000295e81a8620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000295e81a6fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000295e81a8580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000295e81a7680_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000295e81a6b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000295e81a8580_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000295e81a7a40_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000295e81a7a40_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000295e8146550;
T_4 ;
    %wait E_00000295e8194ad0;
    %fork t_1, S_00000295e81466e0;
    %jmp t_0;
    .scope S_00000295e81466e0;
t_1 ;
    %load/vec4 v00000295e81d62a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000295e81a7e00_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000295e81a7e00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000295e81a7e00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81d79c0, 0, 4;
    %load/vec4 v00000295e81a7e00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000295e81a7e00_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000295e81d65c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000295e81d74c0_0;
    %load/vec4 v00000295e81d77e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81d79c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81d79c0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000295e8146550;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000295e8146550;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000295e81d6520_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000295e81d6520_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000295e81d6520_0;
    %ix/getv/s 4, v00000295e81d6520_0;
    %load/vec4a v00000295e81d79c0, 4;
    %ix/getv/s 4, v00000295e81d6520_0;
    %load/vec4a v00000295e81d79c0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000295e81d6520_0;
    %addi 1, 0, 32;
    %store/vec4 v00000295e81d6520_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000295e8144c00;
T_6 ;
    %wait E_00000295e8195b10;
    %load/vec4 v00000295e81d71a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000295e81d63e0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000295e81d7c40_0;
    %load/vec4 v00000295e81d6ca0_0;
    %add;
    %assign/vec4 v00000295e81d63e0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000295e81d7c40_0;
    %load/vec4 v00000295e81d6ca0_0;
    %sub;
    %assign/vec4 v00000295e81d63e0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000295e81d7c40_0;
    %load/vec4 v00000295e81d6ca0_0;
    %and;
    %assign/vec4 v00000295e81d63e0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000295e81d7c40_0;
    %load/vec4 v00000295e81d6ca0_0;
    %or;
    %assign/vec4 v00000295e81d63e0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000295e81d7c40_0;
    %load/vec4 v00000295e81d6ca0_0;
    %xor;
    %assign/vec4 v00000295e81d63e0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000295e81d7c40_0;
    %load/vec4 v00000295e81d6ca0_0;
    %or;
    %inv;
    %assign/vec4 v00000295e81d63e0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000295e81d7c40_0;
    %load/vec4 v00000295e81d6ca0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000295e81d63e0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000295e81d6ca0_0;
    %load/vec4 v00000295e81d7c40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000295e81d63e0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000295e81d7c40_0;
    %ix/getv 4, v00000295e81d6ca0_0;
    %shiftl 4;
    %assign/vec4 v00000295e81d63e0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000295e81d7c40_0;
    %ix/getv 4, v00000295e81d6ca0_0;
    %shiftr 4;
    %assign/vec4 v00000295e81d63e0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000295e812ef20;
T_7 ;
    %wait E_00000295e81966d0;
    %load/vec4 v00000295e81d7240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000295e81d6660_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000295e81d72e0, 4;
    %assign/vec4 v00000295e81d7100_0, 0;
T_7.0 ;
    %load/vec4 v00000295e81d6840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000295e81d67a0_0;
    %ix/getv 3, v00000295e81d6660_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81d72e0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000295e812ef20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000295e81d7ce0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000295e81d7ce0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000295e81d7ce0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000295e81d72e0, 0, 4;
    %load/vec4 v00000295e81d7ce0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000295e81d7ce0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000295e812ef20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000295e81d7ce0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000295e81d7ce0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000295e81d7ce0_0;
    %load/vec4a v00000295e81d72e0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000295e81d7ce0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000295e81d7ce0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000295e81d7ce0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000295e819f570;
T_10 ;
    %wait E_00000295e8194ad0;
    %load/vec4 v00000295e81dd590_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000295e81dde50_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000295e81dde50_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000295e81dde50_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000295e819f250;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000295e81dc9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000295e81dc410_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000295e819f250;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000295e81dc9b0_0;
    %inv;
    %assign/vec4 v00000295e81dc9b0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000295e819f250;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Swapping/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295e81dc410_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000295e81dc410_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000295e81dd6d0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
