/**********************************************************************************************************
 *  Marturion Electronics Ltd
 *
 *  Knockmore Hill Business Park
 *  9 Ferguson Drive
 *  Lisburn
 *  Co. Antrim
 *  Northern Ireland
 *  BT28 2EX
 *
 *  Copyright 2018, Marturion Electronics Ltd
 *  All Rights Reserved
 *
 * Filename    :  system_stm32f10x.c
 * Date Created:  Mon 10 Dec 2018 06:07:28 PM
 * Programmer  :  William Paul
 * Description :  This module is used for
 *
 **********************************************************************************************************/
#include "stm32f10x.h"

#if defined (STM32F10X_LD_VL) || (defined STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
//	#define SYSCLK_FREQ_HSE    HSE_VALUE
	#define SYSCLK_FREQ_24MHz  24000000
#else
//	#define SYSCLK_FREQ_HSE    HSE_VALUE
//	#define SYSCLK_FREQ_24MHz  24000000
//	#define SYSCLK_FREQ_36MHz  36000000
//	#define SYSCLK_FREQ_48MHz  48000000
//	#define SYSCLK_FREQ_56MHz  56000000
 	#define SYSCLK_FREQ_72MHz  72000000
#endif


#define VECT_TAB_OFFSET  0x0 //!< Vector Table base offset field.  This value must be a multiple of 0x200.


/*******************************************************************************
*  Clock Definitions
*******************************************************************************/
#ifdef SYSCLK_FREQ_HSE
	uint32_t SystemCoreClock         = SYSCLK_FREQ_HSE;        /*!< System Clock Frequency (Core Clock) */
#elif defined SYSCLK_FREQ_24MHz
	uint32_t SystemCoreClock         = SYSCLK_FREQ_24MHz;        /*!< System Clock Frequency (Core Clock) */
#elif defined SYSCLK_FREQ_36MHz
	uint32_t SystemCoreClock         = SYSCLK_FREQ_36MHz;        /*!< System Clock Frequency (Core Clock) */
#elif defined SYSCLK_FREQ_48MHz
	uint32_t SystemCoreClock         = SYSCLK_FREQ_48MHz;        /*!< System Clock Frequency (Core Clock) */
#elif defined SYSCLK_FREQ_56MHz
	uint32_t SystemCoreClock         = SYSCLK_FREQ_56MHz;        /*!< System Clock Frequency (Core Clock) */
#elif defined SYSCLK_FREQ_72MHz
	uint32_t SystemCoreClock         = SYSCLK_FREQ_72MHz;        /*!< System Clock Frequency (Core Clock) */
#else
	uint32_t SystemCoreClock         = HSI_VALUE;        /*!< System Clock Frequency (Core Clock) */
#endif

__I uint8_t 	AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};



static void SetSysClock(void);

#ifdef SYSCLK_FREQ_HSE
	static void SetSysClockToHSE(void);
#elif defined SYSCLK_FREQ_24MHz
	static void SetSysClockTo24(void);
#elif defined SYSCLK_FREQ_36MHz
	static void SetSysClockTo36(void);
#elif defined SYSCLK_FREQ_48MHz
	static void SetSysClockTo48(void);
#elif defined SYSCLK_FREQ_56MHz
	static void SetSysClockTo56(void);
#elif defined SYSCLK_FREQ_72MHz
	static void SetSysClockTo72(void);
#endif

/*************************************************************************************************
* Function Name : 	SystemInit
* Description   : 	This Function
* Arguments     : 	void
* Returns       : 	void
* Notes         : 	None
* Version	Date d/m/y	Programmer		Reason for Change
* 0.1.0		10/12/18	W. Paul			Created
*************************************************************************************************/

void SystemInit (void)
{
	/* Reset the RCC clock configuration to the default reset state(for debug purpose) */
	/* Set HSION bit */
	RCC->CR |= (uint32_t)0x00000001;

	/* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
	RCC->CFGR &= (uint32_t)0xF8FF0000;
#else
	RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */

	/* Reset HSEON, CSSON and PLLON bits */
	RCC->CR &= (uint32_t)0xFEF6FFFF;

	/* Reset HSEBYP bit */
	RCC->CR &= (uint32_t)0xFFFBFFFF;

	/* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
	RCC->CFGR &= (uint32_t)0xFF80FFFF;

#ifdef STM32F10X_CL
	/* Reset PLL2ON and PLL3ON bits */
	RCC->CR &= (uint32_t)0xEBFFFFFF;

	/* Disable all interrupts and clear pending bits  */
	RCC->CIR = 0x00FF0000;

	/* Reset CFGR2 register */
	RCC->CFGR2 = 0x00000000;
#elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
	/* Disable all interrupts and clear pending bits  */
	RCC->CIR = 0x009F0000;

	/* Reset CFGR2 register */
	RCC->CFGR2 = 0x00000000;
#else
	/* Disable all interrupts and clear pending bits  */
	RCC->CIR = 0x009F0000;
#endif /* STM32F10X_CL */

	SetSysClock();

#ifdef VECT_TAB_SRAM
	SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
#endif

}

/*************************************************************************************************
* Function Name : 	SystemCoreClockUpdate
* Description   : 	This Function
* Arguments     : 	void
* Returns       : 	void
* Notes         : 	None
* Version	Date d/m/y	Programmer		Reason for Change
* 0.1.0		10/12/18	W. Paul			Created
*************************************************************************************************/
void SystemCoreClockUpdate (void)
{
	uint32_t tmp = 0, pllmull = 0, pllsource = 0;

#ifdef  STM32F10X_CL
	uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
#endif /* STM32F10X_CL */

#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
	uint32_t prediv1factor = 0;
#endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */

	/* Get SYSCLK source -------------------------------------------------------*/
	tmp = RCC->CFGR & RCC_CFGR_SWS;

	switch (tmp)
	{
		case 0x00:  /* HSI used as system clock */
			SystemCoreClock = HSI_VALUE;
			break;
		case 0x04:  /* HSE used as system clock */
			SystemCoreClock = HSE_VALUE;
			break;
		case 0x08:  /* PLL used as system clock */

			/* Get PLL clock source and multiplication factor ----------------------*/
			pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
			pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;

			#ifndef STM32F10X_CL
	 			pllmull = ( pllmull >> 18) + 2;

				if (pllsource == 0x00){
					/* HSI oscillator clock divided by 2 selected as PLL clock entry */
					SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
				}
				else{
					#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
	  					prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
						/* HSE oscillator clock selected as PREDIV1 clock entry */
						SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;
					#else
						/* HSE selected as PLL clock entry */
						if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
						{/* HSE oscillator clock divided by 2 */
							SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
						}
						else
						{
							SystemCoreClock = HSE_VALUE * pllmull;
						}
					#endif
				}
			#else
				pllmull = pllmull >> 18;

				if (pllmull != 0x0D){
					pllmull += 2;
				}
				else{ /* PLL multiplication factor = PLL input clock * 6.5 */
					pllmull = 13 / 2;
				}

				if (pllsource == 0x00){
					/* HSI oscillator clock divided by 2 selected as PLL clock entry */
					SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
				}
				else{/* PREDIV1 selected as PLL clock entry */

					/* Get PREDIV1 clock source and division factor */
					prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC;
					prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;

					if (prediv1source == 0){
						/* HSE oscillator clock selected as PREDIV1 clock entry */
						SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;
					}
					else{/* PLL2 clock selected as PREDIV1 clock entry */

						/* Get PREDIV2 division factor and PLL2 multiplication factor */
						prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4) + 1;
						pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2;
						SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;
					}
				}
			#endif /* STM32F10X_CL */
			break;

		default:
			SystemCoreClock = HSI_VALUE;
			break;
	}

	// Compute HCLK clock frequency
	// Get HCLK prescaler
	tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
	// HCLK clock frequency
	SystemCoreClock >>= tmp;
}

/*************************************************************************************************
* Function Name : 	SetSysClock
* Description   : 	This Function
* Arguments     : 	void
* Returns       : 	void
* Notes         : 	None
* Version	Date d/m/y	Programmer		Reason for Change
* 0.1.0		10/12/18	W. Paul			Created
*************************************************************************************************/
static void SetSysClock(void)
{
	#ifdef SYSCLK_FREQ_HSE
		SetSysClockToHSE();
	#elif defined SYSCLK_FREQ_24MHz
		SetSysClockTo24();
	#elif defined SYSCLK_FREQ_36MHz
		SetSysClockTo36();
	#elif defined SYSCLK_FREQ_48MHz
		SetSysClockTo48();
	#elif defined SYSCLK_FREQ_56MHz
		SetSysClockTo56();
	#elif defined SYSCLK_FREQ_72MHz
		SetSysClockTo72();
	#endif

	/* If none of the define above is enabled, the HSI is used as System clock source (default after reset) */
}


/*************************************************************************************************
* Function Name : 	SetSysClockToHSE
* Description   : 	This Function
* Arguments     : 	void
* Returns       : 	void
* Notes         : 	None
* Version	Date d/m/y	Programmer		Reason for Change
* 0.1.0		10/12/18	W. Paul			Created
*************************************************************************************************/
#ifdef SYSCLK_FREQ_HSE
static void SetSysClockToHSE(void)
{
	__IO uint32_t StartUpCounter = 0, HSEStatus = 0;

	// SYSCLK, HCLK, PCLK2 and PCLK1 configuration
	// Enable HSE
	RCC->CR |= ((uint32_t)RCC_CR_HSEON);

	// Wait till HSE is ready and if Time out is reached exit
	do{
		HSEStatus = RCC->CR & RCC_CR_HSERDY;
		StartUpCounter++;
	}while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));

	if ((RCC->CR & RCC_CR_HSERDY) != RESET){
		HSEStatus = (uint32_t)0x01;
	}
	else{
		HSEStatus = (uint32_t)0x00;
	}

	if (HSEStatus == (uint32_t)0x01){

		#if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL
				// Enable Prefetch Buffer
				FLASH->ACR |= FLASH_ACR_PRFTBE;

				// Flash 0 wait state
				FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);

			#ifndef STM32F10X_CL
						FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
			#else
					if (HSE_VALUE <= 24000000){
						FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
					}
					else{
						FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;
					}
			#endif // STM32F10X_CL
		#endif

		// HCLK = SYSCLK
		RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;

		// PCLK2 = HCLK
		RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;

		// PCLK1 = HCLK
		RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;

		// Select HSE as system clock source
		RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
		RCC->CFGR |= (uint32_t)RCC_CFGR_SW_HSE;

		// Wait till HSE is used as system clock source
		while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x04){

		}
	}
	else{
	//* If HSE fails to start-up, the application will have wrong clock	configuration. User can add here some code to deal with this error
	}

	return;
}

/*************************************************************************************************
* Function Name : 	SetSysClockTo24
* Description   : 	This Function
* Arguments     : 	void
* Returns       : 	void
* Notes         : 	None
* Version	Date d/m/y	Programmer		Reason for Change
* 0.1.0		10/12/18	W. Paul			Created
*************************************************************************************************/
#elif defined SYSCLK_FREQ_24MHz
static void SetSysClockTo24(void)
{
	__IO uint32_t StartUpCounter = 0, HSEStatus = 0;

	// SYSCLK, HCLK, PCLK2 and PCLK1 configuration
	// Enable HSE
	RCC->CR |= ((uint32_t)RCC_CR_HSEON);

	// Wait till HSE is ready and if Time out is reached exit
	do{
		HSEStatus = RCC->CR & RCC_CR_HSERDY;
		StartUpCounter++;
	} while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));

	if ((RCC->CR & RCC_CR_HSERDY) != RESET){
		HSEStatus = (uint32_t)0x01;
	}
	else{
		HSEStatus = (uint32_t)0x00;
	}

	if (HSEStatus == (uint32_t)0x01){
		#if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL
			// Enable Prefetch Buffer
			FLASH->ACR |= FLASH_ACR_PRFTBE;

			// Flash 0 wait state
			FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
			FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
		#endif

		// HCLK = SYSCLK
		RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;

		// PCLK2 = HCLK
		RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;

		// PCLK1 = HCLK
		RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;

		#ifdef STM32F10X_CL
			// Configure PLLs
			// PLL configuration: PLLCLK = PREDIV1 * 6 = 24 MHz
			RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
			RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLMULL6);

			// PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz
			// PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz
			RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL | RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
			RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 | RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);

			// Enable PLL2
			RCC->CR |= RCC_CR_PLL2ON;
			// Wait till PLL2 is ready
			while((RCC->CR & RCC_CR_PLL2RDY) == 0){
			}
		#elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
			//  PLL configuration:  = (HSE / 2) * 6 = 24 MHz
			RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
			RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1_Div2 | RCC_CFGR_PLLMULL6);
		#else
			//  PLL configuration:  = (HSE / 2) * 6 = 24 MHz
			RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
			RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL6);
		#endif /* STM32F10X_CL */

		// Enable PLL
		RCC->CR |= RCC_CR_PLLON;

		// Wait till PLL is ready
		while((RCC->CR & RCC_CR_PLLRDY) == 0){
		}

		// Select PLL as system clock source
		RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
		RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;

		// Wait till PLL is used as system clock source
		while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08){
		}
	}
	else{
		// If HSE fails to start-up, the application will have wrong clock configuration. User can add here some code to deal with this error
		#if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL
			// Enable Prefetch Buffer
			FLASH->ACR |= FLASH_ACR_PRFTBE;

			// Flash 0 wait state
			FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
			FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
		#endif

		// HCLK = SYSCLK
		RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;

		// PCLK2 = HCLK
		RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;

		// PCLK1 = HCLK
		RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;

		#ifdef STM32F10X_CL
			// Configure PLLs
			// PLL configuration: PLLCLK = PREDIV1 * 6 = 24 MHz
			RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
			RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLMULL6);

			// PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz
			// PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz
			RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL | RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
			RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 | RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);

			// Enable PLL2
			RCC->CR |= RCC_CR_PLL2ON;
			// Wait till PLL2 is ready
			while((RCC->CR & RCC_CR_PLL2RDY) == 0){
			}
		#elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
			//  PLL configuration:  = (HSE / 2) * 6 = 24 MHz
			RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
			RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 |  RCC_CFGR_PLLMULL6);
		#else
			//  PLL configuration:  = (HSE / 2) * 6 = 24 MHz
			RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
			RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 |  RCC_CFGR_PLLMULL6);		//change here for HSI/2 clock source
		#endif // STM32F10X_CL

		// Enable PLL
		RCC->CR |= RCC_CR_PLLON;

		// Wait till PLL is ready
		while((RCC->CR & RCC_CR_PLLRDY) == 0){
		}

		// Select PLL as system clock source
		RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
		RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;

		// Wait till PLL is used as system clock source
		while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08){
		}

	}
}


/*************************************************************************************************
* Function Name : 	SetSysClockTo36
* Description   : 	This Function
* Arguments     : 	void
* Returns       : 	void
* Notes         : 	None
* Version	Date d/m/y	Programmer		Reason for Change
* 0.1.0		10/12/18	W. Paul			Created
*************************************************************************************************/
#elif defined SYSCLK_FREQ_36MHz
static void SetSysClockTo36(void)
{
	__IO uint32_t StartUpCounter = 0, HSEStatus = 0;

	// SYSCLK, HCLK, PCLK2 and PCLK1 configuration
	// Enable HSE
	RCC->CR |= ((uint32_t)RCC_CR_HSEON);

	/* Wait till HSE is ready and if Time out is reached exit */
	do{
		HSEStatus = RCC->CR & RCC_CR_HSERDY;
		StartUpCounter++;
	} while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));

	if ((RCC->CR & RCC_CR_HSERDY) != RESET){
		HSEStatus = (uint32_t)0x01;
	}
	else{
		HSEStatus = (uint32_t)0x00;
	}

	if (HSEStatus == (uint32_t)0x01){
		// Enable Prefetch Buffer
		FLASH->ACR |= FLASH_ACR_PRFTBE;

		// Flash 1 wait state
		FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
		FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;

		// HCLK = SYSCLK
		RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;

		// PCLK2 = HCLK
		RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;

		// PCLK1 = HCLK
		RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;

		#ifdef STM32F10X_CL
			// Configure PLLs

			// PLL configuration: PLLCLK = PREDIV1 * 9 = 36 MHz
			RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
			RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 |
			RCC_CFGR_PLLMULL9);

			//!< PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz
			// PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz

			RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL | RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
			RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 | RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);

			// Enable PLL2
			RCC->CR |= RCC_CR_PLL2ON;
			// Wait till PLL2 is ready
			while((RCC->CR & RCC_CR_PLL2RDY) == 0){
			}

		#else
			//  PLL configuration: PLLCLK = (HSE / 2) * 9 = 36 MHz
			RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
			RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL9);
		#endif

		// Enable PLL
		RCC->CR |= RCC_CR_PLLON;

		// Wait till PLL is ready
		while((RCC->CR & RCC_CR_PLLRDY) == 0){
		}

		// Select PLL as system clock source
		RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
		RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;

		// Wait till PLL is used as system clock source
		while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08){
		}

	}
	else{
	// If HSE fails to start-up, the application will have wrong clock configuration. User can add here some code to deal with this error
	//*****************************************************************************
//		#if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL
//			// Enable Prefetch Buffer
//			FLASH->ACR |= FLASH_ACR_PRFTBE;
//
//			// Flash 0 wait state
//			FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
//			FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
//		#endif
//
//		// HCLK = SYSCLK
//		RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
//
//		// PCLK2 = HCLK
//		RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
//
//		// PCLK1 = HCLK
//		RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
//
//		#ifdef STM32F10X_CL
//			// Configure PLLs
//			// PLL configuration: PLLCLK = PREDIV1 * 6 = 24 MHz
//			RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
//			RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLMULL6);
//
//			// PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz
//			// PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz
//			RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL | RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
//			RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 | RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);
//
//			// Enable PLL2
//			RCC->CR |= RCC_CR_PLL2ON;
//			// Wait till PLL2 is ready
//			while((RCC->CR & RCC_CR_PLL2RDY) == 0){
//			}
//		#elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
//			//  PLL configuration:  = (HSE / 2) * 6 = 24 MHz
//			RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
//			RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1_Div2 | RCC_CFGR_PLLMULL6);
//			//ONLY THIS OPTION WORKS  WTP  NEED TO FIX PLLSRC BIT IN CFGR (SHOULD BE LOW)
//		#else
//			//  PLL configuration:  = (HSE / 2) * 6 = 24 MHz
//			RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
//			RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLMULL9);
//		#endif
//
//		// Enable PLL
//		RCC->CR |= RCC_CR_PLLON;
//
//		// Wait till PLL is ready
//		while((RCC->CR & RCC_CR_PLLRDY) == 0){
//		}
//
//		// Select PLL as system clock source
//		RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
//		RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;

	//******************************************************************************
	}

	return;
}

/*************************************************************************************************
* Function Name : 	SetSysClockTo48
* Description   : 	This Function
* Arguments     : 	void
* Returns       : 	void
* Notes         : 	None
* Version	Date d/m/y	Programmer		Reason for Change
* 0.1.0		10/12/18	W. Paul			Created
*************************************************************************************************/
#elif defined SYSCLK_FREQ_48MHz
static void SetSysClockTo48(void)
{
	__IO uint32_t StartUpCounter = 0, HSEStatus = 0;

	// SYSCLK, HCLK, PCLK2 and PCLK1 configuration
	// Enable HSE
	RCC->CR |= ((uint32_t)RCC_CR_HSEON);

	// Wait till HSE is ready and if Time out is reached exit
	do{
		HSEStatus = RCC->CR & RCC_CR_HSERDY;
		StartUpCounter++;
	}while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));

	if ((RCC->CR & RCC_CR_HSERDY) != RESET){
		HSEStatus = (uint32_t)0x01;
	}
	else{
		HSEStatus = (uint32_t)0x00;
	}

	if(HSEStatus == (uint32_t)0x01){
	    // Enable Prefetch Buffer */
	    FLASH->ACR |= FLASH_ACR_PRFTBE;

	    // Flash 1 wait state
	    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
	    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;

	    // HCLK = SYSCLK
	    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;

	    // PCLK2 = HCLK
	    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;

	    // PCLK1 = HCLK
	    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;

	#ifdef STM32F10X_CL
	    // Configure PLLs
	    // PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz
	    // PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz

	    RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL | RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
	    RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 | RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);

	    // Enable PLL2
	    RCC->CR |= RCC_CR_PLL2ON;
	    // Wait till PLL2 is ready
	    while((RCC->CR & RCC_CR_PLL2RDY) == 0){
	    }


	    // PLL configuration: PLLCLK = PREDIV1 * 6 = 48 MHz
	    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
	    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLMULL6);
	#else
	    //  PLL configuration: PLLCLK = HSE * 6 = 48 MHz
	    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
	    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL6);
	#endif

	    // Enable PLL
	    RCC->CR |= RCC_CR_PLLON;

	    // Wait till PLL is ready
	    while((RCC->CR & RCC_CR_PLLRDY) == 0){
	    }

	    // Select PLL as system clock source
	    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
	    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;

	    // Wait till PLL is used as system clock source
	    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08) {
	    }
  	}
 	else{
 	// If HSE fails to start-up, the application will have wrong clock configuration. User can add here some code to deal with this error


  	}
}


/*************************************************************************************************
* Function Name : 	SetSysClockTo56
* Description   : 	This Function
* Arguments     : 	void
* Returns       : 	void
* Notes         : 	None
* Version	Date d/m/y	Programmer		Reason for Change
* 0.1.0		10/12/18	W. Paul			Created
*************************************************************************************************/
#elif defined SYSCLK_FREQ_56MHz
static void SetSysClockTo56(void)
{
	__IO uint32_t StartUpCounter = 0, HSEStatus = 0;

	// SYSCLK, HCLK, PCLK2 and PCLK1 configuration
	// Enable HSE
	RCC->CR |= ((uint32_t)RCC_CR_HSEON);

	// Wait till HSE is ready and if Time out is reached exit */
	do{
    	HSEStatus = RCC->CR & RCC_CR_HSERDY;
    	StartUpCounter++;
  	} while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));

  	if ((RCC->CR & RCC_CR_HSERDY) != RESET){
    	HSEStatus = (uint32_t)0x01;
  	}
  	else{
    	HSEStatus = (uint32_t)0x00;
  	}

	if (HSEStatus == (uint32_t)0x01){
	// Enable Prefetch Buffer
	FLASH->ACR |= FLASH_ACR_PRFTBE;

	// Flash 2 wait state
	FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
	FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;

	// HCLK = SYSCLK
	RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;

	// PCLK2 = HCLK
	RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;

	// PCLK1 = HCLK
	RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;

	#ifdef STM32F10X_CL
	    // Configure PLLs
	    // PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz
	    // PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz
	    RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL | RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
	    RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 | RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);

	    // Enable PLL2
	    RCC->CR |= RCC_CR_PLL2ON;
	    // Wait till PLL2 is ready
	    while((RCC->CR & RCC_CR_PLL2RDY) == 0){
	    }


	    // PLL configuration: PLLCLK = PREDIV1 * 7 = 56 MHz
	    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
	    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLMULL7);
	#else
	    // PLL configuration: PLLCLK = HSE * 7 = 56 MHz
	    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
	    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL7);
	#endif

		// Enable PLL
		RCC->CR |= RCC_CR_PLLON;

		// Wait till PLL is ready
		while((RCC->CR & RCC_CR_PLLRDY) == 0){
		}

		// Select PLL as system clock source
		RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
		RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;

		/* Wait till PLL is used as system clock source */
		while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08){
		}
  	}
	else{
	// If HSE fails to start-up, the application will have wrong clock configuration. User can add here some code to deal with this error
  	}

  	return;
}


/*************************************************************************************************
* Function Name : 	SetSysClockTo72
* Description   : 	This Function
* Arguments     : 	void
* Returns       : 	void
* Notes         : 	None
* Version	Date d/m/y	Programmer		Reason for Change
* 0.1.0		10/12/18	W. Paul			Created
*************************************************************************************************/
#elif defined SYSCLK_FREQ_72MHz
static void SetSysClockTo72(void)
{
	__IO uint32_t StartUpCounter = 0, HSEStatus = 0;

	// SYSCLK, HCLK, PCLK2 and PCLK1 configuration
	// Enable HSE
	RCC->CR |= ((uint32_t)RCC_CR_HSEON);
	//Wait till HSE is ready and if Time out is reached exit
	do{
		HSEStatus = RCC->CR & RCC_CR_HSERDY;
		StartUpCounter++;
	} while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));

	if ((RCC->CR & RCC_CR_HSERDY) != RESET){
		HSEStatus = (uint32_t)0x01;
	}
	else{
		HSEStatus = (uint32_t)0x00;
	}

	if (HSEStatus == (uint32_t)0x01){
    // Enable Prefetch Buffer
    FLASH->ACR |= FLASH_ACR_PRFTBE;

    // Flash 2 wait state
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;


    // HCLK = SYSCLK/
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;

    // PCLK2 = HCLK
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;

    // PCLK1 = HCLK
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;

	#ifdef STM32F10X_CL
	    // Configure PLLs
	    // PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz
	    // PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz

	    RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL | RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
	    RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 | RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);

	    // Enable PLL2
	    RCC->CR |= RCC_CR_PLL2ON;
	    // Wait till PLL2 is ready
	    while((RCC->CR & RCC_CR_PLL2RDY) == 0){
	    }

	    // PLL configuration: PLLCLK = PREDIV1 * 9 = 72 MHz
	    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
	    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLMULL9);
	#else
    //  PLL configuration: PLLCLK = HSE * 9 = 72 MHz
	    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
	    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_HSE | RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
	#endif

	    // Enable PLL
	    RCC->CR |= RCC_CR_PLLON;

	    // Wait till PLL is ready
	    while((RCC->CR & RCC_CR_PLLRDY) == 0){
	    }

	    // Select PLL as system clock source
	    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
	    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;

	    // Wait till PLL is used as system clock source
	    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08){
	    }
	  }
	  else{
	  // If HSE fails to start-up, the application will have wrong clock configuration. User can add here some code to deal with this error
	  	// Enable Prefetch Buffer
    	FLASH->ACR |= FLASH_ACR_PRFTBE;

    	// Flash 2 wait state
	    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
	    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;


	    // HCLK = SYSCLK
	    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;

	    // PCLK2 = HCLK
	    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;

	    // PCLK1 = HCLK
	    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;

	    //  PLL configuration: PLLCLK = HSE * 9 = 72 MHz
	    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
	    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLMULL9);		//fix is here	RCC_CFGR_PLLSRC_HSI_Div2 not RCC_CFGR_PLLSRC_HSE

	    /* Enable PLL */
	    RCC->CR |= RCC_CR_PLLON;

	    // Wait till PLL is ready
	    while((RCC->CR & RCC_CR_PLLRDY) == 0) {
    	}

	    // Select PLL as system clock source
	    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
	    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;

	    // Wait till PLL is used as system clock source
	    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
	    {
	    }

	}

	return;
}
#endif

/**********************************************************************************************************
 **********************************************************************************************************/
//end of file

