- HW 1-3-1 Combinational Circuit Design
    - Sim/circuit6
```
module top_module (
    input [2:0] a,
    output [15:0] q ); 

    always @(*) begin   // Changing in input will change output
        case(a)         // Check value of a, output corresponding output
            3'b000 : q = 16'h1232;
            3'b001 : q = 16'haee0;
            3'b010 : q = 16'h27d4;
            3'b011 : q = 16'h5a0e;
            3'b100 : q = 16'h2066;
            3'b101 : q = 16'h64ce;
            3'b110 : q = 16'hc526;
            3'b111 : q = 16'h2f19;
            default : q=16'h0000;
        endcase
    end    
endmodule
```

- HW 1-3-2 Sequential Circuit Design
    - Sim/circuit9

```
module top_module (
    input clk,
    input a,
    output [2:0] q );

    always @(posedge clk) begin     // Using positive edge clock 
        if (a==1) begin             
            q<=3'd4;                // If a is 1, then output is always 4
        end else begin              // Else output always +1 at positive edge in range 0~6
            if (q<3'd6) begin
                q<=q+3'd1;
            end else begin
                q<=3'd0;
            end
        end
    end
            
endmodule
```