// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rendering_zculling (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        counter,
        fragments_x_address0,
        fragments_x_ce0,
        fragments_x_q0,
        fragments_y_address0,
        fragments_y_ce0,
        fragments_y_q0,
        fragments_z_address0,
        fragments_z_ce0,
        fragments_z_q0,
        fragments_color_address0,
        fragments_color_ce0,
        fragments_color_q0,
        size,
        pixels_x_address0,
        pixels_x_ce0,
        pixels_x_we0,
        pixels_x_d0,
        pixels_y_address0,
        pixels_y_ce0,
        pixels_y_we0,
        pixels_y_d0,
        pixels_color_address0,
        pixels_color_ce0,
        pixels_color_we0,
        pixels_color_d0,
        ap_return
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [11:0] counter;
output  [8:0] fragments_x_address0;
output   fragments_x_ce0;
input  [7:0] fragments_x_q0;
output  [8:0] fragments_y_address0;
output   fragments_y_ce0;
input  [7:0] fragments_y_q0;
output  [8:0] fragments_z_address0;
output   fragments_z_ce0;
input  [7:0] fragments_z_q0;
output  [8:0] fragments_color_address0;
output   fragments_color_ce0;
input  [5:0] fragments_color_q0;
input  [15:0] size;
output  [8:0] pixels_x_address0;
output   pixels_x_ce0;
output   pixels_x_we0;
output  [7:0] pixels_x_d0;
output  [8:0] pixels_y_address0;
output   pixels_y_ce0;
output   pixels_y_we0;
output  [7:0] pixels_y_d0;
output  [8:0] pixels_color_address0;
output   pixels_color_ce0;
output   pixels_color_we0;
output  [5:0] pixels_color_d0;
output  [15:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [15:0] z_buffer_V_address0;
reg    z_buffer_V_ce0;
reg    z_buffer_V_we0;
reg   [7:0] z_buffer_V_d0;
wire   [7:0] z_buffer_V_q0;
wire   [0:0] icmp_ln1019_fu_76_p2;
reg   [0:0] icmp_ln1019_reg_96;
wire    grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_ap_start;
wire    grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_ap_done;
wire    grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_ap_idle;
wire    grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_ap_ready;
wire   [15:0] grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_z_buffer_V_address0;
wire    grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_z_buffer_V_ce0;
wire    grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_z_buffer_V_we0;
wire   [7:0] grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_z_buffer_V_d0;
wire    grp_zculling_Pipeline_ZCULLING_fu_54_ap_start;
wire    grp_zculling_Pipeline_ZCULLING_fu_54_ap_done;
wire    grp_zculling_Pipeline_ZCULLING_fu_54_ap_idle;
wire    grp_zculling_Pipeline_ZCULLING_fu_54_ap_ready;
wire   [8:0] grp_zculling_Pipeline_ZCULLING_fu_54_fragments_y_address0;
wire    grp_zculling_Pipeline_ZCULLING_fu_54_fragments_y_ce0;
wire   [8:0] grp_zculling_Pipeline_ZCULLING_fu_54_fragments_x_address0;
wire    grp_zculling_Pipeline_ZCULLING_fu_54_fragments_x_ce0;
wire   [8:0] grp_zculling_Pipeline_ZCULLING_fu_54_fragments_z_address0;
wire    grp_zculling_Pipeline_ZCULLING_fu_54_fragments_z_ce0;
wire   [8:0] grp_zculling_Pipeline_ZCULLING_fu_54_pixels_x_address0;
wire    grp_zculling_Pipeline_ZCULLING_fu_54_pixels_x_ce0;
wire    grp_zculling_Pipeline_ZCULLING_fu_54_pixels_x_we0;
wire   [7:0] grp_zculling_Pipeline_ZCULLING_fu_54_pixels_x_d0;
wire   [8:0] grp_zculling_Pipeline_ZCULLING_fu_54_pixels_y_address0;
wire    grp_zculling_Pipeline_ZCULLING_fu_54_pixels_y_ce0;
wire    grp_zculling_Pipeline_ZCULLING_fu_54_pixels_y_we0;
wire   [7:0] grp_zculling_Pipeline_ZCULLING_fu_54_pixels_y_d0;
wire   [8:0] grp_zculling_Pipeline_ZCULLING_fu_54_fragments_color_address0;
wire    grp_zculling_Pipeline_ZCULLING_fu_54_fragments_color_ce0;
wire   [8:0] grp_zculling_Pipeline_ZCULLING_fu_54_pixels_color_address0;
wire    grp_zculling_Pipeline_ZCULLING_fu_54_pixels_color_ce0;
wire    grp_zculling_Pipeline_ZCULLING_fu_54_pixels_color_we0;
wire   [5:0] grp_zculling_Pipeline_ZCULLING_fu_54_pixels_color_d0;
wire   [15:0] grp_zculling_Pipeline_ZCULLING_fu_54_agg_result_0_out;
wire    grp_zculling_Pipeline_ZCULLING_fu_54_agg_result_0_out_ap_vld;
wire   [15:0] grp_zculling_Pipeline_ZCULLING_fu_54_z_buffer_V_address0;
wire    grp_zculling_Pipeline_ZCULLING_fu_54_z_buffer_V_ce0;
wire    grp_zculling_Pipeline_ZCULLING_fu_54_z_buffer_V_we0;
wire   [7:0] grp_zculling_Pipeline_ZCULLING_fu_54_z_buffer_V_d0;
reg    grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_zculling_Pipeline_ZCULLING_fu_54_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_ap_start_reg = 1'b0;
#0 grp_zculling_Pipeline_ZCULLING_fu_54_ap_start_reg = 1'b0;
end

rendering_zculling_z_buffer_V_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
z_buffer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(z_buffer_V_address0),
    .ce0(z_buffer_V_ce0),
    .we0(z_buffer_V_we0),
    .d0(z_buffer_V_d0),
    .q0(z_buffer_V_q0)
);

rendering_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_ap_start),
    .ap_done(grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_ap_done),
    .ap_idle(grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_ap_idle),
    .ap_ready(grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_ap_ready),
    .z_buffer_V_address0(grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_z_buffer_V_address0),
    .z_buffer_V_ce0(grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_z_buffer_V_ce0),
    .z_buffer_V_we0(grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_z_buffer_V_we0),
    .z_buffer_V_d0(grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_z_buffer_V_d0)
);

rendering_zculling_Pipeline_ZCULLING grp_zculling_Pipeline_ZCULLING_fu_54(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_zculling_Pipeline_ZCULLING_fu_54_ap_start),
    .ap_done(grp_zculling_Pipeline_ZCULLING_fu_54_ap_done),
    .ap_idle(grp_zculling_Pipeline_ZCULLING_fu_54_ap_idle),
    .ap_ready(grp_zculling_Pipeline_ZCULLING_fu_54_ap_ready),
    .size(size),
    .fragments_y_address0(grp_zculling_Pipeline_ZCULLING_fu_54_fragments_y_address0),
    .fragments_y_ce0(grp_zculling_Pipeline_ZCULLING_fu_54_fragments_y_ce0),
    .fragments_y_q0(fragments_y_q0),
    .fragments_x_address0(grp_zculling_Pipeline_ZCULLING_fu_54_fragments_x_address0),
    .fragments_x_ce0(grp_zculling_Pipeline_ZCULLING_fu_54_fragments_x_ce0),
    .fragments_x_q0(fragments_x_q0),
    .fragments_z_address0(grp_zculling_Pipeline_ZCULLING_fu_54_fragments_z_address0),
    .fragments_z_ce0(grp_zculling_Pipeline_ZCULLING_fu_54_fragments_z_ce0),
    .fragments_z_q0(fragments_z_q0),
    .pixels_x_address0(grp_zculling_Pipeline_ZCULLING_fu_54_pixels_x_address0),
    .pixels_x_ce0(grp_zculling_Pipeline_ZCULLING_fu_54_pixels_x_ce0),
    .pixels_x_we0(grp_zculling_Pipeline_ZCULLING_fu_54_pixels_x_we0),
    .pixels_x_d0(grp_zculling_Pipeline_ZCULLING_fu_54_pixels_x_d0),
    .pixels_y_address0(grp_zculling_Pipeline_ZCULLING_fu_54_pixels_y_address0),
    .pixels_y_ce0(grp_zculling_Pipeline_ZCULLING_fu_54_pixels_y_ce0),
    .pixels_y_we0(grp_zculling_Pipeline_ZCULLING_fu_54_pixels_y_we0),
    .pixels_y_d0(grp_zculling_Pipeline_ZCULLING_fu_54_pixels_y_d0),
    .fragments_color_address0(grp_zculling_Pipeline_ZCULLING_fu_54_fragments_color_address0),
    .fragments_color_ce0(grp_zculling_Pipeline_ZCULLING_fu_54_fragments_color_ce0),
    .fragments_color_q0(fragments_color_q0),
    .pixels_color_address0(grp_zculling_Pipeline_ZCULLING_fu_54_pixels_color_address0),
    .pixels_color_ce0(grp_zculling_Pipeline_ZCULLING_fu_54_pixels_color_ce0),
    .pixels_color_we0(grp_zculling_Pipeline_ZCULLING_fu_54_pixels_color_we0),
    .pixels_color_d0(grp_zculling_Pipeline_ZCULLING_fu_54_pixels_color_d0),
    .agg_result_0_out(grp_zculling_Pipeline_ZCULLING_fu_54_agg_result_0_out),
    .agg_result_0_out_ap_vld(grp_zculling_Pipeline_ZCULLING_fu_54_agg_result_0_out_ap_vld),
    .z_buffer_V_address0(grp_zculling_Pipeline_ZCULLING_fu_54_z_buffer_V_address0),
    .z_buffer_V_ce0(grp_zculling_Pipeline_ZCULLING_fu_54_z_buffer_V_ce0),
    .z_buffer_V_we0(grp_zculling_Pipeline_ZCULLING_fu_54_z_buffer_V_we0),
    .z_buffer_V_d0(grp_zculling_Pipeline_ZCULLING_fu_54_z_buffer_V_d0),
    .z_buffer_V_q0(z_buffer_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1019_fu_76_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_ap_start_reg <= 1'b1;
        end else if ((grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_ap_ready == 1'b1)) begin
            grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_zculling_Pipeline_ZCULLING_fu_54_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_zculling_Pipeline_ZCULLING_fu_54_ap_start_reg <= 1'b1;
        end else if ((grp_zculling_Pipeline_ZCULLING_fu_54_ap_ready == 1'b1)) begin
            grp_zculling_Pipeline_ZCULLING_fu_54_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln1019_reg_96 <= icmp_ln1019_fu_76_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_zculling_Pipeline_ZCULLING_fu_54_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        z_buffer_V_address0 = grp_zculling_Pipeline_ZCULLING_fu_54_z_buffer_V_address0;
    end else if (((icmp_ln1019_reg_96 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        z_buffer_V_address0 = grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_z_buffer_V_address0;
    end else begin
        z_buffer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        z_buffer_V_ce0 = grp_zculling_Pipeline_ZCULLING_fu_54_z_buffer_V_ce0;
    end else if (((icmp_ln1019_reg_96 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        z_buffer_V_ce0 = grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_z_buffer_V_ce0;
    end else begin
        z_buffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        z_buffer_V_d0 = grp_zculling_Pipeline_ZCULLING_fu_54_z_buffer_V_d0;
    end else if (((icmp_ln1019_reg_96 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        z_buffer_V_d0 = grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_z_buffer_V_d0;
    end else begin
        z_buffer_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        z_buffer_V_we0 = grp_zculling_Pipeline_ZCULLING_fu_54_z_buffer_V_we0;
    end else if (((icmp_ln1019_reg_96 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        z_buffer_V_we0 = grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_z_buffer_V_we0;
    end else begin
        z_buffer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_zculling_Pipeline_ZCULLING_fu_54_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_ap_done == 1'b0) & (icmp_ln1019_reg_96 == 1'd1));
end

assign ap_return = grp_zculling_Pipeline_ZCULLING_fu_54_agg_result_0_out;

assign fragments_color_address0 = grp_zculling_Pipeline_ZCULLING_fu_54_fragments_color_address0;

assign fragments_color_ce0 = grp_zculling_Pipeline_ZCULLING_fu_54_fragments_color_ce0;

assign fragments_x_address0 = grp_zculling_Pipeline_ZCULLING_fu_54_fragments_x_address0;

assign fragments_x_ce0 = grp_zculling_Pipeline_ZCULLING_fu_54_fragments_x_ce0;

assign fragments_y_address0 = grp_zculling_Pipeline_ZCULLING_fu_54_fragments_y_address0;

assign fragments_y_ce0 = grp_zculling_Pipeline_ZCULLING_fu_54_fragments_y_ce0;

assign fragments_z_address0 = grp_zculling_Pipeline_ZCULLING_fu_54_fragments_z_address0;

assign fragments_z_ce0 = grp_zculling_Pipeline_ZCULLING_fu_54_fragments_z_ce0;

assign grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_ap_start = grp_zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_48_ap_start_reg;

assign grp_zculling_Pipeline_ZCULLING_fu_54_ap_start = grp_zculling_Pipeline_ZCULLING_fu_54_ap_start_reg;

assign icmp_ln1019_fu_76_p2 = ((counter == 12'd0) ? 1'b1 : 1'b0);

assign pixels_color_address0 = grp_zculling_Pipeline_ZCULLING_fu_54_pixels_color_address0;

assign pixels_color_ce0 = grp_zculling_Pipeline_ZCULLING_fu_54_pixels_color_ce0;

assign pixels_color_d0 = grp_zculling_Pipeline_ZCULLING_fu_54_pixels_color_d0;

assign pixels_color_we0 = grp_zculling_Pipeline_ZCULLING_fu_54_pixels_color_we0;

assign pixels_x_address0 = grp_zculling_Pipeline_ZCULLING_fu_54_pixels_x_address0;

assign pixels_x_ce0 = grp_zculling_Pipeline_ZCULLING_fu_54_pixels_x_ce0;

assign pixels_x_d0 = grp_zculling_Pipeline_ZCULLING_fu_54_pixels_x_d0;

assign pixels_x_we0 = grp_zculling_Pipeline_ZCULLING_fu_54_pixels_x_we0;

assign pixels_y_address0 = grp_zculling_Pipeline_ZCULLING_fu_54_pixels_y_address0;

assign pixels_y_ce0 = grp_zculling_Pipeline_ZCULLING_fu_54_pixels_y_ce0;

assign pixels_y_d0 = grp_zculling_Pipeline_ZCULLING_fu_54_pixels_y_d0;

assign pixels_y_we0 = grp_zculling_Pipeline_ZCULLING_fu_54_pixels_y_we0;

endmodule //rendering_zculling
