#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 11 15:22:05 2024
# Process ID: 14716
# Current directory: D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10344 D:\FPGA\FPGAclass\FPGA_Class\06 LED_flash_uav\LED_flash.xpr
# Log file: D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/vivado.log
# Journal file: D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/FPGA/Vivado/Vivado/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: LED_flash
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 833.703 ; gain = 51.496
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LED_flash' [D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/sources_1/imports/Desktop/LED_flash.v:3]
	Parameter LED_1 bound to: 12500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LED_flash' (1#1) [D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/sources_1/imports/Desktop/LED_flash.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 889.727 ; gain = 107.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 889.727 ; gain = 107.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 889.727 ; gain = 107.520
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/constrs_1/new/LED_flash.xdc]
Finished Parsing XDC File [D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/constrs_1/new/LED_flash.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1210.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1285.867 ; gain = 503.660
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1285.867 ; gain = 503.660
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_flash_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LED_flash_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/FPGA/Vivado/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 01325d3084cb4545b5b528a591879df1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LED_flash_tb_behav xil_defaultlib.LED_flash_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'LED_2' is not declared under prefix 'LED_flash_a' [D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/sim_1/imports/Desktop/LED_flash_tb.v:17]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_flash_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LED_flash_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/sources_1/imports/Desktop/LED_flash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_flash
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/sim_1/imports/Desktop/LED_flash_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_flash_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/FPGA/Vivado/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 01325d3084cb4545b5b528a591879df1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LED_flash_tb_behav xil_defaultlib.LED_flash_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/sources_1/imports/Desktop/LED_flash.v" Line 3. Module LED_flash(LED_1=12500) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LED_flash(LED_1=12500)
Compiling module xil_defaultlib.LED_flash_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LED_flash_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LED_flash_tb_behav -key {Behavioral:sim_1:Functional:LED_flash_tb} -tclbatch {LED_flash_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source LED_flash_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LED_flash_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
run: Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 1336.418 ; gain = 7.656
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1385.645 ; gain = 0.016
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LED_flash' [D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/sources_1/imports/Desktop/LED_flash.v:3]
	Parameter LED_1 bound to: 12500000 - type: integer 
	Parameter MCNT bound to: 25000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LED_flash' (1#1) [D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/sources_1/imports/Desktop/LED_flash.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1392.070 ; gain = 6.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1392.070 ; gain = 6.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1392.070 ; gain = 6.441
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/constrs_1/new/LED_flash.xdc]
Finished Parsing XDC File [D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/constrs_1/new/LED_flash.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_flash_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LED_flash_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/sources_1/imports/Desktop/LED_flash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_flash
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/sim_1/imports/Desktop/LED_flash_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_flash_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/FPGA/Vivado/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 01325d3084cb4545b5b528a591879df1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LED_flash_tb_behav xil_defaultlib.LED_flash_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/sources_1/imports/Desktop/LED_flash.v" Line 3. Module LED_flash(LED_1=12500,MCNT=50000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LED_flash(LED_1=12500,MCNT=50000...
Compiling module xil_defaultlib.LED_flash_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LED_flash_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run all
run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1598.113 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_flash_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj LED_flash_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/sources_1/imports/Desktop/LED_flash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_flash
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/sim_1/imports/Desktop/LED_flash_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_flash_tb
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_flash_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LED_flash_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/sources_1/imports/Desktop/LED_flash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_flash
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/sim_1/imports/Desktop/LED_flash_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_flash_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/FPGA/Vivado/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 01325d3084cb4545b5b528a591879df1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LED_flash_tb_behav xil_defaultlib.LED_flash_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/sources_1/imports/Desktop/LED_flash.v" Line 3. Module LED_flash(LED_1=12500,MCNT=50000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LED_flash(LED_1=12500,MCNT=50000...
Compiling module xil_defaultlib.LED_flash_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LED_flash_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_flash_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LED_flash_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/FPGA/Vivado/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 01325d3084cb4545b5b528a591879df1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LED_flash_tb_behav xil_defaultlib.LED_flash_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: LED_flash
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1598.113 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LED_flash' [D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/sources_1/imports/Desktop/LED_flash.v:3]
	Parameter LED_1 bound to: 12500000 - type: integer 
	Parameter MCNT bound to: 25000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LED_flash' (1#1) [D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/sources_1/imports/Desktop/LED_flash.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1598.113 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1598.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1598.113 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/constrs_1/new/LED_flash.xdc]
Finished Parsing XDC File [D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/constrs_1/new/LED_flash.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1598.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1598.113 ; gain = 0.000
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 14
[Mon Mar 11 15:34:22 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.runs/synth_1/runme.log
[Mon Mar 11 15:34:22 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1865.227 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1865.227 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1865.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1938.137 ; gain = 340.023
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/26FBCDDD8871
set_property PROGRAM.FILE {D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.runs/impl_1/LED_flash.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.runs/impl_1/LED_flash.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: LED_flash
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2966.664 ; gain = 4.652
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LED_flash' [D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/sources_1/imports/Desktop/LED_flash.v:3]
	Parameter LED_1 bound to: 25000000 - type: integer 
	Parameter MCNT bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LED_flash' (1#1) [D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/sources_1/imports/Desktop/LED_flash.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2999.352 ; gain = 37.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3000.668 ; gain = 38.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3000.668 ; gain = 38.656
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/constrs_1/new/LED_flash.xdc]
Finished Parsing XDC File [D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/constrs_1/new/LED_flash.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3142.074 ; gain = 180.062
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 14
[Mon Mar 11 17:50:17 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.runs/synth_1/runme.log
[Mon Mar 11 17:50:17 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/26FBCDDD8871
set_property PROGRAM.FILE {D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.runs/impl_1/LED_flash.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.runs/impl_1/LED_flash.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/26FBCDDD8871
reset_project
close
wrong # args: should be "close channelId"
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 11 17:58:58 2024...
