// Seed: 4192822524
module module_0;
  wire id_1;
  genvar id_3;
  id_4(
      .id_0(id_1), .id_1(id_1), .id_2(1), .id_3(1), .id_4(1), .id_5(id_5[1]), .id_6(1), .id_7(id_1)
  );
  wire id_6;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input wire id_2,
    output supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input wand id_8,
    input tri id_9,
    input uwire id_10,
    output uwire id_11,
    output wor id_12,
    input wor id_13,
    output uwire id_14,
    input uwire id_15,
    input uwire id_16,
    input supply0 id_17,
    input tri id_18,
    input wor id_19,
    input tri1 id_20,
    input tri id_21,
    output wand id_22,
    input supply1 id_23,
    input wand id_24,
    output wire id_25
);
  integer id_27;
  wand id_28, id_29, id_30, id_31;
  module_0 modCall_1 ();
  wire id_32;
  assign id_31 = 1'b0 - 1;
  and primCall (
      id_0,
      id_1,
      id_10,
      id_13,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_2,
      id_20,
      id_21,
      id_23,
      id_24,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_4,
      id_5,
      id_7,
      id_8,
      id_9
  );
endmodule
