Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug  3 16:47:31 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file div2_timing_summary_routed.rpt -pb div2_timing_summary_routed.pb -rpx div2_timing_summary_routed.rpx -warn_on_violation
| Design       : div2
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.980        0.000                      0                    2        0.222        0.000                      0                    2        5.600        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             10.980        0.000                      0                    2        0.222        0.000                      0                    2        5.600        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.980ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.435ns (42.573%)  route 0.587ns (57.427%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 12.638 - 12.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.672     0.672    ap_clk
    SLICE_X58Y125        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y125        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  ap_CS_fsm_reg[1]/Q
                         net (fo=2, routed)           0.587     1.541    ap_done
    SLICE_X58Y125        LUT4 (Prop_lut4_I2_O)        0.153     1.694 r  ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     1.694    ap_CS_fsm[0]_i_1_n_0
    SLICE_X58Y125        FDRE                                         r  ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.638    12.638    ap_clk
    SLICE_X58Y125        FDRE                                         r  ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000    12.638    
                         clock uncertainty           -0.035    12.603    
    SLICE_X58Y125        FDRE (Setup_fdre_C_D)        0.071    12.674    ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                 10.980    

Slack (MET) :             10.988ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.448ns (43.295%)  route 0.587ns (56.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 12.638 - 12.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.672     0.672    ap_clk
    SLICE_X58Y125        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y125        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  ap_CS_fsm_reg[1]/Q
                         net (fo=2, routed)           0.587     1.541    ap_done
    SLICE_X58Y125        LUT4 (Prop_lut4_I0_O)        0.166     1.707 r  ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     1.707    ap_CS_fsm[1]_i_1_n_0
    SLICE_X58Y125        FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.638    12.638    ap_clk
    SLICE_X58Y125        FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000    12.638    
                         clock uncertainty           -0.035    12.603    
    SLICE_X58Y125        FDRE (Setup_fdre_C_D)        0.092    12.695    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                 10.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.147ns (44.116%)  route 0.186ns (55.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.283     0.283    ap_clk
    SLICE_X58Y125        FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y125        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[0]/Q
                         net (fo=3, routed)           0.186     0.587    ap_CS_fsm_reg_n_0_[0]
    SLICE_X58Y125        LUT4 (Prop_lut4_I2_O)        0.029     0.616 r  ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.616    ap_CS_fsm[1]_i_1_n_0
    SLICE_X58Y125        FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.298     0.298    ap_clk
    SLICE_X58Y125        FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X58Y125        FDRE (Hold_fdre_C_D)         0.096     0.394    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.394    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.146ns (43.948%)  route 0.186ns (56.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.283     0.283    ap_clk
    SLICE_X58Y125        FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y125        FDRE (Prop_fdre_C_Q)         0.118     0.401 f  ap_CS_fsm_reg[0]/Q
                         net (fo=3, routed)           0.186     0.587    ap_CS_fsm_reg_n_0_[0]
    SLICE_X58Y125        LUT4 (Prop_lut4_I0_O)        0.028     0.615 r  ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     0.615    ap_CS_fsm[0]_i_1_n_0
    SLICE_X58Y125        FDRE                                         r  ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.298     0.298    ap_clk
    SLICE_X58Y125        FDRE                                         r  ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X58Y125        FDRE (Hold_fdre_C_D)         0.087     0.385    ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.750         12.000      11.250     SLICE_X58Y125  ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         12.000      11.250     SLICE_X66Y118  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         12.000      11.250     SLICE_X66Y118  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         12.000      11.250     SLICE_X66Y116  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         12.000      11.250     SLICE_X66Y116  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         12.000      11.250     SLICE_X66Y116  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         12.000      11.250     SLICE_X66Y118  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         12.000      11.250     SLICE_X66Y118  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.700         12.000      11.300     SLICE_X58Y125  ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         12.000      11.300     SLICE_X67Y116  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         6.000       5.600      SLICE_X58Y125  ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         6.000       5.600      SLICE_X66Y118  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         6.000       5.600      SLICE_X66Y118  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         6.000       5.600      SLICE_X66Y116  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         6.000       5.600      SLICE_X66Y116  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         6.000       5.600      SLICE_X66Y116  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         6.000       5.600      SLICE_X66Y118  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         6.000       5.600      SLICE_X66Y118  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         6.000       5.600      SLICE_X58Y125  ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         6.000       5.600      SLICE_X66Y118  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         6.000       5.650      SLICE_X58Y125  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         6.000       5.650      SLICE_X58Y125  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         6.000       5.650      SLICE_X67Y116  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         6.000       5.650      SLICE_X66Y118  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         6.000       5.650      SLICE_X66Y118  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         6.000       5.650      SLICE_X66Y118  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         6.000       5.650      SLICE_X66Y118  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         6.000       5.650      SLICE_X66Y118  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         6.000       5.650      SLICE_X66Y118  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         6.000       5.650      SLICE_X67Y118  div2_fmul_32ns_32bkb_U1/din0_buf1_reg[16]/C



