
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta7
Install: D:\Program Files\Gowin\1.8\SynplifyPro
OS: Windows 6.1

Hostname: GQG-PC

Implementation : rev_1
Synopsys HDL compiler and linker, Version comp2018q1p1, Build 149R, Built Jun  5 2018 09:18:21

Modified Files: 2
FID:  path (prevtimestamp, timestamp)
0        C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180818_MIPIIP\sytech_lvds2mipi\src\DPHY_TX_TOP\temp\MIPI_Tx\dphy_define.v (2018-08-18 09:21:23, N/A)
8        C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180818_V2.1_MIPIIP\sytech_lvds2mipi\src\DPHY_TX_TOP\temp\MIPI_Tx\dphy_define.v (N/A, 2018-08-20 16:28:22)

*******************************************************************
Modules that may have changed as a result of file changes: 0
MID:  lib.cell.view

*******************************************************************
Unmodified files: 7
FID:  path (timestamp)
1        D:\Program Files\Gowin\1.8\IDE\ipcore\MIPI_TX\data\DPHY_TX.v (2018-05-14 14:26:59)
2        D:\Program Files\Gowin\1.8\IDE\ipcore\MIPI_TX\data\DPHY_TX_TOP.v (2018-05-10 14:43:08)
3        D:\Program Files\Gowin\1.8\SynplifyPro\lib\generic\gw2a.v (2018-06-06 00:49:24)
4        D:\Program Files\Gowin\1.8\SynplifyPro\lib\vlog\hypermods.v (2018-06-06 00:08:38)
5        D:\Program Files\Gowin\1.8\SynplifyPro\lib\vlog\scemi_objects.v (2018-06-06 00:08:38)
6        D:\Program Files\Gowin\1.8\SynplifyPro\lib\vlog\scemi_pipes.svh (2018-06-06 00:08:38)
7        D:\Program Files\Gowin\1.8\SynplifyPro\lib\vlog\umr_capim.v (2018-06-06 00:08:38)

*******************************************************************
Unchanged modules: 5
MID:  lib.cell.view
0        work.DPHY_TX_TOP.verilog
1        work.\~DPHY_TX.DPHY_TX_TOP.verilog
2        work.\~IO_Ctrl_TX.DPHY_TX_TOP.verilog
3        work.\~oserx4.DPHY_TX_TOP.verilog
4        work.\~pllx4.DPHY_TX_TOP.verilog
