# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../alu4.srcs/sources_1/new/globals.vhd" \
"../../../../alu4.srcs/sources_1/new/sllN.vhd" \
"../../../../alu4.srcs/sources_1/new/alu4.vhd" \
"../../../../alu4.srcs/sources_1/new/notN.vhd" \
"../../../../alu4.srcs/sim_1/new/aluTB.vhd" \

# Do not sort compile order
nosort
