{
  "module_name": "g84.c",
  "hash_id": "85653ebe8c639b871d9417d390810bd82e91ee8f2104f9ad8e148489e1bf05d3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/subdev/pci/g84.c",
  "human_readable_source": " \n#include \"priv.h\"\n\n#include <core/pci.h>\n\nstatic int\ng84_pcie_version_supported(struct nvkm_pci *pci)\n{\n\t \n\treturn 1;\n}\n\nint\ng84_pcie_version(struct nvkm_pci *pci)\n{\n\tstruct nvkm_device *device = pci->subdev.device;\n\treturn (nvkm_rd32(device, 0x00154c) & 0x1) + 1;\n}\n\nvoid\ng84_pcie_set_version(struct nvkm_pci *pci, u8 ver)\n{\n\tstruct nvkm_device *device = pci->subdev.device;\n\tnvkm_mask(device, 0x00154c, 0x1, (ver >= 2 ? 0x1 : 0x0));\n}\n\nstatic void\ng84_pcie_set_cap_speed(struct nvkm_pci *pci, bool full_speed)\n{\n\tstruct nvkm_device *device = pci->subdev.device;\n\tnvkm_mask(device, 0x00154c, 0x80, full_speed ? 0x80 : 0x0);\n}\n\nenum nvkm_pcie_speed\ng84_pcie_cur_speed(struct nvkm_pci *pci)\n{\n\tu32 reg_v = nvkm_pci_rd32(pci, 0x88) & 0x30000;\n\tswitch (reg_v) {\n\tcase 0x30000:\n\t\treturn NVKM_PCIE_SPEED_8_0;\n\tcase 0x20000:\n\t\treturn NVKM_PCIE_SPEED_5_0;\n\tcase 0x10000:\n\tdefault:\n\t\treturn NVKM_PCIE_SPEED_2_5;\n\t}\n}\n\nenum nvkm_pcie_speed\ng84_pcie_max_speed(struct nvkm_pci *pci)\n{\n\tu32 reg_v = nvkm_pci_rd32(pci, 0x460) & 0x3300;\n\tif (reg_v == 0x2200)\n\t\treturn NVKM_PCIE_SPEED_5_0;\n\treturn NVKM_PCIE_SPEED_2_5;\n}\n\nvoid\ng84_pcie_set_link_speed(struct nvkm_pci *pci, enum nvkm_pcie_speed speed)\n{\n\tu32 mask_value;\n\n\tif (speed == NVKM_PCIE_SPEED_5_0)\n\t\tmask_value = 0x20;\n\telse\n\t\tmask_value = 0x10;\n\n\tnvkm_pci_mask(pci, 0x460, 0x30, mask_value);\n\tnvkm_pci_mask(pci, 0x460, 0x1, 0x1);\n}\n\nint\ng84_pcie_set_link(struct nvkm_pci *pci, enum nvkm_pcie_speed speed, u8 width)\n{\n\tg84_pcie_set_cap_speed(pci, speed == NVKM_PCIE_SPEED_5_0);\n\tg84_pcie_set_link_speed(pci, speed);\n\treturn 0;\n}\n\nvoid\ng84_pci_init(struct nvkm_pci *pci)\n{\n\t \n\tif (!pci_is_pcie(pci->pdev))\n\t\treturn;\n\n\t \n\tif (nvkm_pci_rd32(pci, 0x007c) & 0x00000020)\n\t\tnvkm_pci_mask(pci, 0x0080, 0x00000100, 0x00000100);\n\telse\n\t\tnvkm_pci_mask(pci, 0x041c, 0x00000060, 0x00000000);\n}\n\nint\ng84_pcie_init(struct nvkm_pci *pci)\n{\n\tbool full_speed = g84_pcie_cur_speed(pci) == NVKM_PCIE_SPEED_5_0;\n\tg84_pcie_set_cap_speed(pci, full_speed);\n\treturn 0;\n}\n\nstatic const struct nvkm_pci_func\ng84_pci_func = {\n\t.init = g84_pci_init,\n\t.rd32 = nv40_pci_rd32,\n\t.wr08 = nv40_pci_wr08,\n\t.wr32 = nv40_pci_wr32,\n\t.msi_rearm = nv46_pci_msi_rearm,\n\n\t.pcie.init = g84_pcie_init,\n\t.pcie.set_link = g84_pcie_set_link,\n\n\t.pcie.max_speed = g84_pcie_max_speed,\n\t.pcie.cur_speed = g84_pcie_cur_speed,\n\n\t.pcie.set_version = g84_pcie_set_version,\n\t.pcie.version = g84_pcie_version,\n\t.pcie.version_supported = g84_pcie_version_supported,\n};\n\nint\ng84_pci_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst,\n\t    struct nvkm_pci **ppci)\n{\n\treturn nvkm_pci_new_(&g84_pci_func, device, type, inst, ppci);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}