
*** Running vivado
    with args -log top_block_reg_switch_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_block_reg_switch_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_block_reg_switch_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/start_i2c_write_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_block_reg_switch_0_0
Command: synth_design -top top_block_reg_switch_0_0 -part xcau15p-sbvb484-1-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Device 21-403] Loading part xcau15p-sbvb484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2044047
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11065] parameter 'STATE_IDLE' becomes localparam in 'reg_switch' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:56]
WARNING: [Synth 8-11065] parameter 'STATE_REG' becomes localparam in 'reg_switch' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:57]
WARNING: [Synth 8-11065] parameter 'STATE_I2C_WRITE' becomes localparam in 'reg_switch' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:58]
WARNING: [Synth 8-11065] parameter 'STATE_I2C_READ' becomes localparam in 'reg_switch' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:59]
WARNING: [Synth 8-11065] parameter 'STATE_SAMPA_READ' becomes localparam in 'reg_switch' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:60]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2149.246 ; gain = 365.727 ; free physical = 36846 ; free virtual = 53728
Synthesis current peak Physical Memory [PSS] (MB): peak = 1371.835; parent = 1239.631; children = 132.204
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3120.727; parent = 2152.219; children = 968.508
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_block_reg_switch_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_reg_switch_0_0/synth/top_block_reg_switch_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'reg_switch' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reg_switch' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_block_reg_switch_0_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_reg_switch_0_0/synth/top_block_reg_switch_0_0.v:53]
WARNING: [Synth 8-3848] Net start_i2c_write_all_o in module/entity reg_switch does not have driver. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:46]
WARNING: [Synth 8-3848] Net i2c_addr in module/entity reg_switch does not have driver. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:72]
WARNING: [Synth 8-7129] Port start_i2c_write_all_o in module reg_switch is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2221.184 ; gain = 437.664 ; free physical = 37049 ; free virtual = 53950
Synthesis current peak Physical Memory [PSS] (MB): peak = 1371.835; parent = 1239.631; children = 132.204
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3189.695; parent = 2221.188; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2236.027 ; gain = 452.508 ; free physical = 37083 ; free virtual = 53986
Synthesis current peak Physical Memory [PSS] (MB): peak = 1371.835; parent = 1239.631; children = 132.204
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3204.539; parent = 2236.031; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2236.027 ; gain = 452.508 ; free physical = 37076 ; free virtual = 53979
Synthesis current peak Physical Memory [PSS] (MB): peak = 1371.835; parent = 1239.631; children = 132.204
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3204.539; parent = 2236.031; children = 968.508
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2236.027 ; gain = 0.000 ; free physical = 37063 ; free virtual = 53966
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.965 ; gain = 0.000 ; free physical = 37031 ; free virtual = 53939
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2390.777 ; gain = 23.812 ; free physical = 37025 ; free virtual = 53934
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2390.777 ; gain = 607.258 ; free physical = 37153 ; free virtual = 54063
Synthesis current peak Physical Memory [PSS] (MB): peak = 1371.835; parent = 1239.631; children = 132.204
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3327.273; parent = 2358.766; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcau15p-sbvb484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2390.777 ; gain = 607.258 ; free physical = 37152 ; free virtual = 54062
Synthesis current peak Physical Memory [PSS] (MB): peak = 1371.835; parent = 1239.631; children = 132.204
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3327.273; parent = 2358.766; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2390.777 ; gain = 607.258 ; free physical = 37151 ; free virtual = 54061
Synthesis current peak Physical Memory [PSS] (MB): peak = 1371.835; parent = 1239.631; children = 132.204
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3327.273; parent = 2358.766; children = 968.508
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_sw_reg' in module 'reg_switch'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2390.777 ; gain = 607.258 ; free physical = 37118 ; free virtual = 54029
Synthesis current peak Physical Memory [PSS] (MB): peak = 1371.835; parent = 1239.631; children = 132.204
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3327.273; parent = 2358.766; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input   32 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 576 (col length:72)
BRAMs: 288 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port start_i2c_write_all_o in module top_block_reg_switch_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2390.777 ; gain = 607.258 ; free physical = 37070 ; free virtual = 53991
Synthesis current peak Physical Memory [PSS] (MB): peak = 1371.835; parent = 1239.631; children = 132.204
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3327.273; parent = 2358.766; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2437.520 ; gain = 654.000 ; free physical = 36714 ; free virtual = 53675
Synthesis current peak Physical Memory [PSS] (MB): peak = 1559.400; parent = 1427.338; children = 132.204
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3406.031; parent = 2437.523; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2437.520 ; gain = 654.000 ; free physical = 36712 ; free virtual = 53676
Synthesis current peak Physical Memory [PSS] (MB): peak = 1559.400; parent = 1427.338; children = 132.204
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3406.031; parent = 2437.523; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2445.527 ; gain = 662.008 ; free physical = 36701 ; free virtual = 53661
Synthesis current peak Physical Memory [PSS] (MB): peak = 1559.598; parent = 1427.535; children = 132.204
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3414.039; parent = 2445.531; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2445.527 ; gain = 662.008 ; free physical = 36368 ; free virtual = 53339
Synthesis current peak Physical Memory [PSS] (MB): peak = 1559.598; parent = 1427.535; children = 132.204
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3414.039; parent = 2445.531; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2445.527 ; gain = 662.008 ; free physical = 36347 ; free virtual = 53317
Synthesis current peak Physical Memory [PSS] (MB): peak = 1559.598; parent = 1427.535; children = 132.204
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3414.039; parent = 2445.531; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2445.527 ; gain = 662.008 ; free physical = 36337 ; free virtual = 53308
Synthesis current peak Physical Memory [PSS] (MB): peak = 1559.598; parent = 1427.535; children = 132.204
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3414.039; parent = 2445.531; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2445.527 ; gain = 662.008 ; free physical = 36333 ; free virtual = 53303
Synthesis current peak Physical Memory [PSS] (MB): peak = 1559.598; parent = 1427.535; children = 132.204
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3414.039; parent = 2445.531; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2445.527 ; gain = 662.008 ; free physical = 36345 ; free virtual = 53316
Synthesis current peak Physical Memory [PSS] (MB): peak = 1559.598; parent = 1427.535; children = 132.204
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3414.039; parent = 2445.531; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2445.527 ; gain = 662.008 ; free physical = 36383 ; free virtual = 53353
Synthesis current peak Physical Memory [PSS] (MB): peak = 1559.598; parent = 1427.535; children = 132.204
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3414.039; parent = 2445.531; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     3|
|2     |LUT4 |     1|
|3     |LUT5 |     2|
|4     |FDRE |    94|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2445.527 ; gain = 662.008 ; free physical = 36355 ; free virtual = 53325
Synthesis current peak Physical Memory [PSS] (MB): peak = 1559.598; parent = 1427.535; children = 132.204
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3414.039; parent = 2445.531; children = 968.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2445.527 ; gain = 507.258 ; free physical = 36336 ; free virtual = 53306
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2445.535 ; gain = 662.008 ; free physical = 36332 ; free virtual = 53302
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2449.496 ; gain = 0.000 ; free physical = 36484 ; free virtual = 53455
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.352 ; gain = 0.000 ; free physical = 36353 ; free virtual = 53326
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a3ce226d
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2492.352 ; gain = 1168.273 ; free physical = 36736 ; free virtual = 53707
INFO: [Common 17-1381] The checkpoint '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_reg_switch_0_0_synth_1/top_block_reg_switch_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_block_reg_switch_0_0, cache-ID = 2acbcf35a3ea71b4
INFO: [Common 17-1381] The checkpoint '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_reg_switch_0_0_synth_1/top_block_reg_switch_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_block_reg_switch_0_0_utilization_synth.rpt -pb top_block_reg_switch_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug  4 20:20:45 2024...
