Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_4/Lab_4/nbit_synch_counter_parallel_tb_isim_beh.exe -prj C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_4/Lab_4/nbit_synch_counter_parallel_tb_beh.prj work.nbit_synch_counter_parallel_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_4/Lab_4/xor_gate.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_4/Lab_4/or_gate.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_4/Lab_4/not_gate.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_4/Lab_4/and_gate.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_4/Lab_4/two_input_multiplexer.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_4/Lab_4/half_adder.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_4/Lab_4/D_flipflop.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_4/Lab_4/n_bit_two_input_mux.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_4/Lab_4/n_bit_register.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_4/Lab_4/n_bit_incrementer.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_4/Lab_4/nbit_synchronous_counter_parallel.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_4/Lab_4/nbit_synch_counter_parallel_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity xor_gate [xor_gate_default]
Compiling architecture and_gate_behavioral of entity and_gate [and_gate_default]
Compiling architecture half_adder_behavioral of entity half_adder [half_adder_default]
Compiling architecture behavioral of entity n_bit_incrementer [\n_bit_incrementer(8)\]
Compiling architecture behavioral of entity not_gate [not_gate_default]
Compiling architecture or_gate_behaviour of entity or_gate [or_gate_default]
Compiling architecture two_input_multiplexer_behavioral of entity two_input_multiplexer [two_input_multiplexer_default]
Compiling architecture behavioral of entity n_bit_two_input_mux [\n_bit_two_input_mux(8)\]
Compiling architecture behavioral of entity D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity n_bit_register [\n_bit_register(8)\]
Compiling architecture behavioral of entity nbit_synchronous_counter_parallel [\nbit_synchronous_counter_parall...]
Compiling architecture behavior of entity nbit_synch_counter_parallel_tb
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 27 VHDL Units
Built simulation executable C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_4/Lab_4/nbit_synch_counter_parallel_tb_isim_beh.exe
Fuse Memory Usage: 33584 KB
Fuse CPU Usage: 546 ms
