// Generated by CIRCT unknown git version
module DCacheModuleanon2(	// file.cleaned.mlir:2:3
  input         io_in_2_valid,	// file.cleaned.mlir:2:35
  input  [31:0] io_in_2_bits_addr,	// file.cleaned.mlir:2:59
  input         io_in_3_valid,	// file.cleaned.mlir:2:88
  input  [31:0] io_in_3_bits_addr,	// file.cleaned.mlir:2:112
  input         io_in_5_valid,	// file.cleaned.mlir:2:141
                io_in_7_valid,	// file.cleaned.mlir:2:165
  input  [31:0] io_in_7_bits_addr,	// file.cleaned.mlir:2:189
  output        io_in_5_ready,	// file.cleaned.mlir:2:219
                io_in_7_ready,	// file.cleaned.mlir:2:243
                io_out_valid,	// file.cleaned.mlir:2:267
                io_out_bits_write,	// file.cleaned.mlir:2:290
  output [31:0] io_out_bits_addr	// file.cleaned.mlir:2:318
);

  wire _T_2 = io_in_2_valid | io_in_3_valid;	// file.cleaned.mlir:5:10
  assign io_in_5_ready = ~_T_2;	// file.cleaned.mlir:5:10, :6:10, :10:5
  assign io_in_7_ready = ~_T_2;	// file.cleaned.mlir:5:10, :6:10, :10:5
  assign io_out_valid = _T_2 | io_in_7_valid;	// file.cleaned.mlir:5:10, :7:10, :10:5
  assign io_out_bits_write = io_in_2_valid | io_in_3_valid;	// file.cleaned.mlir:8:10, :10:5
  assign io_out_bits_addr =
    io_in_2_valid
      ? io_in_2_bits_addr
      : io_in_3_valid ? io_in_3_bits_addr : io_in_7_bits_addr;	// file.cleaned.mlir:4:10, :9:10, :10:5
endmodule

