{
  "module_name": "mt7986-reg.h",
  "hash_id": "400bc6a6f64e50aa6980f0b28883cec0cb4feae9617a92839cf92fc242f80165",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/mediatek/mt7986/mt7986-reg.h",
  "human_readable_source": " \n \n\n#ifndef _MT7986_REG_H_\n#define _MT7986_REG_H_\n\n#define AUDIO_TOP_CON2                  0x0008\n#define AUDIO_TOP_CON4                  0x0010\n#define AUDIO_ENGEN_CON0                0x0014\n#define AFE_IRQ_MCU_EN                  0x0100\n#define AFE_IRQ_MCU_STATUS              0x0120\n#define AFE_IRQ_MCU_CLR                 0x0128\n#define AFE_IRQ0_MCU_CFG0               0x0140\n#define AFE_IRQ0_MCU_CFG1               0x0144\n#define AFE_IRQ1_MCU_CFG0               0x0148\n#define AFE_IRQ1_MCU_CFG1               0x014c\n#define AFE_IRQ2_MCU_CFG0               0x0150\n#define AFE_IRQ2_MCU_CFG1               0x0154\n#define ETDM_IN5_CON0                   0x13f0\n#define ETDM_IN5_CON1                   0x13f4\n#define ETDM_IN5_CON2                   0x13f8\n#define ETDM_IN5_CON3                   0x13fc\n#define ETDM_IN5_CON4                   0x1400\n#define ETDM_OUT5_CON0                  0x1570\n#define ETDM_OUT5_CON4                  0x1580\n#define ETDM_OUT5_CON5                  0x1584\n#define ETDM_4_7_COWORK_CON0            0x15e0\n#define ETDM_4_7_COWORK_CON1            0x15e4\n#define AFE_CONN018_1                   0x1b44\n#define AFE_CONN018_4                   0x1b50\n#define AFE_CONN019_1                   0x1b64\n#define AFE_CONN019_4                   0x1b70\n#define AFE_CONN124_1                   0x2884\n#define AFE_CONN124_4                   0x2890\n#define AFE_CONN125_1                   0x28a4\n#define AFE_CONN125_4                   0x28b0\n#define AFE_CONN_RS_0                   0x3920\n#define AFE_CONN_RS_3                   0x392c\n#define AFE_CONN_16BIT_0                0x3960\n#define AFE_CONN_16BIT_3                0x396c\n#define AFE_CONN_24BIT_0                0x3980\n#define AFE_CONN_24BIT_3                0x398c\n#define AFE_MEMIF_CON0                  0x3d98\n#define AFE_MEMIF_RD_MON                0x3da0\n#define AFE_MEMIF_WR_MON                0x3da4\n#define AFE_DL0_BASE_MSB                0x3e40\n#define AFE_DL0_BASE                    0x3e44\n#define AFE_DL0_CUR_MSB                 0x3e48\n#define AFE_DL0_CUR                     0x3e4c\n#define AFE_DL0_END_MSB                 0x3e50\n#define AFE_DL0_END                     0x3e54\n#define AFE_DL0_RCH_MON                 0x3e58\n#define AFE_DL0_LCH_MON                 0x3e5c\n#define AFE_DL0_CON0                    0x3e60\n#define AFE_VUL0_BASE_MSB               0x4220\n#define AFE_VUL0_BASE                   0x4224\n#define AFE_VUL0_CUR_MSB                0x4228\n#define AFE_VUL0_CUR                    0x422c\n#define AFE_VUL0_END_MSB                0x4230\n#define AFE_VUL0_END                    0x4234\n#define AFE_VUL0_CON0                   0x4238\n\n#define AFE_MAX_REGISTER AFE_VUL0_CON0\n#define AFE_IRQ_STATUS_BITS             0x7\n#define AFE_IRQ_CNT_SHIFT               0\n#define AFE_IRQ_CNT_MASK\t        0xffffff\n\n \n#define CLK_OUT5_PDN                    BIT(14)\n#define CLK_OUT5_PDN_MASK               BIT(14)\n#define CLK_IN5_PDN                     BIT(7)\n#define CLK_IN5_PDN_MASK                BIT(7)\n\n \n#define PDN_APLL_TUNER2                 BIT(12)\n#define PDN_APLL_TUNER2_MASK            BIT(12)\n\n \n#define AUD_APLL2_EN                    BIT(3)\n#define AUD_APLL2_EN_MASK               BIT(3)\n#define AUD_26M_EN                      BIT(0)\n#define AUD_26M_EN_MASK                 BIT(0)\n\n \n#define DL0_ON_SFT                      28\n#define DL0_ON_MASK                     0x1\n#define DL0_ON_MASK_SFT                 BIT(28)\n#define DL0_MINLEN_SFT                  20\n#define DL0_MINLEN_MASK                 0xf\n#define DL0_MINLEN_MASK_SFT             (0xf << 20)\n#define DL0_MODE_SFT                    8\n#define DL0_MODE_MASK                   0x1f\n#define DL0_MODE_MASK_SFT               (0x1f << 8)\n#define DL0_PBUF_SIZE_SFT               5\n#define DL0_PBUF_SIZE_MASK              0x3\n#define DL0_PBUF_SIZE_MASK_SFT          (0x3 << 5)\n#define DL0_MONO_SFT                    4\n#define DL0_MONO_MASK                   0x1\n#define DL0_MONO_MASK_SFT               BIT(4)\n#define DL0_HALIGN_SFT                  2\n#define DL0_HALIGN_MASK                 0x1\n#define DL0_HALIGN_MASK_SFT             BIT(2)\n#define DL0_HD_MODE_SFT                 0\n#define DL0_HD_MODE_MASK                0x3\n#define DL0_HD_MODE_MASK_SFT            (0x3 << 0)\n\n \n#define VUL0_ON_SFT                     28\n#define VUL0_ON_MASK                    0x1\n#define VUL0_ON_MASK_SFT                BIT(28)\n#define VUL0_MODE_SFT                   8\n#define VUL0_MODE_MASK                  0x1f\n#define VUL0_MODE_MASK_SFT              (0x1f << 8)\n#define VUL0_MONO_SFT                   4\n#define VUL0_MONO_MASK                  0x1\n#define VUL0_MONO_MASK_SFT              BIT(4)\n#define VUL0_HALIGN_SFT                 2\n#define VUL0_HALIGN_MASK                0x1\n#define VUL0_HALIGN_MASK_SFT            BIT(2)\n#define VUL0_HD_MODE_SFT                0\n#define VUL0_HD_MODE_MASK               0x3\n#define VUL0_HD_MODE_MASK_SFT           (0x3 << 0)\n\n \n#define IRQ_MCU_MODE_SFT                4\n#define IRQ_MCU_MODE_MASK               0x1f\n#define IRQ_MCU_MODE_MASK_SFT           (0x1f << 4)\n#define IRQ_MCU_ON_SFT                  0\n#define IRQ_MCU_ON_MASK                 0x1\n#define IRQ_MCU_ON_MASK_SFT             BIT(0)\n#define IRQ0_MCU_CLR_SFT                0\n#define IRQ0_MCU_CLR_MASK               0x1\n#define IRQ0_MCU_CLR_MASK_SFT           BIT(0)\n#define IRQ1_MCU_CLR_SFT                1\n#define IRQ1_MCU_CLR_MASK               0x1\n#define IRQ1_MCU_CLR_MASK_SFT           BIT(1)\n#define IRQ2_MCU_CLR_SFT                2\n#define IRQ2_MCU_CLR_MASK               0x1\n#define IRQ2_MCU_CLR_MASK_SFT           BIT(2)\n\n \n#define IN_CLK_SRC(x)                   ((x) << 10)\n#define IN_CLK_SRC_SFT                  10\n#define IN_CLK_SRC_MASK                 GENMASK(12, 10)\n\n \n#define IN_SEL_FS(x)                    ((x) << 26)\n#define IN_SEL_FS_SFT                   26\n#define IN_SEL_FS_MASK                  GENMASK(30, 26)\n\n \n#define IN_RELATCH(x)                   ((x) << 20)\n#define IN_RELATCH_SFT                  20\n#define IN_RELATCH_MASK                 GENMASK(24, 20)\n#define IN_CLK_INV                      BIT(18)\n#define IN_CLK_INV_MASK                 BIT(18)\n\n \n#define RELATCH_SRC_MASK                GENMASK(30, 28)\n#define ETDM_CH_NUM_MASK                GENMASK(27, 23)\n#define ETDM_WRD_LEN_MASK               GENMASK(20, 16)\n#define ETDM_BIT_LEN_MASK               GENMASK(15, 11)\n#define ETDM_FMT_MASK                   GENMASK(8, 6)\n#define ETDM_SYNC                       BIT(1)\n#define ETDM_SYNC_MASK                  BIT(1)\n#define ETDM_EN                         BIT(0)\n#define ETDM_EN_MASK                    BIT(0)\n\n \n#define OUT_RELATCH(x)                  ((x) << 24)\n#define OUT_RELATCH_SFT                 24\n#define OUT_RELATCH_MASK                GENMASK(28, 24)\n#define OUT_CLK_SRC(x)                  ((x) << 6)\n#define OUT_CLK_SRC_SFT                 6\n#define OUT_CLK_SRC_MASK                GENMASK(8, 6)\n#define OUT_SEL_FS(x)                   (x)\n#define OUT_SEL_FS_SFT                  0\n#define OUT_SEL_FS_MASK                 GENMASK(4, 0)\n\n \n#define ETDM_CLK_DIV                    BIT(12)\n#define ETDM_CLK_DIV_MASK               BIT(12)\n#define OUT_CLK_INV                     BIT(9)\n#define OUT_CLK_INV_MASK                BIT(9)\n\n \n#define OUT_SEL(x)                      ((x) << 12)\n#define OUT_SEL_SFT                     12\n#define OUT_SEL_MASK                    GENMASK(15, 12)\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}