/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Mar 10 17:57:37 2015
 *                 Full Compile MD5 Checksum  cac1d82e0ea60ac191e5eb0deb00af85
 *                     (minus title and desc)
 *                 MD5 Checksum               e839fde353a1ae191e2e40126f6846c9
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15839
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_SCPU_PM_H__
#define BCHP_SCPU_PM_H__

/***************************************************************************
 *SCPU_PM - Peripheral Module Configuration
 ***************************************************************************/
#define BCHP_SCPU_PM_CLK_CTRL                    0x00308984 /* [RW] UPG Clock control register */
#define BCHP_SCPU_PM_RST_CTRL                    0x00308988 /* [RW] UPG reset control register */

/***************************************************************************
 *CLK_CTRL - UPG Clock control register
 ***************************************************************************/
/* SCPU_PM :: CLK_CTRL :: reserved0 [31:18] */
#define BCHP_SCPU_PM_CLK_CTRL_reserved0_MASK                       0xfffc0000
#define BCHP_SCPU_PM_CLK_CTRL_reserved0_SHIFT                      18

/* SCPU_PM :: CLK_CTRL :: reserved_for_eco1 [17:17] */
#define BCHP_SCPU_PM_CLK_CTRL_reserved_for_eco1_MASK               0x00020000
#define BCHP_SCPU_PM_CLK_CTRL_reserved_for_eco1_SHIFT              17
#define BCHP_SCPU_PM_CLK_CTRL_reserved_for_eco1_DEFAULT            0x00000000

/* SCPU_PM :: CLK_CTRL :: timer [16:16] */
#define BCHP_SCPU_PM_CLK_CTRL_timer_MASK                           0x00010000
#define BCHP_SCPU_PM_CLK_CTRL_timer_SHIFT                          16
#define BCHP_SCPU_PM_CLK_CTRL_timer_DEFAULT                        0x00000001

/* SCPU_PM :: CLK_CTRL :: reserved_for_eco2 [15:00] */
#define BCHP_SCPU_PM_CLK_CTRL_reserved_for_eco2_MASK               0x0000ffff
#define BCHP_SCPU_PM_CLK_CTRL_reserved_for_eco2_SHIFT              0
#define BCHP_SCPU_PM_CLK_CTRL_reserved_for_eco2_DEFAULT            0x00000000

/***************************************************************************
 *RST_CTRL - UPG reset control register
 ***************************************************************************/
/* SCPU_PM :: RST_CTRL :: reserved0 [31:18] */
#define BCHP_SCPU_PM_RST_CTRL_reserved0_MASK                       0xfffc0000
#define BCHP_SCPU_PM_RST_CTRL_reserved0_SHIFT                      18

/* SCPU_PM :: RST_CTRL :: reserved_for_eco1 [17:17] */
#define BCHP_SCPU_PM_RST_CTRL_reserved_for_eco1_MASK               0x00020000
#define BCHP_SCPU_PM_RST_CTRL_reserved_for_eco1_SHIFT              17
#define BCHP_SCPU_PM_RST_CTRL_reserved_for_eco1_DEFAULT            0x00000000

/* SCPU_PM :: RST_CTRL :: timer [16:16] */
#define BCHP_SCPU_PM_RST_CTRL_timer_MASK                           0x00010000
#define BCHP_SCPU_PM_RST_CTRL_timer_SHIFT                          16
#define BCHP_SCPU_PM_RST_CTRL_timer_DEFAULT                        0x00000000

/* SCPU_PM :: RST_CTRL :: reserved_for_eco2 [15:00] */
#define BCHP_SCPU_PM_RST_CTRL_reserved_for_eco2_MASK               0x0000ffff
#define BCHP_SCPU_PM_RST_CTRL_reserved_for_eco2_SHIFT              0
#define BCHP_SCPU_PM_RST_CTRL_reserved_for_eco2_DEFAULT            0x00000000

#endif /* #ifndef BCHP_SCPU_PM_H__ */

/* End of File */
