--------------------------------------------------------------------------------
Release 14.5 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock BITCLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
AUDSDI      |    1.482(F)|      SLOW  |   -0.482(F)|      SLOW  |BITCLK_BUFGP      |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset_unsync|    5.884(R)|      SLOW  |   -3.764(R)|      FAST  |clk_BUFGP         |   0.000|
source      |    5.954(R)|      SLOW  |   -3.771(R)|      FAST  |clk_BUFGP         |   0.000|
volume<0>   |    3.569(R)|      SLOW  |   -2.287(R)|      FAST  |clk_BUFGP         |   0.000|
volume<1>   |    2.918(R)|      SLOW  |   -1.886(R)|      FAST  |clk_BUFGP         |   0.000|
volume<2>   |    3.378(R)|      SLOW  |   -2.163(R)|      FAST  |clk_BUFGP         |   0.000|
volume<3>   |    3.963(R)|      SLOW  |   -2.464(R)|      FAST  |clk_BUFGP         |   0.000|
volume<4>   |    4.600(R)|      SLOW  |   -2.991(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock BITCLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AUDSDO      |         8.961(R)|      SLOW  |         5.095(R)|      FAST  |BITCLK_BUFGP      |   0.000|
AUDSYNC     |         9.439(R)|      SLOW  |         5.407(R)|      FAST  |BITCLK_BUFGP      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AUDRST      |        10.269(R)|      SLOW  |         5.900(R)|      FAST  |clk_BUFGP         |   0.000|
led<1>      |        11.692(R)|      SLOW  |         6.858(R)|      FAST  |clk_BUFGP         |   0.000|
led<2>      |         9.924(R)|      SLOW  |         5.701(R)|      FAST  |clk_BUFGP         |   0.000|
led<3>      |        12.391(R)|      SLOW  |         7.285(R)|      FAST  |clk_BUFGP         |   0.000|
motor_dir   |        13.979(R)|      SLOW  |         8.275(R)|      FAST  |clk_BUFGP         |   0.000|
motor_step  |        12.552(R)|      SLOW  |         7.357(R)|      FAST  |clk_BUFGP         |   0.000|
n_step_en   |        15.353(R)|      SLOW  |         9.089(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock BITCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BITCLK         |    6.268|    2.235|    3.816|    1.452|
clk            |    1.904|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BITCLK         |    2.191|         |         |         |
clk            |    8.620|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
m0_sw          |motor_m0       |   14.753|
m1_sw          |motor_m1       |   14.623|
---------------+---------------+---------+


Analysis completed Mon Dec 30 05:48:16 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 262 MB



