cpu "RV32I" {
   instructions {
      ldi   "li #rd#, #imm#"
      add   "add #rd#, #rs1#, #rs2#"
      sub   "sub #rd#, #rs1#, #rs2#"
      and   "and #rd#, #rs1#, #rs2#"
      or    "or #rd#, #rs1#, #rs2#"
      xor   "xor #rd#, #rs1#, #rs2#"
      shr   "shr #rd#, #rs1#, 1"
      lh    "lh #rd#, 0(#rs1#)"
      sh    "sh #rs1#, 0(#rd#)"
      jmp   "j #first_label#"
      beq   "beq #rd#, #rs1#, #label#" // Label is just alias for #rs2#
      ret   "ret"
   }
}