# MIPS
VHDL implementation of Single-Cycle MIPS Processor

An implementation of a single cycle MIPS processor. 
This project has been tested on a [Digilent Basys 2][digilent] [FPGA]

### Changelog

  - Initial commit with VHDL files

### Software

* [Xilinx] - FPGA design solution to synthesis and simulation
* [MARS] - **M**IPS **A**ssembler and **R**untime **S**imulator

### Block Diagram
![Block diagram](https://github.com/cristian1604/mips/blob/master/img/mips.png)

### Bibliography
  - *Digital Design and Computer Architecture* - David Money Harris & Sarah L. Harris (2007 Elsiever)
  - *Computer Organization and Design - David A. Patterson & John L. Hennessy* (2012 Morgan Kauffman)

About
----
Developed by Cristian Bottazzi  `cbottazzi @ ful.unl.edu.ar`
Computer Organization - Computer Engineering
Facultad de Ingeniería y Ciencias Hídricas - Universidad Nacional del Litoral

[//]: # (These are reference links used in the body of this note and get stripped out when the markdown processor does its job. There is no need to format nicely because it shouldn't be seen. Thanks SO - http://stackoverflow.com/questions/4823468/store-comments-in-markdown-syntax)


   [digilent]: <https://reference.digilentinc.com/_media/basys2:basys2_rm.pdf>
   [fpga]: <https://en.wikipedia.org/wiki/Field-programmable_gate_array>
   [xilinx]: <https://www.xilinx.com/products/design-tools/ise-design-suite/ise-webpack.html>
   [mars]: <http://courses.missouristate.edu/kenvollmar/mars/>
