/*
    RExOS - embedded RTOS
    Copyright (c) 2011-2017, Alexey Kramarenko
    All rights reserved.
*/

#ifndef LPC11UXX_BITS_H
#define LPC11UXX_BITS_H

/******************************************************************************/
/*                                                                            */
/*                            SYSCON                                          */
/*                                                                            */
/******************************************************************************/

/**********  Bit definition for SYSMEMREMAP register  *************************/
#define SYSCON_SYSMEMREMAP_BOOTLOADER                  (0 << 0)
#define SYSCON_SYSMEMREMAP_USER_RAM                    (1 << 0)
#define SYSCON_SYSMEMREMAP_USER_FLASH                  (2 << 0)

/**********  Bit definition for PRESETCTRL register  **************************/
#define SYSCON_PRESETCTRL_SSP0_RST_N_POS               0
#define SYSCON_PRESETCTRL_I2C0_RST_N_POS               1
#define SYSCON_PRESETCTRL_SSP1_RST_N_POS               2
#define SYSCON_PRESETCTRL_I2C1_RST_N_POS               3
#define SYSCON_PRESETCTRL_FRG_RST_N_POS                4
#define SYSCON_PRESETCTRL_USART1_RST_N_POS             5
#define SYSCON_PRESETCTRL_USART2_RST_N_POS             6
#define SYSCON_PRESETCTRL_USART3_RST_N_POS             7
#define SYSCON_PRESETCTRL_USART4_RST_N_POS             8
#define SYSCON_PRESETCTRL_SCT0_RST_N_POS               9
#define SYSCON_PRESETCTRL_SCT1_RST_N_POS               10

/**********  Bit definition for SYSPLLCTRL register  **************************/
#define SYSCON_SYSPLLCTRL_MSEL_POS                     0
#define SYSCON_SYSPLLCTRL_MSEL_MASK                    (0x1f << 0)

#define SYSCON_SYSPLLCTRL_PSEL_POS                     5
#define SYSCON_SYSPLLCTRL_PSEL_MASK                    (3 << 5)

/**********  Bit definition for SYSPLLSTAT register  **************************/
#define SYSCON_SYSPLLSTAT_LOCK                         (1 << 0)

/**********  Bit definition for USBPLLCTRL register  **************************/
#define SYSCON_USBPLLCTRL_MSEL_POS                     0
#define SYSCON_USBPLLCTRL_PSEL_POS                     5

/**********  Bit definition for USBPLLSTAT register  **************************/
#define SYSCON_USBPLLSTAT_LOCK                         (1 << 0)

/**********  Bit definition for RTCOSCCTRL register  **************************/
#define SYSCON_RTCOSCCTRL_RTCOSCEN                     (1 << 0)

/**********  Bit definition for SYSOSCCTRL register  **************************/
#define SYSCON_SYSOSCCTRL_BYPASS                       (1 << 0)
#define SYSCON_SYSOSCCTRL_FREQRANGE                    (1 << 1)

/**********  Bit definition for WDTOSCCTRL register  **************************/
#define SYSCON_WDTOSCCTRL_DIVSEL_POS                   0
#define SYSCON_WDTOSCCTRL_DIVSEL_MASK                  (0x1f << 0)

#define SYSCON_WDTOSCCTRL_FREQSEL_POS                  5
#define SYSCON_WDTOSCCTRL_FREQSEL_MASK                 (0xf << 5)

/**********  Bit definition for SYSRSTSTAT register  **************************/
#define SYSCON_SYSRSTSTAT_POR                          (1 << 0)
#define SYSCON_SYSRSTSTAT_EXTRST                       (1 << 1)
#define SYSCON_SYSRSTSTAT_WDT                          (1 << 2)
#define SYSCON_SYSRSTSTAT_BOD                          (1 << 3)
#define SYSCON_SYSRSTSTAT_SYSRST                       (1 << 4)

/**********  Bit definition for SYSPLLCLKSEL register  ***********************/
#define SYSCON_SYSPLLCLKSEL_IRC                        (0 << 0)
#define SYSCON_SYSPLLCLKSEL_SYSOSC                     (1 << 0)
#define SYSCON_SYSPLLCLKSEL_RTCOSC                     (3 << 0)

/**********  Bit definition for SYSPLLCLKUEN register  ***********************/
#define SYSCON_SYSPLLCLKUEN_ENA                        (1 << 0)

/**********  Bit definition for USBPLLCLKSEL register  ***********************/
#define SYSCON_USBPLLCLKSEL_IRC                        (0 << 0)
#define SYSCON_USBPLLCLKSEL_SYSOSC                     (1 << 0)

/**********  Bit definition for USBPLLCLKUEN register  ***********************/
#define SYSCON_USBPLLUEN_ENA                           (1 << 0)

/**********  Bit definition for MAINCLKSEL register  *************************/
#define SYSCON_MAINCLKSEL_IRC                          (0 << 0)
#define SYSCON_MAINCLKSEL_PLLSRC                       (1 << 0)
#define SYSCON_MAINCLKSEL_WDT                          (2 << 0)
#define SYSCON_MAINCLKSEL_PLL                          (3 << 0)

/**********  Bit definition for MAINCLKUEN register  *************************/
#define SYSCON_MAINCLKUEN_ENA                          (1 << 0)

/**********  Bit definition for SYSAHBCLKCTRL register  **********************/
#define SYSCON_SYSAHBCLKCTRL_SYS_POS                   0
#define SYSCON_SYSAHBCLKCTRL_ROM_POS                   1
#define SYSCON_SYSAHBCLKCTRL_RAM0_POS                  2
#define SYSCON_SYSAHBCLKCTRL_FLASHREG_POS              3
#define SYSCON_SYSAHBCLKCTRL_FLASHARRAY_POS            4
#define SYSCON_SYSAHBCLKCTRL_I2C0_POS                  5
#define SYSCON_SYSAHBCLKCTRL_GPIO_POS                  6
#define SYSCON_SYSAHBCLKCTRL_CT16B0_POS                7
#define SYSCON_SYSAHBCLKCTRL_CT16B1_POS                8
#define SYSCON_SYSAHBCLKCTRL_CT32B0_POS                9
#define SYSCON_SYSAHBCLKCTRL_CT32B1_POS                10
#define SYSCON_SYSAHBCLKCTRL_SSP0_POS                  11
#define SYSCON_SYSAHBCLKCTRL_USART0_POS                12
#define SYSCON_SYSAHBCLKCTRL_ADC_POS                   13
#define SYSCON_SYSAHBCLKCTRL_USB_POS                   14
#define SYSCON_SYSAHBCLKCTRL_WWDT_POS                  15
#define SYSCON_SYSAHBCLKCTRL_IOCON_POS                 16
#define SYSCON_SYSAHBCLKCTRL_SSP1_POS                  18
#define SYSCON_SYSAHBCLKCTRL_PINT_POS                  19
#define SYSCON_SYSAHBCLKCTRL_USART1_POS                20
#define SYSCON_SYSAHBCLKCTRL_USART2_POS                21
#define SYSCON_SYSAHBCLKCTRL_USART3_4_POS              22
#define SYSCON_SYSAHBCLKCTRL_GROUP0INT_POS             23
#define SYSCON_SYSAHBCLKCTRL_GROUP1INT_POS             24
#define SYSCON_SYSAHBCLKCTRL_I2C1_POS                  25
#define SYSCON_SYSAHBCLKCTRL_RAM1_POS                  26
#define SYSCON_SYSAHBCLKCTRL_USBRAM_POS                27
#define SYSCON_SYSAHBCLKCTRL_CRC_POS                   28
#define SYSCON_SYSAHBCLKCTRL_DMA_POS                   29
#define SYSCON_SYSAHBCLKCTRL_RTC_POS                   30
#define SYSCON_SYSAHBCLKCTRL_SCT0_1_POS                31

/**********  Bit definition for USBCLKSEL register  **************************/
#define SYSCON_USBCLKSEL_PLL                           (0 << 0)
#define SYSCON_USBCLKSEL_MAIN                          (1 << 0)

/**********  Bit definition for USBCLKUEN register  **************************/
#define SYSCON_USBCLKUEN_ENA                           (1 << 0)

/**********  Bit definition for CLKOUTSEL register  **************************/
#define SYSCON_CLKOUTSEL_IRC                           (0 << 0)
#define SYSCON_CLKOUTSEL_SYSOSC                        (1 << 0)
#define SYSCON_CLKOUTSEL_WDT                           (2 << 0)
#define SYSCON_CLKOUTSEL_MAIN                          (3 << 0)

/**********  Bit definition for CLKOUTUEN register  **************************/
#define SYSCON_CLKOUT_ENA                              (1 << 0)

/**********  Bit definition for EXTTRACECMD register  ************************/
#define SYSCON_EXTTRACECMD_START                       (1 << 0)
#define SYSCON_EXTTRACECMD_STOP                        (1 << 1)

/**********  Bit definition for BODCTR register  *****************************/
#define SYSCON_BODCTR_BODRSTLEV_POS                    0
#define SYSCON_BODCTR_BODRSTLEV_MASK                   (3 << 0)
#define SYSCON_BODCTR_BODRSTLEV_LEVEL0                 (0 << 0)
#define SYSCON_BODCTR_BODRSTLEV_LEVEL1                 (1 << 0)
#define SYSCON_BODCTR_BODRSTLEV_LEVEL2                 (2 << 0)
#define SYSCON_BODCTR_BODRSTLEV_LEVEL3                 (3 << 0)

#define SYSCON_BODCTR_BODINTVAL_POS                    2
#define SYSCON_BODCTR_BODINTVAL_MASK                   (3 << 2)
#define SYSCON_BODCTR_BODINTVAL_LEVEL2                 (2 << 2)
#define SYSCON_BODCTR_BODINTVAL_LEVEL3                 (3 << 2)

#define SYSCON_BODCTR_BODRSTENA                        (1 << 4)

/**********  Bit definition for NSISRC register  *****************************/
#define SYSCON_NMISRC_IRQN_POS                         0
#define SYSCON_NMISRC_IRQN_MASK                        (0xf << 0)

#define SYSCON_NMISRC_NMIEN                            (1 << 31)

/**********  Bit definition for USBCLKCTRL register  *************************/
#define SYSCON_USBCLKCTRL_APCLK                        (1 << 0)
#define SYSCON_USBCLKCTRL_POL_CLK                      (1 << 1)

/**********  Bit definition for USBCLKST register  ***************************/
#define SYSCON_USBCLKST_NEED_CLKST                     (1 << 0)

/**********  Bit definition for STARTERP1 register  **************************/
#define SYSCON_STARTERP1_RTCINT                        (1 << 12)
#define SYSCON_STARTERP1_WWDT_BODINT                   (1 << 13)
#define SYSCON_STARTERP1_USB_WAKEUP                    (1 << 19)
#define SYSCON_STARTERP1_GROUP0INT                     (1 << 20)
#define SYSCON_STARTERP1_GROUP1INT                     (1 << 21)
#define SYSCON_STARTERP1_USART1_4                      (1 << 23)
#define SYSCON_STARTERP1_USART2_3                      (1 << 24)

/**********  Bit definition for PDSLEEPCFG register  **************************/
#define SYSCON_PDSLEEPCFG_BODPD                        (1 << 3)
#define SYSCON_PDSLEEPCFG_WDTOSC_PD                    (1 << 6)

/**********  Bit definition for PDAWAKECFG register  **************************/
#define SYSCON_PDAWAKECFG_IRCOUT_PD                    (1 << 0)
#define SYSCON_PDAWAKECFG_IRC_PD                       (1 << 1)
#define SYSCON_PDAWAKECFG_FLASH_PD                     (1 << 2)
#define SYSCON_PDAWAKECFG_BOD_PD                       (1 << 3)
#define SYSCON_PDAWAKECFG_ADC_PD                       (1 << 4)
#define SYSCON_PDAWAKECFG_SYSOSC_PD                    (1 << 5)
#define SYSCON_PDAWAKECFG_WDTOSC_PD                    (1 << 6)
#define SYSCON_PDAWAKECFG_SYSPLL_PD                    (1 << 7)
#define SYSCON_PDAWAKECFG_USBPLL_PD                    (1 << 8)
#define SYSCON_PDAWAKECFG_USBPAD_PD                    (1 << 10)
#define SYSCON_PDAWAKECFG_TEMPSENSE_PD                 (1 << 13)

/**********  Bit definition for PDRUNCFG register  ***************************/
#define SYSCON_PDRUNCFG_IRCOUT_PD                      (1 << 0)
#define SYSCON_PDRUNCFG_IRC_PD                         (1 << 1)
#define SYSCON_PDRUNCFG_FLASH_PD                       (1 << 2)
#define SYSCON_PDRUNCFG_BOD_PD                         (1 << 3)
#define SYSCON_PDRUNCFG_ADC_PD                         (1 << 4)
#define SYSCON_PDRUNCFG_SYSOSC_PD                      (1 << 5)
#define SYSCON_PDRUNCFG_WDTOSC_PD                      (1 << 6)
#define SYSCON_PDRUNCFG_SYSPLL_PD                      (1 << 7)
#define SYSCON_PDRUNCFG_USBPLL_PD                      (1 << 8)
#define SYSCON_PDRUNCFG_USBPAD_PD                      (1 << 10)
#define SYSCON_PDRUNCFG_TEMPSENSE_PD                   (1 << 13)

/******************************************************************************/
/*                                                                            */
/*                            IOCON                                           */
/*                                                                            */
/******************************************************************************/

/********  Bit definition for IOCON_PIOx_x registers  ***********************/
#define IOCON_PIO_MODE_INACTIVE                     (0 << 3)         /* Selects function mode (on-chip pull-up/pull-down resistor control). */
                                                                     /* 0x0 Inactive (no pull-down/pull-up resistor enabled). */
#define IOCON_PIO_MODE_PULL_DOWN                    (1 << 3)         /* 0x1 Pull-down resistor enabled. */
#define IOCON_PIO_MODE_PULL_UP                      (2 << 3)         /* 0x2 Pull-up resistor enabled. */
#define IOCON_PIO_MODE_REPEATER                     (3 << 3)         /* 0x3 Repeater mode */
#define IOCON_PIO_HYS                               (1 << 5)         /* Hysteresis.
                                                                        0 Disable.
                                                                        1 Enable */
#define IOCON_PIO_INV                               (1 << 6)         /* Invert input
                                                                        0 Input not inverted (HIGH on pin reads as 1, LOW on pin reads as 0).
                                                                        1 Input inverted (HIGH on pin reads as 0, LOW on pin reads as 1) */
#define IOCON_PIO_OD                                (1 << 10)        /* Open-drain mode.
                                                                        0 Disable.
                                                                        1 Open-drain mode enabled.
                                                                        Remark: This is not a true open-drain mode */
#define IOCON_PIO_I2CMODE_STANDART                  (0 << 8)         /* Select Standard mode (I2CMODE = 00, default) or Standard I/O functionality (I2CMODE = 01) */
#define IOCON_PIO_I2CMODE_GPIO                      (1 << 8)         /* if the pin function is GPIO (FUNC = 000) */
#define IOCON_PIO_I2CMODE_FAST                      (2 << 8)
#define IOCON_PIO_ADMODE                            (1 << 7)         /* Selects Analog/Digital mode.
                                                                         0 Analog input mode.
                                                                         1 Digital functional mode */
#define IOCON_PIO_FILTR                             (1 << 8)         /* Selects 10 ns input glitch filter.
                                                                        0 Filter enabled.
                                                                        1 Filter disabled */

//PIO0_0
#define PIO0_0_RESET                                0
#define PIO0_0_GPIO                                 1

//PIO0_1
#define PIO0_1_GPIO                                 0
#define PIO0_1_CLKOUT                               1
#define PIO0_1_CT32B0_MAT2                          2
#define PIO0_1_USB_FTOGGLE                          3

//PIO0_2
#define PIO0_2_GPIO                                 0
#define PIO0_2_SSEL0                                1
#define PIO0_2_CT16B0_CAP0                          2
#define PIO0_2_IOH_0                                3

//PIO0_3
#define PIO0_3_GPIO                                 0
#define PIO0_3_VBUS                                 1
#define PIO0_3_IOH_1                                2

//PIO0_4
#define PIO0_4_GPIO                                 0
#define PIO0_4_I2C_SCL                              1
#define PIO0_4_IOH_2                                2

//PIO0_5
#define PIO0_5_GPIO                                 0
#define PIO0_5_I2C_SDA                              1
#define PIO0_5_IOH_3                                2

//PIO0_6
#define PIO0_6_GPIO                                 0
#define PIO0_6_USB_CONNECT                          1
#define PIO0_6_SCK0                                 2
#define PIO0_6_SCK0_IOH_4                           3

//PIO0_7
#define PIO0_7_GPIO                                 0
#define PIO0_7_CTS                                  1
#define PIO0_7_IOH_5                                2

//PIO0_8
#define PIO0_8_GPIO                                 0
#define PIO0_8_MIS00                                1
#define PIO0_8_CT16B0_MAT0                          2
#define PIO0_8_IOH_6                                4

//PIO0_9
#define PIO0_9_GPIO                                 0
#define PIO0_9_MOSI0                                1
#define PIO0_9_CT16B0_MAT1                          2
#define PIO0_9_IOH_7                                4

//PIO0_10
#define PIO0_10_SWCLK                               0
#define PIO0_10_GPIO                                1
#define PIO0_10_SCK0                                2
#define PIO0_10_CT16B0_MAT2                         3

//PIO0_11
#define PIO0_11_TDI                                 0
#define PIO0_11_GPIO                                1
#define PIO0_11_AD0                                 2
#define PIO0_11_CT32B0_MAT3                         3

//PIO0_12
#define PIO0_12_TMS                                 0
#define PIO0_12_GPIO                                1
#define PIO0_12_AD1                                 2
#define PIO0_12_CT32B1_CAP0                         3

//PIO0_13
#define PIO0_13_TDO                                 0
#define PIO0_13_GPIO                                1
#define PIO0_13_AD2                                 2
#define PIO0_13_CT32B1_MAT0                         3

//PIO0_14
#define PIO0_14_TRST                                0
#define PIO0_14_GPIO                                1
#define PIO0_14_AD3                                 2
#define PIO0_14_CT32B1_MAT1                         3

//PIO0_15
#define PIO0_15_SDIO                                0
#define PIO0_15_GPIO                                1
#define PIO0_15_AD4                                 2
#define PIO0_15_CT32B1_MAT2                         3

//PIO0_16
#define PIO0_16_GPIO                                0
#define PIO0_16_AD5                                 1
#define PIO0_16_CT32B1_MAT3                         2
#define PIO0_16_IOH_8                               3

//PIO0_17
#define PIO0_17_GPIO                                0
#define PIO0_17_RTS                                 1
#define PIO0_17_CT32B0_CAP0                         2
#define PIO0_17_SCLK                                3

//PIO0_18
#define PIO0_18_GPIO                                0
#define PIO0_18_RXD                                 1
#define PIO0_18_CT32B0_MAT0                         2

//PIO0_19
#define PIO0_19_GPIO                                0
#define PIO0_19_TXD                                 1
#define PIO0_19_CT32B0_MAT1                         2

//PIO0_20
#define PIO0_20_GPIO                                0
#define PIO0_20_CT16B1_CAP0                         1

//PIO0_21
#define PIO0_21_GPIO                                0
#define PIO0_21_CT16B1_MAT0                         1
#define PIO0_21_MOSI1                               2

//PIO0_22
#define PIO0_22_GPIO                                0
#define PIO0_22_AD6                                 1
#define PIO0_22_CT16B1_MAT1                         2
#define PIO0_22_MISO1                               3

//PIO0_23
#define PIO0_23_GPIO                                0
#define PIO0_23_AD7                                 1
#define PIO0_23_IOH_9                               2

//PIO1_0
#define PIO1_0_GPIO                                 0
#define PIO1_0_CT32B1_MAT1                          1
#define PIO1_0_IOH_10                               2

//PIO1_1
#define PIO1_1_GPIO                                 0
#define PIO1_1_CT32B1_MAT1                          1
#define PIO1_1_IOH_10                               2

//PIO1_2
#define PIO1_2_GPIO                                 0
#define PIO1_2_CT32B1_MAT2                          1
#define PIO1_2_IOH_12                               2

//PIO1_3
#define PIO1_3_GPIO                                 0
#define PIO1_3_CT32B1_MAT3                          1
#define PIO1_3_IOH_13                               2

//PIO1_4
#define PIO1_4_GPIO                                 0
#define PIO1_4_CT32B1_CAP0                          1
#define PIO1_4_IOH_14                               2

//PIO1_5
#define PIO1_5_GPIO                                 0
#define PIO1_5_CT32B1_CAP1                          1
#define PIO1_5_IOH_15                               2

//PIO1_6
#define PIO1_6_GPIO                                 0
#define PIO1_6_IOH_16                               1

//PIO1_7
#define PIO1_7_GPIO                                 0
#define PIO1_7_IOH_17                               1

//PIO1_8
#define PIO1_8_GPIO                                 0
#define PIO1_8_IOH_18                               1

//PIO1_9
#define PIO1_9_GPIO                                 0

//PIO1_10
#define PIO1_10_GPIO                                0

//PIO1_11
#define PIO1_11_GPIO                                0

//PIO1_12
#define PIO1_12_GPIO                                0

//PIO1_13
#define PIO1_13_GPIO                                0
#define PIO1_13_DTR                                 1
#define PIO1_13_CT16B0_MAT0                         2
#define PIO1_13_TXD                                 3

//PIO1_14
#define PIO1_14_GPIO                                0
#define PIO1_14_DSR                                 1
#define PIO1_14_CT16B0_MAT1                         2
#define PIO1_14_RXD                                 3

//PIO1_15
#define PIO1_15_GPIO                                0
#define PIO1_15_DCD                                 1
#define PIO1_15_CT16B0_MAT2                         2
#define PIO1_15_SCK1                                3

//PIO1_16
#define PIO1_16_GPIO                                0
#define PIO1_16_RI                                  1
#define PIO1_16_CT16B0_CAP0                         2

//PIO1_17
#define PIO1_17_GPIO                                0
#define PIO1_17_CT16B0_CAP1                         1
#define PIO1_17_RXD                                 2

//PIO1_18
#define PIO1_18_GPIO                                0
#define PIO1_18_CT16B1_CAP1                         1
#define PIO1_18_TXD                                 2

//PIO1_19
#define PIO1_19_GPIO                                0
#define PIO1_19_DTR                                 1
#define PIO1_19_SSEL1                               2

//PIO1_20
#define PIO1_20_GPIO                                0
#define PIO1_20_DSR                                 1
#define PIO1_20_SCK1                                2

//PIO1_21
#define PIO1_21_GPIO                                0
#define PIO1_21_DCD                                 1
#define PIO1_21_MISO1                               2

//PIO1_22
#define PIO1_22_GPIO                                0
#define PIO1_22_RI                                  1
#define PIO1_22_MOSI1                               2

//PIO1_23
#define PIO1_23_GPIO                                0
#define PIO1_23_CT16B1_MAT1                         1
#define PIO1_23_SSEL1                               2

//PIO1_24
#define PIO1_24_GPIO                                0
#define PIO1_24_CT32B0_MAT0                         1

//PIO1_25
#define PIO1_25_GPIO                                0
#define PIO1_25_CT32B0_MAT1                         1

//PIO1_26
#define PIO1_26_GPIO                                0
#define PIO1_26_CT32B0_MAT2                         1
#define PIO1_26_RXD                                 2
#define PIO1_26_IOH_19                              3

//PIO1_27
#define PIO1_27_GPIO                                0
#define PIO1_27_CT32B0_MAT3                         1
#define PIO1_27_TXD                                 2
#define PIO1_27_IOH_20                              3

//PIO1_28
#define PIO1_28_GPIO                                0
#define PIO1_28_CT32B0_CAP0                         1
#define PIO1_28_SCLK                                2

//PIO1_29
#define PIO1_29_GPIO                                0
#define PIO1_29_SCK0                                1
#define PIO1_29_CT32B0_CAP1                         2

//PIO1_31
#define PIO1_31_GPIO                                0


/******************************************************************************/
/*                                                                            */
/*                            USART                                           */
/*                                                                            */
/******************************************************************************/

/**********  Bit definition for IER register  *********************************/
#define USART0_IER_RBRIE_Msk                        (1 << 0)
#define USART0_IER_THREIE_Msk                       (1 << 1)
#define USART0_IER_RLSINTEN_Msk                     (1 << 2)
#define USART0_IER_MSIINTEN_Msk                     (1 << 3)
#define USART0_IER_ABEOINTEN_Msk                    (1 << 8)
#define USART0_IER_ABTOINTEN_Msk                    (1 << 9)

/**********  Bit definition for IIR register  *********************************/
#define USART0_IIR_INTSTATUS_Msk                   (1 << 0)

#define USART0_IIR_INTID_Msk                       (7 << 1)
#define USART0_IIR_INTID_MODEM_STATUS              (0 << 1)
#define USART0_IIR_INTID_THRE                      (1 << 1)
#define USART0_IIR_INTID_RDA                       (2 << 1)
#define USART0_IIR_INTID_RLS                       (3 << 1)
#define USART0_IIR_INTID_CTI                       (6 << 1)

#define USART0_IIR_FIFOEN_Msk                      (3 << 6)

#define USART0_IIR_ABEOINT_Msk                     (1 << 8)
#define USART0_IIR_ABTOINT_Msk                     (1 << 9)

/**********  Bit definition for FCR register  *********************************/
#define USART0_FCR_FIFOEN_Msk                      (1 << 0)
#define USART0_FCR_RXFIFORES_Msk                   (1 << 1)
#define USART0_FCR_TXFIFORES_Msk                   (1 << 2)

#define USART0_FCR_RXTL_1                          (0 << 6)
#define USART0_FCR_RXTL_4                          (1 << 6)
#define USART0_FCR_RXTL_8                          (2 << 6)
#define USART0_FCR_RXTL_14                         (3 << 6)

/**********  Bit definition for LCR register  *********************************/
#define USART0_LCR_WLS_Pos                         0
#define USART0_LCR_WLS_Msk                         (3 << 0)
#define USART0_LCR_WLS_5                           (0 << 0)
#define USART0_LCR_WLS_6                           (1 << 0)
#define USART0_LCR_WLS_7                           (2 << 0)
#define USART0_LCR_WLS_8                           (3 << 0)

#define USART0_LCR_SBS_Pos                         2
#define USART0_LCR_SBS_1                           (0 << 2)
#define USART0_LCR_SBS_2                           (1 << 2)

#define USART0_LCR_PE_Msk                          (1 << 3)

#define USART0_LCR_PS_Msk                          (3 << 4)
#define USART0_LCR_PS_ODD                          (0 << 4)
#define USART0_LCR_PS_EVEN                         (1 << 4)
#define USART0_LCR_PS_FORCE_1                      (2 << 4)
#define USART0_LCR_PS_FORCE_0                      (3 << 4)

#define USART0_LCR_BC_Msk                          (1 << 6)
#define USART0_LCR_DLAB_Msk                        (1 << 7)

/**********  Bit definition for MCR register  *********************************/
#define USART0_MCR_DTRCTRL_Msk                     (1 << 0)
#define USART0_MCR_RTSCTRL_Msk                     (1 << 1)
#define USART0_MCR_LMS_Msk                         (1 << 4)
#define USART0_MCR_RTSEN_Msk                       (1 << 6)
#define USART0_MCR_CTSEN_Msk                       (1 << 7)

/**********  Bit definition for LSR register  *********************************/
#define USART0_LSR_RDR_Msk                         (1 << 0)
#define USART0_LSR_OE_Msk                          (1 << 1)
#define USART0_LSR_PE_Msk                          (1 << 2)
#define USART0_LSR_FE_Msk                          (1 << 3)
#define USART0_LSR_BI_Msk                          (1 << 4)
#define USART0_LSR_THRE_Msk                        (1 << 5)
#define USART0_LSR_TEMT_Msk                        (1 << 6)
#define USART0_LSR_RXFE_Msk                        (1 << 7)
#define USART0_LSR_TXERR_Msk                       (1 << 8)

/**********  Bit definition for MSR register  *********************************/
#define USART0_MSR_DCTS_Msk                        (1 << 0)
#define USART0_MSR_DDSR_Msk                        (1 << 1)
#define USART0_MSR_TERI_Msk                        (1 << 2)
#define USART0_MSR_DDCR_Msk                        (1 << 3)
#define USART0_MSR_CTS_Msk                         (1 << 4)
#define USART0_MSR_DSR_Msk                         (1 << 5)
#define USART0_MSR_RI_Msk                          (1 << 6)
#define USART0_MSR_DCD_Msk                         (1 << 7)

/**********  Bit definition for ACR register  *********************************/
#define USART0_ACR_START_Msk                       (1 << 0)
#define USART0_ACR_MODE_Msk                        (1 << 1)
#define USART0_ACR_AUTORESTART_Msk                 (1 << 2)
#define USART0_ACR_ABEOINTCLR_Msk                  (1 << 8)
#define USART0_ACR_ABTOINTCLR_Msk                  (1 << 9)

/**********  Bit definition for ICR register  *********************************/
#define USART0_ICR_IRDAEN_Msk                      (1 << 0)
#define USART0_ICR_IRDAINV_Msk                     (1 << 1)
#define USART0_ICR_FIXPULSEEN_Msk                  (1 << 2)

#define USART0_ICR_PULSEDIV_Msk                    (7 << 3)
#define USART0_ICR_PULSEDIV_3_16                   (0 << 3)
#define USART0_ICR_PULSEDIV_2TPCLK                 (1 << 3)
#define USART0_ICR_PULSEDIV_4TPCLK                 (2 << 3)
#define USART0_ICR_PULSEDIV_8TPCLK                 (3 << 3)
#define USART0_ICR_PULSEDIV_16TPCL                 (4 << 3)
#define USART0_ICR_PULSEDIV_32TPCL                 (5 << 3)
#define USART0_ICR_PULSEDIV_64TPCL                 (6 << 3)
#define USART0_ICR_PULSEDIV_128TPC                 (7 << 3)

/**********  Bit definition for FDR register  *********************************/
#define USART0_FDR_DIVADDVAL_Msk                   (0xf << 0)
#define USART0_FDR_DIVADDVAL_Pos                   0
#define USART0_FDR_MULVAL_Msk                      (0xf << 4)
#define USART0_FDR_MULVAL_Pos                      4

/**********  Bit definition for OSR register  *********************************/
#define USART0_OSR_OSFRAC_Msk                      (7 << 1)
#define USART0_OSR_OSFRAC_Pos                      1
#define USART0_OSR_OSINT_Msk                       (0xf << 4)
#define USART0_OSR_OSINT_Pos                       4

#define USART0_OSR_FDINT_Msk                       (0x7f << 8)
#define USART0_OSR_FDINT_Pos                       8

/**********  Bit definition for TER register  *********************************/
#define USART0_TER_TXEN_Msk                        (1 << 0)

/**********  Bit definition for HDEN register  ********************************/
#define USART0_HDEN_HDEN_Msk                       (1 << 0)

/**********  Bit definition for SCICTRL register  *****************************/
#define USART0_SCICTRL_SCIEN_Msk                   (1 << 0)
#define USART0_SCICTRL_NACKDIS_Msk                 (1 << 1)
#define USART0_SCICTRL_PROTSEL_Msk                 (1 << 2)

#define USART0_SCICTRL_TXRETRY_Msk                 (7 << 5)
#define USART0_SCICTRL_TXRETRY_Pos                 5

#define USART0_SCICTRL_XTRAGUARD_Msk               (0xff << 8)
#define USART0_SCICTRL_XTRAGUARD_Pos               8

//LPC18xx compatibility mode
#define USART0_SCICTRL_GUARDTIME_Msk                USART0_SCICTRL_XTRAGUARD_Msk
#define USART0_SCICTRL_GUARDTIME_Pos                USART0_SCICTRL_XTRAGUARD_Pos

/**********  Bit definition for RS485CTRL register  ***************************/
#define USART0_RS485CTRL_NMMEN_Msk                 (1 << 0)
#define USART0_RS485CTRL_RXDIS_Msk                 (1 << 1)
#define USART0_RS485CTRL_AADEN_Msk                 (1 << 2)
#define USART0_RS485CTRL_SEL_Msk                   (1 << 3)
#define USART0_RS485CTRL_DCTRL_Msk                 (1 << 4)
#define USART0_RS485CTRL_OINV_Msk                  (1 << 5)

/**********  Bit definition for SYNCCTRL register  ****************************/
#define USART0_SYNCCTRL_SYNC_Msk                   (1 << 0)
#define USART0_SYNCCTRL_CSRC_Msk                   (1 << 1)
#define USART0_SYNCCTRL_FES_Msk                    (1 << 2)
#define USART0_SYNCCTRL_TSBYPASS_Msk               (1 << 3)
#define USART0_SYNCCTRL_CSCEN_Msk                  (1 << 4)
#define USART0_SYNCCTRL_SSDIS_Msk                  (1 << 5)
#define USART0_SYNCCTRL_CCCLR_Msk                    (1 << 6)

/******************************************************************************/
/*                                                                            */
/*                            USART(1-4) LPC11U6xx                            */
/*                                                                            */
/******************************************************************************/

//USART1-4 (LPC11U6xx)

/**********  Bit definition for CFG register  *********************************/
#define USART4_CFG_ENABLE                       (1 << 0)

#define USART4_CFG_DATALEN_POS                  2
#define USART4_CFG_DATALEN_MASK                 (3 << 2)
#define USART4_CFG_DATALEN_7                    (0 << 2)
#define USART4_CFG_DATALEN_8                    (1 << 2)
#define USART4_CFG_DATALEN_9                    (2 << 2)

#define USART4_CFG_PARITYSEL_POS                4
#define USART4_CFG_PARITYSEL_MASK               (3 << 4)
#define USART4_CFG_PARITYSEL_NO_PARITY          (0 << 4)
#define USART4_CFG_PARITYSEL_EVEN               (2 << 4)
#define USART4_CFG_PARITYSEL_ODD                (3 << 4)

#define USART4_CFG_STOPLEN_POS                  6
#define USART4_CFG_STOPLEN_1                    (0 << 6)
#define USART4_CFG_STOPLEN_2                    (1 << 6)

#define USART4_CFG_MODE32K                      (1 << 7)
#define USART4_CFG_CTSEN                        (1 << 9)
#define USART4_CFG_SYNCEN                       (1 << 11)
#define USART4_CFG_CLKPOL                       (1 << 12)
#define USART4_CFG_SYNMST                       (1 << 14)
#define USART4_CFG_LOOP                         (1 << 15)
#define USART4_CFG_OETA                         (1 << 18)
#define USART4_CFG_AUTOADDR                     (1 << 19)
#define USART4_CFG_OESEL                        (1 << 20)
#define USART4_CFG_OEPOL                        (1 << 21)
#define USART4_CFG_RXPOL                        (1 << 22)
#define USART4_CFG_TXPOL                        (1 << 23)

/**********  Bit definition for CTL register  ********************************/
#define USART4_CTL_TXBRKEN                      (1 << 1)
#define USART4_CTL_ADDRDET                      (1 << 2)
#define USART4_CTL_TXDIS                        (1 << 6)
#define USART4_CTL_CC                           (1 << 8)
#define USART4_CTL_CLRCCONRX                    (1 << 9)
#define USART4_CTL_AUTOBAUD                     (1 << 16)

/**********  Bit definition for STAT register  *******************************/
#define USART4_STAT_RXRDY                       (1 << 0)
#define USART4_STAT_RXIDLE                      (1 << 1)
#define USART4_STAT_TXRDY                       (1 << 2)
#define USART4_STAT_TXIDLE                      (1 << 3)
#define USART4_STAT_CTS                         (1 << 4)
#define USART4_STAT_DELTACTS                    (1 << 5)
#define USART4_STAT_TXDISTAT                    (1 << 6)
#define USART4_STAT_OVERRUNINT                  (1 << 8)
#define USART4_STAT_RXBRK                       (1 << 10)
#define USART4_STAT_DELTARXBRK                  (1 << 11)
#define USART4_STAT_START                       (1 << 12)
#define USART4_STAT_FRAMERRINT                  (1 << 13)
#define USART4_STAT_PERITYERRINT                (1 << 14)
#define USART4_STAT_RXNOISEINT                  (1 << 15)
#define USART4_STAT_ABERR                       (1 << 16)

/**********  Bit definition for INTENSET register  ****************************/
#define USART4_INTENSET_RXRDYEN                 (1 << 0)
#define USART4_INTENSET_TXRDYEN                 (1 << 2)
#define USART4_INTENSET_TXIDLEEN                (1 << 3)
#define USART4_INTENSET_DELTACTSEN              (1 << 5)
#define USART4_INTENSET_TXDISEN                 (1 << 6)
#define USART4_INTENSET_OVERRUNEN               (1 << 8)
#define USART4_INTENSET_DELTARXBRKEN            (1 << 11)
#define USART4_INTENSET_STARTEN                 (1 << 12)
#define USART4_INTENSET_FRAMERREN               (1 << 13)
#define USART4_INTENSET_PERITYERREN             (1 << 14)
#define USART4_INTENSET_RXNOISEEN               (1 << 15)
#define USART4_INTENSET_ABERREN                 (1 << 16)

/**********  Bit definition for INTENCLR register  ****************************/
#define USART4_INTENCLR_RXRDYCLR                (1 << 0)
#define USART4_INTENCLR_TXRDYCLR                (1 << 2)
#define USART4_INTENCLR_TXIDLECLR               (1 << 3)
#define USART4_INTENCLR_DELTACTSCLR             (1 << 5)
#define USART4_INTENCLR_TXDISCLR                (1 << 6)
#define USART4_INTENCLR_OVERRUNCLR              (1 << 8)
#define USART4_INTENCLR_DELTARXBRKCLR           (1 << 11)
#define USART4_INTENCLR_STARTCLR                (1 << 12)
#define USART4_INTENCLR_FRAMERRCLR              (1 << 13)
#define USART4_INTENCLR_PERITYERRCLR            (1 << 14)
#define USART4_INTENCLR_RXNOISECLR              (1 << 15)
#define USART4_INTENCLR_ABERRCLR                (1 << 16)

/**********  Bit definition for RXDATSTAT register  ***************************/
#define USART4_RXDATSTAT_RXDAT_POS              0
#define USART4_RXDATSTAT_RXDAT_MASK             (0xff << 0)

#define USART4_RXDATSTAT_FRAMERR                (1 << 13)
#define USART4_RXDATSTAT_PERITYERR              (1 << 14)
#define USART4_RXDATSTAT_RXNOISE                (1 << 15)

/**********  Bit definition for INTSTAT register  *****************************/
#define USART4_INTSTAT_RXRDY                    (1 << 0)
#define USART4_INTSTAT_TXRDY                    (1 << 2)
#define USART4_INTSTAT_TXIDLE                   (1 << 3)
#define USART4_INTSTAT_DELTACTS                 (1 << 5)
#define USART4_INTSTAT_TXDISTAT                 (1 << 6)
#define USART4_INTSTAT_OVERRUNINT               (1 << 8)
#define USART4_INTSTAT_DELTARXBRK               (1 << 11)
#define USART4_INTSTAT_START                    (1 << 12)
#define USART4_INTSTAT_FRAMERRINT               (1 << 13)
#define USART4_INTSTAT_PERITYERRINT             (1 << 14)
#define USART4_INTSTAT_RXNOISEINT               (1 << 15)
#define USART4_INTSTAT_ABERR                    (1 << 16)

/******************************************************************************/
/*                                                                            */
/*                                 I2C                                        */
/*                                                                            */
/******************************************************************************/

/**********  Bit definition for CONSET register  ******************************/
#define I2C0_CONSET_AA_Msk                      (1 << 2)                /* Assert acknowledge flag */
#define I2C0_CONSET_SI_Msk                      (1 << 3)                /* I2C interrupt flag */
#define I2C0_CONSET_STO_Msk                     (1 << 4)                /* STOP flag */
#define I2C0_CONSET_STA_Msk                     (1 << 5)                /* START flag */
#define I2C0_CONSET_I2EN_Msk                    (1 << 6)                /* I2C interface enable */

/***********  Bit definition for STAT register  *******************************/
#define I2C0_STAT_STATUS_Msk                    (0x1f << 3)

#define I2C0_STAT_START                         0x08                    /* A START condition has been transmitted */
#define I2C0_STAT_REPEATED_START                0x10                    /* A Repeated START condition has been transmitted */
#define I2C0_STAT_SLAW_ACK                      0x18                    /* SLA+W has been transmitted; ACK has been received */
#define I2C0_STAT_SLAW_NACK                     0x20                    /* SLA+W has been transmitted; NOT ACK has been received */
#define I2C0_STAT_DATW_ACK                      0x28                    /* Data byte in DAT has been transmitted; ACK has been received */
#define I2C0_STAT_DATW_NACK                     0x30                    /* Data byte in DAT has been transmitted; NOT ACK has been received */
#define I2C0_STAT_ARBITRATION_LOST              0x38                    /* Arbitration lost in SLA+R/W or Data bytes */
#define I2C0_STAT_SLAR_ACK                      0x40                    /* SLA+R has been transmitted; ACK has been received */
#define I2C0_STAT_SLAR_NACK                     0x48                    /* SLA+R has been transmitted; NOT ACK has been received */
#define I2C0_STAT_DATR_ACK                      0x50                    /* Data byte has been received; ACK has been returned */
#define I2C0_STAT_DATR_NACK                     0x58                    /* Data byte has been received; NOT ACK has been returned */
#define I2C0_STAT_SLAVE_SLAW_ACK                0x60                    /* Own SLA+W has been received; ACK has been returned */
#define I2C0_STAT_SLAVE_SLAW_NACK               0x68                    /* Arbitration lost in SLA+R/W as master;
                                                                           Own SLA+W has been received, ACK returned */
#define I2C0_STAT_SLAVE_GCA_ACK                 0x70                    /* General call address (0x00) has been received; ACK has been returned*/
#define I2C0_STAT_SLAVE_GCA_NACK                0x78                    /* Arbitration lost in SLA+R/W as master;
                                                                           General call address has been received, ACK has been returned */
#define I2C0_STAT_SLAVE_DATW_ACK                0x80                    /* Previously addressed with own SLV address;
                                                                           DATA has been received; ACK has been returned */
#define I2C0_STAT_SLAVE_DATW_NACK               0x88                    /* Previously addressed with own SLV address;
                                                                           DATA has been received; NOT ACK has been returned */
#define I2C0_STAT_SLAVE_GCA_DATW_ACK            0x90                    /* Previously addressed with General Call;
                                                                           DATA byte has been received; ACK has been returned */
#define I2C0_STAT_SLAVE_GCA_DATW_NACK           0x98                    /* Previously addressed with General Call;
                                                                           DATA byte has been received; NOT ACK has been returned */
#define I2C0_STAT_SLAVE_STOP                    0xA0                    /* A STOP condition or Repeated START condition has been
                                                                           received while still addressed as SLV/REC or SLV/TRX */
#define I2C0_STAT_SLAVE_SLAR_ACK                0xA8                    /* Own SLA+R has been received; ACK has been returned */
#define I2C0_STAT_SLAVE_SLAR_NACK               0xB0                    /* Arbitration lost in SLA+R/W as master;
                                                                           Own SLA+R has beenreceived, ACK has been returned */
#define I2C0_STAT_SLAVE_DATR_ACK                0xB8                    /* Data byte in DAT has been transmitted; ACK has been received */
#define I2C0_STAT_SLAVE_DATR_NACK               0xC0                    /* Data byte in DAT has been transmitted; NOT ACK has been received */
#define I2C0_STAT_SLAVE_DATR_LAST               0xC8                    /* Last data byte in DAT has been transmitted (AA = 0); ACK has been received */

#define I2C0_STAT_NO_INFO                       0xF8                    /* No relevant state information available; SI = 0 */
#define I2C0_STAT_ERROR                         0x00                    /* Bus error during MSTor selected slave modes, due to an illegal START or
                                                                           STOP condition. State 0x00 can also occur when interference causes the I2C block
                                                                           to enter an undefined state */


/***********  Bit definition for ADR0 register  *******************************/
#define I2C0_ADR0_GC_Msk                        (1 << 0)                /* General Call enable bit */


/**********  Bit definition for CONCLR register  ******************************/
#define I2C0_CONCLR_AAC_Msk                     (1 << 2)                /* Assert acknowledge flag */
#define I2C0_CONCLR_SIC_Msk                     (1 << 3)                /* I2C interrupt flag */
#define I2C0_CONCLR_STOC_Msk                    (1 << 4)                /* STOP flag */
#define I2C0_CONCLR_STAC_Msk                    (1 << 5)                /* START flag */
#define I2C0_CONCLR_I2ENC_Msk                   (1 << 6)                /* I2C interface enable */

/**********  Bit definition for MMCTRL register  ******************************/
#define I2C0_MMCTRL_MMENA _Msk                  (1 << 0)                /* Monitor mode enable */
#define I2C0_MMCTRL_ENASCL_Msk                  (1 << 1)                /* SCL output enable */
#define I2C0_MMCTRL_MATCH_ALL_Msk                    (1 << 2)                /* Select interrupt register match */


/******************************************************************************/
/*                                                                            */
/*                            Timer16/32                                      */
/*                                                                            */
/******************************************************************************/

/**********  Bit definition for IR register  **********************************/
#define TIMER0_IR_MR0INT_Msk                    (1 << 0)                /* Interrupt flag for match channel 0 */
#define TIMER0_IR_MR1INT_Msk                    (1 << 1)                /* Interrupt flag for match channel 0 */
#define TIMER0_IR_MR2INT_Msk                    (1 << 2)                /* Interrupt flag for match channel 0 */
#define TIMER0_IR_MR3INT_Msk                    (1 << 3)                /* Interrupt flag for match channel 0 */
#define TIMER0_IR_CR0INT_Msk                    (1 << 4)                /* Interrupt flag for capture channel 0 event */

#define TIMER1_IR_CR1INT_Msk                    (1 << 5)                /* Interrupt flag for capture channel 1 event CTxxB1 */
#define TIMER0_IR_CR1INT_Msk                    (1 << 6)                /* Interrupt flag for capture channel 1 event CTxxB0 */

/**********  Bit definition for TCR register  *********************************/
#define TIMER0_TCR_CEN_Msk                      (1 << 0)                /* Counter enable */
#define TIMER0_TCR_CRST_Msk                     (1 << 1)                /* Counter reset */

/**********  Bit definition for MCR register  *********************************/
#define TIMER0_MCR_MR0I_Msk                     (1 << 0)                /* Interrupt on MR0: an interrupt is generated when MR0 matches the value in the TC */
#define TIMER0_MCR_MR0R_Msk                     (1 << 1)                /* Reset on MR0: the TC will be reset if MR0 matches it */
#define TIMER0_MCR_MR0S_Msk                     (1 << 2)                /* Stop on MR0: the TC and PC will be stopped and TCR[0] will be set to 0 if MR0 matches the TC */
#define TIMER0_MCR_MR1I_Msk                     (1 << 3)                /* Interrupt on MR1: an interrupt is generated when MR1 matches the value in the TC */
#define TIMER0_MCR_MR1R_Msk                     (1 << 4)                /* Reset on MR1: the TC will be reset if MR1 matches it */
#define TIMER0_MCR_MR1S_Msk                     (1 << 5)                /* Stop on MR1: the TC and PC will be stopped and TCR[1] will be set to 0 if MR1 matches the TC */
#define TIMER0_MCR_MR2I_Msk                     (1 << 6)                /* Interrupt on MR2: an interrupt is generated when MR2 matches the value in the TC */
#define TIMER0_MCR_MR2R_Msk                     (1 << 7)                /* Reset on MR2: the TC will be reset if MR2 matches it */
#define TIMER0_MCR_MR2S_Msk                     (1 << 8)                /* Stop on MR2: the TC and PC will be stopped and TCR[2] will be set to 0 if MR2 matches the TC */
#define TIMER0_MCR_MR3I_Msk                     (1 << 9)                /* Interrupt on MR3: an interrupt is generated when MR3 matches the value in the TC */
#define TIMER0_MCR_MR3R_Msk                     (1 << 10)               /* Reset on MR3: the TC will be reset if MR3 matches it */
#define TIMER0_MCR_MR3S_Msk                     (1 << 11)               /* Stop on MR3: the TC and PC will be stopped and TCR[3] will be set to 0 if MR3 matches the TC */

/**********  Bit definition for CCR register  *********************************/
#define TIMER0_CCR_CAP0RE_Msk                   (1 << 0)                /* Capture on CTxxBx_CAP0 rising edge: a sequence of 0 then 1 on CTxxBx_CAP0 will
                                                                           cause CR0 to be loaded with the contents of TC */
#define TIMER0_CCR_CAP0FE_Msk                   (1 << 1)                /* Capture on CTxxBx_CAP0 falling edge: a sequence of 1 then 0 on CTxxBx_CAP0 will
                                                                           cause CR0 to be loaded with the contents of TC */
#define TIMER0_CCR_CAP0I_Msk                    (1 << 2)                /* Interrupt on CTxxBx_CAP0 event: a CR0 load due to a CTxxBx_CAP0 event will
                                                                           generate an interrupt */

#define TIMER1_CCR_CAP1RE_Msk                   (1 << 3)                /* Capture on CTxxB1_CAP1 rising edge: a sequence of 0 then 1 on CTxxB1_CAP1 will
                                                                           cause CR1 to be loaded with the contents of TC */
#define TIMER1_CCR_CAP1FE_Msk                   (1 << 4)                /* Capture on CTxxB1_CAP0 falling edge: a sequence of 1 then 0 on CTxxB1_CAP1 will
                                                                           cause CR1 to be loaded with the contents of TC */
#define TIMER1_CCR_CAP1I_Msk                    (1 << 5)                /* Interrupt on CTxxB1_CAP1 event: a CR1 load due to a CTxxB1_CAP1 event will
                                                                           generate an interrupt */

#define TIMER0_CCR_CAP1RE_Msk                   (1 << 6)                /* Capture on CTxxB0_CAP1 rising edge: a sequence of 0 then 1 on CTxxB0_CAP1 will
                                                                           cause CR1 to be loaded with the contents of TC */
#define TIMER0_CCR_CAP1FE_Msk                   (1 << 7)                /* Capture on CTxxB0_CAP0 falling edge: a sequence of 1 then 0 on CTxxB0_CAP1 will
                                                                           cause CR1 to be loaded with the contents of TC */
#define TIMER0_CCR_CAP1I_Msk                    (1 << 8)                /* Interrupt on CTxxB0_CAP1 event: a CR1 load due to a CTxxB0_CAP1 event will
                                                                           generate an interrupt */
/**********  Bit definition for EMR register  *********************************/
#define TIMER0_EMR_EM0_Msk                      (1 << 0)                /* External Match 0. This bit reflects the state of output CTxxBx_MAT0,
                                                                           whether or not this output is connected to its pin. When a match occurs between the TC
                                                                           and MR0, this bit can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[5:4]
                                                                           control the functionality of this output. This bit is driven to the
                                                                           CTxxBx_MAT0 pins if the match function is selected in the IOCON
                                                                           registers (0 = LOW, 1 = HIGH) */
#define TIMER0_EMR_EM1_Msk                      (1 << 1)                /* External Match 1. This bit reflects the state of output CTxxBx_MAT1,
                                                                           whether or not this output is connected to its pin. When a match occurs between the TC
                                                                           and MR1, this bit can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[7:6]
                                                                           control the functionality of this output. This bit is driven to the
                                                                           CTxxBx_MAT1 pins if the match function is selected in the IOCON
                                                                           registers (0 = LOW, 1 = HIGH) */
#define TIMER0_EMR_EM2_Msk                      (1 << 2)                /* External Match 2. This bit reflects the state of output CTxxBx_MAT2,
                                                                           whether or not this output is connected to its pin. When a match occurs between the TC
                                                                           and MR2, this bit can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[9:8]
                                                                           control the functionality of this output. This bit is driven to the
                                                                           CTxxBx_MAT2 pins if the match function is selected in the IOCON
                                                                           registers (0 = LOW, 1 = HIGH) */
#define TIMER0_EMR_EM3_Msk                      (1 << 3)                /* External Match 3. This bit reflects the state of output CTxxBx_MAT3,
                                                                           whether or not this output is connected to its pin. When a match occurs between the TC
                                                                           and MR3, this bit can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[11:10]
                                                                           control the functionality of this output. This bit is driven to the
                                                                           CTxxBx_MAT3 pins if the match function is selected in the IOCON
                                                                           registers (0 = LOW, 1 = HIGH) */
#define TIMER0_EMR_EMC0_Pos                     4                       /* External Match Control 0. Determines the functionality of External Match 0 */
#define TIMER0_EMR_EMC0_Msk                     (3 << 4)

#define TIMER0_EMR_EMC1_Pos                     6                       /* External Match Control 1. Determines the functionality of External Match 1 */
#define TIMER0_EMR_EMC1_Msk                     (3 << 6)

#define TIMER0_EMR_EMC2_Pos                     8                       /* External Match Control 2. Determines the functionality of External Match 2 */
#define TIMER0_EMR_EMC2_Msk                     (3 << 8)

#define TIMER0_EMR_EMC3_Pos                     10                      /* External Match Control 10. Determines the functionality of External Match 3 */
#define TIMER0_EMR_EMC3_Msk                     (3 << 10)

#define TIMER0_EMR_EMC_DO_NOTHING               0                       /* Do Nothing */
#define TIMER0_EMR_EMC_CLEAR                    1                       /* Clear the corresponding External Match bit/output to 0 (CTxxBx_MATx pin is LOW if
                                                                           pinned out) */
#define TIMER0_EMR_EMC_SET                      2                       /* Set the corresponding External Match bit/output to 1 (CTxxBx_MATx pin is HIGH if
                                                                           pinned out). */
#define TIMER0_EMR_EMC_TOGGLE                   3                       /* Toggle the corresponding External Match bit/output */

/**********  Bit definition for CTCR register  ********************************/
#define TIMER0_CTCR_CTM_Pos                     0                       /* Counter/Timer Mode. This field selects which rising PCLK
                                                                           edges can increment Timers Prescale Counter (PC), or
                                                                           clear PC and increment Timer Counter (TC) */
#define TIMER0_CTCR_CTM_TIMER                   (0 << 0)                /* Timer Mode: every rising PCLK edge */
#define TIMER0_CTCR_CTM_COUNTER_RE              (1 << 0)                /* Counter Mode: TC is incremented on rising edges on the CAP input selected by bits 3:2 */
#define TIMER0_CTCR_CTM_COUNTER_FE              (2 << 0)                /* Counter Mode: TC is incremented on falling edges on the CAP input selected by bits 3:2 */
#define TIMER0_CTCR_CTM_COUNTER_BE              (3 << 0)                /* Counter Mode: TC is incremented on both edges on the CAP input selected by bits 3:2 */

#define TIMER0_CTCR_CIS_Pos                     2                       /* Count Input Select. In counter mode (when bits 1:0 in this
                                                                           register are not 00), these bits select which CAP pin is
                                                                           sampled for clocking. */
#define TIMER0_CTCR_CIS_CAP0                   (0 << 2)                 /* CTxxBx_CAP0 */
#define TIMER1_CTCR_CIS_CAP1                   (1 << 2)                 /* CTxxB1_CAP1 */
#define TIMER0_CTCR_CIS_CAP1                   (2 << 2)                 /* CTxxB0_CAP1 */

#define TIMER0_CTCR_ENCC_Msk                   (1 << 4)                 /* Setting this bit to 1 enables clearing of the timer and the
                                                                           prescaler when the capture-edge event specified in bits 7:5
                                                                           occurs. */
#define TIMER0_CTCR_SELCC_Pos                  5                        /* Edge select. When bit 4 is 1, these bits select which capture input edge will cause the timer
                                                                           and prescaler to be cleared. These bits have no effect when bit 4 is low. */
#define TIMER0_CTCR_SELCC_CAP0_RE              (0 << 5)                 /* Rising Edge of CTxxBx_CAP0 clears the timer */
#define TIMER0_CTCR_SELCC_CAP0_FE              (1 << 5)                 /* Falling Edge of CTxxBx_CAP0 clears the timer */
#define TIMER1_CTCR_SELCC_CAP1_RE              (2 << 5)                 /* Rising Edge of CTxxB1_CAP1 clears the timer */
#define TIMER1_CTCR_SELCC_CAP1_FE              (3 << 5)                 /* Falling Edge of CTxxB1_CAP1 clears the timer */
#define TIMER0_CTCR_SELCC_CAP1_RE              (4 << 5)                 /* Rising Edge of CTxxB0_CAP1 clears the timer */
#define TIMER0_CTCR_SELCC_CAP1_FE              (5 << 5)                 /* Falling Edge of CTxxB0_CAP1 clears the timer */

/**********  Bit definition for PWMC register  ********************************/
#define TIMER0_PWMC_PWMEN0_Msk                 (1 << 0)                 /*  PWM mode enable for channel0 */
#define TIMER0_PWMC_PWMEN1_Msk                 (1 << 1)                 /*  PWM mode enable for channel1 */
#define TIMER0_PWMC_PWMEN2_Msk                 (1 << 2)                 /*  PWM mode enable for channel2 */
#define TIMER0_PWMC_PWMEN3_Msk                 (1 << 3)                 /*  PWM mode enable for channel3 */

/******************************************************************************/
/*                                                                            */
/*                                USB                                         */
/*                                                                            */
/******************************************************************************/

/************  Bit definition for DEVCMDSTAT register  ************************/
#define USB_DEVCMDSTAT_DEV_ADDR_POS            0                        /* USB device address. After bus reset, the address is reset to
                                                                           0x00. If the enable bit is set, the device will respond on packets
                                                                           for function address DEV_ADDR. When receiving a SetAddress
                                                                           Control Request from the USB host, software must program the
                                                                           new address before completing the status phase of the
                                                                           SetAddress Control Request */
#define USB_DEVCMDSTAT_DEV_ADDR_MASK           (0x7f << 0)

#define USB_DEVCMDSTAT_DEV_EN                  (1 << 7)                 /* USB device enable. If this bit is set, the HW will start respondingon
                                                                           packets for function address DEV_ADDR */
#define USB_DEVCMDSTAT_SETUP                   (1 << 8)                 /* SETUP token received. If a SETUP token is received and
                                                                           acknowledged by the device, this bit is set. As long as this bit is
                                                                           set all received IN and OUT tokens will be NAKed by HW. SW
                                                                           must clear this bit by writing a one. If this bit is zero, HW will
                                                                           handle the tokens to the CTRL EP0 as indicated by the CTRL
                                                                           EP0 IN and OUT data information programmed by SW */
#define USB_DEVCMDSTAT_PLL_ON                  (1 << 9)                 /* Always PLL Clock on:
                                                                           0 - USB_NeedClk functional
                                                                           1 - USB_NeedClk always 1. Clock will not be stopped in case of suspend */
#define USB_DEVCMDSTAT_LPM_SUP                 (1 << 11)                /* LPM Supported:
                                                                           0 - LPM not supported
                                                                           1 - LPM supported */
#define USB_DEVCMDSTAT_INTONNAK_AO             (1 << 12)                /* Interrupt on NAK for interrupt and bulk OUT EP
                                                                           0 - Only acknowledged packets generate an interrupt
                                                                           1 - Both acknowledged and NAKed packets generate interrupts */
#define USB_DEVCMDSTAT_INTONNAK_AI             (1 << 13)                /* Interrupt on NAK for interrupt and bulk IN EP
                                                                           0 - Only acknowledged packets generate an interrupt
                                                                           1 - Both acknowledged and NAKed packets generate interrupts */
#define USB_DEVCMDSTAT_INTONNAK_CO             (1 << 14)                /* Interrupt on NAK for interrupt and control OUT EP
                                                                           0 - Only acknowledged packets generate an interrupt
                                                                           1 - Both acknowledged and NAKed packets generate interrupts */
#define USB_DEVCMDSTAT_INTONNAK_CI             (1 << 15)                /* Interrupt on NAK for interrupt and control IN EP
                                                                           0 - Only acknowledged packets generate an interrupt
                                                                           1 - Both acknowledged and NAKed packets generate interrupts */
#define USB_DEVCMDSTAT_DCON                    (1 << 16)                /* Device status - connect.
                                                                           The connect bit must be set by SW to indicate that the device
                                                                           must signal a connect. The pull-up resistor on USB_DP will be
                                                                           enabled when this bit is set and the VbusDebounced bit is one */
#define USB_DEVCMDSTAT_DSUS                    (1 << 17)                /* Device status - suspend.
                                                                           The suspend bit indicates the current suspend state. It is set to
                                                                           1 when the device hasnt seen any activity on its upstream port
                                                                           for more than 3 milliseconds. It is reset to 0 on any activity.
                                                                           When the device is suspended (Suspend bit DSUS = 1) and the
                                                                           software writes a 0 to it, the device will generate a remote
                                                                           wake-up. This will only happen when the device is connected
                                                                           (Connect bit = 1). When the device is not connected or not
                                                                           suspended, a writing a 0 has no effect. Writing a 1 never has an
                                                                           effect */
#define USB_DEVCMDSTAT_LPM_SUS                  (1 << 19)               /* Device status - LPM Suspend.
                                                                           This bit represents the current LPM suspend state. It is set to 1
                                                                           by HW when the device has acknowledged the LPM request
                                                                           from the USB host and the Token Retry Time of 10 s has
                                                                           elapsed. When the device is in the LPM suspended state (LPM
                                                                           suspend bit = 1) and the software writes a zero to this bit, the
                                                                           device will generate a remote walk-up. Software can only write
                                                                           a zero to this bit when the LPM_REWP bit is set to 1. HW resets
                                                                           this bit when it receives a host initiated resume. HW only
                                                                           updates the LPM_SUS bit when the LPM_SUPP bit is equal to
                                                                           one */
#define USB_DEVCMDSTAT_LPM_REWP                 (1 << 20)               /* LPM Remote Wake-up Enabled by USB host.
                                                                           HW sets this bit to one when the bRemoteWake bit in the LPM
                                                                           extended token is set to 1. HW will reset this bit to 0 when it
                                                                           receives the host initiated LPM resume, when a remote
                                                                           wake-up is sent by the device or when a USB bus reset is
                                                                           received. Software can use this bit to check if the remote
                                                                           wake-up feature is enabled by the host for the LPM transaction */
#define USB_DEVCMDSTAT_DCON_C                   (1 << 24)               /* Device status - connect change.
                                                                           The Connect Change bit is set when the devices pull-up
                                                                           resistor is disconnected because VBus disappeared. The bit is
                                                                           reset by writing a one to it */
#define USB_DEVCMDSTAT_DSUS_C                   (1 << 25)               /* Device status - suspend change.
                                                                           The suspend change bit is set to 1 when the suspend bit
                                                                           toggles. The suspend bit can toggle because:
                                                                           - The device goes in the suspended state
                                                                           - The device is disconnected
                                                                           - The device receives resume signaling on its upstream port.
                                                                           The bit is reset by writing a one to it */
#define USB_DEVCMDSTAT_DRES_C                   (1 << 25)               /* Device status - reset change.
                                                                           This bit is set when the device received a bus reset. On a bus
                                                                           reset the device will automatically go to the default state
                                                                           (unconfigured and responding to address 0). The bit is reset by
                                                                           writing a one to it */
#define USB_DEVCMDSTAT_VBUSDEBOUNCED            (1 << 28)               /* This bit indicates if Vbus is detected or not. The bit raises
                                                                           immediately when Vbus becomes high. It drops to zero if Vbus
                                                                           is low for at least 3 ms. If this bit is high and the DCon bit is set,
                                                                           the HW will enable the pull-up resistor to signal a connect */

/************  Bit definition for INFO register  ******************************/
#define USB_INFO_FRAME_NR_POS                   0                       /* Frame number. This contains the frame number of the last
                                                                           successfully received SOF. In case no SOF was received by the
                                                                           device at the beginning of a frame, the frame number returned is
                                                                           that of the last successfully received SOF. In case the SOF frame
                                                                           number contained a CRC error, the frame number returned will be
                                                                           the corrupted frame number as received by the device */
#define USB_INFO_FRAME_NR_MASK                  (0x7ff << 0)
#define USB_INFO_ERR_CODE_MASK                  (0xf << 11)             /* The error code which last occurred */
#define USB_INFO_ERR_CODE_POS                   11

#define USB_INFO_ERR_CODE_NO_ERROR              (0x0 << 11)             /* No error */
#define USB_INFO_ERR_CODE_PID_ENCODING          (0x1 << 11)             /* PID encoding error */
#define USB_INFO_ERR_CODE_PID_UNKNOWN           (0x2 << 11)             /* PID unknown */
#define USB_INFO_ERR_CODE_PACKET_UNEXPECTED     (0x3 << 11)             /* Packet unexpected */
#define USB_INFO_ERR_CODE_TOKEN_CRC             (0x4 << 11)             /* Token CRC error */
#define USB_INFO_ERR_CODE_DATA_CRC              (0x5 << 11)             /* Data CRC error */
#define USB_INFO_ERR_CODE_TIME_OUT              (0x6 << 11)             /* Time out */
#define USB_INFO_ERR_CODE_BABBLE                (0x7 << 11)             /* Babble */
#define USB_INFO_ERR_CODE_TRUNCATED_EOP         (0x8 << 11)             /* Truncated EOP */
#define USB_INFO_ERR_CODE_IONAK                 (0x9 << 11)             /* Sent/Received NAK */
#define USB_INFO_ERR_CODE_STALL                 (0xa << 11)             /* Sent Stall */
#define USB_INFO_ERR_CODE_OVERRUN               (0xb << 11)             /* Overrun */
#define USB_INFO_ERR_CODE_EMPTY_PACKET          (0xc << 11)             /* Sent empty packet */
#define USB_INFO_ERR_CODE_BITSTUFF              (0xd << 11)             /* Bitstuff error */
#define USB_INFO_ERR_CODE_SYNC                  (0xe << 11)             /* Sync error */
#define USB_INFO_ERR_CODE_WRONG_DATA_TOGGLE     (0xf << 11)             /* Wrong data toggle */

/************  Bit definition for LPM register  *******************************/
#define USB_LPM_HIRD_HW_POS                     0                       /* Host Initiated Resume Duration - HW. This is
                                                                           the HIRD value from the last received LPM token */
#define USB_LPM_HIRD_HW_MASK                    (0xf << 0)
#define USB_LPM_HIRD_SW_POS                     4                       /* Host Initiated Resume Duration - SW. This is
                                                                           the time duration required by the USB device
                                                                           system to come out of LPM initiated suspend
                                                                           after receiving the host initiated LPM resume */
#define USB_LPM_HIRD_SW_MASK                    (0xf << 4)
#define USB_LPM_DATA_PENDING                    (1 << 8)                /* As long as this bit is set to one and LPM
                                                                           supported bit is set to one, HW will return a
                                                                           NYET handshake on every LPM token it
                                                                           receives.
                                                                           If LPM supported bit is set to one and this bit is
                                                                           zero, HW will return an ACK handshake on
                                                                           every LPM token it receives.
                                                                           If SW has still data pending and LPM is
                                                                           supported, it must set this bit to 1 */
/************  Bit definition for INTSTAT register  ***************************/
#define USB_INTSTAT_EP0OUT                      (1 << 0)                /* Interrupt status register bit for the Control EP0 OUT direction.
                                                                           This bit will be set if NBytes transitions to zero or the skip bit is set by software
                                                                           or a SETUP packet is successfully received for the control EP0.
                                                                           If the IntOnNAK_CO is set, this bit will also be set when a NAK is transmitted
                                                                           for the Control EP0 OUT direction.
                                                                           Software can clear this bit by writing a one to it */
#define USB_INTSTAT_EP0IN                       (1 << 1)                /* Interrupt status register bit for the Control EP0 IN direction.
                                                                           This bit will be set if NBytes transitions to zero or the skip bit is set by
                                                                           software.
                                                                           If the IntOnNAK_CI is set, this bit will also be set when a NAK is transmitted
                                                                           for the Control EP0 IN direction.
                                                                           Software can clear this bit by writing a one to it */
#define USB_INTSTAT_EP1OUT                      (1 << 2)                /* Interrupt status register bit for the EP1 OUT direction.
                                                                           This bit will be set if the corresponding Active bit is cleared by HW. This is
                                                                           done in case the programmed NBytes transitions to zero or the skip bit is set
                                                                           by software.
                                                                           If the IntOnNAK_AO is set, this bit will also be set when a NAK is transmitted
                                                                           for the EP1 OUT direction.
                                                                           Software can clear this bit by writing a one to it */
#define USB_INTSTAT_EP1IN                       (1 << 3)                /* Interrupt status register bit for the EP1 IN direction.
                                                                           This bit will be set if the corresponding Active bit is cleared by HW. This is
                                                                           done in case the programmed NBytes transitions to zero or the skip bit is set
                                                                           by software.
                                                                           If the IntOnNAK_AI is set, this bit will also be set when a NAK is transmitted
                                                                           for the EP1 IN direction.
                                                                           Software can clear this bit by writing a one to it */
#define USB_INTSTAT_EP2OUT                      (1 << 4)                /* Interrupt status register bit for the EP2 OUT direction.
                                                                           This bit will be set if the corresponding Active bit is cleared by HW. This is
                                                                           done in case the programmed NBytes transitions to zero or the skip bit is set
                                                                           by software.
                                                                           If the IntOnNAK_AO is set, this bit will also be set when a NAK is transmitted
                                                                           for the EP2 OUT direction.
                                                                           Software can clear this bit by writing a one to it */
#define USB_INTSTAT_EP2IN                       (1 << 5)                /* Interrupt status register bit for the EP2 IN direction.
                                                                           This bit will be set if the corresponding Active bit is cleared by HW. This is
                                                                           done in case the programmed NBytes transitions to zero or the skip bit is set
                                                                           by software.
                                                                           If the IntOnNAK_AI is set, this bit will also be set when a NAK is transmitted
                                                                           for the EP2 IN direction.
                                                                           Software can clear this bit by writing a one to it */
#define USB_INTSTAT_EP3OUT                      (1 << 6)                /* Interrupt status register bit for the EP3 OUT direction.
                                                                           This bit will be set if the corresponding Active bit is cleared by HW. This is
                                                                           done in case the programmed NBytes transitions to zero or the skip bit is set
                                                                           by software.
                                                                           If the IntOnNAK_AO is set, this bit will also be set when a NAK is transmitted
                                                                           for the EP3 OUT direction.
                                                                           Software can clear this bit by writing a one to it */
#define USB_INTSTAT_EP3IN                       (1 << 7)                /* Interrupt status register bit for the EP3 IN direction.
                                                                           This bit will be set if the corresponding Active bit is cleared by HW. This is
                                                                           done in case the programmed NBytes transitions to zero or the skip bit is set
                                                                           by software.
                                                                           If the IntOnNAK_AI is set, this bit will also be set when a NAK is transmitted
                                                                           for the EP3 IN direction.
                                                                           Software can clear this bit by writing a one to it */
#define USB_INTSTAT_EP4OUT                      (1 << 8)                /* Interrupt status register bit for the EP4 OUT direction.
                                                                           This bit will be set if the corresponding Active bit is cleared by HW. This is
                                                                           done in case the programmed NBytes transitions to zero or the skip bit is set
                                                                           by software.
                                                                           If the IntOnNAK_AO is set, this bit will also be set when a NAK is transmitted
                                                                           for the EP4 OUT direction.
                                                                           Software can clear this bit by writing a one to it */
#define USB_INTSTAT_EP4IN                       (1 << 9)                /* Interrupt status register bit for the EP4 IN direction.
                                                                           This bit will be set if the corresponding Active bit is cleared by HW. This is
                                                                           done in case the programmed NBytes transitions to zero or the skip bit is set
                                                                           by software.
                                                                           If the IntOnNAK_AI is set, this bit will also be set when a NAK is transmitted
                                                                           for the EP4 IN direction.
                                                                           Software can clear this bit by writing a one to it */
#define USB_INTSTAT_FRAME_INT                   (1 << 30)               /* Frame interrupt.
                                                                           This bit is set to one every millisecond when the VbusDebounced bit and the
                                                                           DCON bit are set. This bit can be used by software when handling
                                                                           isochronous endpoints.
                                                                           Software can clear this bit by writing a one to it */
#define USB_INTSTAT_DEV_INT                     (1 << 31)               /* Device status interrupt. This bit is set by HW when one of the bits in the
                                                                           Device Status Change register are set. Software can clear this bit by writing a
                                                                           one to it */

/************  Bit definition for EPLISTST ************************************/
#define USB_EP_LISTST_OFFSET_POS                0                       /* Bits 21 to 6 of the buffer start address.
                                                                           The address offset is updated by hardware after each successful
                                                                           reception/transmission of a packet. Hardware increments the original value
                                                                           with the integer value when the packet size is divided by 64 */
#define USB_EP_LISTST_OFFSET_MASK               (0xffff << 0)
#define USB_EP_LISTST_OFFSET_SET(addr)          ((((unsigned int)(addr)) >> 6) & 0xffff)
#define USB_EP_LISTST_NBYTES_POS                16                      /* For OUT endpoints this is the number of bytes that can be received in this
                                                                           buffer.
                                                                           For IN endpoints this is the number of bytes that must be transmitted.
                                                                           HW decrements this value with the packet size every time when a packet is
                                                                           successfully transferred.
                                                                           Note: If a short packet is received on an OUT endpoint, the active bit will be
                                                                           cleared and the NBytes value indicates the remaining buffer space that is
                                                                           not used. Software calculates the received number of bytes by subtracting
                                                                           the remaining NBytes from the programmed value */
#define USB_EP_LISTST_NBYTES_MASK              (0x3ff << 16)
#define USB_EP_LISTST_NBYTES_SET(val)          (((val) & 0x3ff) << 16)
#define USB_EP_LISTST_T                        (1 << 26)                /* Endpoint Type
                                                                           0: Generic endpoint. The endpoint is configured as a bulk or interrupt
                                                                           endpoint
                                                                           1: Isochronous endpoint */
#define USB_EP_LISTST_RF                       (1 << 27)                /* When the endpoint is used as an interrupt endpoint, it can be set to the
                                                                           following values.
                                                                           0: Interrupt endpoint in toggle mode
                                                                           1: Interrupt endpoint in rate feedback mode. This means that the data
                                                                           toggle is fixed to zero for all data packets.
                                                                           When the interrupt endpoint is in rate feedback mode, the TR bit must
                                                                           always be set to zero */
#define USB_EP_LISTST_TV                       (1 << 27)                /* When the endpoint is used as an interrupt endpoint, it can be set to the
                                                                           For bulk endpoints and isochronous endpoints this bit is reserved and must
                                                                           be set to zero.
                                                                           For the control endpoint zero this bit is used as the toggle value. When the
                                                                           toggle reset bit is set, the data toggle is updated with the value
                                                                           programmed in this bit */
#define USB_EP_LISTST_TR                       (1 << 28)                /* Toggle Reset
                                                                           When software sets this bit to one, the HW will set the toggle value equal to
                                                                           the value indicated in the toggle value (TV) bit.
                                                                           For the control endpoint zero, this is not needed to be used because the
                                                                           hardware resets the endpoint toggle to one for both directions when a
                                                                           setup token is received.
                                                                           For the other endpoints, the toggle can only be reset to zero when the
                                                                           endpoint is reset */
#define USB_EP_LISTST_S                        (1 << 29)                /* Stall
                                                                           0: The selected endpoint is not stalled
                                                                           1: The selected endpoint is stalled
                                                                           The Active bit has always higher priority than the Stall bit. This means that
                                                                           a Stall handshake is only sent when the active bit is zero and the stall bit is
                                                                           one.
                                                                           Software can only modify this bit when the active bit is zero */

#define USB_EP_LISTST_D                        (1 << 30)                /* Disabled
                                                                           0: The selected endpoint is enabled.
                                                                           1: The selected endpoint is disabled.
                                                                           If a USB token is received for an endpoint that has the disabled bit set,
                                                                           hardware will ignore the token and not return any data or handshake.
                                                                           When a bus reset is received, software must set the disable bit of all
                                                                           endpoints to 1.
                                                                           Software can only modify this bit when the active bit is zero */
#define USB_EP_LISTST_A                        (1 << 31)                /* Active
                                                                           The buffer is enabled. HW can use the buffer to store received OUT data or
                                                                           to transmit data on the IN endpoint.
                                                                           Software can only set this bit to 1. As long as this bit is set to one,
                                                                           software is not allowed to update any of the values in this 32-bit word. In
                                                                           case software wants to deactivate the buffer, it must write a one to the
                                                                           corresponding skip bit in the USB Endpoint skip register. Hardware can
                                                                           only write this bit to zero. It will do this when it receives a short packet or
                                                                           when the NBytes field transitions to zero or when software has written a
                                                                           one to the skip bit */


#endif // LPC11UXX_BITS_H
