============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 10:51:51 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(108)
HDL-1007 : undeclared symbol 'fifo_num', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(482)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.307227s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (43.0%)

RUN-1004 : used memory is 265 MB, reserved memory is 241 MB, peak memory is 270 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93733366267904"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4252017623040"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93733366267904"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83124797046784"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[15] will be merged to another kept net isp_din[15]
SYN-5055 WARNING: The kept net ISP/data_in[7] will be merged to another kept net isp_din[15]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[14] will be merged to another kept net isp_din[14]
SYN-5055 WARNING: The kept net ISP/data_in[6] will be merged to another kept net isp_din[14]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[13] will be merged to another kept net isp_din[13]
SYN-5055 WARNING: The kept net ISP/data_in[5] will be merged to another kept net isp_din[13]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[12] will be merged to another kept net isp_din[12]
SYN-5055 WARNING: The kept net ISP/data_in[4] will be merged to another kept net isp_din[12]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[11] will be merged to another kept net isp_din[11]
SYN-5055 WARNING: The kept net ISP/data_in[3] will be merged to another kept net isp_din[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 10600/97 useful/useless nets, 9557/29 useful/useless insts
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 9557 instances
RUN-0007 : 5972 luts, 2772 seqs, 450 mslices, 231 lslices, 101 pads, 24 brams, 3 dsps
RUN-1001 : There are total 10600 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 6303 nets have 2 pins
RUN-1001 : 3036 nets have [3 - 5] pins
RUN-1001 : 781 nets have [6 - 10] pins
RUN-1001 : 259 nets have [11 - 20] pins
RUN-1001 : 203 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     226     
RUN-1001 :   No   |  No   |  Yes  |    1268     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     507     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  47   |     11     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 64
PHY-3001 : Initial placement ...
PHY-3001 : design contains 9555 instances, 5972 luts, 2772 seqs, 681 slices, 133 macros(681 instances: 450 mslices 231 lslices)
PHY-0007 : Cell area utilization is 37%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44888, tnet num: 10598, tinst num: 9555, tnode num: 53754, tedge num: 73085.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10598 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.963448s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (63.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.56356e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 9555.
PHY-3001 : Level 1 #clusters 1414.
PHY-3001 : End clustering;  0.078506s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (79.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 765829, overlap = 268.219
PHY-3002 : Step(2): len = 659872, overlap = 325.281
PHY-3002 : Step(3): len = 470605, overlap = 427.562
PHY-3002 : Step(4): len = 411368, overlap = 465.562
PHY-3002 : Step(5): len = 330214, overlap = 549.625
PHY-3002 : Step(6): len = 292794, overlap = 603.375
PHY-3002 : Step(7): len = 239452, overlap = 661.125
PHY-3002 : Step(8): len = 209227, overlap = 707.188
PHY-3002 : Step(9): len = 179602, overlap = 736.375
PHY-3002 : Step(10): len = 160866, overlap = 771.938
PHY-3002 : Step(11): len = 144067, overlap = 817.875
PHY-3002 : Step(12): len = 130068, overlap = 851.219
PHY-3002 : Step(13): len = 122828, overlap = 867.312
PHY-3002 : Step(14): len = 111597, overlap = 878.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.04446e-06
PHY-3002 : Step(15): len = 126496, overlap = 842.688
PHY-3002 : Step(16): len = 180895, overlap = 627.938
PHY-3002 : Step(17): len = 192632, overlap = 584.312
PHY-3002 : Step(18): len = 191211, overlap = 532.188
PHY-3002 : Step(19): len = 183896, overlap = 534.156
PHY-3002 : Step(20): len = 177576, overlap = 554.375
PHY-3002 : Step(21): len = 171551, overlap = 545.219
PHY-3002 : Step(22): len = 167227, overlap = 578.312
PHY-3002 : Step(23): len = 163789, overlap = 574.312
PHY-3002 : Step(24): len = 160962, overlap = 576.25
PHY-3002 : Step(25): len = 159302, overlap = 558.375
PHY-3002 : Step(26): len = 158383, overlap = 553.281
PHY-3002 : Step(27): len = 157421, overlap = 542.469
PHY-3002 : Step(28): len = 156663, overlap = 536.781
PHY-3002 : Step(29): len = 155383, overlap = 559.562
PHY-3002 : Step(30): len = 154760, overlap = 570.281
PHY-3002 : Step(31): len = 154594, overlap = 583.188
PHY-3002 : Step(32): len = 153922, overlap = 594.75
PHY-3002 : Step(33): len = 154290, overlap = 595.469
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.08892e-06
PHY-3002 : Step(34): len = 160690, overlap = 585.125
PHY-3002 : Step(35): len = 173500, overlap = 577.188
PHY-3002 : Step(36): len = 179463, overlap = 541.062
PHY-3002 : Step(37): len = 183000, overlap = 517.25
PHY-3002 : Step(38): len = 183910, overlap = 504.156
PHY-3002 : Step(39): len = 183395, overlap = 485.438
PHY-3002 : Step(40): len = 182137, overlap = 485.656
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.17783e-06
PHY-3002 : Step(41): len = 191858, overlap = 479.5
PHY-3002 : Step(42): len = 208449, overlap = 458.719
PHY-3002 : Step(43): len = 217099, overlap = 403.438
PHY-3002 : Step(44): len = 220320, overlap = 396.406
PHY-3002 : Step(45): len = 220855, overlap = 393.625
PHY-3002 : Step(46): len = 220611, overlap = 398.156
PHY-3002 : Step(47): len = 221427, overlap = 406.531
PHY-3002 : Step(48): len = 221441, overlap = 403.906
PHY-3002 : Step(49): len = 220540, overlap = 403.875
PHY-3002 : Step(50): len = 219536, overlap = 396.469
PHY-3002 : Step(51): len = 218960, overlap = 399.719
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.63557e-05
PHY-3002 : Step(52): len = 232558, overlap = 373.156
PHY-3002 : Step(53): len = 249627, overlap = 326.625
PHY-3002 : Step(54): len = 258089, overlap = 304.281
PHY-3002 : Step(55): len = 260941, overlap = 292.781
PHY-3002 : Step(56): len = 261113, overlap = 269.312
PHY-3002 : Step(57): len = 261321, overlap = 271.719
PHY-3002 : Step(58): len = 262323, overlap = 271.938
PHY-3002 : Step(59): len = 263094, overlap = 277
PHY-3002 : Step(60): len = 262052, overlap = 283
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.27113e-05
PHY-3002 : Step(61): len = 276234, overlap = 252.656
PHY-3002 : Step(62): len = 291232, overlap = 219.125
PHY-3002 : Step(63): len = 298779, overlap = 185.719
PHY-3002 : Step(64): len = 302168, overlap = 175.75
PHY-3002 : Step(65): len = 304210, overlap = 175.594
PHY-3002 : Step(66): len = 306354, overlap = 161.312
PHY-3002 : Step(67): len = 305767, overlap = 161.938
PHY-3002 : Step(68): len = 305358, overlap = 160.938
PHY-3002 : Step(69): len = 305417, overlap = 164.062
PHY-3002 : Step(70): len = 305788, overlap = 172.844
PHY-3002 : Step(71): len = 306079, overlap = 176
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.54227e-05
PHY-3002 : Step(72): len = 319302, overlap = 171.844
PHY-3002 : Step(73): len = 330994, overlap = 154.25
PHY-3002 : Step(74): len = 336144, overlap = 155.094
PHY-3002 : Step(75): len = 339775, overlap = 164.844
PHY-3002 : Step(76): len = 341424, overlap = 155.812
PHY-3002 : Step(77): len = 342209, overlap = 145.375
PHY-3002 : Step(78): len = 341315, overlap = 145.844
PHY-3002 : Step(79): len = 341360, overlap = 149.719
PHY-3002 : Step(80): len = 341436, overlap = 153.156
PHY-3002 : Step(81): len = 341339, overlap = 157.75
PHY-3002 : Step(82): len = 339994, overlap = 158.219
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000130845
PHY-3002 : Step(83): len = 351148, overlap = 145.844
PHY-3002 : Step(84): len = 360909, overlap = 122.125
PHY-3002 : Step(85): len = 364142, overlap = 104.062
PHY-3002 : Step(86): len = 366185, overlap = 104.156
PHY-3002 : Step(87): len = 369829, overlap = 106.375
PHY-3002 : Step(88): len = 372812, overlap = 97.75
PHY-3002 : Step(89): len = 372652, overlap = 98.5938
PHY-3002 : Step(90): len = 374110, overlap = 109.812
PHY-3002 : Step(91): len = 376122, overlap = 104.531
PHY-3002 : Step(92): len = 377277, overlap = 100
PHY-3002 : Step(93): len = 376111, overlap = 101.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000261691
PHY-3002 : Step(94): len = 384107, overlap = 101.594
PHY-3002 : Step(95): len = 388901, overlap = 97.9688
PHY-3002 : Step(96): len = 389319, overlap = 102.438
PHY-3002 : Step(97): len = 390203, overlap = 104.875
PHY-3002 : Step(98): len = 392126, overlap = 102.094
PHY-3002 : Step(99): len = 393779, overlap = 100.719
PHY-3002 : Step(100): len = 393346, overlap = 98.5
PHY-3002 : Step(101): len = 393296, overlap = 102.375
PHY-3002 : Step(102): len = 393873, overlap = 100.438
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000518907
PHY-3002 : Step(103): len = 399741, overlap = 95.5312
PHY-3002 : Step(104): len = 404325, overlap = 95.0625
PHY-3002 : Step(105): len = 404850, overlap = 86.125
PHY-3002 : Step(106): len = 406522, overlap = 82.9062
PHY-3002 : Step(107): len = 410098, overlap = 86.4062
PHY-3002 : Step(108): len = 413686, overlap = 90.25
PHY-3002 : Step(109): len = 414078, overlap = 90.7188
PHY-3002 : Step(110): len = 414520, overlap = 96.4688
PHY-3002 : Step(111): len = 416075, overlap = 100.562
PHY-3002 : Step(112): len = 416706, overlap = 98.3125
PHY-3002 : Step(113): len = 417513, overlap = 103.312
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000927871
PHY-3002 : Step(114): len = 421272, overlap = 103.469
PHY-3002 : Step(115): len = 423497, overlap = 103.625
PHY-3002 : Step(116): len = 422635, overlap = 98.6875
PHY-3002 : Step(117): len = 422972, overlap = 98.6875
PHY-3002 : Step(118): len = 425505, overlap = 98.7812
PHY-3002 : Step(119): len = 427663, overlap = 89.1875
PHY-3002 : Step(120): len = 426192, overlap = 86.9375
PHY-3002 : Step(121): len = 425758, overlap = 93.25
PHY-3002 : Step(122): len = 427868, overlap = 86.0938
PHY-3002 : Step(123): len = 430310, overlap = 85.0625
PHY-3002 : Step(124): len = 429477, overlap = 83.5
PHY-3002 : Step(125): len = 429684, overlap = 80.625
PHY-3002 : Step(126): len = 431375, overlap = 80.1875
PHY-3002 : Step(127): len = 432584, overlap = 79.125
PHY-3002 : Step(128): len = 431779, overlap = 79.1875
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0015585
PHY-3002 : Step(129): len = 433616, overlap = 74.6875
PHY-3002 : Step(130): len = 435078, overlap = 74.6875
PHY-3002 : Step(131): len = 435550, overlap = 74.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014106s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (110.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/10600.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 593648, over cnt = 1256(3%), over = 7343, worst = 48
PHY-1001 : End global iterations;  0.313346s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (44.9%)

PHY-1001 : Congestion index: top1 = 82.13, top5 = 60.76, top10 = 51.04, top15 = 45.06.
PHY-3001 : End congestion estimation;  0.420913s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (48.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10598 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.377398s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (66.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000168411
PHY-3002 : Step(132): len = 484841, overlap = 23.625
PHY-3002 : Step(133): len = 484829, overlap = 21.8125
PHY-3002 : Step(134): len = 478642, overlap = 23.2188
PHY-3002 : Step(135): len = 477435, overlap = 21.625
PHY-3002 : Step(136): len = 478852, overlap = 19.25
PHY-3002 : Step(137): len = 481657, overlap = 18.0312
PHY-3002 : Step(138): len = 482138, overlap = 13.75
PHY-3002 : Step(139): len = 480795, overlap = 14.5625
PHY-3002 : Step(140): len = 479902, overlap = 14.0312
PHY-3002 : Step(141): len = 479072, overlap = 14.6875
PHY-3002 : Step(142): len = 477126, overlap = 14.5938
PHY-3002 : Step(143): len = 475330, overlap = 15.9375
PHY-3002 : Step(144): len = 472742, overlap = 17.1562
PHY-3002 : Step(145): len = 470809, overlap = 16.7812
PHY-3002 : Step(146): len = 468604, overlap = 17.4688
PHY-3002 : Step(147): len = 466431, overlap = 17.5938
PHY-3002 : Step(148): len = 465151, overlap = 13.9375
PHY-3002 : Step(149): len = 464349, overlap = 12.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000336821
PHY-3002 : Step(150): len = 466123, overlap = 11.2812
PHY-3002 : Step(151): len = 471174, overlap = 10.6562
PHY-3002 : Step(152): len = 472757, overlap = 10.8438
PHY-3002 : Step(153): len = 474374, overlap = 9.8125
PHY-3002 : Step(154): len = 476295, overlap = 9.1875
PHY-3002 : Step(155): len = 476236, overlap = 9.59375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000673643
PHY-3002 : Step(156): len = 478967, overlap = 9.875
PHY-3002 : Step(157): len = 485238, overlap = 8.46875
PHY-3002 : Step(158): len = 486978, overlap = 7.28125
PHY-3002 : Step(159): len = 490424, overlap = 6.0625
PHY-3002 : Step(160): len = 491836, overlap = 6.75
PHY-3002 : Step(161): len = 492458, overlap = 8.9375
PHY-3002 : Step(162): len = 493855, overlap = 9.5625
PHY-3002 : Step(163): len = 494028, overlap = 9.8125
PHY-3002 : Step(164): len = 494309, overlap = 9.0625
PHY-3002 : Step(165): len = 493601, overlap = 9.125
PHY-3002 : Step(166): len = 493766, overlap = 7.625
PHY-3002 : Step(167): len = 494752, overlap = 5.75
PHY-3002 : Step(168): len = 494856, overlap = 4.1875
PHY-3002 : Step(169): len = 494087, overlap = 3.5625
PHY-3002 : Step(170): len = 493752, overlap = 3.75
PHY-3002 : Step(171): len = 493043, overlap = 4.34375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 46/10600.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 597376, over cnt = 1673(4%), over = 6774, worst = 48
PHY-1001 : End global iterations;  0.395674s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (79.0%)

PHY-1001 : Congestion index: top1 = 72.76, top5 = 54.75, top10 = 47.36, top15 = 42.98.
PHY-3001 : End congestion estimation;  0.514922s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (81.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10598 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.393188s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (71.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000161225
PHY-3002 : Step(172): len = 492086, overlap = 88.6875
PHY-3002 : Step(173): len = 491736, overlap = 64.9688
PHY-3002 : Step(174): len = 488049, overlap = 68.375
PHY-3002 : Step(175): len = 484646, overlap = 60.9062
PHY-3002 : Step(176): len = 479363, overlap = 54.0312
PHY-3002 : Step(177): len = 475147, overlap = 53.2812
PHY-3002 : Step(178): len = 470742, overlap = 49.3438
PHY-3002 : Step(179): len = 466950, overlap = 51.2812
PHY-3002 : Step(180): len = 462506, overlap = 47.625
PHY-3002 : Step(181): len = 458917, overlap = 49.1875
PHY-3002 : Step(182): len = 456043, overlap = 46
PHY-3002 : Step(183): len = 453849, overlap = 46.1875
PHY-3002 : Step(184): len = 452064, overlap = 44.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00032245
PHY-3002 : Step(185): len = 453252, overlap = 42.3125
PHY-3002 : Step(186): len = 456791, overlap = 44.1875
PHY-3002 : Step(187): len = 459310, overlap = 42.2812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0006449
PHY-3002 : Step(188): len = 462345, overlap = 37.1562
PHY-3002 : Step(189): len = 467746, overlap = 28.1562
PHY-3002 : Step(190): len = 471942, overlap = 29.3438
PHY-3002 : Step(191): len = 472499, overlap = 26.8125
PHY-3002 : Step(192): len = 473008, overlap = 27.6875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44888, tnet num: 10598, tinst num: 9555, tnode num: 53754, tedge num: 73085.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 200.62 peak overflow 2.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 335/10600.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 582904, over cnt = 1816(5%), over = 5788, worst = 23
PHY-1001 : End global iterations;  0.432677s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (46.9%)

PHY-1001 : Congestion index: top1 = 60.54, top5 = 48.48, top10 = 42.99, top15 = 39.80.
PHY-1001 : End incremental global routing;  0.557233s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (56.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10598 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.373191s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (79.6%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9447 has valid locations, 43 needs to be replaced
PHY-3001 : design contains 9593 instances, 5972 luts, 2810 seqs, 681 slices, 133 macros(681 instances: 450 mslices 231 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 476650
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9169/10638.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 585912, over cnt = 1828(5%), over = 5771, worst = 23
PHY-1001 : End global iterations;  0.070583s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 60.62, top5 = 48.51, top10 = 43.04, top15 = 39.84.
PHY-3001 : End congestion estimation;  0.206280s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (68.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45040, tnet num: 10636, tinst num: 9593, tnode num: 54020, tedge num: 73313.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.149481s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (73.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(193): len = 476457, overlap = 0
PHY-3002 : Step(194): len = 476452, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9185/10638.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 585704, over cnt = 1840(5%), over = 5787, worst = 23
PHY-1001 : End global iterations;  0.062219s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (75.3%)

PHY-1001 : Congestion index: top1 = 60.62, top5 = 48.57, top10 = 43.09, top15 = 39.90.
PHY-3001 : End congestion estimation;  0.196285s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (87.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.393251s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (71.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000996525
PHY-3002 : Step(195): len = 476453, overlap = 27.75
PHY-3002 : Step(196): len = 476517, overlap = 27.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00199305
PHY-3002 : Step(197): len = 476567, overlap = 27.6875
PHY-3002 : Step(198): len = 476670, overlap = 27.6875
PHY-3001 : Final: Len = 476670, Over = 27.6875
PHY-3001 : End incremental placement;  2.226040s wall, 1.578125s user + 0.015625s system = 1.593750s CPU (71.6%)

OPT-1001 : Total overflow 200.88 peak overflow 2.75
OPT-1001 : End high-fanout net optimization;  3.383443s wall, 2.328125s user + 0.046875s system = 2.375000s CPU (70.2%)

OPT-1001 : Current memory(MB): used = 493, reserve = 478, peak = 503.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9176/10638.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 586008, over cnt = 1824(5%), over = 5690, worst = 23
PHY-1002 : len = 614352, over cnt = 1079(3%), over = 2420, worst = 19
PHY-1002 : len = 630824, over cnt = 327(0%), over = 702, worst = 13
PHY-1002 : len = 636936, over cnt = 105(0%), over = 189, worst = 7
PHY-1002 : len = 638496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.553907s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (67.7%)

PHY-1001 : Congestion index: top1 = 50.99, top5 = 43.88, top10 = 40.22, top15 = 37.74.
OPT-1001 : End congestion update;  0.704815s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (73.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.301218s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (103.7%)

OPT-0007 : Start: WNS -3911 TNS -38483 NUM_FEPS 23
OPT-0007 : Iter 1: improved WNS -3811 TNS -38283 NUM_FEPS 23 with 26 cells processed and 600 slack improved
OPT-0007 : Iter 2: improved WNS -3811 TNS -38283 NUM_FEPS 23 with 3 cells processed and 100 slack improved
OPT-0007 : Iter 3: improved WNS -3811 TNS -38283 NUM_FEPS 23 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.023118s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (82.5%)

OPT-1001 : Current memory(MB): used = 492, reserve = 477, peak = 503.
OPT-1001 : End physical optimization;  5.378861s wall, 3.843750s user + 0.046875s system = 3.890625s CPU (72.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5972 LUT to BLE ...
SYN-4008 : Packed 5972 LUT and 1099 SEQ to BLE.
SYN-4003 : Packing 1711 remaining SEQ's ...
SYN-4005 : Packed 1319 SEQ with LUT/SLICE
SYN-4006 : 3667 single LUT's are left
SYN-4006 : 392 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6364/7485 primitive instances ...
PHY-3001 : End packing;  0.411937s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (75.9%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4358 instances
RUN-1001 : 2113 mslices, 2113 lslices, 101 pads, 24 brams, 3 dsps
RUN-1001 : There are total 9747 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5091 nets have 2 pins
RUN-1001 : 3247 nets have [3 - 5] pins
RUN-1001 : 857 nets have [6 - 10] pins
RUN-1001 : 295 nets have [11 - 20] pins
RUN-1001 : 243 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 4356 instances, 4226 slices, 133 macros(681 instances: 450 mslices 231 lslices)
PHY-3001 : Cell area utilization is 50%
PHY-3001 : After packing: Len = 495238, Over = 82.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5067/9747.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 635816, over cnt = 1071(3%), over = 1642, worst = 6
PHY-1002 : len = 638808, over cnt = 704(2%), over = 977, worst = 6
PHY-1002 : len = 645832, over cnt = 288(0%), over = 367, worst = 5
PHY-1002 : len = 647880, over cnt = 147(0%), over = 177, worst = 4
PHY-1002 : len = 650168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.684667s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (61.6%)

PHY-1001 : Congestion index: top1 = 53.84, top5 = 45.59, top10 = 41.42, top15 = 38.69.
PHY-3001 : End congestion estimation;  0.876363s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (66.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 43024, tnet num: 9745, tinst num: 4356, tnode num: 50266, tedge num: 72541.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9745 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.283872s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (64.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.80977e-05
PHY-3002 : Step(199): len = 487494, overlap = 80.75
PHY-3002 : Step(200): len = 482035, overlap = 89
PHY-3002 : Step(201): len = 478875, overlap = 98.75
PHY-3002 : Step(202): len = 476919, overlap = 100.5
PHY-3002 : Step(203): len = 475568, overlap = 102.75
PHY-3002 : Step(204): len = 474170, overlap = 106.25
PHY-3002 : Step(205): len = 473254, overlap = 107.5
PHY-3002 : Step(206): len = 472295, overlap = 109.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000136195
PHY-3002 : Step(207): len = 476755, overlap = 104
PHY-3002 : Step(208): len = 484235, overlap = 93.75
PHY-3002 : Step(209): len = 484608, overlap = 94
PHY-3002 : Step(210): len = 485272, overlap = 93.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000272391
PHY-3002 : Step(211): len = 491854, overlap = 86.25
PHY-3002 : Step(212): len = 500642, overlap = 71.75
PHY-3002 : Step(213): len = 501582, overlap = 64.25
PHY-3002 : Step(214): len = 501908, overlap = 60.5
PHY-3002 : Step(215): len = 502594, overlap = 64.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.840003s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 535431
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 683/9747.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 654416, over cnt = 1347(3%), over = 2194, worst = 7
PHY-1002 : len = 662352, over cnt = 679(1%), over = 946, worst = 6
PHY-1002 : len = 669296, over cnt = 242(0%), over = 317, worst = 6
PHY-1002 : len = 671584, over cnt = 91(0%), over = 123, worst = 4
PHY-1002 : len = 673248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.913579s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (47.9%)

PHY-1001 : Congestion index: top1 = 53.90, top5 = 46.44, top10 = 42.38, top15 = 39.76.
PHY-3001 : End congestion estimation;  1.137968s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (48.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9745 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.391336s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (75.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000168257
PHY-3002 : Step(216): len = 521236, overlap = 13
PHY-3002 : Step(217): len = 514224, overlap = 19.75
PHY-3002 : Step(218): len = 509348, overlap = 26.5
PHY-3002 : Step(219): len = 506022, overlap = 32.5
PHY-3002 : Step(220): len = 503902, overlap = 37
PHY-3002 : Step(221): len = 502597, overlap = 43.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000336513
PHY-3002 : Step(222): len = 509077, overlap = 42
PHY-3002 : Step(223): len = 512148, overlap = 41.5
PHY-3002 : Step(224): len = 513288, overlap = 42.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000650732
PHY-3002 : Step(225): len = 519475, overlap = 40.25
PHY-3002 : Step(226): len = 525124, overlap = 33.5
PHY-3002 : Step(227): len = 526916, overlap = 34.25
PHY-3002 : Step(228): len = 529124, overlap = 35.25
PHY-3002 : Step(229): len = 531897, overlap = 34.25
PHY-3002 : Step(230): len = 533261, overlap = 34.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010228s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 544461, Over = 0
PHY-3001 : Spreading special nets. 31 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026027s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.0%)

PHY-3001 : 44 instances has been re-located, deltaX = 16, deltaY = 20, maxDist = 1.
PHY-3001 : Final: Len = 545039, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 43024, tnet num: 9745, tinst num: 4356, tnode num: 50266, tedge num: 72541.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1986/9747.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 671504, over cnt = 1267(3%), over = 1997, worst = 7
PHY-1002 : len = 678544, over cnt = 694(1%), over = 966, worst = 7
PHY-1002 : len = 687048, over cnt = 124(0%), over = 179, worst = 7
PHY-1002 : len = 688904, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 689008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.905912s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (50.0%)

PHY-1001 : Congestion index: top1 = 50.52, top5 = 44.00, top10 = 40.60, top15 = 38.23.
PHY-1001 : End incremental global routing;  1.097908s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (56.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9745 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.402241s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (54.4%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4252 has valid locations, 5 needs to be replaced
PHY-3001 : design contains 4360 instances, 4230 slices, 133 macros(681 instances: 450 mslices 231 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 545873
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8977/9751.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 690288, over cnt = 7(0%), over = 11, worst = 5
PHY-1002 : len = 690312, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 690360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.234721s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (79.9%)

PHY-1001 : Congestion index: top1 = 50.52, top5 = 44.01, top10 = 40.63, top15 = 38.27.
PHY-3001 : End congestion estimation;  0.427269s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (76.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 43064, tnet num: 9749, tinst num: 4360, tnode num: 50318, tedge num: 72597.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9749 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.351431s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (55.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(231): len = 545873, overlap = 0
PHY-3002 : Step(232): len = 545873, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 8981/9751.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 690360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.078269s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 50.52, top5 = 44.01, top10 = 40.63, top15 = 38.27.
PHY-3001 : End congestion estimation;  0.267195s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (35.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9749 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.406102s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (46.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00076785
PHY-3002 : Step(233): len = 545667, overlap = 0.5
PHY-3002 : Step(234): len = 545652, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004117s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 545702, Over = 0
PHY-3001 : End spreading;  0.025743s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.7%)

PHY-3001 : Final: Len = 545702, Over = 0
PHY-3001 : End incremental placement;  2.705586s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (53.7%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  4.464747s wall, 2.531250s user + 0.000000s system = 2.531250s CPU (56.7%)

OPT-1001 : Current memory(MB): used = 529, reserve = 518, peak = 531.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8974/9751.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 689968, over cnt = 5(0%), over = 10, worst = 4
PHY-1002 : len = 689920, over cnt = 1(0%), over = 3, worst = 3
PHY-1002 : len = 689936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.253887s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (36.9%)

PHY-1001 : Congestion index: top1 = 50.52, top5 = 44.03, top10 = 40.62, top15 = 38.26.
OPT-1001 : End congestion update;  0.447497s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (52.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9749 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.320480s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (73.1%)

OPT-0007 : Start: WNS -3777 TNS -37844 NUM_FEPS 20
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4257 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4360 instances, 4230 slices, 133 macros(681 instances: 450 mslices 231 lslices)
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Initial: Len = 555810, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026072s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.9%)

PHY-3001 : 8 instances has been re-located, deltaX = 0, deltaY = 5, maxDist = 2.
PHY-3001 : Final: Len = 555746, Over = 0
PHY-3001 : End incremental legalization;  0.189396s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (74.2%)

OPT-0007 : Iter 1: improved WNS -3727 TNS -26322 NUM_FEPS 21 with 48 cells processed and 15481 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4257 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4360 instances, 4230 slices, 133 macros(681 instances: 450 mslices 231 lslices)
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Initial: Len = 564972, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.023706s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.9%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 564972, Over = 0
PHY-3001 : End incremental legalization;  0.192844s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (72.9%)

OPT-0007 : Iter 2: improved WNS -2377 TNS -15784 NUM_FEPS 21 with 28 cells processed and 16144 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4257 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4360 instances, 4230 slices, 133 macros(681 instances: 450 mslices 231 lslices)
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Initial: Len = 566804, Over = 0
PHY-3001 : End spreading;  0.025479s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.3%)

PHY-3001 : Final: Len = 566804, Over = 0
PHY-3001 : End incremental legalization;  0.186449s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (75.4%)

OPT-0007 : Iter 3: improved WNS -2377 TNS -13389 NUM_FEPS 17 with 17 cells processed and 3461 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4257 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4360 instances, 4230 slices, 133 macros(681 instances: 450 mslices 231 lslices)
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Initial: Len = 566906, Over = 0
PHY-3001 : End spreading;  0.025617s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 566906, Over = 0
PHY-3001 : End incremental legalization;  0.200292s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (62.4%)

OPT-0007 : Iter 4: improved WNS -2377 TNS -13424 NUM_FEPS 18 with 7 cells processed and 1429 slack improved
OPT-1001 : End path based optimization;  1.920165s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (70.0%)

OPT-1001 : Current memory(MB): used = 530, reserve = 519, peak = 532.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9749 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.318642s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (44.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8730/9751.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 711272, over cnt = 76(0%), over = 99, worst = 3
PHY-1002 : len = 711528, over cnt = 47(0%), over = 55, worst = 2
PHY-1002 : len = 712064, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 712184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.382356s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (61.3%)

PHY-1001 : Congestion index: top1 = 51.21, top5 = 44.67, top10 = 41.12, top15 = 38.81.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9749 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.315359s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (54.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2377 TNS -13424 NUM_FEPS 18
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 50.896552
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2377ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 9751 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 9751 nets
OPT-1001 : End physical optimization;  8.739634s wall, 5.250000s user + 0.031250s system = 5.281250s CPU (60.4%)

RUN-1003 : finish command "place" in  27.669990s wall, 15.578125s user + 1.093750s system = 16.671875s CPU (60.3%)

RUN-1004 : used memory is 452 MB, reserved memory is 443 MB, peak memory is 532 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.051860s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (68.3%)

RUN-1004 : used memory is 453 MB, reserved memory is 444 MB, peak memory is 532 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4362 instances
RUN-1001 : 2117 mslices, 2113 lslices, 101 pads, 24 brams, 3 dsps
RUN-1001 : There are total 9751 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5091 nets have 2 pins
RUN-1001 : 3245 nets have [3 - 5] pins
RUN-1001 : 859 nets have [6 - 10] pins
RUN-1001 : 297 nets have [11 - 20] pins
RUN-1001 : 245 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 43064, tnet num: 9749, tinst num: 4360, tnode num: 50318, tedge num: 72597.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2117 mslices, 2113 lslices, 101 pads, 24 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9749 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 683344, over cnt = 1309(3%), over = 2165, worst = 9
PHY-1002 : len = 691704, over cnt = 769(2%), over = 1093, worst = 9
PHY-1002 : len = 698832, over cnt = 281(0%), over = 435, worst = 6
PHY-1002 : len = 704248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.727338s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (38.7%)

PHY-1001 : Congestion index: top1 = 51.08, top5 = 44.77, top10 = 41.03, top15 = 38.61.
PHY-1001 : End global routing;  0.911426s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (36.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 535, reserve = 523, peak = 535.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 786, reserve = 776, peak = 786.
PHY-1001 : End build detailed router design. 2.855728s wall, 1.515625s user + 0.062500s system = 1.578125s CPU (55.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 113664, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.295232s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (50.7%)

PHY-1001 : Current memory(MB): used = 820, reserve = 812, peak = 820.
PHY-1001 : End phase 1; 1.300833s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (50.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.80015e+06, over cnt = 771(0%), over = 776, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 823, reserve = 814, peak = 823.
PHY-1001 : End initial routed; 27.401015s wall, 12.140625s user + 0.187500s system = 12.328125s CPU (45.0%)

PHY-1001 : Update timing.....
PHY-1001 : 196/9147(2%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -2.668   |  -99.399  |  90   
RUN-1001 :   Hold   |   0.127   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.583402s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (70.1%)

PHY-1001 : Current memory(MB): used = 829, reserve = 820, peak = 829.
PHY-1001 : End phase 2; 28.984475s wall, 13.250000s user + 0.187500s system = 13.437500s CPU (46.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 19 pins with SWNS -2.668ns STNS -98.742ns FEP 87.
PHY-1001 : End OPT Iter 1; 0.197154s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (31.7%)

PHY-1022 : len = 1.8002e+06, over cnt = 784(0%), over = 789, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.330543s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (47.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.76915e+06, over cnt = 195(0%), over = 195, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.524653s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (57.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.76744e+06, over cnt = 19(0%), over = 19, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.313869s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (49.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.76741e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.110514s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (70.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.76741e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.105751s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (44.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.76743e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.107536s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (14.5%)

PHY-1001 : Update timing.....
PHY-1001 : 187/9147(2%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -2.668   |  -98.742  |  87   
RUN-1001 :   Hold   |   0.127   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.556240s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (57.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 219 feed throughs used by 126 nets
PHY-1001 : End commit to database; 1.210682s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (73.6%)

PHY-1001 : Current memory(MB): used = 895, reserve = 889, peak = 895.
PHY-1001 : End phase 3; 5.454934s wall, 3.171875s user + 0.015625s system = 3.187500s CPU (58.4%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 16 pins with SWNS -2.668ns STNS -97.754ns FEP 87.
PHY-1001 : End OPT Iter 1; 0.279459s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (55.9%)

PHY-1022 : len = 1.76745e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.403954s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (61.9%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-2.668ns, -97.754ns, 87}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.76738e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.093394s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (83.7%)

PHY-1001 : Update timing.....
PHY-1001 : 187/9147(2%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -2.668   |  -97.754  |  87   
RUN-1001 :   Hold   |   0.127   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.547000s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (71.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 220 feed throughs used by 127 nets
PHY-1001 : End commit to database; 1.144410s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (57.3%)

PHY-1001 : Current memory(MB): used = 901, reserve = 895, peak = 901.
PHY-1001 : End phase 4; 3.214744s wall, 2.109375s user + 0.015625s system = 2.125000s CPU (66.1%)

PHY-1003 : Routed, final wirelength = 1.76738e+06
PHY-1001 : Current memory(MB): used = 904, reserve = 898, peak = 904.
PHY-1001 : End export database. 0.037307s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (41.9%)

PHY-1001 : End detail routing;  42.079191s wall, 20.906250s user + 0.281250s system = 21.187500s CPU (50.4%)

RUN-1003 : finish command "route" in  44.342754s wall, 21.937500s user + 0.296875s system = 22.234375s CPU (50.1%)

RUN-1004 : used memory is 851 MB, reserved memory is 844 MB, peak memory is 904 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     7769   out of  19600   39.64%
#reg                     2939   out of  19600   14.99%
#le                      8156
  #lut only              5217   out of   8156   63.97%
  #reg only               387   out of   8156    4.74%
  #lut&reg               2552   out of   8156   31.29%
#dsp                        3   out of     29   10.34%
#bram                      16   out of     64   25.00%
  #bram9k                  16
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1578
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    257
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    202
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 80
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    55


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                  |8156   |7088    |681     |2955    |24      |3       |
|  ISP                       |AHBISP                                        |1261   |707     |329     |695     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                             |594    |334     |145     |323     |8       |0       |
|      u_fifo_1              |fifo_buf                                      |72     |46      |18      |43      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |2      |2       |0       |2       |2       |0       |
|      u_fifo_2              |fifo_buf                                      |70     |37      |18      |44      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |11     |11      |0       |11      |2       |0       |
|      u_fifo_3              |fifo_buf                                      |66     |42      |18      |37      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|      u_fifo_4              |fifo_buf                                      |63     |32      |18      |35      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |4      |4       |0       |4       |2       |0       |
|    u_bypass                |bypass                                        |121    |79      |40      |30      |0       |0       |
|    u_demosaic              |demosaic                                      |394    |154     |132     |273     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                    |100    |30      |30      |73      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                    |64     |23      |23      |42      |0       |0       |
|      u_conv_mask4          |conv_mask4                                    |79     |34      |29      |50      |0       |0       |
|      u_conv_mask6          |conv_mask6                                    |87     |37      |33      |68      |0       |0       |
|    u_gamma                 |gamma                                         |24     |24      |0       |16      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                     |6      |6       |0       |6       |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                     |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                     |4      |4       |0       |4       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                          |4      |4       |0       |3       |0       |0       |
|    Decoder                 |AHBlite_Decoder                               |2      |2       |0       |1       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                              |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                             |10     |10      |0       |8       |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                             |33     |31      |0       |19      |0       |0       |
|  RAM_CODE                  |Block_RAM                                     |2      |2       |0       |1       |4       |0       |
|  RAM_DATA                  |Block_RAM                                     |6      |6       |0       |2       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                      |1      |1       |0       |0       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                            |4      |4       |0       |3       |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                               |6      |6       |0       |5       |0       |0       |
|  U_sdram                   |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                              |6      |6       |0       |5       |0       |0       |
|  clk_gen_inst              |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                   |138    |67      |18      |113     |2       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                         |13     |5       |0       |13      |2       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |37     |22      |0       |37      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |30     |20      |0       |30      |0       |0       |
|  sd_reader                 |sd_reader                                     |608    |495     |100     |260     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                    |275    |233     |34      |140     |0       |0       |
|  sdram_top_inst            |sdram_top                                     |808    |618     |118     |415     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                     |404    |263     |72      |280     |6       |0       |
|      rd_fifo_data          |fifo_data                                     |149    |99      |18      |124     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                           |16     |11      |0       |16      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |35     |31      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |31     |29      |0       |31      |0       |0       |
|      wr_fifo_data          |fifo_data                                     |170    |103     |30      |129     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                           |28     |9       |0       |28      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |40     |30      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |41     |34      |0       |37      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                    |395    |346     |46      |131     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                   |61     |49      |12      |21      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                   |74     |74      |0       |16      |0       |0       |
|      sdram_init_inst       |sdram_init                                    |49     |42      |4       |26      |0       |0       |
|      sdram_read_inst       |sdram_read                                    |123    |105     |18      |38      |0       |0       |
|      sdram_write_inst      |sdram_write                                   |88     |76      |12      |30      |0       |0       |
|  u_logic                   |cortexm0ds_logic                              |5105   |5037    |51      |1376    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                      |149    |83      |65      |28      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5045  
    #2          2       1976  
    #3          3       659   
    #4          4       610   
    #5        5-10      921   
    #6        11-50     459   
    #7       51-100      19   
    #8       101-500     1    
  Average     3.21            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.335747s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (104.1%)

RUN-1004 : used memory is 852 MB, reserved memory is 845 MB, peak memory is 907 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 43064, tnet num: 9749, tinst num: 4360, tnode num: 50318, tedge num: 72597.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 9749 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: f387df0b1167ca3066d0183510cd8d6303f06da1967718356e29d2ce4a1d5ea0 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4360
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 9751, pip num: 113942
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 220
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3133 valid insts, and 309021 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101111010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  15.982030s wall, 79.265625s user + 0.953125s system = 80.218750s CPU (501.9%)

RUN-1004 : used memory is 910 MB, reserved memory is 911 MB, peak memory is 1075 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_105151.log"
