head	1.1;
branch	1.1.1;
access;
symbols
	LLVM_5_0_0:1.1.1.4
	OPENBSD_6_2:1.1.1.3.0.2
	OPENBSD_6_2_BASE:1.1.1.3
	OPENBSD_6_1:1.1.1.3.0.4
	OPENBSD_6_1_BASE:1.1.1.3
	LLVM_4_0_0:1.1.1.3
	LLVM_4_0_0_RC1:1.1.1.3
	LLVM_3_9_1:1.1.1.2
	LLVM_3_8_1:1.1.1.1
	LLVM:1.1.1;
locks; strict;
comment	@# @;


1.1
date	2016.09.03.22.47.00;	author pascal;	state Exp;
branches
	1.1.1.1;
next	;
commitid	piLU3CHugy63NlaI;

1.1.1.1
date	2016.09.03.22.47.00;	author pascal;	state Exp;
branches;
next	1.1.1.2;
commitid	piLU3CHugy63NlaI;

1.1.1.2
date	2017.01.14.19.56.04;	author patrick;	state Exp;
branches;
next	1.1.1.3;
commitid	qMUxATnKgqN83Oct;

1.1.1.3
date	2017.01.24.08.33.33;	author patrick;	state Exp;
branches;
next	1.1.1.4;
commitid	so2WA7LCP6wbxtYl;

1.1.1.4
date	2017.10.04.20.28.07;	author patrick;	state Exp;
branches;
next	;
commitid	ufzi3t8MqoilCPqO;


desc
@@


1.1
log
@Initial revision
@
text
@//===-- Processors.td - R600 Processor definitions ------------------------===//
//
//                     The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//

class Proc<string Name, ProcessorItineraries itin, list<SubtargetFeature> Features>
: Processor<Name, itin, Features>;

//===----------------------------------------------------------------------===//
// R600
//===----------------------------------------------------------------------===//
def : Proc<"",           R600_VLIW5_Itin,
    [FeatureR600, FeatureVertexCache]>;

def : Proc<"r600",       R600_VLIW5_Itin,
    [FeatureR600 , FeatureVertexCache, FeatureWavefrontSize64]>;

def : Proc<"r630",       R600_VLIW5_Itin,
    [FeatureR600, FeatureVertexCache, FeatureWavefrontSize32]>;

def : Proc<"rs880",      R600_VLIW5_Itin,
    [FeatureR600, FeatureWavefrontSize16]>;

def : Proc<"rv670",      R600_VLIW5_Itin,
    [FeatureR600, FeatureFP64, FeatureVertexCache, FeatureWavefrontSize64]>;

//===----------------------------------------------------------------------===//
// R700
//===----------------------------------------------------------------------===//

def : Proc<"rv710",      R600_VLIW5_Itin,
    [FeatureR700, FeatureVertexCache, FeatureWavefrontSize32]>;

def : Proc<"rv730",      R600_VLIW5_Itin,
    [FeatureR700, FeatureVertexCache, FeatureWavefrontSize32]>;

def : Proc<"rv770",      R600_VLIW5_Itin,
    [FeatureR700, FeatureFP64, FeatureVertexCache, FeatureWavefrontSize64]>;

//===----------------------------------------------------------------------===//
// Evergreen
//===----------------------------------------------------------------------===//

def : Proc<"cedar",      R600_VLIW5_Itin,
    [FeatureEvergreen, FeatureVertexCache, FeatureWavefrontSize32,
     FeatureCFALUBug]>;

def : Proc<"redwood",    R600_VLIW5_Itin,
    [FeatureEvergreen, FeatureVertexCache, FeatureWavefrontSize64,
     FeatureCFALUBug]>;

def : Proc<"sumo",       R600_VLIW5_Itin,
    [FeatureEvergreen, FeatureWavefrontSize64, FeatureCFALUBug]>;

def : Proc<"juniper",    R600_VLIW5_Itin,
    [FeatureEvergreen, FeatureVertexCache, FeatureWavefrontSize64]>;

def : Proc<"cypress",    R600_VLIW5_Itin,
    [FeatureEvergreen, FeatureFP64, FeatureVertexCache,
     FeatureWavefrontSize64]>;

//===----------------------------------------------------------------------===//
// Northern Islands
//===----------------------------------------------------------------------===//

def : Proc<"barts",      R600_VLIW5_Itin,
    [FeatureNorthernIslands, FeatureVertexCache, FeatureCFALUBug]>;

def : Proc<"turks",      R600_VLIW5_Itin,
    [FeatureNorthernIslands, FeatureVertexCache, FeatureCFALUBug]>;

def : Proc<"caicos",     R600_VLIW5_Itin,
    [FeatureNorthernIslands, FeatureCFALUBug]>;

def : Proc<"cayman",     R600_VLIW4_Itin,
    [FeatureNorthernIslands, FeatureFP64, FeatureCaymanISA]>;

//===----------------------------------------------------------------------===//
// Southern Islands
//===----------------------------------------------------------------------===//

def : ProcessorModel<"SI", SIFullSpeedModel,
  [FeatureSouthernIslands, FeatureFastFMAF32]
>;

def : ProcessorModel<"tahiti",   SIFullSpeedModel,
  [FeatureSouthernIslands, FeatureFastFMAF32]
>;

def : ProcessorModel<"pitcairn", SIQuarterSpeedModel, [FeatureSouthernIslands]>;

def : ProcessorModel<"verde",    SIQuarterSpeedModel, [FeatureSouthernIslands]>;

def : ProcessorModel<"oland",    SIQuarterSpeedModel, [FeatureSouthernIslands]>;

def : ProcessorModel<"hainan",   SIQuarterSpeedModel, [FeatureSouthernIslands]>;

//===----------------------------------------------------------------------===//
// Sea Islands
//===----------------------------------------------------------------------===//

def : ProcessorModel<"bonaire",    SIQuarterSpeedModel,
  [FeatureSeaIslands, FeatureLDSBankCount32, FeatureISAVersion7_0_0]
>;

def : ProcessorModel<"kabini",     SIQuarterSpeedModel,
  [FeatureSeaIslands, FeatureLDSBankCount16]
>;

def : ProcessorModel<"kaveri",     SIQuarterSpeedModel,
  [FeatureSeaIslands, FeatureLDSBankCount32, FeatureISAVersion7_0_0]
>;

def : ProcessorModel<"hawaii", SIFullSpeedModel,
  [FeatureSeaIslands, FeatureFastFMAF32, FeatureLDSBankCount32,
   FeatureISAVersion7_0_1]
>;

def : ProcessorModel<"mullins",    SIQuarterSpeedModel,
  [FeatureSeaIslands, FeatureLDSBankCount16]>;

//===----------------------------------------------------------------------===//
// Volcanic Islands
//===----------------------------------------------------------------------===//

def : ProcessorModel<"tonga",   SIQuarterSpeedModel,
  [FeatureVolcanicIslands, FeatureSGPRInitBug, FeatureISAVersion8_0_0,
   FeatureLDSBankCount32]
>;

def : ProcessorModel<"iceland", SIQuarterSpeedModel,
  [FeatureVolcanicIslands, FeatureSGPRInitBug, FeatureISAVersion8_0_0,
   FeatureLDSBankCount32]
>;

def : ProcessorModel<"carrizo", SIQuarterSpeedModel,
  [FeatureVolcanicIslands, FeatureISAVersion8_0_1, FeatureLDSBankCount32]
>;

def : ProcessorModel<"fiji", SIQuarterSpeedModel,
  [FeatureVolcanicIslands, FeatureISAVersion8_0_3, FeatureLDSBankCount32]
>;

def : ProcessorModel<"stoney", SIQuarterSpeedModel,
  [FeatureVolcanicIslands, FeatureISAVersion8_0_1, FeatureLDSBankCount16]
>;
@


1.1.1.1
log
@Use the space freed up by sparc and zaurus to import LLVM.

ok hackroom@@
@
text
@@


1.1.1.2
log
@Import LLVM 3.9.1 including clang and lld.
@
text
@d16 3
d20 1
a20 1
    [FeatureR600, FeatureVertexCache, FeatureWavefrontSize64]>;
d87 1
a87 1
  [FeatureSouthernIslands, FeatureFastFMAF32, HalfRate64Ops]
d90 2
a91 2
def : ProcessorModel<"tahiti", SIFullSpeedModel,
  [FeatureSouthernIslands, FeatureFastFMAF32, HalfRate64Ops]
d119 2
a120 2
  [FeatureSeaIslands, FeatureFastFMAF32, HalfRate64Ops,
   FeatureLDSBankCount32, FeatureISAVersion7_0_1]
a149 8
>;

def : ProcessorModel<"polaris10", SIQuarterSpeedModel,
  [FeatureVolcanicIslands, FeatureISAVersion8_0_1, FeatureLDSBankCount32]
>;

def : ProcessorModel<"polaris11", SIQuarterSpeedModel,
  [FeatureVolcanicIslands, FeatureISAVersion8_0_1, FeatureLDSBankCount32]
@


1.1.1.3
log
@Import LLVM 4.0.0 rc1 including clang and lld to help the current
development effort on OpenBSD/arm64.
@
text
@d104 1
a104 1
  [FeatureISAVersion7_0_0]
d108 1
a108 1
  [FeatureISAVersion7_0_2]
d112 1
a112 1
  [FeatureISAVersion7_0_0]
d115 3
a117 2
def : ProcessorModel<"hawaii",     SIFullSpeedModel,
  [FeatureISAVersion7_0_1]
d121 1
a121 13
  [FeatureISAVersion7_0_2]>;

def : ProcessorModel<"gfx700",     SIQuarterSpeedModel,
  [FeatureISAVersion7_0_0]
>;

def : ProcessorModel<"gfx701",     SIFullSpeedModel,
  [FeatureISAVersion7_0_1]
>;

def : ProcessorModel<"gfx702",     SIQuarterSpeedModel,
  [FeatureISAVersion7_0_2]
>;
d128 2
a129 1
  [FeatureISAVersion8_0_2]
d133 2
a134 1
  [FeatureISAVersion8_0_0]
d138 1
a138 1
  [FeatureISAVersion8_0_1]
d141 2
a142 2
def : ProcessorModel<"fiji",    SIQuarterSpeedModel,
  [FeatureISAVersion8_0_3]
d145 2
a146 2
def : ProcessorModel<"stoney",  SIQuarterSpeedModel,
  [FeatureISAVersion8_1_0]
d150 1
a150 1
  [FeatureISAVersion8_0_3]
d154 1
a154 9
  [FeatureISAVersion8_0_3]
>;

def : ProcessorModel<"gfx800", SIQuarterSpeedModel,
  [FeatureISAVersion8_0_0]
>;

def : ProcessorModel<"gfx801", SIQuarterSpeedModel,
  [FeatureISAVersion8_0_1]
a155 17

def : ProcessorModel<"gfx802", SIQuarterSpeedModel,
  [FeatureISAVersion8_0_2]
>;

def : ProcessorModel<"gfx803", SIQuarterSpeedModel,
  [FeatureISAVersion8_0_3]
>;

def : ProcessorModel<"gfx804", SIQuarterSpeedModel,
  [FeatureISAVersion8_0_4]
>;

def : ProcessorModel<"gfx810", SIQuarterSpeedModel,
  [FeatureISAVersion8_1_0]
>;

@


1.1.1.4
log
@Import LLVM 5.0.0 release including clang, lld and lldb.
@
text
@d83 2
a84 9
def : ProcessorModel<"gfx600",     SIFullSpeedModel,
  [FeatureISAVersion6_0_0]>;

def : ProcessorModel<"SI",         SIFullSpeedModel,
  [FeatureISAVersion6_0_0]
>;

def : ProcessorModel<"tahiti",     SIFullSpeedModel,
  [FeatureISAVersion6_0_0]
d87 2
a88 2
def : ProcessorModel<"gfx601",     SIQuarterSpeedModel,
  [FeatureISAVersion6_0_1]
d91 1
a91 2
def : ProcessorModel<"pitcairn",   SIQuarterSpeedModel,
  [FeatureISAVersion6_0_1]>;
d93 1
a93 2
def : ProcessorModel<"verde",      SIQuarterSpeedModel,
  [FeatureISAVersion6_0_1]>;
d95 1
a95 2
def : ProcessorModel<"oland",      SIQuarterSpeedModel,
  [FeatureISAVersion6_0_1]>;
d97 1
a97 1
def : ProcessorModel<"hainan",     SIQuarterSpeedModel, [FeatureISAVersion6_0_1]>;
d103 1
a103 1
def : ProcessorModel<"gfx700",     SIQuarterSpeedModel,
d107 2
a108 2
def : ProcessorModel<"bonaire",    SIQuarterSpeedModel,
  [FeatureISAVersion7_0_0]
d115 1
a115 1
def : ProcessorModel<"gfx701",     SIFullSpeedModel,
d119 8
a126 1
def : ProcessorModel<"hawaii",     SIFullSpeedModel,
a133 11
def : ProcessorModel<"gfx703",     SIQuarterSpeedModel,
  [FeatureISAVersion7_0_3]
>;

def : ProcessorModel<"kabini",     SIQuarterSpeedModel,
  [FeatureISAVersion7_0_3]
>;

def : ProcessorModel<"mullins",    SIQuarterSpeedModel,
  [FeatureISAVersion7_0_3]>;

a187 20
>;

//===----------------------------------------------------------------------===//
// GFX9
//===----------------------------------------------------------------------===//

def : ProcessorModel<"gfx900", SIQuarterSpeedModel,
  [FeatureISAVersion9_0_0]
>;

def : ProcessorModel<"gfx901", SIQuarterSpeedModel,
  [FeatureISAVersion9_0_1]
>;

def : ProcessorModel<"gfx902", SIQuarterSpeedModel,
  [FeatureISAVersion9_0_2]
>;

def : ProcessorModel<"gfx903", SIQuarterSpeedModel,
  [FeatureISAVersion9_0_3]
@


