_add:
  PKFB: 
    description: "Packet FFO Bank control"
    baseAddress: 0x4000_2000
    addressBlocks:
      - offset: 0 
        size: 0x58
        usage: registers 
    registers:
      PKFB_FIFOCTRL:
        description: "Packet FIFO Bank control" 
        addressOffset: 0x000
        size: 32
        resetValue: 0x0000_0000
        resetMask:  0xFFFF_FFFF
        fields:
          pf0_en:
            description: "Set to enable the Packet FIFO"
            bitOffset: 0
            bitWidth: 1
            access: read-write
          pf0_push_mux:
            description: "Select which subsystem controls the push operation"
            bitOffset: 1
            bitWidth: 1
            access: read-write
          pf0_pop_mux:
            description: "Select which subsystem controls the pop operation"
            bitOffset: 2
            bitWidth: 1
            access: read-write
          pf0_push_int_mux:
            description: "Select which subsystem manages the push interrupt"
            bitOffset: 3
            bitWidth: 1
            access: read-write
          pf0_pop_int_mux:
            description: "Select which subsystem manages the pop interrupt"
            bitOffset: 4
            bitWidth: 1
            access: read-write
          pf0_ffe_sel:
            description: "If FFE is the controller, select which instance of FFE will be used for control"
            bitOffset: 5
            bitWidth: 1
            access: read-write
          pf1_en:
            description: "Set to enable the Packet FIFO"
            bitOffset: 8
            bitWidth: 1
            access: read-write
          pf1_push_mux:
            description: "Select which subsystem controls the push operation"
            bitOffset: 9
            bitWidth: 1
            access: read-write
          pf1_pop_mux:
            description: "Select which subsystem controls the pop operation"
            bitOffset: 10
            bitWidth: 1
            access: read-write
          pf1_push_int_mux:
            description: "Select which subsystem manages the push interrupt"
            bitOffset: 11
            bitWidth: 1
            access: read-write
          pf1_pop_int_mux:
            description: "Select which subsystem manages the pop interrupt"
            bitOffset: 12
            bitWidth: 1
            access: read-write
          pf1_ffe_sel:
            description: "If FFE is the controller, select which instance of FFE will be used for control"
            bitOffset: 13
            bitWidth: 1
            access: read-write
          pf2_en:
            description: "Set to enable the Packet FIFO"
            bitOffset: 16
            bitWidth: 1
            access: read-write
          pf2_push_mux:
            description: "Select which subsystem controls the push operation"
            bitOffset: 17
            bitWidth: 1
            access: read-write
          pf2_pop_mux:
            description: "Select which subsystem controls the pop operation"
            bitOffset: 18
            bitWidth: 1
            access: read-write
          pf2_push_int_mux:
            description: "Select which subsystem manages the push interrupt"
            bitOffset: 19
            bitWidth: 1
            access: read-write
          pf2_pop_int_mux:
            description: "Select which subsystem manages the pop interrupt"
            bitOffset: 20
            bitWidth: 1
            access: read-write
          pf2_ffe_sel:
            description: "If FFE is the controller, select which instance of FFE will be used for control"
            bitOffset: 21
            bitWidth: 1
            access: read-write
          pf8k_en:
            description: "Set to enable the Packet FIFO"
            bitOffset: 24
            bitWidth: 1
            access: read-write
          pf8k_push_mux:
            description: "Select which subsystem controls the push operation"
            bitOffset: 25
            bitWidth: 1
            access: read-write
          pf8k_pop_mux:
            description: "Select which subsystem controls the pop operation"
            bitOffset: 26
            bitWidth: 1
            access: read-write
          pf8k_push_int_mux:
            description: "Select which subsystem manages the push interrupt"
            bitOffset: 27
            bitWidth: 1
            access: read-write
          pf8k_pop_int_mux:
            description: "Select which subsystem manages the pop interrupt"
            bitOffset: 28
            bitWidth: 1
            access: read-write
          pf8k_ffe_sel:
            description: "If FFE is the controller, select which instance of FFE will be used for control"
            bitOffset: 29
            bitWidth: 1
            access: read-write
      PKFB_FIFOSRAMCTRL0:
        description: "SRAM Test Control 0" 
        addressOffset: 0x004
        size: 32
        resetValue: 0x0000_0000
        resetMask:  0xFFFF_FFFF
        fields:
          pf0_test1a:
            description: "Set this bit to disable test capabilities"
            bitOffset: 0
            bitWidth: 1
            access: read-write
          pf0_rmea:
            description: "Set this bit to disable SRAM timing adjust"
            bitOffset: 1
            bitWidth: 1
            access: read-write
          pf0_rma:
            description: "SRAM Adjust timing value"
            bitOffset: 2
            bitWidth: 4
            access: read-write
          pf0_test1b:
            description: "Set this bit to disable test capabilities"
            bitOffset: 8
            bitWidth: 1
            access: read-write
          pf0_rmeb:
            description: "Set this bit to disable SRAM timing adjust"
            bitOffset: 9
            bitWidth: 1
            access: read-write
          pf0_rmb:
            description: "SRAM Adjust timing value"
            bitOffset: 10
            bitWidth: 4
            access: read-write
          pf1_test1a:
            description: "Set this bit to disable test capabilities"
            bitOffset: 16
            bitWidth: 1
            access: read-write
          pf1_rmea:
            description: "Set this bit to disable SRAM timing adjust"
            bitOffset: 17
            bitWidth: 1
            access: read-write
          pf1_rma:
            description: "SRAM Adjust timing value"
            bitOffset: 18
            bitWidth: 4
            access: read-write
          pf1_test1b:
            description: "Set this bit to disable test capabilities"
            bitOffset: 24
            bitWidth: 1
            access: read-write
          pf1_rmeb:
            description: "Set this bit to disable SRAM timing adjust"
            bitOffset: 25
            bitWidth: 1
            access: read-write
          pf1_rmb:
            description: "SRAM Adjust timing value"
            bitOffset: 26
            bitWidth: 4
            access: read-write
      PKFB_FIFOSRAMCTRL1:
        description: "SRAM Test Control 1" 
        addressOffset: 0x008
        size: 32
        resetValue: 0x0000_0000
        resetMask:  0xFFFF_FFFF
        fields:
          pf2_test1a:
            description: "Set this bit to disable test capabilities"
            bitOffset: 0
            bitWidth: 1
            access: read-write
          pf2_rmea:
            description: "Set this bit to disable SRAM timing adjust"
            bitOffset: 1
            bitWidth: 1
            access: read-write
          pf2_rma:
            description: "SRAM Adjust timing value"
            bitOffset: 2
            bitWidth: 4
            access: read-write
          pf2_test1b:
            description: "Set this bit to disable test capabilities"
            bitOffset: 8
            bitWidth: 1
            access: read-write
          pf2_rmeb:
            description: "Set this bit to disable SRAM timing adjust"
            bitOffset: 9
            bitWidth: 1
            access: read-write
          pf2_rmb:
            description: "SRAM Adjust timing value"
            bitOffset: 10
            bitWidth: 4
            access: read-write
          pf8k_test1a:
            description: "Set this bit to disable test capabilities"
            bitOffset: 16
            bitWidth: 1
            access: read-write
          pf8k_rmea:
            description: "Set this bit to disable SRAM timing adjust"
            bitOffset: 17
            bitWidth: 1
            access: read-write
          pf8k_rma:
            description: "SRAM Adjust timing value"
            bitOffset: 18
            bitWidth: 4
            access: read-write
          pf8k_test1b:
            description: "Set this bit to disable test capabilities"
            bitOffset: 24
            bitWidth: 1
            access: read-write
          pf8k_rmeb:
            description: "Set this bit to disable SRAM timing adjust"
            bitOffset: 25
            bitWidth: 1
            access: read-write
          pf8k_rmb:
            description: "SRAM Adjust timing value"
            bitOffset: 26
            bitWidth: 4
            access: read-write
      PKFB_FIFOSTATUS:
        description: "Packet FIFO Status register" 
        addressOffset: 0x00C
        size: 32
        fields:
          pf0_sram_sleep:
            description: "SRAM Sleep Status"
            bitOffset: 0
            bitWidth: 2
            access: read-write
          pf0_push_int_over:
            description: "Bit is set if there's an interrupt set for overflow (pktFIFO or FFE FIFO)"
            bitOffset: 2
            bitWidth: 1
            access: read-write
          pf0_push_int_thresh:
            description: "Bit is set if there's an interrupt set for push threshold"
            bitOffset: 3
            bitWidth: 1
            access: read-write
          pf0_push_int_sleep:
            description: "Bit is set if there's an interrupt set for push on SRAM sleep"
            bitOffset: 4
            bitWidth: 1
            access: read-write
          pf0_pop_int_under:
            description: "Bit is set if there's an interrupt set for underflow"
            bitOffset: 5
            bitWidth: 1
            access: read-write
          pf0_pop_int_thresh:
            description: "Bit is set if there's an interrupt set for pop threshold"
            bitOffset: 6
            bitWidth: 1
            access: read-write
          pf0_pop_int_sleep:
            description: "Bit is set if there's an interrupt set for pop on SRAM sleep"
            bitOffset: 7
            bitWidth: 1
            access: read-write
          pf1_sram_sleep:
            description: "SRAM Sleep Status"
            bitOffset: 8
            bitWidth: 2
            access: read-write
          pf1_push_int_over:
            description: "Bit is set if there's an interrupt set for overflow (pktFIFO or FFE FIFO)"
            bitOffset: 10
            bitWidth: 1
            access: read-write
          pf1_push_int_thresh:
            description: "Bit is set if there's an interrupt set for push threshold"
            bitOffset: 11
            bitWidth: 1
            access: read-write
          pf1_push_int_sleep:
            description: "Bit is set if there's an interrupt set for push on SRAM sleep"
            bitOffset: 12
            bitWidth: 1
            access: read-write
          pf1_pop_int_under:
            description: "Bit is set if there's an interrupt set for underflow"
            bitOffset: 13
            bitWidth: 1
            access: read-write
          pf1_pop_int_thresh:
            description: "Bit is set if there's an interrupt set for pop threshold"
            bitOffset: 14
            bitWidth: 1
            access: read-write
          pf1_pop_int_sleep:
            description: "Bit is set if there's an interrupt set for pop on SRAM sleep"
            bitOffset: 15
            bitWidth: 1
            access: read-write
          pf2_sram_sleep:
            description: "SRAM Sleep Status"
            bitOffset: 16
            bitWidth: 2
            access: read-write
          pf2_push_int_over:
            description: "Bit is set if there's an interrupt set for overflow (pktFIFO or FFE FIFO)"
            bitOffset: 18
            bitWidth: 1
            access: read-write
          pf2_push_int_thresh:
            description: "Bit is set if there's an interrupt set for push threshold"
            bitOffset: 19
            bitWidth: 1
            access: read-write
          pf2_push_int_sleep:
            description: "Bit is set if there's an interrupt set for push on SRAM sleep"
            bitOffset: 20
            bitWidth: 1
            access: read-write
          pf2_pop_int_under:
            description: "Bit is set if there's an interrupt set for underflow"
            bitOffset: 21
            bitWidth: 1
            access: read-write
          pf2_pop_int_thresh:
            description: "Bit is set if there's an interrupt set for pop threshold"
            bitOffset: 22
            bitWidth: 1
            access: read-write
          pf2_pop_int_sleep:
            description: "Bit is set if there's an interrupt set for pop on SRAM sleep"
            bitOffset: 23
            bitWidth: 1
            access: read-write
          pf8k_sram_sleep:
            description: "SRAM Sleep Status"
            bitOffset: 24
            bitWidth: 2
            access: read-write
          pf8k_push_int_over:
            description: "Bit is set if there's an interrupt set for overflow (pktFIFO or FFE FIFO)"
            bitOffset: 26
            bitWidth: 1
            access: read-write
          pf8k_push_int_thresh:
            description: "Bit is set if there's an interrupt set for push threshold"
            bitOffset: 27
            bitWidth: 1
            access: read-write
          pf8k_push_int_sleep:
            description: "Bit is set if there's an interrupt set for push on SRAM sleep"
            bitOffset: 28
            bitWidth: 1
            access: read-write
          pf8k_pop_int_under:
            description: "Bit is set if there's an interrupt set for underflow"
            bitOffset: 29
            bitWidth: 1
            access: read-write
          pf8k_pop_int_thresh:
            description: "Bit is set if there's an interrupt set for pop threshold"
            bitOffset: 30
            bitWidth: 1
            access: read-write
          pf8k_pop_int_sleep:
            description: "Bit is set if there's an interrupt set for pop on SRAM sleep"
            bitOffset: 31
            bitWidth: 1
            access: read-write

      PKFB_PF0PUSHCTL:
        description: "FIFO 0 Push Control" 
        addressOffset: 0x010
        size: 32
        resetValue: 0b0_0000_0000_0000_0000_0000_0000
        resetMask:  0b1_1111_1111_0000_0000_0001_1111
        fields:
          pf0_push_sleep_en:
            description: "Set this bit to enable sleep"
            bitOffset: 0
            bitWidth: 1
            access: read-write
          pf0_push_sleep_type:
            description: "Select the type of sleep mode"
            bitOffset: 1
            bitWidth: 1
            access: read-write
          pf0_push_int_en_ov:
            description: "Control whether the push interrupt for FIFO overflow is enabled or masked"
            bitOffset: 2
            bitWidth: 1
            access: read-write
          pf0_push_int_en_thresh:
            description: "Control whether the push interrupt for FIFO threshold is enabled or masked"
            bitOffset: 3
            bitWidth: 1
            access: read-write
          pf0_push_int_en_sram_sleep:
            description: "Control whether the push interrupt for push on SRAM sleep is enabled or masked"
            bitOffset: 4
            bitWidth: 1
            access: read-write
          pf0_push_thresh:
            description: "PUSH counter threshold (x32 count)"
            bitOffset: 16
            bitWidth: 9
            access: read-write
      PKFB_PF0POPCTL:
        description: "FIFO 0 Pop Control" 
        addressOffset: 0x014
        size: 32
        resetValue: 0b0_0000_0000_0000_0000_0000_0000
        resetMask:  0b1_1111_1111_0000_0000_0001_1111
        fields:
          pf0_pop_sleep_en:
            description: "Set this bit to enable sleep"
            bitOffset: 0
            bitWidth: 1
            access: read-write
          pf0_pop_sleep_type:
            description: "Select the type of sleep mode"
            bitOffset: 1
            bitWidth: 1
            access: read-write
          pf0_pop_int_en_ov:
            description: "Control whether the push interrupt for FIFO overflow is enabled or masked"
            bitOffset: 2
            bitWidth: 1
            access: read-write
          pf0_pop_int_en_thresh:
            description: "Control whether the push interrupt for FIFO threshold is enabled or masked"
            bitOffset: 3
            bitWidth: 1
            access: read-write
          pf0_pop_int_en_sram_sleep:
            description: "Control whether the push interrupt for pop on SRAM sleep is enabled or masked"
            bitOffset: 4
            bitWidth: 1
            access: read-write
          pf0_pop_thresh:
            description: "POP counter threshold (x32 count)"
            bitOffset: 16
            bitWidth: 9
            access: read-write
      PKFB_PF0CNT:
        description: "FIFO 0 Count" 
        addressOffset: 0x018
        size: 32
        resetValue: 0x0100_8000
        resetMask:  0xFFFF_FFFF
        fields:
          pf0_pop_cnt:
            description: "FIFO 0 Pop Count (x32 count) Number of available entries for pop"
            bitOffset: 0
            bitWidth: 9
            access: read-only
          pf0_empty:
            description: "FIFO 0 Empty"
            bitOffset: 15
            bitWidth: 1
            access: read-only
          pf0_push_cnt:
            description: "FIFO 0 Push Count (x32 count) Number of available entries for push"
            bitOffset: 16
            bitWidth: 9
            access: read-only
          pf0_full:
            description: "FIFO 0 Full"
            bitOffset: 31
            bitWidth: 1
            access: read-only
      PKFB_PF0DATA:
        description: "FIFO 0 Push/POP Data Register" 
        addressOffset: 0x01C
        size: 32
        resetValue: 0x0000_0000
        resetMask:  0xFFFF_FFFF
        fields:
          pf0_data_reg:
            description: "FIFO 0 Push/POP Data Register" 
            bitOffset: 0
            bitWidth: 32
            access: read-write
      PKFB_PF1PUSHCTL:
        description: "FIFO 1 Push Control" 
        addressOffset: 0x020
        size: 32
        resetValue: 0b0000_0000_0000_0000_0000_0000
        resetMask:  0b1111_1111_0000_0000_0001_1111
        fields:
          pf1_push_sleep_en:
            description: "Set this bit to enable sleep"
            bitOffset: 0
            bitWidth: 1
            access: read-write
          pf1_push_sleep_type:
            description: "Select the type of sleep mode"
            bitOffset: 1
            bitWidth: 1
            access: read-write
          pf1_push_int_en_ov:
            description: "Control whether the push interrupt for FIFO overflow is enabled or masked"
            bitOffset: 2
            bitWidth: 1
            access: read-write
          pf1_push_int_en_thresh:
            description: "Control whether the push interrupt for FIFO threshold is enabled or masked"
            bitOffset: 3
            bitWidth: 1
            access: read-write
          pf1_push_int_en_sram_sleep:
            description: "Control whether the push interrupt for push on SRAM sleep is enabled or masked"
            bitOffset: 4
            bitWidth: 1
            access: read-write
          pf1_push_thresh:
            description: "PUSH counter threshold (x32 count)"
            bitOffset: 16
            bitWidth: 8
            access: read-write
      PKFB_PF1POPCTL:
        description: "FIFO 1 Pop Control" 
        addressOffset: 0x024
        size: 32
        resetValue: 0b0000_0000_0000_0000_0000_0000
        resetMask:  0b1111_1111_0000_0000_0001_1111
        fields:
          pf1_pop_sleep_en:
            description: "Set this bit to enable sleep"
            bitOffset: 0
            bitWidth: 1
            access: read-write
          pf1_pop_sleep_type:
            description: "Select the type of sleep mode"
            bitOffset: 1
            bitWidth: 1
            access: read-write
          pf1_pop_int_en_ov:
            description: "Control whether the push interrupt for FIFO overflow is enabled or masked"
            bitOffset: 2
            bitWidth: 1
            access: read-write
          pf1_pop_int_en_thresh:
            description: "Control whether the push interrupt for FIFO threshold is enabled or masked"
            bitOffset: 3
            bitWidth: 1
            access: read-write
          pf1_pop_int_en_sram_sleep:
            description: "Control whether the push interrupt for pop on SRAM sleep is enabled or masked"
            bitOffset: 4
            bitWidth: 1
            access: read-write
          pf1_pop_thresh:
            description: "POP counter threshold (x32 count)"
            bitOffset: 16
            bitWidth: 8
            access: read-write
      PKFB_PF1CNT:
        description: "FIFO 1 Count" 
        addressOffset: 0x028
        size: 32
        resetValue: 0x0080_8000
        resetMask:  0xFFFF_FFFF
        fields:
          pf1_pop_cnt:
            description: "FIFO 1 Pop Count (x32 count) Number of available entries for pop"
            bitOffset: 0
            bitWidth: 8
            access: read-only
          pf1_empty:
            description: "FIFO 1 Empty"
            bitOffset: 15
            bitWidth: 1
            access: read-only
          pf1_push_cnt:
            description: "FIFO 1 Push Count (x32 count) Number of available entries for push"
            bitOffset: 16
            bitWidth: 8
            access: read-only
          pf1_full:
            description: "FIFO 1 Full"
            bitOffset: 31
            bitWidth: 1
            access: read-only
      PKFB_PF1DATA:
        description: "FIFO 1 Push/POP Data Register" 
        addressOffset: 0x02C
        size: 32
        resetValue: 0x0000_0000
        resetMask:  0xFFFF_FFFF
        fields:
          pf1_data_reg:
            description: "FIFO 1 Push/POP Data Register" 
            bitOffset: 0
            bitWidth: 32
            access: read-write
      PKFB_PF2PUSHCTL:
        description: "FIFO 2 Push Control" 
        addressOffset: 0x030
        size: 32
        resetValue: 0b0000_0000_0000_0000_0000_0000
        resetMask:  0b1111_1111_0000_0000_0001_1111
        fields:
          pf2_push_sleep_en:
            description: "Set this bit to enable sleep"
            bitOffset: 0
            bitWidth: 1
            access: read-write
          pf2_push_sleep_type:
            description: "Select the type of sleep mode"
            bitOffset: 1
            bitWidth: 1
            access: read-write
          pf2_push_int_en_ov:
            description: "Control whether the push interrupt for FIFO overflow is enabled or masked"
            bitOffset: 2
            bitWidth: 1
            access: read-write
          pf2_push_int_en_thresh:
            description: "Control whether the push interrupt for FIFO threshold is enabled or masked"
            bitOffset: 3
            bitWidth: 1
            access: read-write
          pf2_push_int_en_sram_sleep:
            description: "Control whether the push interrupt for push on SRAM sleep is enabled or masked"
            bitOffset: 4
            bitWidth: 1
            access: read-write
          pf2_push_thresh:
            description: "PUSH counter threshold (x32 count)"
            bitOffset: 16
            bitWidth: 8
            access: read-write
      PKFB_PF2POPCTL:
        description: "FIFO 2 Pop Control" 
        addressOffset: 0x034
        size: 32
        resetValue: 0b0000_0000_0000_0000_0000_0000
        resetMask:  0b1111_1111_0000_0000_0001_1111
        fields:
          pf2_pop_sleep_en:
            description: "Set this bit to enable sleep"
            bitOffset: 0
            bitWidth: 1
            access: read-write
          pf2_pop_sleep_type:
            description: "Select the type of sleep mode"
            bitOffset: 1
            bitWidth: 1
            access: read-write
          pf2_pop_int_en_ov:
            description: "Control whether the push interrupt for FIFO overflow is enabled or masked"
            bitOffset: 2
            bitWidth: 1
            access: read-write
          pf2_pop_int_en_thresh:
            description: "Control whether the push interrupt for FIFO threshold is enabled or masked"
            bitOffset: 3
            bitWidth: 1
            access: read-write
          pf2_pop_int_en_sram_sleep:
            description: "Control whether the push interrupt for pop on SRAM sleep is enabled or masked"
            bitOffset: 4
            bitWidth: 1
            access: read-write
          pf2_pop_thresh:
            description: "POP counter threshold (x32 count)"
            bitOffset: 16
            bitWidth: 8
            access: read-write
      PKFB_PF2CNT:
        description: "FIFO 2 Count" 
        addressOffset: 0x038
        size: 32
        resetValue: 0x0080_8000
        resetMask:  0xFFFF_FFFF
        fields:
          pf2_pop_cnt:
            description: "FIFO 2 Pop Count (x32 count) Number of available entries for pop"
            bitOffset: 0
            bitWidth: 8
            access: read-only
          pf2_empty:
            description: "FIFO 2 Empty"
            bitOffset: 15
            bitWidth: 1
            access: read-only
          pf2_push_cnt:
            description: "FIFO 2 Push Count (x32 count) Number of available entries for push"
            bitOffset: 16
            bitWidth: 8
            access: read-only
          pf2_full:
            description: "FIFO 2 Full"
            bitOffset: 31
            bitWidth: 1
            access: read-only
      PKFB_PF2DATA:
        description: "FIFO 2 Push/POP Data Register" 
        addressOffset: 0x03C
        size: 32
        resetValue: 0x0000_0000
        resetMask:  0xFFFF_FFFF
        fields:
          pf2_data_reg:
            description: "FIFO 2 Push/POP Data Register" 
            bitOffset: 0
            bitWidth: 32
            access: read-write
      PKFB_PF8KPUSHCTL:
        description: "FIFO 8k Push Control" 
        addressOffset: 0x040
        size: 32
        resetValue: 0b0_0000_0000_0000_0000_0000_0000
        resetMask:  0b1_1111_1111_0000_0000_0001_1111
        fields:
          pf8k_push_sleep_en:
            description: "Set this bit to enable sleep"
            bitOffset: 0
            bitWidth: 1
            access: read-write
          pf8k_push_sleep_type:
            description: "Select the type of sleep mode"
            bitOffset: 1
            bitWidth: 1
            access: read-write
          pf8k_push_int_en_ov:
            description: "Control whether the push interrupt for FIFO overflow is enabled or masked"
            bitOffset: 2
            bitWidth: 1
            access: read-write
          pf8k_push_int_en_thresh:
            description: "Control whether the push interrupt for FIFO threshold is enabled or masked"
            bitOffset: 3
            bitWidth: 1
            access: read-write
          pf8k_push_int_en_sram_sleep:
            description: "Control whether the push interrupt for push on SRAM sleep is enabled or masked"
            bitOffset: 4
            bitWidth: 1
            access: read-write
          pf8k_push_thresh:
            description: "PUSH counter threshold (x16 count)"
            bitOffset: 16
            bitWidth: 13
            access: read-write
      PKFB_PF8KPOPCTL:
        description: "FIFO 8k Pop Control" 
        addressOffset: 0x044
        size: 32
        resetValue: 0b0_0000_0000_0000_0000_0000_0000_0000
        resetMask:  0b1_1111_1111_1111_0000_0000_0111_1111
        fields:
          pf8k_pop_sleep_en:
            description: "Set this bit to enable sleep"
            bitOffset: 0
            bitWidth: 1
            access: read-write
          pf8k_pop_sleep_type:
            description: "Select the type of sleep mode"
            bitOffset: 1
            bitWidth: 1
            access: read-write
          pf8k_pop_int_en_ov:
            description: "Control whether the push interrupt for FIFO overflow is enabled or masked"
            bitOffset: 2
            bitWidth: 1
            access: read-write
          pf8k_pop_int_en_thresh:
            description: "Control whether the push interrupt for FIFO threshold is enabled or masked"
            bitOffset: 3
            bitWidth: 1
            access: read-write
          pf8k_pop_int_en_sram_sleep:
            description: "Control whether the push interrupt for pop on SRAM sleep is enabled or masked"
            bitOffset: 4
            bitWidth: 1
            access: read-write
          pf8k_fifo_pkt_mode:
            description: "FIFO Packet Mode"
            bitOffset: 5
            bitWidth: 1
            access: read-write
          pf8k_fifo_ring_buff_mode:
            description: "Ring buffer mode"
            bitOffset: 6
            bitWidth: 1
            access: read-write
          pf8k_pop_thresh:
            description: "POP counter threshold (x16 count)"
            bitOffset: 16
            bitWidth: 8
            access: read-write
      PKFB_PF8KCNT:
        description: "FIFO 8k Count" 
        addressOffset: 0x048
        size: 32
        resetValue: 0x0100_8000
        resetMask:  0xFFFF_FFFF
        fields:
          pf8k_pop_cnt:
            description: "FIFO 8k Pop Count (x16 count) Number of available entries for pop"
            bitOffset: 0
            bitWidth: 13
            access: read-only
          pf8k_empty:
            description: "FIFO 8k Empty"
            bitOffset: 15
            bitWidth: 1
            access: read-only
          pf8k_push_cnt:
            description: "FIFO 8k Push Count (x32 count) Number of available entries for push"
            bitOffset: 16
            bitWidth: 13
            access: read-only
          pf8k_full:
            description: "FIFO 8k Full"
            bitOffset: 31
            bitWidth: 1
            access: read-only
      PKFB_PF8kDATA:
        description: "FIFO 8k Push/POP Data Register" 
        addressOffset: 0x04C
        size: 32
        resetValue: 0x0000_0000
        resetMask:  0xFFFF_FFFF
        fields:
          pf8k_data_reg:
            description: "FIFO 8k Push/POP Data Register. In ringbuffer mode, [16] is treated as SOP (start-of-packet) by autodrain logic" 
            bitOffset: 0
            bitWidth: 17
            access: read-write
          pf8k_push_eop:
            description: "FIFO 8k Push EOP (end of packet)" 
            bitOffset: 17
            bitWidth: 1
            access: write-only
      PKFB_FIFO_COLL_INTR:
        description: "Control for collision interrupts" 
        addressOffset: 0x050
        size: 32
        resetValue: 0b0000
        resetMask:  0b1111
        fields:
          pf0_coll_intr:
            description: "Interrupt is triggered when bot FFE0 and FFE1 try to push into packet FIFO 0"
            bitOffset: 0
            bitWidth: 1
            access: read-write
          pf1_coll_intr:
            description: "Interrupt is triggered when bot FFE0 and FFE1 try to push into packet FIFO 1"
            bitOffset: 1
            bitWidth: 1
            access: read-write
          pf2_coll_intr:
            description: "Interrupt is triggered when bot FFE0 and FFE1 try to push into packet FIFO 0"
            bitOffset: 2
            bitWidth: 1
            access: read-write
          pf8k_coll_intr:
            description: "Interrupt is triggered when bot FFE0 and FFE1 try to push into packet FIFO 8k"
            bitOffset: 3
            bitWidth: 1
            access: read-write
      PKFB_FIFO_COLL_INTR_EN:
        description: "Control register for enabling or masking the collisione interrupts" 
        addressOffset: 0x054
        size: 32
        resetValue: 0b0000
        resetMask:  0b1111
        fields:
          pf0_coll_intr_en:
            description: "Set bit to enable interrupt"
            bitOffset: 0
            bitWidth: 1
            access: read-write
          pf1_coll_intr_en:
            description: "Set bit to enable interrupt"
            bitOffset: 1
            bitWidth: 1
            access: read-write
          pf2_coll_intr_en:
            description: "Set bit to enable interrupt"
            bitOffset: 2
            bitWidth: 1
            access: read-write
          pf8k_coll_intr_en:
            description: "Set bit to enable interrupt"
            bitOffset: 3
            bitWidth: 1
            access: read-write

PKFB:
  PKFB_FIFOCTRL:
    "*_en": 
      disable: [0, "Disable the packet FIFO"]
      enable: [1, "Enable the packet FIFO"]
    "*_push_mux":
      m4: [0, "Select the M4 subsystem to control the FIFO"]
      ffe: [1, "Select the FFE subsystem to control the FIFO"]
    "*_pop_mux":
      m4: [0, "Select the M4 subsystem to control the FIFO"]
      ap: [1, "Select the AP subsystem to control the FIFO"]
    "*_push_int_mux":
      m4: [0, "Select the M4 subsystem to control the FIFO"]
      ap: [1, "Select the AP subsystem to control the FIFO"]
    "*_pop_int_mux":
      m4: [0, "Select the M4 subsystem to control the FIFO"]
      ap: [1, "Select the AP subsystem to control the FIFO"]
    "*_ffe_sel":
      ffe0: [0, "when FFE is the controller of the FIFO, select FFE0 as the controller"]
      ffe1: [1, "when FFE is the controller of the FIFO, select FFE1 as the controller"]
  PKFB_FIFOSTATUS:
    "pf*_sram_sleep":
      active: [0, "SRAM is in active mode"]
      light_sleep: [1, "SRAM is in Light Sleep mode"]
      deep_sleep: [2, "SRAM is in Deep Sleep mode"]
      shutdown: [3, "SRAM is in Shutdown mode"]
  "PKFB_PF*CTL":
    "pf*_sleep_type":
      deep_sleep: [0, "Select deep sleep as sleep type for the FIFO"]
      shut_down: [1, "Select shutdown as the sleep type for the FIFO"]
    "pf*_int_*":
      mask: [0, "Mask the interrupt event"]
      unmask: [1, "Unmask the interrupt event"]
  PKFB_FIFO_COLL_INTR_EN:
    "*":
      mask: [0, "Mask the interrupt event"]
      unmask: [1, "Unmask the interrupt event"]
