# My-FPGA-DE1-SoC-Full-Lab

### ğŸ“ Phan Thanh Tung - 1613240 ğŸ€

This repository has included all of my practice and exercise in Verilog HDL programming language.

I work with Altera DE1-SoC board and write on Quartus II 13.0sp1 (64-bit) Web Edition.

### KIT and program I working with:

![image](https://user-images.githubusercontent.com/48848418/72683573-19b20e80-3b0b-11ea-8d73-8e1b4ff52cdb.png)

![image](https://user-images.githubusercontent.com/48848418/72683580-2c2c4800-3b0b-11ea-9f69-f989831a9d84.png)


    Author: Phan Thanh Tung
