Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov  7 12:54:33 2019
| Host         : JULIAN-SURFACE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file toppo_control_sets_placed.rpt
| Design       : toppo
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              41 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------------------------------+--------------------+------------------+----------------+
|           Clock Signal          |             Enable Signal             |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+---------------------------------+---------------------------------------+--------------------+------------------+----------------+
|  lab5clock/slowclk/clk_out      | lab5clock/slowclk/XLXI_45/CEO         |                    |                1 |              2 |
|  lab5clock/slowclk/clk_out      | funstates/ce                          |                    |                1 |              3 |
|  lab5clock/slowclk/clk_out      | theWorld/timeCount/count0to2/ce_0     |                    |                1 |              3 |
|  lab5clock/my_clk_inst/clk_out1 |                                       |                    |                2 |              4 |
|  lab5clock/my_clk_inst/clk_out1 | lab5clock/slowclk/XLXI_37/I_36_31_n_0 |                    |                2 |              4 |
|  lab5clock/my_clk_inst/clk_out1 | lab5clock/slowclk/XLXI_38/CEO         |                    |                2 |              4 |
|  lab5clock/slowclk/clk_out      | lab5clock/slowclk/qsec3               |                    |                2 |              4 |
|  lab5clock/slowclk/clk_out      | funstates/edgeD                       |                    |                1 |              4 |
|  lab5clock/slowclk/clk_out      | funstates/edgeU                       |                    |                2 |              4 |
|  lab5clock/slowclk/clk_out      | theWorld/timeCount/count0to2/ce_1     |                    |                1 |              5 |
|  lab5clock/slowclk/clk_out      | lab5clock/slowclk/XLXI_40/TC          |                    |                4 |              8 |
|  lab5clock/slowclk/clk_out      |                                       |                    |               12 |             28 |
|  lab5clock/slowclk/clk_out      | funstates/zenshin0                    | ledshifter/out[15] |                8 |             28 |
+---------------------------------+---------------------------------------+--------------------+------------------+----------------+


