Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\CSC10\week_2\software\embedded_system.qsys --synthesis=VHDL --output-directory=C:\CSC10\week_2\software\embedded_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading software/embedded_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hex_to_7_segment_decoder_0 [hex_to_7_segment_decoder 1.0]
Progress: Parameterizing module hex_to_7_segment_decoder_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding reg32_avalon_interface_0 [reg32_avalon_interface 1.0]
Progress: Parameterizing module reg32_avalon_interface_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: embedded_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: embedded_system.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Warning: embedded_system.reg32_avalon_interface_0: reg32_avalon_interface_0.conduit_end must be exported, or connected to a matching conduit.
Info: embedded_system: Generating embedded_system "embedded_system" for QUARTUS_SYNTH
Warning: Translator hex_to_7_segment_decoder_0_avalon_slave_0_translator failed to match interface hex_to_7_segment_decoder_0.avalon_slave_0
Info: embedded_system: Done "embedded_system" with 1 modules, 0 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
