// Seed: 2962900277
module module_0 (
    input wire id_0,
    input tri1 id_1,
    output wor id_2,
    input supply0 id_3,
    input wor id_4,
    input tri1 id_5,
    input tri1 id_6
    , id_20,
    input supply0 id_7,
    input tri id_8,
    input supply1 id_9
    , id_21, id_22, id_23,
    input wire id_10,
    output uwire id_11,
    output wire id_12,
    input tri0 id_13,
    input tri0 id_14,
    input supply1 id_15,
    input supply0 id_16,
    input wand id_17,
    input tri0 id_18
);
  logic [( "" ) : -1] id_24, id_25;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input wire id_2,
    input tri id_3,
    input supply1 id_4,
    output supply1 id_5,
    output wor id_6,
    input wor id_7,
    input wand id_8,
    input tri id_9,
    output tri0 id_10
);
  assign id_10 = 1 && -1 ? id_4 : -1;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_0,
      id_9,
      id_7,
      id_1,
      id_8,
      id_8,
      id_3,
      id_8,
      id_3,
      id_5,
      id_6,
      id_3,
      id_4,
      id_9,
      id_3,
      id_7,
      id_4
  );
  assign modCall_1.id_12 = 0;
endmodule
