===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.5475 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3404 ( 16.3%)    0.3404 ( 22.0%)  FIR Parser
    0.8959 ( 42.8%)    0.5451 ( 35.2%)  'firrtl.circuit' Pipeline
    0.1361 (  6.5%)    0.0757 (  4.9%)    'firrtl.module' Pipeline
    0.1360 (  6.5%)    0.0757 (  4.9%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0150 (  0.7%)    0.0150 (  1.0%)    InferWidths
    0.0633 (  3.0%)    0.0633 (  4.1%)    LowerFIRRTLTypes
    0.6204 ( 29.7%)    0.3329 ( 21.5%)    'firrtl.module' Pipeline
    0.0905 (  4.3%)    0.0495 (  3.2%)      ExpandWhens
    0.5299 ( 25.3%)    0.2834 ( 18.3%)      SimpleCanonicalizer
    0.0525 (  2.5%)    0.0525 (  3.4%)    IMConstProp
    0.0038 (  0.2%)    0.0038 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0082 (  0.4%)    0.0052 (  0.3%)    'firrtl.module' Pipeline
    0.0082 (  0.4%)    0.0052 (  0.3%)      CheckWidths
    0.2239 ( 10.7%)    0.2239 ( 14.5%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.3550 ( 17.0%)    0.1888 ( 12.2%)  'hw.module' Pipeline
    0.0073 (  0.4%)    0.0051 (  0.3%)    HWCleanup
    0.1671 (  8.0%)    0.0863 (  5.6%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.1805 (  8.6%)    0.0974 (  6.3%)    SimpleCanonicalizer
    0.0298 (  1.4%)    0.0298 (  1.9%)  HWLegalizeNames
    0.0592 (  2.8%)    0.0322 (  2.1%)  'hw.module' Pipeline
    0.0591 (  2.8%)    0.0321 (  2.1%)    PrettifyVerilog
    0.1863 (  8.9%)    0.1863 ( 12.0%)  Output
    0.0008 (  0.0%)    0.0008 (  0.1%)  Rest
    2.0915 (100.0%)    1.5475 (100.0%)  Total

{
  totalTime: 1.56,
  maxMemory: 79630336
}
