{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 03 11:08:21 2011 " "Info: Processing started: Wed Aug 03 11:08:21 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpj -c cpj " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpj -c cpj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cpj.v(21) " "Warning (10268): Verilog HDL information at cpj.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpj.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file cpj.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpj " "Info: Found entity 1: cpj" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 rmk " "Info: Found entity 2: rmk" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 sjzm " "Info: Found entity 3: sjzm" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 63 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 bzjs " "Info: Found entity 4: bzjs" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 91 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 mux4to1 " "Info: Found entity 5: mux4to1" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 143 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "D:/my project3/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cpj.v(9) " "Critical Warning (10846): Verilog HDL Instantiation warning at cpj.v(9): instance has no name" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cpj.v(10) " "Critical Warning (10846): Verilog HDL Instantiation warning at cpj.v(10): instance has no name" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cpj.v(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at cpj.v(11): instance has no name" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cpj.v(12) " "Critical Warning (10846): Verilog HDL Instantiation warning at cpj.v(12): instance has no name" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpj " "Info: Elaborating entity \"cpj\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rmk rmk:comb_4 " "Info: Elaborating entity \"rmk\" for hierarchy \"rmk:comb_4\"" {  } { { "cpj.v" "comb_4" { Text "D:/my project3/cpj.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sjzm sjzm:comb_5 " "Info: Elaborating entity \"sjzm\" for hierarchy \"sjzm:comb_5\"" {  } { { "cpj.v" "comb_5" { Text "D:/my project3/cpj.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bzjs bzjs:comb_6 " "Info: Elaborating entity \"bzjs\" for hierarchy \"bzjs:comb_6\"" {  } { { "cpj.v" "comb_6" { Text "D:/my project3/cpj.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:comb_7 " "Info: Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:comb_7\"" {  } { { "cpj.v" "comb_7" { Text "D:/my project3/cpj.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in32 cpj.v(156) " "Warning (10235): Verilog HDL Always Construct warning at cpj.v(156): variable \"in32\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in32 cpj.v(157) " "Warning (10235): Verilog HDL Always Construct warning at cpj.v(157): variable \"in32\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in32 cpj.v(158) " "Warning (10235): Verilog HDL Always Construct warning at cpj.v(158): variable \"in32\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in32 cpj.v(159) " "Warning (10235): Verilog HDL Always Construct warning at cpj.v(159): variable \"in32\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bzin32 cpj.v(160) " "Warning (10235): Verilog HDL Always Construct warning at cpj.v(160): variable \"bzin32\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bzin32 cpj.v(161) " "Warning (10235): Verilog HDL Always Construct warning at cpj.v(161): variable \"bzin32\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bzin32 cpj.v(162) " "Warning (10235): Verilog HDL Always Construct warning at cpj.v(162): variable \"bzin32\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bzin32 cpj.v(163) " "Warning (10235): Verilog HDL Always Construct warning at cpj.v(163): variable \"bzin32\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out8 cpj.v(150) " "Warning (10240): Verilog HDL Always Construct warning at cpj.v(150): inferring latch(es) for variable \"out8\", which holds its previous value in one or more paths through the always construct" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 150 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out8\[0\] cpj.v(153) " "Info (10041): Inferred latch for \"out8\[0\]\" at cpj.v(153)" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out8\[1\] cpj.v(153) " "Info (10041): Inferred latch for \"out8\[1\]\" at cpj.v(153)" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out8\[2\] cpj.v(153) " "Info (10041): Inferred latch for \"out8\[2\]\" at cpj.v(153)" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out8\[3\] cpj.v(153) " "Info (10041): Inferred latch for \"out8\[3\]\" at cpj.v(153)" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out8\[4\] cpj.v(153) " "Info (10041): Inferred latch for \"out8\[4\]\" at cpj.v(153)" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out8\[5\] cpj.v(153) " "Info (10041): Inferred latch for \"out8\[5\]\" at cpj.v(153)" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out8\[6\] cpj.v(153) " "Info (10041): Inferred latch for \"out8\[6\]\" at cpj.v(153)" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out8\[7\] cpj.v(153) " "Info (10041): Inferred latch for \"out8\[7\]\" at cpj.v(153)" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gate " "Warning (15610): No output dependent on input pin \"gate\"" {  } { { "cpj.v" "" { Text "D:/my project3/cpj.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "199 " "Info: Implemented 199 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "181 " "Info: Implemented 181 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/my project3/cpj.map.smsg " "Info: Generated suppressed messages file D:/my project3/cpj.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 03 11:08:25 2011 " "Info: Processing ended: Wed Aug 03 11:08:25 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
