{
  "design": {
    "design_info": {
      "boundary_crc": "0xD7B90F2F1C9861D0",
      "device": "xczu28dr-ffvg1517-2-e",
      "gen_directory": "../../../../tetra_v13.gen/sources_1/bd/bram_lutwave",
      "name": "bram_lutwave",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "bool_true": "",
      "chan1": {
        "accum_concat": "",
        "xlslice_1": "",
        "xlslice_2": "",
        "dds_shift_slice": "",
        "ddc_concat": "",
        "load_bins_slice": "",
        "fft_concat": "",
        "fft_shift_slice": "",
        "bin_num_slice": "",
        "dsp_regs_0": "",
        "q_adc_splitter": {
          "i0": "",
          "i1": ""
        },
        "accum_sync": {
          "accum_len": "",
          "accum_rst": "",
          "sync_in": ""
        },
        "i_adc_splitter": {
          "i0": "",
          "i1": ""
        },
        "wide_bram": {
          "xlconstant_1": "",
          "xlconstant_2": "",
          "blk_mem_gen_0": "",
          "bool_false": "",
          "bool_true_1": "",
          "mux_4port_0": "",
          "adc_concat": "",
          "bool_false_1": "",
          "pfb_concat": "",
          "bool_false_2": "",
          "ddc_concat": "",
          "bool_false_3": "",
          "mymux_0": "",
          "axi_bram_mealy_x16_w_0": "",
          "mux_4port_1": "",
          "axi_bram_ctrl_0": ""
        },
        "blk_mem_gen_0": "",
        "c_counter_binary_0": "",
        "xlconstant_5": "",
        "even_bin_slice": "",
        "odd_bin_slice": "",
        "xlconstant_6": "",
        "xlconstant_7": "",
        "c_shift_ram_0": "",
        "axi_dphi_bram": "",
        "axi_wide_ctrl": "",
        "blast_module_v6_cord_0": "",
        "c_counter_binary_1": "",
        "c_shift_ram_1": ""
      },
      "mymux_data": "",
      "xlconstant_0": "",
      "mymux_araddr": "",
      "mymux_arvalid": "",
      "mymux_3": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "slice_chan4": "",
      "slice_chan2": "",
      "slice_chan3": "",
      "slice_chan1": "",
      "read_machine": {
        "xlconstant_2": "",
        "fifo_generator_0": "",
        "util_vector_logic_0": "",
        "c_counter_binary_1": "",
        "c_counter_binary_2": "",
        "util_vector_logic_1": "",
        "xlconcat_0": "",
        "util_reduced_logic_0": "",
        "c_counter_binary_3": "",
        "xlslice_2": "",
        "xlconcat_1": "",
        "xlconstant_5": "",
        "c_counter_binary_4": "",
        "rise_edge_0": ""
      },
      "refresh_machine": {
        "util_vector_logic_0": "",
        "d_flip_0": "",
        "d_flip_1": "",
        "c_counter_binary_0": ""
      },
      "mymux_arlen": "",
      "mymux_arsize": "",
      "mymux_arburst": "",
      "arlen": "",
      "arsize": "",
      "arburst": "",
      "chan1ts": {
        "top64": "",
        "mux_0": "",
        "c_counter_binary_0": "",
        "bot65": ""
      },
      "chan2": {
        "accum_concat": "",
        "xlslice_1": "",
        "xlslice_2": "",
        "dds_shift_slice": "",
        "ddc_concat": "",
        "load_bins_slice": "",
        "fft_concat": "",
        "fft_shift_slice": "",
        "bin_num_slice": "",
        "dsp_regs_0": "",
        "q_adc_splitter": {
          "i0": "",
          "i1": ""
        },
        "accum_sync": {
          "accum_len": "",
          "accum_rst": "",
          "sync_in": ""
        },
        "i_adc_splitter": {
          "i0": "",
          "i1": ""
        },
        "wide_bram": {
          "xlconstant_1": "",
          "xlconstant_2": "",
          "blk_mem_gen_0": "",
          "bool_false": "",
          "bool_true_1": "",
          "mux_4port_0": "",
          "adc_concat": "",
          "bool_false_1": "",
          "pfb_concat": "",
          "bool_false_2": "",
          "ddc_concat": "",
          "bool_false_3": "",
          "mymux_0": "",
          "axi_bram_mealy_x16_w_0": "",
          "mux_4port_1": "",
          "axi_bram_ctrl_0": ""
        },
        "blk_mem_gen_0": "",
        "c_counter_binary_0": "",
        "xlconstant_5": "",
        "even_bin_slice": "",
        "odd_bin_slice": "",
        "xlconstant_6": "",
        "xlconstant_7": "",
        "c_shift_ram_0": "",
        "axi_dphi_bram": "",
        "axi_wide_ctrl": "",
        "blast_module_v6_cord_0": "",
        "c_counter_binary_1": "",
        "c_shift_ram_1": ""
      },
      "chan2ts": {
        "top64": "",
        "mux_0": "",
        "c_counter_binary_0": "",
        "bot65": ""
      },
      "chan3ts": {
        "top64": "",
        "mux_0": "",
        "c_counter_binary_0": "",
        "bot65": ""
      },
      "chan4ts": {
        "top64": "",
        "mux_0": "",
        "c_counter_binary_0": "",
        "bot65": ""
      },
      "chan3": {
        "accum_concat": "",
        "xlslice_1": "",
        "xlslice_2": "",
        "dds_shift_slice": "",
        "ddc_concat": "",
        "load_bins_slice": "",
        "fft_concat": "",
        "fft_shift_slice": "",
        "bin_num_slice": "",
        "dsp_regs_0": "",
        "q_adc_splitter": {
          "i0": "",
          "i1": ""
        },
        "accum_sync": {
          "accum_len": "",
          "accum_rst": "",
          "sync_in": ""
        },
        "i_adc_splitter": {
          "i0": "",
          "i1": ""
        },
        "wide_bram": {
          "xlconstant_1": "",
          "xlconstant_2": "",
          "blk_mem_gen_0": "",
          "bool_false": "",
          "bool_true_1": "",
          "mux_4port_0": "",
          "adc_concat": "",
          "bool_false_1": "",
          "pfb_concat": "",
          "bool_false_2": "",
          "ddc_concat": "",
          "bool_false_3": "",
          "mymux_0": "",
          "axi_bram_mealy_x16_w_0": "",
          "mux_4port_1": "",
          "axi_bram_ctrl_0": ""
        },
        "blk_mem_gen_0": "",
        "c_counter_binary_0": "",
        "xlconstant_5": "",
        "even_bin_slice": "",
        "odd_bin_slice": "",
        "xlconstant_6": "",
        "xlconstant_7": "",
        "c_shift_ram_0": "",
        "axi_dphi_bram": "",
        "axi_wide_ctrl": "",
        "blast_module_v6_cord_0": "",
        "c_counter_binary_1": "",
        "c_shift_ram_1": ""
      },
      "chan4": {
        "accum_concat": "",
        "xlslice_1": "",
        "xlslice_2": "",
        "dds_shift_slice": "",
        "ddc_concat": "",
        "load_bins_slice": "",
        "fft_concat": "",
        "fft_shift_slice": "",
        "bin_num_slice": "",
        "dsp_regs_0": "",
        "q_adc_splitter": {
          "i0": "",
          "i1": ""
        },
        "accum_sync": {
          "accum_len": "",
          "accum_rst": "",
          "sync_in": ""
        },
        "i_adc_splitter": {
          "i0": "",
          "i1": ""
        },
        "wide_bram": {
          "xlconstant_1": "",
          "xlconstant_2": "",
          "blk_mem_gen_0": "",
          "bool_false": "",
          "bool_true_1": "",
          "mux_4port_0": "",
          "adc_concat": "",
          "bool_false_1": "",
          "pfb_concat": "",
          "bool_false_2": "",
          "ddc_concat": "",
          "bool_false_3": "",
          "mymux_0": "",
          "axi_bram_mealy_x16_w_0": "",
          "mux_4port_1": "",
          "axi_bram_ctrl_0": ""
        },
        "blk_mem_gen_0": "",
        "c_counter_binary_0": "",
        "xlconstant_5": "",
        "even_bin_slice": "",
        "odd_bin_slice": "",
        "xlconstant_6": "",
        "xlconstant_7": "",
        "c_shift_ram_0": "",
        "axi_dphi_bram": "",
        "axi_wide_ctrl": "",
        "blast_module_v6_cord_0": "",
        "c_shift_ram_1": ""
      },
      "ethWrapPort1": {
        "w_max_count": "",
        "blk_mem_gen_0": "",
        "r_max_count": "",
        "eth_regs_0": "",
        "c_shift_ram_0": "",
        "c_accum_0": "",
        "eth_buffer_0": ""
      },
      "ethWrapPort2": {
        "w_max_count": "",
        "blk_mem_gen_0": "",
        "r_max_count": "",
        "eth_regs_0": "",
        "c_accum_0": "",
        "c_shift_ram_0": "",
        "eth_buffer_0": ""
      },
      "ethWrapPort3": {
        "w_max_count": "",
        "blk_mem_gen_0": "",
        "r_max_count": "",
        "eth_regs_0": "",
        "c_accum_0": "",
        "c_shift_ram_0": "",
        "eth_buffer_0": ""
      },
      "dphi_1": "",
      "mix_chan1": {
        "I0": "",
        "Q0": "",
        "I1": "",
        "Q1": "",
        "xlconcat_0": "",
        "adc_q0": "",
        "xlconstant_1": "",
        "adc_q1": "",
        "iin": "",
        "adc_i0": "",
        "adc_i1": "",
        "qin": "",
        "cordic_mix_v1_dac": "",
        "cordic_mix_v1_adc": ""
      },
      "mix_freq_set_0": "",
      "dphi_2": "",
      "dphi_3": "",
      "dphi_4": "",
      "mix_chan2": {
        "I0": "",
        "Q0": "",
        "I1": "",
        "Q1": "",
        "xlconcat_0": "",
        "adc_q0": "",
        "xlconstant_1": "",
        "adc_q1": "",
        "iin": "",
        "adc_i0": "",
        "adc_i1": "",
        "qin": "",
        "cordic_mix_v1_adc": "",
        "cordic_mix_v1_dac": ""
      },
      "mix_chan3": {
        "I0": "",
        "Q0": "",
        "I1": "",
        "Q1": "",
        "xlconcat_0": "",
        "adc_q0": "",
        "xlconstant_1": "",
        "adc_q1": "",
        "iin": "",
        "adc_i0": "",
        "adc_i1": "",
        "qin": "",
        "cordic_mix_v1_adc": "",
        "cordic_mix_v1_dac": ""
      },
      "mix_chan4": {
        "I0": "",
        "Q0": "",
        "I1": "",
        "Q1": "",
        "xlconcat_0": "",
        "adc_q0": "",
        "xlconstant_1": "",
        "adc_q1": "",
        "iin": "",
        "adc_i0": "",
        "adc_i1": "",
        "qin": "",
        "cordic_mix_v1_adc": "",
        "cordic_mix_v1_dac": ""
      },
      "axi_ddr4_mux": "",
      "clk_wiz_1": "",
      "clk_wiz_0": "",
      "ps8_0_axi_periph2": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {
          "auto_cc": "",
          "auto_ds": "",
          "auto_pc": ""
        },
        "m01_couplers": {
          "auto_cc": "",
          "auto_ds": "",
          "auto_pc": ""
        },
        "m02_couplers": {
          "auto_cc": ""
        },
        "m03_couplers": {
          "auto_cc": "",
          "auto_ds": "",
          "auto_pc": ""
        },
        "m04_couplers": {
          "auto_cc": "",
          "auto_ds": "",
          "auto_pc": ""
        },
        "m05_couplers": {
          "auto_cc": "",
          "auto_ds": "",
          "auto_pc": ""
        },
        "m06_couplers": {
          "auto_cc": "",
          "auto_ds": "",
          "auto_pc": ""
        },
        "m07_couplers": {
          "auto_cc": "",
          "auto_ds": "",
          "auto_pc": ""
        },
        "m08_couplers": {
          "auto_cc": "",
          "auto_ds": "",
          "auto_pc": ""
        },
        "m09_couplers": {
          "auto_cc": "",
          "auto_ds": "",
          "auto_pc": ""
        }
      },
      "ps8_0_axi_periph1": {
        "xbar": "",
        "s00_couplers": {
          "auto_us": ""
        },
        "s01_couplers": {
          "auto_us": ""
        },
        "m00_couplers": {
          "auto_cc": "",
          "auto_ds": ""
        },
        "m01_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m02_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m03_couplers": {
          "auto_cc": "",
          "auto_ds": ""
        },
        "m04_couplers": {
          "auto_cc": ""
        },
        "m05_couplers": {
          "auto_cc": "",
          "auto_ds": "",
          "auto_pc": ""
        },
        "m06_couplers": {
          "auto_cc": "",
          "auto_ds": ""
        },
        "m07_couplers": {
          "auto_cc": "",
          "auto_ds": ""
        },
        "m08_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m09_couplers": {
          "auto_cc": "",
          "auto_ds": "",
          "auto_pc": ""
        },
        "m10_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m11_couplers": {
          "auto_cc": "",
          "auto_ds": "",
          "auto_pc": ""
        },
        "m12_couplers": {
          "auto_cc": "",
          "auto_ds": ""
        },
        "m13_couplers": {
          "auto_cc": "",
          "auto_ds": ""
        },
        "m14_couplers": {
          "auto_cc": "",
          "auto_ds": ""
        },
        "m15_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        }
      },
      "rst_125MHz": "",
      "rst_ps8_0_99M": "",
      "rst_256MHz": "",
      "usp_rf_data_converter_0": "",
      "zynq_ultra_ps_e_0": "",
      "ddr4_1": "",
      "xlconstant_1": "",
      "gmii_to_rgmii_0": "",
      "clk_wiz_2": "",
      "xlconstant_2": "",
      "xlconstant_3": "",
      "timestamp": "",
      "axi_iic_0": "",
      "util_vector_logic_0": "",
      "util_vector_logic_1": "",
      "util_vector_logic_2": "",
      "ethWrapPort0": {
        "w_max_count": "",
        "blk_mem_gen_0": "",
        "r_max_count": "",
        "eth_regs_0": "",
        "c_shift_ram_0": "",
        "c_accum_0": "",
        "eth_buffer_0": ""
      },
      "eth_mux_sel_0": "",
      "mux4_0": "",
      "mux4_1": "",
      "mux4_2": "",
      "mux4_3": "",
      "mux4_4": "",
      "gpio_udp_info_control": "",
      "en_chan0": "",
      "util_vector_logic_3": "",
      "en_chan1": "",
      "en_chan3": "",
      "en_chan2": "",
      "delay_1_eth_start": "",
      "util_vector_logic_4": "",
      "util_vector_logic_5": "",
      "util_vector_logic_6": "",
      "xlconcat_0": "",
      "xlconstant_4": "",
      "mux4_5": "",
      "ethernet_top_port_3": "",
      "xlconstant_5": ""
    },
    "interface_ports": {
      "sysref_in": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:display_usp_rf_data_converter:diff_pins:1.0",
        "vlnv": "xilinx.com:display_usp_rf_data_converter:diff_pins_rtl:1.0"
      },
      "dac1_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "409600000.0"
          }
        }
      },
      "vout13_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "adc0_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "409600000.0"
          }
        }
      },
      "vin0_01": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vout10_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vout11_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vout12_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vin0_23": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "adc1_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "409600000.0"
          }
        }
      },
      "vin1_01": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vin1_23": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "default_sysclk2_125mhz": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      },
      "default_sysclk1_300mhz": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          }
        }
      },
      "ddr4_sdram_075": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "user_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "user_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "19",
            "value_src": "user_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "14",
            "value_src": "user_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "user_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "user_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "DM_NO_DBI",
            "value_src": "user_prop"
          },
          "DATA_WIDTH": {
            "value": "64",
            "value_src": "user_prop"
          },
          "MEMORY_PART": {
            "value": "MT40A512M16LY-075",
            "value_src": "user_prop"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "user_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "user_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "user_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "750",
            "value_src": "user_prop"
          }
        }
      },
      "ref_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      },
      "mdio_io_port_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "rgmii_port_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:rgmii:1.0",
        "vlnv": "xilinx.com:interface:rgmii_rtl:1.0"
      },
      "iic_rtl": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      }
    },
    "ports": {
      "eth_rxclk_3": {
        "direction": "I"
      },
      "eth_rxctl_3": {
        "direction": "I"
      },
      "eth_rxd_3": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "ref_clk_fsel": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ref_clk_oe": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "eth_rst_b_3": {
        "direction": "O"
      },
      "eth_mdc_3": {
        "direction": "O"
      },
      "eth_mdio_3": {
        "direction": "IO"
      },
      "eth_txclk_3": {
        "direction": "O"
      },
      "eth_txctl_3": {
        "direction": "O"
      },
      "eth_txd_3": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "reset_port_0": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "bool_true": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bram_lutwave_xlconstant_0_1",
        "xci_path": "ip/bram_lutwave_xlconstant_0_1/bram_lutwave_xlconstant_0_1.xci",
        "inst_hier_path": "bool_true"
      },
      "chan1": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_aresetn1": {
            "type": "rst",
            "direction": "I"
          },
          "In0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "In1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "accum_snap_sync": {
            "type": "data",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Q": {
            "type": "data",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "THRESH0": {
            "type": "data",
            "direction": "O"
          }
        },
        "components": {
          "accum_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bram_lutwave_ddc_concat_0",
            "xci_path": "ip/bram_lutwave_ddc_concat_0/bram_lutwave_ddc_concat_0.xci",
            "inst_hier_path": "chan1/accum_concat",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              },
              "dout_width": {
                "value": "128"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_xlslice_1_1",
            "xci_path": "ip/bram_lutwave_xlslice_1_1/bram_lutwave_xlslice_1_1.xci",
            "inst_hier_path": "chan1/xlslice_1"
          },
          "xlslice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_xlslice_1_2",
            "xci_path": "ip/bram_lutwave_xlslice_1_2/bram_lutwave_xlslice_1_2.xci",
            "inst_hier_path": "chan1/xlslice_2",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DOUT_WIDTH": {
                "value": "2"
              }
            }
          },
          "dds_shift_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_i0_6",
            "xci_path": "ip/bram_lutwave_i0_6/bram_lutwave_i0_6.xci",
            "inst_hier_path": "chan1/dds_shift_slice",
            "parameters": {
              "DIN_FROM": {
                "value": "8"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "9"
              }
            }
          },
          "ddc_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bram_lutwave_fft_concat_0",
            "xci_path": "ip/bram_lutwave_fft_concat_0/bram_lutwave_fft_concat_0.xci",
            "inst_hier_path": "chan1/ddc_concat",
            "parameters": {
              "NUM_PORTS": {
                "value": "2"
              },
              "dout_width": {
                "value": "76"
              }
            }
          },
          "load_bins_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_i1_7",
            "xci_path": "ip/bram_lutwave_i1_7/bram_lutwave_i1_7.xci",
            "inst_hier_path": "chan1/load_bins_slice",
            "parameters": {
              "DIN_FROM": {
                "value": "22"
              },
              "DIN_TO": {
                "value": "12"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "11"
              }
            }
          },
          "fft_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bram_lutwave_I_concat_0",
            "xci_path": "ip/bram_lutwave_I_concat_0/bram_lutwave_I_concat_0.xci",
            "inst_hier_path": "chan1/fft_concat",
            "parameters": {
              "NUM_PORTS": {
                "value": "2"
              },
              "dout_width": {
                "value": "72"
              }
            }
          },
          "fft_shift_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_i0_0",
            "xci_path": "ip/bram_lutwave_i0_0/bram_lutwave_i0_0.xci",
            "inst_hier_path": "chan1/fft_shift_slice",
            "parameters": {
              "DIN_FROM": {
                "value": "9"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "10"
              }
            }
          },
          "bin_num_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_i1_0",
            "xci_path": "ip/bram_lutwave_i1_0/bram_lutwave_i1_0.xci",
            "inst_hier_path": "chan1/bin_num_slice",
            "parameters": {
              "DIN_FROM": {
                "value": "9"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "10"
              }
            }
          },
          "dsp_regs_0": {
            "vlnv": "user.org:user:dsp_regs:1.0",
            "xci_name": "bram_lutwave_dsp_regs_0_0",
            "xci_path": "ip/bram_lutwave_dsp_regs_0_0/bram_lutwave_dsp_regs_0_0.xci",
            "inst_hier_path": "chan1/dsp_regs_0"
          },
          "q_adc_splitter": {
            "ports": {
              "Din": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "i0": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "i1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            },
            "components": {
              "i0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_i0_3",
                "xci_path": "ip/bram_lutwave_i0_3/bram_lutwave_i0_3.xci",
                "inst_hier_path": "chan1/q_adc_splitter/i0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "i1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_i1_3",
                "xci_path": "ip/bram_lutwave_i1_3/bram_lutwave_i1_3.xci",
                "inst_hier_path": "chan1/q_adc_splitter/i1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "16"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              }
            },
            "nets": {
              "i0_Dout": {
                "ports": [
                  "i0/Dout",
                  "i0"
                ]
              },
              "i1_Dout": {
                "ports": [
                  "i1/Dout",
                  "i1"
                ]
              },
              "usp_rf_data_converter_0_m02_axis_tdata": {
                "ports": [
                  "Din",
                  "i0/Din",
                  "i1/Din"
                ]
              }
            }
          },
          "accum_sync": {
            "ports": {
              "Din": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "accum_len": {
                "direction": "O",
                "left": "23",
                "right": "0"
              },
              "accum_rst": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "sync_in": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "accum_len": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_i0_5",
                "xci_path": "ip/bram_lutwave_i0_5/bram_lutwave_i0_5.xci",
                "inst_hier_path": "chan1/accum_sync/accum_len",
                "parameters": {
                  "DIN_FROM": {
                    "value": "23"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "24"
                  }
                }
              },
              "accum_rst": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_i1_5",
                "xci_path": "ip/bram_lutwave_i1_5/bram_lutwave_i1_5.xci",
                "inst_hier_path": "chan1/accum_sync/accum_rst",
                "parameters": {
                  "DIN_FROM": {
                    "value": "24"
                  },
                  "DIN_TO": {
                    "value": "24"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "sync_in": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_i1_6",
                "xci_path": "ip/bram_lutwave_i1_6/bram_lutwave_i1_6.xci",
                "inst_hier_path": "chan1/accum_sync/sync_in",
                "parameters": {
                  "DIN_FROM": {
                    "value": "26"
                  },
                  "DIN_TO": {
                    "value": "26"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              }
            },
            "nets": {
              "i0_Dout": {
                "ports": [
                  "accum_len/Dout",
                  "accum_len"
                ]
              },
              "i1_Dout": {
                "ports": [
                  "accum_rst/Dout",
                  "accum_rst"
                ]
              },
              "i2_Dout": {
                "ports": [
                  "sync_in/Dout",
                  "sync_in"
                ]
              },
              "usp_rf_data_converter_0_m02_axis_tdata": {
                "ports": [
                  "Din",
                  "accum_len/Din",
                  "accum_rst/Din",
                  "sync_in/Din"
                ]
              }
            }
          },
          "i_adc_splitter": {
            "ports": {
              "Din": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "i0": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "i1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            },
            "components": {
              "i0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_i0_1",
                "xci_path": "ip/bram_lutwave_i0_1/bram_lutwave_i0_1.xci",
                "inst_hier_path": "chan1/i_adc_splitter/i0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "i1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_i1_1",
                "xci_path": "ip/bram_lutwave_i1_1/bram_lutwave_i1_1.xci",
                "inst_hier_path": "chan1/i_adc_splitter/i1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "16"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              }
            },
            "nets": {
              "i0_Dout": {
                "ports": [
                  "i0/Dout",
                  "i0"
                ]
              },
              "i1_Dout": {
                "ports": [
                  "i1/Dout",
                  "i1"
                ]
              },
              "usp_rf_data_converter_0_m02_axis_tdata": {
                "ports": [
                  "Din",
                  "i0/Din",
                  "i1/Din"
                ]
              }
            }
          },
          "wide_bram": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "CLK": {
                "type": "clk",
                "direction": "I"
              },
              "max_count_minus_one_step": {
                "type": "data",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "rising_edge_start": {
                "type": "data",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "sel": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "In0": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "In1": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "In2": {
                "direction": "I",
                "left": "71",
                "right": "0"
              },
              "In3": {
                "direction": "I",
                "left": "75",
                "right": "0"
              },
              "d3": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "d4": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "d2": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "d1": {
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "xlconstant_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_xlconstant_1_8",
                "xci_path": "ip/bram_lutwave_xlconstant_1_8/bram_lutwave_xlconstant_1_8.xci",
                "inst_hier_path": "chan1/wide_bram/xlconstant_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  }
                }
              },
              "xlconstant_2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_xlconstant_1_9",
                "xci_path": "ip/bram_lutwave_xlconstant_1_9/bram_lutwave_xlconstant_1_9.xci",
                "inst_hier_path": "chan1/wide_bram/xlconstant_2",
                "parameters": {
                  "CONST_VAL": {
                    "value": "1"
                  }
                }
              },
              "blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "bram_lutwave_blk_mem_gen_0_5",
                "xci_path": "ip/bram_lutwave_blk_mem_gen_0_5/bram_lutwave_blk_mem_gen_0_5.xci",
                "inst_hier_path": "chan1/wide_bram/blk_mem_gen_0",
                "parameters": {
                  "Enable_32bit_Address": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "PRIM_type_to_Implement": {
                    "value": "URAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTA_Pin": {
                    "value": "true"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "Write_Depth_A": {
                    "value": "2048"
                  },
                  "Write_Width_A": {
                    "value": "128"
                  },
                  "use_bram_block": {
                    "value": "Stand_Alone"
                  }
                }
              },
              "bool_false": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_bool_false_2",
                "xci_path": "ip/bram_lutwave_bool_false_2/bram_lutwave_bool_false_2.xci",
                "inst_hier_path": "chan1/wide_bram/bool_false",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "bool_true_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_bool_true_2",
                "xci_path": "ip/bram_lutwave_bool_true_2/bram_lutwave_bool_true_2.xci",
                "inst_hier_path": "chan1/wide_bram/bool_true_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "65535"
                  },
                  "CONST_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "mux_4port_0": {
                "vlnv": "xilinx.com:module_ref:mux_4port:1.0",
                "xci_name": "bram_lutwave_mux_4port_0_0",
                "xci_path": "ip/bram_lutwave_mux_4port_0_0/bram_lutwave_mux_4port_0_0.xci",
                "inst_hier_path": "chan1/wide_bram/mux_4port_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "mux_4port",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "d0": {
                    "direction": "I",
                    "left": "127",
                    "right": "0",
                    "parameters": {
                      "PortWidth": {
                        "value": "128",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "d1": {
                    "direction": "I",
                    "left": "127",
                    "right": "0",
                    "parameters": {
                      "PortWidth": {
                        "value": "128",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "d2": {
                    "direction": "I",
                    "left": "127",
                    "right": "0",
                    "parameters": {
                      "PortWidth": {
                        "value": "128",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "d3": {
                    "direction": "I",
                    "left": "127",
                    "right": "0",
                    "parameters": {
                      "PortWidth": {
                        "value": "128",
                        "value_src": "ip_prop"
                      },
                      "LAYERED_METADATA": {
                        "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 128}",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "sel": {
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "256000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "bram_lutwave_clk_wiz_0_0_clk_out1",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "q": {
                    "direction": "O",
                    "left": "127",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 128}",
                        "value_src": "ip_prop"
                      }
                    }
                  }
                }
              },
              "adc_concat": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "bram_lutwave_xlconcat_1_1",
                "xci_path": "ip/bram_lutwave_xlconcat_1_1/bram_lutwave_xlconcat_1_1.xci",
                "inst_hier_path": "chan1/wide_bram/adc_concat",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "32"
                  },
                  "IN1_WIDTH": {
                    "value": "32"
                  },
                  "IN2_WIDTH": {
                    "value": "64"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "bool_false_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_bool_false_3",
                "xci_path": "ip/bram_lutwave_bool_false_3/bram_lutwave_bool_false_3.xci",
                "inst_hier_path": "chan1/wide_bram/bool_false_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "64"
                  }
                }
              },
              "pfb_concat": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "bram_lutwave_xlconcat_1_2",
                "xci_path": "ip/bram_lutwave_xlconcat_1_2/bram_lutwave_xlconcat_1_2.xci",
                "inst_hier_path": "chan1/wide_bram/pfb_concat",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "72"
                  },
                  "IN1_WIDTH": {
                    "value": "56"
                  },
                  "NUM_PORTS": {
                    "value": "2"
                  }
                }
              },
              "bool_false_2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_bool_false_1_0",
                "xci_path": "ip/bram_lutwave_bool_false_1_0/bram_lutwave_bool_false_1_0.xci",
                "inst_hier_path": "chan1/wide_bram/bool_false_2",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "56"
                  }
                }
              },
              "ddc_concat": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "bram_lutwave_pfb_concat_0",
                "xci_path": "ip/bram_lutwave_pfb_concat_0/bram_lutwave_pfb_concat_0.xci",
                "inst_hier_path": "chan1/wide_bram/ddc_concat",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "76"
                  },
                  "IN1_WIDTH": {
                    "value": "52"
                  },
                  "NUM_PORTS": {
                    "value": "2"
                  }
                }
              },
              "bool_false_3": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_bool_false_1_1",
                "xci_path": "ip/bram_lutwave_bool_false_1_1/bram_lutwave_bool_false_1_1.xci",
                "inst_hier_path": "chan1/wide_bram/bool_false_3",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "52"
                  }
                }
              },
              "mymux_0": {
                "vlnv": "xilinx.com:module_ref:mymux:1.0",
                "xci_name": "bram_lutwave_mymux_0_4",
                "xci_path": "ip/bram_lutwave_mymux_0_4/bram_lutwave_mymux_0_4.xci",
                "inst_hier_path": "chan1/wide_bram/mymux_0",
                "parameters": {
                  "width": {
                    "value": "16"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "mymux",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "a_0": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "b_1": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "sel": {
                    "direction": "I",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "256000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "bram_lutwave_clk_wiz_0_0_clk_out1",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "z": {
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  }
                }
              },
              "axi_bram_mealy_x16_w_0": {
                "vlnv": "User_Company:SysGen:axi_bram_mealy_x16_w_arm:1.0",
                "xci_name": "bram_lutwave_axi_bram_mealy_x16_w_0_0",
                "xci_path": "ip/bram_lutwave_axi_bram_mealy_x16_w_0_0/bram_lutwave_axi_bram_mealy_x16_w_0_0.xci",
                "inst_hier_path": "chan1/wide_bram/axi_bram_mealy_x16_w_0"
              },
              "mux_4port_1": {
                "vlnv": "xilinx.com:module_ref:mux_4port:1.0",
                "xci_name": "bram_lutwave_mux_4port_0_1",
                "xci_path": "ip/bram_lutwave_mux_4port_0_1/bram_lutwave_mux_4port_0_1.xci",
                "inst_hier_path": "chan1/wide_bram/mux_4port_1",
                "parameters": {
                  "width": {
                    "value": "1"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "mux_4port",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "d0": {
                    "direction": "I",
                    "left": "0",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "d1": {
                    "direction": "I",
                    "left": "0",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "d2": {
                    "direction": "I",
                    "left": "0",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "d3": {
                    "direction": "I",
                    "left": "0",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "sel": {
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "256000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "bram_lutwave_clk_wiz_0_0_clk_out1",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "q": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  }
                }
              },
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "bram_lutwave_axi_bram_ctrl_0_7",
                "xci_path": "ip/bram_lutwave_axi_bram_ctrl_0_7/bram_lutwave_axi_bram_ctrl_0_7.xci",
                "inst_hier_path": "chan1/wide_bram/axi_bram_ctrl_0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "128"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_0/BRAM_PORTA",
                  "blk_mem_gen_0/BRAM_PORTA"
                ]
              },
              "ps8_0_axi_periph1_M03_AXI": {
                "interface_ports": [
                  "S_AXI",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              }
            },
            "nets": {
              "In0_1": {
                "ports": [
                  "In0",
                  "adc_concat/In0"
                ]
              },
              "In1_1": {
                "ports": [
                  "In1",
                  "adc_concat/In1"
                ]
              },
              "In2_1": {
                "ports": [
                  "In2",
                  "pfb_concat/In0"
                ]
              },
              "In3_1": {
                "ports": [
                  "In3",
                  "ddc_concat/In0"
                ]
              },
              "axi_bram_mealy_x16_w_0_address": {
                "ports": [
                  "axi_bram_mealy_x16_w_0/address",
                  "blk_mem_gen_0/addrb"
                ]
              },
              "axi_bram_mealy_x16_w_0_we": {
                "ports": [
                  "axi_bram_mealy_x16_w_0/we",
                  "mymux_0/sel"
                ]
              },
              "bool_false_1_dout": {
                "ports": [
                  "bool_false_1/dout",
                  "adc_concat/In2"
                ]
              },
              "bool_false_2_dout": {
                "ports": [
                  "bool_false_2/dout",
                  "pfb_concat/In1"
                ]
              },
              "bool_false_3_dout": {
                "ports": [
                  "bool_false_3/dout",
                  "ddc_concat/In1"
                ]
              },
              "bool_false_dout": {
                "ports": [
                  "bool_false/dout",
                  "mymux_0/a_0"
                ]
              },
              "bool_true_1_dout": {
                "ports": [
                  "bool_true_1/dout",
                  "mymux_0/b_1"
                ]
              },
              "d1_1": {
                "ports": [
                  "d1",
                  "mux_4port_1/d1",
                  "mux_4port_1/d0"
                ]
              },
              "d2_1": {
                "ports": [
                  "d2",
                  "mux_4port_1/d2"
                ]
              },
              "d3_1": {
                "ports": [
                  "d3",
                  "mux_4port_0/d3"
                ]
              },
              "d4_1": {
                "ports": [
                  "d4",
                  "mux_4port_1/d3"
                ]
              },
              "ddc_concat_dout": {
                "ports": [
                  "ddc_concat/dout",
                  "mux_4port_0/d2"
                ]
              },
              "max_count_minus_one_step_1": {
                "ports": [
                  "max_count_minus_one_step",
                  "axi_bram_mealy_x16_w_0/max_count_minus_one_step"
                ]
              },
              "mux_4port_0_q": {
                "ports": [
                  "mux_4port_0/q",
                  "blk_mem_gen_0/dinb"
                ]
              },
              "mux_4port_1_q": {
                "ports": [
                  "mux_4port_1/q",
                  "axi_bram_mealy_x16_w_0/rising_edge_start"
                ]
              },
              "mymux_0_z": {
                "ports": [
                  "mymux_0/z",
                  "blk_mem_gen_0/web"
                ]
              },
              "rising_edge_start_1": {
                "ports": [
                  "rising_edge_start",
                  "axi_bram_mealy_x16_w_0/rising_edge_arm"
                ]
              },
              "rst_ps8_0_99M_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_bram_ctrl_0/s_axi_aresetn"
                ]
              },
              "sel_1": {
                "ports": [
                  "sel",
                  "mux_4port_0/sel",
                  "mux_4port_1/sel"
                ]
              },
              "usp_rf_data_converter_0_clk_dac1": {
                "ports": [
                  "CLK",
                  "blk_mem_gen_0/clkb",
                  "mux_4port_0/clk",
                  "mymux_0/clk",
                  "axi_bram_mealy_x16_w_0/clk",
                  "mux_4port_1/clk"
                ]
              },
              "xlconcat_1_dout": {
                "ports": [
                  "adc_concat/dout",
                  "mux_4port_0/d0"
                ]
              },
              "xlconcat_2_dout": {
                "ports": [
                  "pfb_concat/dout",
                  "mux_4port_0/d1"
                ]
              },
              "xlconstant_1_dout": {
                "ports": [
                  "xlconstant_1/dout",
                  "blk_mem_gen_0/rstb"
                ]
              },
              "xlconstant_2_dout": {
                "ports": [
                  "xlconstant_2/dout",
                  "blk_mem_gen_0/enb"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "s_axi_aclk",
                  "axi_bram_ctrl_0/s_axi_aclk"
                ]
              }
            }
          },
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "bram_lutwave_blk_mem_gen_0_9",
            "xci_path": "ip/bram_lutwave_blk_mem_gen_0_9/bram_lutwave_blk_mem_gen_0_9.xci",
            "inst_hier_path": "chan1/blk_mem_gen_0",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "false"
              },
              "EN_SAFETY_CKT": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "true"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "WRITE_FIRST"
              },
              "Operating_Mode_B": {
                "value": "WRITE_FIRST"
              },
              "PRIM_type_to_Implement": {
                "value": "BRAM"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Port_B_Write_Rate": {
                "value": "50"
              },
              "Read_Width_A": {
                "value": "32"
              },
              "Read_Width_B": {
                "value": "32"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_RSTA_Pin": {
                "value": "true"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "Write_Width_A": {
                "value": "32"
              },
              "Write_Width_B": {
                "value": "32"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          },
          "c_counter_binary_0": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "bram_lutwave_c_counter_binary_0_4",
            "xci_path": "ip/bram_lutwave_c_counter_binary_0_4/bram_lutwave_c_counter_binary_0_4.xci",
            "inst_hier_path": "chan1/c_counter_binary_0",
            "parameters": {
              "CE": {
                "value": "true"
              },
              "Final_Count_Value": {
                "value": "7ff"
              },
              "Increment_Value": {
                "value": "4"
              },
              "Output_Width": {
                "value": "32"
              },
              "Restrict_Count": {
                "value": "true"
              }
            }
          },
          "xlconstant_5": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bram_lutwave_xlconstant_5_1",
            "xci_path": "ip/bram_lutwave_xlconstant_5_1/bram_lutwave_xlconstant_5_1.xci",
            "inst_hier_path": "chan1/xlconstant_5",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "even_bin_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_load_bins_slice_3",
            "xci_path": "ip/bram_lutwave_load_bins_slice_3/bram_lutwave_load_bins_slice_3.xci",
            "inst_hier_path": "chan1/even_bin_slice",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "odd_bin_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_even_bin_slice_0",
            "xci_path": "ip/bram_lutwave_even_bin_slice_0/bram_lutwave_even_bin_slice_0.xci",
            "inst_hier_path": "chan1/odd_bin_slice",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlconstant_6": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bram_lutwave_xlconstant_5_2",
            "xci_path": "ip/bram_lutwave_xlconstant_5_2/bram_lutwave_xlconstant_5_2.xci",
            "inst_hier_path": "chan1/xlconstant_6",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlconstant_7": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bram_lutwave_xlconstant_6_0",
            "xci_path": "ip/bram_lutwave_xlconstant_6_0/bram_lutwave_xlconstant_6_0.xci",
            "inst_hier_path": "chan1/xlconstant_7",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "32"
              }
            }
          },
          "c_shift_ram_0": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "bram_lutwave_c_shift_ram_0_0",
            "xci_path": "ip/bram_lutwave_c_shift_ram_0_0/bram_lutwave_c_shift_ram_0_0.xci",
            "inst_hier_path": "chan1/c_shift_ram_0",
            "parameters": {
              "AsyncInitVal": {
                "value": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
              },
              "DefaultData": {
                "value": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
              },
              "Depth": {
                "value": "1"
              },
              "Width": {
                "value": "128"
              }
            }
          },
          "axi_dphi_bram": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "bram_lutwave_axi_bram_ctrl_0_11",
            "xci_path": "ip/bram_lutwave_axi_bram_ctrl_0_11/bram_lutwave_axi_bram_ctrl_0_11.xci",
            "inst_hier_path": "chan1/axi_dphi_bram",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32"
              },
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            }
          },
          "axi_wide_ctrl": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "bram_lutwave_axi_gpio_0_9",
            "xci_path": "ip/bram_lutwave_axi_gpio_0_9/bram_lutwave_axi_gpio_0_9.xci",
            "inst_hier_path": "chan1/axi_wide_ctrl",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "blast_module_v6_cord_0": {
            "vlnv": "User_Company:SysGen:blast_module_v6_cordic_ddc:1.0",
            "xci_name": "bram_lutwave_blast_module_v6_cord_0_0",
            "xci_path": "ip/bram_lutwave_blast_module_v6_cord_0_0/bram_lutwave_blast_module_v6_cord_0_0.xci",
            "inst_hier_path": "chan1/blast_module_v6_cord_0"
          },
          "c_counter_binary_1": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "bram_lutwave_c_counter_binary_0_12",
            "xci_path": "ip/bram_lutwave_c_counter_binary_0_12/bram_lutwave_c_counter_binary_0_12.xci",
            "inst_hier_path": "chan1/c_counter_binary_1",
            "parameters": {
              "CE": {
                "value": "true"
              },
              "Final_Count_Value": {
                "value": "1fff"
              },
              "Load": {
                "value": "false"
              },
              "Output_Width": {
                "value": "17"
              },
              "Restrict_Count": {
                "value": "true"
              },
              "SCLR": {
                "value": "false"
              },
              "Sync_Threshold_Output": {
                "value": "true"
              },
              "Threshold_Value": {
                "value": "1fff"
              }
            }
          },
          "c_shift_ram_1": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "bram_lutwave_c_shift_ram_1_0",
            "xci_path": "ip/bram_lutwave_c_shift_ram_1_0/bram_lutwave_c_shift_ram_1_0.xci",
            "inst_hier_path": "chan1/c_shift_ram_1",
            "parameters": {
              "AsyncInitVal": {
                "value": "0"
              },
              "DefaultData": {
                "value": "0"
              },
              "Depth": {
                "value": "1"
              },
              "Width": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXI2",
              "axi_dphi_bram/S_AXI"
            ]
          },
          "axi_dphi_bram_BRAM_PORTA": {
            "interface_ports": [
              "blk_mem_gen_0/BRAM_PORTA",
              "axi_dphi_bram/BRAM_PORTA"
            ]
          },
          "ps8_0_axi_periph1_M03_AXI": {
            "interface_ports": [
              "S_AXI1",
              "wide_bram/S_AXI"
            ]
          },
          "ps8_0_axi_periph1_M09_AXI": {
            "interface_ports": [
              "S00_AXI",
              "dsp_regs_0/S00_AXI"
            ]
          },
          "ps8_0_axi_periph1_M10_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_wide_ctrl/S_AXI"
            ]
          }
        },
        "nets": {
          "Din_2": {
            "ports": [
              "dsp_regs_0/reg2out",
              "accum_sync/Din"
            ]
          },
          "In1_1": {
            "ports": [
              "In1",
              "wide_bram/In1",
              "i_adc_splitter/Din"
            ]
          },
          "Net": {
            "ports": [
              "blk_mem_gen_0/doutb",
              "even_bin_slice/Din",
              "odd_bin_slice/Din"
            ]
          },
          "Q_concat_dout": {
            "ports": [
              "fft_concat/dout",
              "wide_bram/In2"
            ]
          },
          "accum_concat_dout": {
            "ports": [
              "accum_concat/dout",
              "c_shift_ram_0/D"
            ]
          },
          "axi_gpio_0_gpio2_io_o": {
            "ports": [
              "axi_wide_ctrl/gpio2_io_o",
              "xlslice_1/Din",
              "xlslice_2/Din"
            ]
          },
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "axi_wide_ctrl/gpio_io_o",
              "wide_bram/max_count_minus_one_step"
            ]
          },
          "blast_module_v6_cord_0_accum_snap_i0": {
            "ports": [
              "blast_module_v6_cord_0/accum_snap_i0",
              "accum_concat/In0"
            ]
          },
          "blast_module_v6_cord_0_accum_snap_i1": {
            "ports": [
              "blast_module_v6_cord_0/accum_snap_i1",
              "accum_concat/In2"
            ]
          },
          "blast_module_v6_cord_0_accum_snap_q0": {
            "ports": [
              "blast_module_v6_cord_0/accum_snap_q0",
              "accum_concat/In1"
            ]
          },
          "blast_module_v6_cord_0_accum_snap_q1": {
            "ports": [
              "blast_module_v6_cord_0/accum_snap_q1",
              "accum_concat/In3"
            ]
          },
          "blast_module_v6_cord_0_accum_snap_sync": {
            "ports": [
              "blast_module_v6_cord_0/accum_snap_sync",
              "c_shift_ram_1/D",
              "wide_bram/d4"
            ]
          },
          "blast_module_v6_cord_0_ddc_snap_i0q0": {
            "ports": [
              "blast_module_v6_cord_0/ddc_snap_i0q0",
              "ddc_concat/In0"
            ]
          },
          "blast_module_v6_cord_0_ddc_snap_i1q1": {
            "ports": [
              "blast_module_v6_cord_0/ddc_snap_i1q1",
              "ddc_concat/In1"
            ]
          },
          "blast_module_v6_cord_0_ddc_snap_sync": {
            "ports": [
              "blast_module_v6_cord_0/ddc_snap_sync",
              "wide_bram/d2"
            ]
          },
          "blast_module_v6_cord_0_fft_snap_i0q0": {
            "ports": [
              "blast_module_v6_cord_0/fft_snap_i0q0",
              "fft_concat/In0"
            ]
          },
          "blast_module_v6_cord_0_fft_snap_i1q1": {
            "ports": [
              "blast_module_v6_cord_0/fft_snap_i1q1",
              "fft_concat/In1"
            ]
          },
          "blast_module_v6_cord_0_fft_snap_sync": {
            "ports": [
              "blast_module_v6_cord_0/fft_snap_sync",
              "wide_bram/d1"
            ]
          },
          "c_counter_binary_0_Q": {
            "ports": [
              "c_counter_binary_0/Q",
              "blk_mem_gen_0/addrb"
            ]
          },
          "c_counter_binary_1_THRESH0": {
            "ports": [
              "c_counter_binary_1/THRESH0",
              "THRESH0"
            ]
          },
          "c_shift_ram_0_Q": {
            "ports": [
              "c_shift_ram_0/Q",
              "wide_bram/d3",
              "Q"
            ]
          },
          "c_shift_ram_1_Q": {
            "ports": [
              "c_shift_ram_1/Q",
              "accum_snap_sync"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "s00_axi_aclk",
              "dsp_regs_0/s00_axi_aclk",
              "wide_bram/s_axi_aclk",
              "wide_bram/CLK",
              "c_counter_binary_0/CLK",
              "blk_mem_gen_0/clkb",
              "c_shift_ram_0/CLK",
              "axi_dphi_bram/s_axi_aclk",
              "blast_module_v6_cord_0/clk",
              "c_counter_binary_1/CLK",
              "c_shift_ram_1/CLK"
            ]
          },
          "delay_2_q": {
            "ports": [
              "In0",
              "wide_bram/In0",
              "q_adc_splitter/Din"
            ]
          },
          "dina_1": {
            "ports": [
              "ddc_concat/dout",
              "wide_bram/In3"
            ]
          },
          "dsp_regs_0_reg0out": {
            "ports": [
              "dsp_regs_0/reg0out",
              "fft_shift_slice/Din",
              "load_bins_slice/Din"
            ]
          },
          "dsp_regs_0_reg1out": {
            "ports": [
              "dsp_regs_0/reg1out",
              "bin_num_slice/Din"
            ]
          },
          "dsp_regs_0_reg3out": {
            "ports": [
              "dsp_regs_0/reg3out",
              "dds_shift_slice/Din"
            ]
          },
          "even_bin_slice_Dout": {
            "ports": [
              "even_bin_slice/Dout",
              "blast_module_v6_cord_0/dphi_even"
            ]
          },
          "gpio1_Dout": {
            "ports": [
              "fft_shift_slice/Dout",
              "blast_module_v6_cord_0/fft_shift"
            ]
          },
          "gpio1_Dout1": {
            "ports": [
              "load_bins_slice/Dout",
              "blast_module_v6_cord_0/load_bins"
            ]
          },
          "i0_Dout": {
            "ports": [
              "dds_shift_slice/Dout",
              "blast_module_v6_cord_0/dds_shift"
            ]
          },
          "i2_Dout": {
            "ports": [
              "bin_num_slice/Dout",
              "blast_module_v6_cord_0/bin_num"
            ]
          },
          "i_splitter_i0": {
            "ports": [
              "i_adc_splitter/i0",
              "blast_module_v6_cord_0/adc_i0"
            ]
          },
          "i_splitter_i1": {
            "ports": [
              "i_adc_splitter/i1",
              "blast_module_v6_cord_0/adc_i1"
            ]
          },
          "module_config_splitter_Dout": {
            "ports": [
              "accum_sync/sync_in",
              "c_counter_binary_0/CE",
              "blk_mem_gen_0/enb",
              "blast_module_v6_cord_0/start_dac",
              "c_counter_binary_1/CE"
            ]
          },
          "module_config_splitter_accum_len": {
            "ports": [
              "accum_sync/accum_len",
              "blast_module_v6_cord_0/accum_len"
            ]
          },
          "module_config_splitter_i1": {
            "ports": [
              "accum_sync/accum_rst",
              "blast_module_v6_cord_0/accum_reset"
            ]
          },
          "odd_bin_slice_Dout": {
            "ports": [
              "odd_bin_slice/Dout",
              "blast_module_v6_cord_0/dphi_odd"
            ]
          },
          "q_splitter_i0": {
            "ports": [
              "q_adc_splitter/i0",
              "blast_module_v6_cord_0/adc_q0"
            ]
          },
          "q_splitter_i1": {
            "ports": [
              "q_adc_splitter/i1",
              "blast_module_v6_cord_0/adc_q1"
            ]
          },
          "rst_ps8_0_99M1_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn1",
              "wide_bram/s_axi_aresetn",
              "dsp_regs_0/s00_axi_aresetn",
              "axi_dphi_bram/s_axi_aresetn"
            ]
          },
          "rst_ps8_0_99M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_wide_ctrl/s_axi_aresetn"
            ]
          },
          "xlconstant_5_dout": {
            "ports": [
              "xlconstant_5/dout",
              "blk_mem_gen_0/web"
            ]
          },
          "xlconstant_6_dout": {
            "ports": [
              "xlconstant_6/dout",
              "blk_mem_gen_0/rstb"
            ]
          },
          "xlconstant_7_dout": {
            "ports": [
              "xlconstant_7/dout",
              "blk_mem_gen_0/dinb"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "wide_bram/rising_edge_start"
            ]
          },
          "xlslice_2_Dout": {
            "ports": [
              "xlslice_2/Dout",
              "wide_bram/sel"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "s_axi_aclk",
              "axi_wide_ctrl/s_axi_aclk"
            ]
          }
        }
      },
      "mymux_data": {
        "vlnv": "xilinx.com:module_ref:mymux:1.0",
        "xci_name": "bram_lutwave_mymux_0_8",
        "xci_path": "ip/bram_lutwave_mymux_0_8/bram_lutwave_mymux_0_8.xci",
        "inst_hier_path": "mymux_data",
        "parameters": {
          "width": {
            "value": "512"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mymux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a_0": {
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "b_1": {
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "sel": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "bram_lutwave_ddr4_1_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "z": {
            "direction": "O",
            "left": "511",
            "right": "0"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bram_lutwave_xlconstant_0_6",
        "xci_path": "ip/bram_lutwave_xlconstant_0_6/bram_lutwave_xlconstant_0_6.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "512"
          }
        }
      },
      "mymux_araddr": {
        "vlnv": "xilinx.com:module_ref:mymux:1.0",
        "xci_name": "bram_lutwave_mymux_0_9",
        "xci_path": "ip/bram_lutwave_mymux_0_9/bram_lutwave_mymux_0_9.xci",
        "inst_hier_path": "mymux_araddr",
        "parameters": {
          "width": {
            "value": "32"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mymux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "b_1": {
            "direction": "I",
            "left": "31",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DATA_WIDTH 32}",
                "value_src": "ip_prop"
              },
              "PortWidth": {
                "value": "32",
                "value_src": "ip_prop"
              }
            }
          },
          "sel": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "bram_lutwave_ddr4_1_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "z": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "mymux_arvalid": {
        "vlnv": "xilinx.com:module_ref:mymux:1.0",
        "xci_name": "bram_lutwave_mymux_1_0",
        "xci_path": "ip/bram_lutwave_mymux_1_0/bram_lutwave_mymux_1_0.xci",
        "inst_hier_path": "mymux_arvalid",
        "parameters": {
          "width": {
            "value": "1"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mymux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a_0": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "b_1": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "sel": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "bram_lutwave_ddr4_1_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "z": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "mymux_3": {
        "vlnv": "xilinx.com:module_ref:mymux:1.0",
        "xci_name": "bram_lutwave_mymux_2_0",
        "xci_path": "ip/bram_lutwave_mymux_2_0/bram_lutwave_mymux_2_0.xci",
        "inst_hier_path": "mymux_3",
        "parameters": {
          "width": {
            "value": "1"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mymux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a_0": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "b_1": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "sel": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "bram_lutwave_ddr4_1_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "z": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "bram_lutwave_xlslice_0_10",
        "xci_path": "ip/bram_lutwave_xlslice_0_10/bram_lutwave_xlslice_0_10.xci",
        "inst_hier_path": "xlslice_0"
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "bram_lutwave_xlslice_0_11",
        "xci_path": "ip/bram_lutwave_xlslice_0_11/bram_lutwave_xlslice_0_11.xci",
        "inst_hier_path": "xlslice_1"
      },
      "slice_chan4": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "bram_lutwave_xlslice_2_3",
        "xci_path": "ip/bram_lutwave_xlslice_2_3/bram_lutwave_xlslice_2_3.xci",
        "inst_hier_path": "slice_chan4",
        "parameters": {
          "DIN_FROM": {
            "value": "511"
          },
          "DIN_TO": {
            "value": "384"
          },
          "DIN_WIDTH": {
            "value": "512"
          },
          "DOUT_WIDTH": {
            "value": "128"
          }
        }
      },
      "slice_chan2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "bram_lutwave_slice_chan1_0",
        "xci_path": "ip/bram_lutwave_slice_chan1_0/bram_lutwave_slice_chan1_0.xci",
        "inst_hier_path": "slice_chan2",
        "parameters": {
          "DIN_FROM": {
            "value": "255"
          },
          "DIN_TO": {
            "value": "128"
          },
          "DIN_WIDTH": {
            "value": "512"
          },
          "DOUT_WIDTH": {
            "value": "128"
          }
        }
      },
      "slice_chan3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "bram_lutwave_slice_chan2_0",
        "xci_path": "ip/bram_lutwave_slice_chan2_0/bram_lutwave_slice_chan2_0.xci",
        "inst_hier_path": "slice_chan3",
        "parameters": {
          "DIN_FROM": {
            "value": "383"
          },
          "DIN_TO": {
            "value": "256"
          },
          "DIN_WIDTH": {
            "value": "512"
          },
          "DOUT_WIDTH": {
            "value": "128"
          }
        }
      },
      "slice_chan1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "bram_lutwave_slice_chan3_0",
        "xci_path": "ip/bram_lutwave_slice_chan3_0/bram_lutwave_slice_chan3_0.xci",
        "inst_hier_path": "slice_chan1",
        "parameters": {
          "DIN_FROM": {
            "value": "127"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "512"
          },
          "DOUT_WIDTH": {
            "value": "128"
          }
        }
      },
      "read_machine": {
        "ports": {
          "wr_clk": {
            "type": "clk",
            "direction": "I"
          },
          "rd_clk": {
            "type": "clk",
            "direction": "I"
          },
          "din": {
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "dout": {
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "wr_en": {
            "direction": "I"
          },
          "Op1": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "dout1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "q": {
            "direction": "O"
          }
        },
        "components": {
          "xlconstant_2": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bram_lutwave_xlconstant_1_14",
            "xci_path": "ip/bram_lutwave_xlconstant_1_14/bram_lutwave_xlconstant_1_14.xci",
            "inst_hier_path": "read_machine/xlconstant_2",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "fifo_generator_0": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "bram_lutwave_fifo_generator_0_0",
            "xci_path": "ip/bram_lutwave_fifo_generator_0_0/bram_lutwave_fifo_generator_0_0.xci",
            "inst_hier_path": "read_machine/fifo_generator_0",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "Full_Threshold_Assert_Value": {
                "value": "1548"
              },
              "Input_Data_Width": {
                "value": "512"
              },
              "Input_Depth": {
                "value": "2048"
              },
              "Programmable_Full_Type": {
                "value": "Single_Programmable_Full_Threshold_Constant"
              },
              "Read_Clock_Frequency": {
                "value": "256"
              },
              "Write_Clock_Frequency": {
                "value": "333"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "bram_lutwave_util_vector_logic_0_0",
            "xci_path": "ip/bram_lutwave_util_vector_logic_0_0/bram_lutwave_util_vector_logic_0_0.xci",
            "inst_hier_path": "read_machine/util_vector_logic_0",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "c_counter_binary_1": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "bram_lutwave_c_counter_binary_0_2",
            "xci_path": "ip/bram_lutwave_c_counter_binary_0_2/bram_lutwave_c_counter_binary_0_2.xci",
            "inst_hier_path": "read_machine/c_counter_binary_1",
            "parameters": {
              "Output_Width": {
                "value": "1"
              }
            }
          },
          "c_counter_binary_2": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "bram_lutwave_c_counter_binary_1_0",
            "xci_path": "ip/bram_lutwave_c_counter_binary_1_0/bram_lutwave_c_counter_binary_1_0.xci",
            "inst_hier_path": "read_machine/c_counter_binary_2",
            "parameters": {
              "CE": {
                "value": "true"
              },
              "Output_Width": {
                "value": "2"
              },
              "Sync_Threshold_Output": {
                "value": "true"
              },
              "Threshold_Value": {
                "value": "2"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "bram_lutwave_util_vector_logic_0_2",
            "xci_path": "ip/bram_lutwave_util_vector_logic_0_2/bram_lutwave_util_vector_logic_0_2.xci",
            "inst_hier_path": "read_machine/util_vector_logic_1",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bram_lutwave_xlconcat_0_0",
            "xci_path": "ip/bram_lutwave_xlconcat_0_0/bram_lutwave_xlconcat_0_0.xci",
            "inst_hier_path": "read_machine/xlconcat_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "3"
              }
            }
          },
          "util_reduced_logic_0": {
            "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
            "xci_name": "bram_lutwave_util_reduced_logic_0_0",
            "xci_path": "ip/bram_lutwave_util_reduced_logic_0_0/bram_lutwave_util_reduced_logic_0_0.xci",
            "inst_hier_path": "read_machine/util_reduced_logic_0",
            "parameters": {
              "C_SIZE": {
                "value": "3"
              }
            }
          },
          "c_counter_binary_3": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "bram_lutwave_c_counter_binary_0_3",
            "xci_path": "ip/bram_lutwave_c_counter_binary_0_3/bram_lutwave_c_counter_binary_0_3.xci",
            "inst_hier_path": "read_machine/c_counter_binary_3",
            "parameters": {
              "CE": {
                "value": "true"
              },
              "Final_Count_Value": {
                "value": "fffffe"
              },
              "Increment_Value": {
                "value": "80"
              },
              "Output_Width": {
                "value": "32"
              },
              "Restrict_Count": {
                "value": "true"
              }
            }
          },
          "xlslice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_xlslice_2_4",
            "xci_path": "ip/bram_lutwave_xlslice_2_4/bram_lutwave_xlslice_2_4.xci",
            "inst_hier_path": "read_machine/xlslice_2",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "5"
              },
              "DOUT_WIDTH": {
                "value": "27"
              }
            }
          },
          "xlconcat_1": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bram_lutwave_xlconcat_0_1",
            "xci_path": "ip/bram_lutwave_xlconcat_0_1/bram_lutwave_xlconcat_0_1.xci",
            "inst_hier_path": "read_machine/xlconcat_1",
            "parameters": {
              "IN0_WIDTH": {
                "value": "3"
              },
              "IN1_WIDTH": {
                "value": "2"
              },
              "IN2_WIDTH": {
                "value": "27"
              },
              "NUM_PORTS": {
                "value": "3"
              }
            }
          },
          "xlconstant_5": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bram_lutwave_xlconstant_2_4",
            "xci_path": "ip/bram_lutwave_xlconstant_2_4/bram_lutwave_xlconstant_2_4.xci",
            "inst_hier_path": "read_machine/xlconstant_5",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "3"
              }
            }
          },
          "c_counter_binary_4": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "bram_lutwave_c_counter_binary_2_0",
            "xci_path": "ip/bram_lutwave_c_counter_binary_2_0/bram_lutwave_c_counter_binary_2_0.xci",
            "inst_hier_path": "read_machine/c_counter_binary_4",
            "parameters": {
              "CE": {
                "value": "true"
              },
              "Output_Width": {
                "value": "2"
              },
              "Sync_Threshold_Output": {
                "value": "false"
              }
            }
          },
          "rise_edge_0": {
            "vlnv": "xilinx.com:module_ref:rise_edge:1.0",
            "xci_name": "bram_lutwave_rise_edge_0_0",
            "xci_path": "ip/bram_lutwave_rise_edge_0_0/bram_lutwave_rise_edge_0_0.xci",
            "inst_hier_path": "read_machine/rise_edge_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "rise_edge",
              "boundary_crc": "0x0"
            },
            "ports": {
              "a": {
                "direction": "I"
              },
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "333250000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bram_lutwave_ddr4_1_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "q": {
                "direction": "O"
              }
            }
          }
        },
        "nets": {
          "Net": {
            "ports": [
              "fifo_generator_0/dout",
              "dout"
            ]
          },
          "Op1_1": {
            "ports": [
              "Op1",
              "util_vector_logic_1/Op1"
            ]
          },
          "c_counter_binary_1_Q": {
            "ports": [
              "c_counter_binary_1/Q",
              "fifo_generator_0/rd_en"
            ]
          },
          "c_counter_binary_2_THRESH0": {
            "ports": [
              "c_counter_binary_2/THRESH0",
              "xlconcat_0/In0"
            ]
          },
          "c_counter_binary_3_Q": {
            "ports": [
              "c_counter_binary_3/Q",
              "xlslice_2/Din"
            ]
          },
          "c_counter_binary_4_Q": {
            "ports": [
              "c_counter_binary_4/Q",
              "xlconcat_1/In1"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "rd_clk",
              "fifo_generator_0/rd_clk",
              "c_counter_binary_1/CLK"
            ]
          },
          "ddr4_0_c0_ddr4_s_axi_rdata": {
            "ports": [
              "din",
              "fifo_generator_0/din"
            ]
          },
          "eth_wrap_tx_clk125MHz": {
            "ports": [
              "wr_clk",
              "fifo_generator_0/wr_clk",
              "c_counter_binary_2/CLK",
              "c_counter_binary_3/CLK",
              "c_counter_binary_4/CLK",
              "rise_edge_0/clk"
            ]
          },
          "fifo_generator_0_prog_full": {
            "ports": [
              "fifo_generator_0/prog_full",
              "util_vector_logic_0/Op1"
            ]
          },
          "rise_edge_0_q": {
            "ports": [
              "rise_edge_0/q",
              "q"
            ]
          },
          "util_reduced_logic_0_Res": {
            "ports": [
              "util_reduced_logic_0/Res",
              "c_counter_binary_3/CE",
              "c_counter_binary_4/CE",
              "rise_edge_0/a"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "xlconcat_0/In2"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "c_counter_binary_2/CE",
              "xlconcat_0/In1"
            ]
          },
          "wr_en_1": {
            "ports": [
              "wr_en",
              "fifo_generator_0/wr_en"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "util_reduced_logic_0/Op1"
            ]
          },
          "xlconcat_1_dout": {
            "ports": [
              "xlconcat_1/dout",
              "dout1"
            ]
          },
          "xlconstant_2_dout": {
            "ports": [
              "xlconstant_2/dout",
              "fifo_generator_0/srst"
            ]
          },
          "xlconstant_5_dout": {
            "ports": [
              "xlconstant_5/dout",
              "xlconcat_1/In0"
            ]
          },
          "xlslice_2_Dout": {
            "ports": [
              "xlslice_2/Dout",
              "xlconcat_1/In2"
            ]
          }
        }
      },
      "refresh_machine": {
        "ports": {
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "rst1": {
            "type": "rst",
            "direction": "I"
          },
          "CE": {
            "type": "ce",
            "direction": "I"
          },
          "THRESH0": {
            "type": "data",
            "direction": "O"
          },
          "Res": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "bram_lutwave_util_vector_logic_0_1",
            "xci_path": "ip/bram_lutwave_util_vector_logic_0_1/bram_lutwave_util_vector_logic_0_1.xci",
            "inst_hier_path": "refresh_machine/util_vector_logic_0",
            "parameters": {
              "C_OPERATION": {
                "value": "or"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "d_flip_0": {
            "vlnv": "xilinx.com:module_ref:d_flip:1.0",
            "xci_name": "bram_lutwave_d_flip_0_0",
            "xci_path": "ip/bram_lutwave_d_flip_0_0/bram_lutwave_d_flip_0_0.xci",
            "inst_hier_path": "refresh_machine/d_flip_0",
            "parameters": {
              "width": {
                "value": "1"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "d_flip",
              "boundary_crc": "0x0"
            },
            "ports": {
              "data_in": {
                "direction": "I",
                "left": "0",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "default_prop"
                  }
                }
              },
              "en": {
                "direction": "I",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "default_prop"
                  }
                }
              },
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "333250000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bram_lutwave_ddr4_1_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH"
                  }
                }
              },
              "data_out": {
                "direction": "O",
                "left": "0",
                "right": "0",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              }
            }
          },
          "d_flip_1": {
            "vlnv": "xilinx.com:module_ref:d_flip:1.0",
            "xci_name": "bram_lutwave_d_flip_0_2",
            "xci_path": "ip/bram_lutwave_d_flip_0_2/bram_lutwave_d_flip_0_2.xci",
            "inst_hier_path": "refresh_machine/d_flip_1",
            "parameters": {
              "width": {
                "value": "1"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "d_flip",
              "boundary_crc": "0x0"
            },
            "ports": {
              "data_in": {
                "direction": "I",
                "left": "0",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "default_prop"
                  }
                }
              },
              "en": {
                "direction": "I",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "default_prop"
                  }
                }
              },
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "333250000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bram_lutwave_ddr4_1_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH"
                  }
                }
              },
              "data_out": {
                "direction": "O",
                "left": "0",
                "right": "0",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              }
            }
          },
          "c_counter_binary_0": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "bram_lutwave_c_counter_binary_0_1",
            "xci_path": "ip/bram_lutwave_c_counter_binary_0_1/bram_lutwave_c_counter_binary_0_1.xci",
            "inst_hier_path": "refresh_machine/c_counter_binary_0",
            "parameters": {
              "CE": {
                "value": "true"
              },
              "Final_Count_Value": {
                "value": "bb7"
              },
              "Output_Width": {
                "value": "12"
              },
              "Restrict_Count": {
                "value": "true"
              },
              "Sync_Threshold_Output": {
                "value": "true"
              },
              "Threshold_Value": {
                "value": "bb7"
              }
            }
          }
        },
        "nets": {
          "CE_1": {
            "ports": [
              "CE",
              "c_counter_binary_0/CE"
            ]
          },
          "Net1": {
            "ports": [
              "clk",
              "c_counter_binary_0/CLK",
              "d_flip_0/clk",
              "d_flip_1/clk"
            ]
          },
          "c_counter_binary_0_THRESH0": {
            "ports": [
              "c_counter_binary_0/THRESH0",
              "d_flip_0/data_in",
              "d_flip_0/en",
              "d_flip_1/data_in",
              "d_flip_1/en",
              "THRESH0"
            ]
          },
          "d_flip_0_data_out": {
            "ports": [
              "d_flip_0/data_out",
              "util_vector_logic_0/Op1"
            ]
          },
          "d_flip_1_data_out": {
            "ports": [
              "d_flip_1/data_out",
              "util_vector_logic_0/Op2"
            ]
          },
          "rst1_1": {
            "ports": [
              "rst1",
              "d_flip_1/rst"
            ]
          },
          "rst_1": {
            "ports": [
              "rst",
              "d_flip_0/rst"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "Res"
            ]
          }
        }
      },
      "mymux_arlen": {
        "vlnv": "xilinx.com:module_ref:mymux:1.0",
        "xci_name": "bram_lutwave_mymux_3_0",
        "xci_path": "ip/bram_lutwave_mymux_3_0/bram_lutwave_mymux_3_0.xci",
        "inst_hier_path": "mymux_arlen",
        "parameters": {
          "width": {
            "value": "8"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mymux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a_0": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "b_1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "sel": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "bram_lutwave_ddr4_1_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "z": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "mymux_arsize": {
        "vlnv": "xilinx.com:module_ref:mymux:1.0",
        "xci_name": "bram_lutwave_mymux_arlen_0",
        "xci_path": "ip/bram_lutwave_mymux_arlen_0/bram_lutwave_mymux_arlen_0.xci",
        "inst_hier_path": "mymux_arsize",
        "parameters": {
          "width": {
            "value": "3"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mymux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a_0": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "b_1": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "sel": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "bram_lutwave_ddr4_1_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "z": {
            "direction": "O",
            "left": "2",
            "right": "0"
          }
        }
      },
      "mymux_arburst": {
        "vlnv": "xilinx.com:module_ref:mymux:1.0",
        "xci_name": "bram_lutwave_mymux_arsize_0",
        "xci_path": "ip/bram_lutwave_mymux_arsize_0/bram_lutwave_mymux_arsize_0.xci",
        "inst_hier_path": "mymux_arburst",
        "parameters": {
          "width": {
            "value": "2"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mymux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a_0": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "b_1": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "sel": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "bram_lutwave_ddr4_1_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "z": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      },
      "arlen": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bram_lutwave_xlconstant_5_0",
        "xci_path": "ip/bram_lutwave_xlconstant_5_0/bram_lutwave_xlconstant_5_0.xci",
        "inst_hier_path": "arlen",
        "parameters": {
          "CONST_WIDTH": {
            "value": "8"
          }
        }
      },
      "arsize": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bram_lutwave_arlen_0",
        "xci_path": "ip/bram_lutwave_arlen_0/bram_lutwave_arlen_0.xci",
        "inst_hier_path": "arsize",
        "parameters": {
          "CONST_VAL": {
            "value": "6"
          },
          "CONST_WIDTH": {
            "value": "3"
          }
        }
      },
      "arburst": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bram_lutwave_arsize_0",
        "xci_path": "ip/bram_lutwave_arsize_0/bram_lutwave_arsize_0.xci",
        "inst_hier_path": "arburst",
        "parameters": {
          "CONST_WIDTH": {
            "value": "2"
          }
        }
      },
      "chan1ts": {
        "ports": {
          "Din": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "z": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "CLK": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "top64": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_slice_chan1_1",
            "xci_path": "ip/bram_lutwave_slice_chan1_1/bram_lutwave_slice_chan1_1.xci",
            "inst_hier_path": "chan1ts/top64",
            "parameters": {
              "DIN_FROM": {
                "value": "127"
              },
              "DIN_TO": {
                "value": "64"
              },
              "DIN_WIDTH": {
                "value": "128"
              },
              "DOUT_WIDTH": {
                "value": "64"
              }
            }
          },
          "mux_0": {
            "vlnv": "xilinx.com:module_ref:mux:1.0",
            "xci_name": "bram_lutwave_mux_0_0",
            "xci_path": "ip/bram_lutwave_mux_0_0/bram_lutwave_mux_0_0.xci",
            "inst_hier_path": "chan1ts/mux_0",
            "parameters": {
              "width": {
                "value": "64"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mux",
              "boundary_crc": "0x0"
            },
            "ports": {
              "a_0": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "b_1": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "sel": {
                "direction": "I",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DATA_WIDTH 1}",
                    "value_src": "ip_prop"
                  }
                }
              },
              "z": {
                "direction": "O",
                "left": "63",
                "right": "0"
              }
            }
          },
          "c_counter_binary_0": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "bram_lutwave_c_counter_binary_0_5",
            "xci_path": "ip/bram_lutwave_c_counter_binary_0_5/bram_lutwave_c_counter_binary_0_5.xci",
            "inst_hier_path": "chan1ts/c_counter_binary_0",
            "parameters": {
              "Output_Width": {
                "value": "1"
              }
            }
          },
          "bot65": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_bot64_0",
            "xci_path": "ip/bram_lutwave_bot64_0/bram_lutwave_bot64_0.xci",
            "inst_hier_path": "chan1ts/bot65",
            "parameters": {
              "DIN_FROM": {
                "value": "63"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "128"
              },
              "DOUT_WIDTH": {
                "value": "64"
              }
            }
          }
        },
        "nets": {
          "bot65_Dout": {
            "ports": [
              "bot65/Dout",
              "mux_0/a_0"
            ]
          },
          "c_counter_binary_0_Q": {
            "ports": [
              "c_counter_binary_0/Q",
              "mux_0/sel"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "CLK",
              "c_counter_binary_0/CLK"
            ]
          },
          "mux_0_z": {
            "ports": [
              "mux_0/z",
              "z"
            ]
          },
          "slice_chan4_Dout": {
            "ports": [
              "Din",
              "bot65/Din",
              "top64/Din"
            ]
          },
          "top64_Dout": {
            "ports": [
              "top64/Dout",
              "mux_0/b_1"
            ]
          }
        }
      },
      "chan2": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_aresetn1": {
            "type": "rst",
            "direction": "I"
          },
          "In0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "In1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "accum_snap_sync": {
            "type": "data",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Q": {
            "type": "data",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "CE": {
            "type": "ce",
            "direction": "I"
          },
          "THRESH0": {
            "type": "data",
            "direction": "O"
          }
        },
        "components": {
          "accum_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bram_lutwave_accum_concat_0",
            "xci_path": "ip/bram_lutwave_accum_concat_0/bram_lutwave_accum_concat_0.xci",
            "inst_hier_path": "chan2/accum_concat",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              },
              "dout_width": {
                "value": "128"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_xlslice_1_3",
            "xci_path": "ip/bram_lutwave_xlslice_1_3/bram_lutwave_xlslice_1_3.xci",
            "inst_hier_path": "chan2/xlslice_1"
          },
          "xlslice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_xlslice_2_6",
            "xci_path": "ip/bram_lutwave_xlslice_2_6/bram_lutwave_xlslice_2_6.xci",
            "inst_hier_path": "chan2/xlslice_2",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DOUT_WIDTH": {
                "value": "2"
              }
            }
          },
          "dds_shift_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_dds_shift_slice_0",
            "xci_path": "ip/bram_lutwave_dds_shift_slice_0/bram_lutwave_dds_shift_slice_0.xci",
            "inst_hier_path": "chan2/dds_shift_slice",
            "parameters": {
              "DIN_FROM": {
                "value": "8"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "9"
              }
            }
          },
          "ddc_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bram_lutwave_ddc_concat_1",
            "xci_path": "ip/bram_lutwave_ddc_concat_1/bram_lutwave_ddc_concat_1.xci",
            "inst_hier_path": "chan2/ddc_concat",
            "parameters": {
              "NUM_PORTS": {
                "value": "2"
              },
              "dout_width": {
                "value": "76"
              }
            }
          },
          "load_bins_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_load_bins_slice_4",
            "xci_path": "ip/bram_lutwave_load_bins_slice_4/bram_lutwave_load_bins_slice_4.xci",
            "inst_hier_path": "chan2/load_bins_slice",
            "parameters": {
              "DIN_FROM": {
                "value": "22"
              },
              "DIN_TO": {
                "value": "12"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "11"
              }
            }
          },
          "fft_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bram_lutwave_fft_concat_1",
            "xci_path": "ip/bram_lutwave_fft_concat_1/bram_lutwave_fft_concat_1.xci",
            "inst_hier_path": "chan2/fft_concat",
            "parameters": {
              "NUM_PORTS": {
                "value": "2"
              },
              "dout_width": {
                "value": "72"
              }
            }
          },
          "fft_shift_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_fft_shift_slice_0",
            "xci_path": "ip/bram_lutwave_fft_shift_slice_0/bram_lutwave_fft_shift_slice_0.xci",
            "inst_hier_path": "chan2/fft_shift_slice",
            "parameters": {
              "DIN_FROM": {
                "value": "9"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "10"
              }
            }
          },
          "bin_num_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_bin_num_slice_0",
            "xci_path": "ip/bram_lutwave_bin_num_slice_0/bram_lutwave_bin_num_slice_0.xci",
            "inst_hier_path": "chan2/bin_num_slice",
            "parameters": {
              "DIN_FROM": {
                "value": "9"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "10"
              }
            }
          },
          "dsp_regs_0": {
            "vlnv": "user.org:user:dsp_regs:1.0",
            "xci_name": "bram_lutwave_dsp_regs_0_1",
            "xci_path": "ip/bram_lutwave_dsp_regs_0_1/bram_lutwave_dsp_regs_0_1.xci",
            "inst_hier_path": "chan2/dsp_regs_0"
          },
          "q_adc_splitter": {
            "ports": {
              "Din": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "i0": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "i1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            },
            "components": {
              "i0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_i0_7",
                "xci_path": "ip/bram_lutwave_i0_7/bram_lutwave_i0_7.xci",
                "inst_hier_path": "chan2/q_adc_splitter/i0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "i1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_i1_8",
                "xci_path": "ip/bram_lutwave_i1_8/bram_lutwave_i1_8.xci",
                "inst_hier_path": "chan2/q_adc_splitter/i1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "16"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              }
            },
            "nets": {
              "i0_Dout": {
                "ports": [
                  "i0/Dout",
                  "i0"
                ]
              },
              "i1_Dout": {
                "ports": [
                  "i1/Dout",
                  "i1"
                ]
              },
              "usp_rf_data_converter_0_m02_axis_tdata": {
                "ports": [
                  "Din",
                  "i0/Din",
                  "i1/Din"
                ]
              }
            }
          },
          "accum_sync": {
            "ports": {
              "Din": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "accum_len": {
                "direction": "O",
                "left": "23",
                "right": "0"
              },
              "accum_rst": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "sync_in": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "accum_len": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_accum_len_0",
                "xci_path": "ip/bram_lutwave_accum_len_0/bram_lutwave_accum_len_0.xci",
                "inst_hier_path": "chan2/accum_sync/accum_len",
                "parameters": {
                  "DIN_FROM": {
                    "value": "23"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "24"
                  }
                }
              },
              "accum_rst": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_accum_rst_0",
                "xci_path": "ip/bram_lutwave_accum_rst_0/bram_lutwave_accum_rst_0.xci",
                "inst_hier_path": "chan2/accum_sync/accum_rst",
                "parameters": {
                  "DIN_FROM": {
                    "value": "24"
                  },
                  "DIN_TO": {
                    "value": "24"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "sync_in": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_sync_in_0",
                "xci_path": "ip/bram_lutwave_sync_in_0/bram_lutwave_sync_in_0.xci",
                "inst_hier_path": "chan2/accum_sync/sync_in",
                "parameters": {
                  "DIN_FROM": {
                    "value": "26"
                  },
                  "DIN_TO": {
                    "value": "26"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              }
            },
            "nets": {
              "i0_Dout": {
                "ports": [
                  "accum_len/Dout",
                  "accum_len"
                ]
              },
              "i1_Dout": {
                "ports": [
                  "accum_rst/Dout",
                  "accum_rst"
                ]
              },
              "i2_Dout": {
                "ports": [
                  "sync_in/Dout",
                  "sync_in"
                ]
              },
              "usp_rf_data_converter_0_m02_axis_tdata": {
                "ports": [
                  "Din",
                  "accum_len/Din",
                  "accum_rst/Din",
                  "sync_in/Din"
                ]
              }
            }
          },
          "i_adc_splitter": {
            "ports": {
              "Din": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "i0": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "i1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            },
            "components": {
              "i0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_i0_8",
                "xci_path": "ip/bram_lutwave_i0_8/bram_lutwave_i0_8.xci",
                "inst_hier_path": "chan2/i_adc_splitter/i0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "i1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_i1_9",
                "xci_path": "ip/bram_lutwave_i1_9/bram_lutwave_i1_9.xci",
                "inst_hier_path": "chan2/i_adc_splitter/i1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "16"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              }
            },
            "nets": {
              "i0_Dout": {
                "ports": [
                  "i0/Dout",
                  "i0"
                ]
              },
              "i1_Dout": {
                "ports": [
                  "i1/Dout",
                  "i1"
                ]
              },
              "usp_rf_data_converter_0_m02_axis_tdata": {
                "ports": [
                  "Din",
                  "i0/Din",
                  "i1/Din"
                ]
              }
            }
          },
          "wide_bram": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "CLK": {
                "type": "clk",
                "direction": "I"
              },
              "max_count_minus_one_step": {
                "type": "data",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "rising_edge_start": {
                "type": "data",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "sel": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "In0": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "In1": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "In2": {
                "direction": "I",
                "left": "71",
                "right": "0"
              },
              "In3": {
                "direction": "I",
                "left": "75",
                "right": "0"
              },
              "d3": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "d4": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "d2": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "d1": {
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "xlconstant_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_xlconstant_1_15",
                "xci_path": "ip/bram_lutwave_xlconstant_1_15/bram_lutwave_xlconstant_1_15.xci",
                "inst_hier_path": "chan2/wide_bram/xlconstant_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  }
                }
              },
              "xlconstant_2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_xlconstant_2_5",
                "xci_path": "ip/bram_lutwave_xlconstant_2_5/bram_lutwave_xlconstant_2_5.xci",
                "inst_hier_path": "chan2/wide_bram/xlconstant_2",
                "parameters": {
                  "CONST_VAL": {
                    "value": "1"
                  }
                }
              },
              "blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "bram_lutwave_blk_mem_gen_0_10",
                "xci_path": "ip/bram_lutwave_blk_mem_gen_0_10/bram_lutwave_blk_mem_gen_0_10.xci",
                "inst_hier_path": "chan2/wide_bram/blk_mem_gen_0",
                "parameters": {
                  "Enable_32bit_Address": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "PRIM_type_to_Implement": {
                    "value": "URAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTA_Pin": {
                    "value": "true"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "Write_Depth_A": {
                    "value": "2048"
                  },
                  "Write_Width_A": {
                    "value": "128"
                  },
                  "use_bram_block": {
                    "value": "Stand_Alone"
                  }
                }
              },
              "bool_false": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_bool_false_4",
                "xci_path": "ip/bram_lutwave_bool_false_4/bram_lutwave_bool_false_4.xci",
                "inst_hier_path": "chan2/wide_bram/bool_false",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "bool_true_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_bool_true_1_0",
                "xci_path": "ip/bram_lutwave_bool_true_1_0/bram_lutwave_bool_true_1_0.xci",
                "inst_hier_path": "chan2/wide_bram/bool_true_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "65535"
                  },
                  "CONST_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "mux_4port_0": {
                "vlnv": "xilinx.com:module_ref:mux_4port:1.0",
                "xci_name": "bram_lutwave_mux_4port_0_2",
                "xci_path": "ip/bram_lutwave_mux_4port_0_2/bram_lutwave_mux_4port_0_2.xci",
                "inst_hier_path": "chan2/wide_bram/mux_4port_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "mux_4port",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "d0": {
                    "direction": "I",
                    "left": "127",
                    "right": "0",
                    "parameters": {
                      "PortWidth": {
                        "value": "128",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "d1": {
                    "direction": "I",
                    "left": "127",
                    "right": "0",
                    "parameters": {
                      "PortWidth": {
                        "value": "128",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "d2": {
                    "direction": "I",
                    "left": "127",
                    "right": "0",
                    "parameters": {
                      "PortWidth": {
                        "value": "128",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "d3": {
                    "direction": "I",
                    "left": "127",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 128}",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "sel": {
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "256000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "bram_lutwave_clk_wiz_0_0_clk_out1",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "q": {
                    "direction": "O",
                    "left": "127",
                    "right": "0"
                  }
                }
              },
              "adc_concat": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "bram_lutwave_adc_concat_0",
                "xci_path": "ip/bram_lutwave_adc_concat_0/bram_lutwave_adc_concat_0.xci",
                "inst_hier_path": "chan2/wide_bram/adc_concat",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "32"
                  },
                  "IN1_WIDTH": {
                    "value": "32"
                  },
                  "IN2_WIDTH": {
                    "value": "64"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "bool_false_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_bool_false_1_2",
                "xci_path": "ip/bram_lutwave_bool_false_1_2/bram_lutwave_bool_false_1_2.xci",
                "inst_hier_path": "chan2/wide_bram/bool_false_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "64"
                  }
                }
              },
              "pfb_concat": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "bram_lutwave_pfb_concat_1",
                "xci_path": "ip/bram_lutwave_pfb_concat_1/bram_lutwave_pfb_concat_1.xci",
                "inst_hier_path": "chan2/wide_bram/pfb_concat",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "72"
                  },
                  "IN1_WIDTH": {
                    "value": "56"
                  },
                  "NUM_PORTS": {
                    "value": "2"
                  }
                }
              },
              "bool_false_2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_bool_false_2_0",
                "xci_path": "ip/bram_lutwave_bool_false_2_0/bram_lutwave_bool_false_2_0.xci",
                "inst_hier_path": "chan2/wide_bram/bool_false_2",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "56"
                  }
                }
              },
              "ddc_concat": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "bram_lutwave_ddc_concat_2",
                "xci_path": "ip/bram_lutwave_ddc_concat_2/bram_lutwave_ddc_concat_2.xci",
                "inst_hier_path": "chan2/wide_bram/ddc_concat",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "76"
                  },
                  "IN1_WIDTH": {
                    "value": "52"
                  },
                  "NUM_PORTS": {
                    "value": "2"
                  }
                }
              },
              "bool_false_3": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_bool_false_3_0",
                "xci_path": "ip/bram_lutwave_bool_false_3_0/bram_lutwave_bool_false_3_0.xci",
                "inst_hier_path": "chan2/wide_bram/bool_false_3",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "52"
                  }
                }
              },
              "mymux_0": {
                "vlnv": "xilinx.com:module_ref:mymux:1.0",
                "xci_name": "bram_lutwave_mymux_0_10",
                "xci_path": "ip/bram_lutwave_mymux_0_10/bram_lutwave_mymux_0_10.xci",
                "inst_hier_path": "chan2/wide_bram/mymux_0",
                "parameters": {
                  "width": {
                    "value": "16"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "mymux",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "a_0": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "b_1": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "sel": {
                    "direction": "I",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "256000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "bram_lutwave_clk_wiz_0_0_clk_out1",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "z": {
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  }
                }
              },
              "axi_bram_mealy_x16_w_0": {
                "vlnv": "User_Company:SysGen:axi_bram_mealy_x16_w_arm:1.0",
                "xci_name": "bram_lutwave_axi_bram_mealy_x16_w_0_1",
                "xci_path": "ip/bram_lutwave_axi_bram_mealy_x16_w_0_1/bram_lutwave_axi_bram_mealy_x16_w_0_1.xci",
                "inst_hier_path": "chan2/wide_bram/axi_bram_mealy_x16_w_0"
              },
              "mux_4port_1": {
                "vlnv": "xilinx.com:module_ref:mux_4port:1.0",
                "xci_name": "bram_lutwave_mux_4port_1_0",
                "xci_path": "ip/bram_lutwave_mux_4port_1_0/bram_lutwave_mux_4port_1_0.xci",
                "inst_hier_path": "chan2/wide_bram/mux_4port_1",
                "parameters": {
                  "width": {
                    "value": "1"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "mux_4port",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "d0": {
                    "direction": "I",
                    "left": "0",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "d1": {
                    "direction": "I",
                    "left": "0",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "d2": {
                    "direction": "I",
                    "left": "0",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "d3": {
                    "direction": "I",
                    "left": "0",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "sel": {
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "256000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "bram_lutwave_clk_wiz_0_0_clk_out1",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "q": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  }
                }
              },
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "bram_lutwave_axi_bram_ctrl_0_12",
                "xci_path": "ip/bram_lutwave_axi_bram_ctrl_0_12/bram_lutwave_axi_bram_ctrl_0_12.xci",
                "inst_hier_path": "chan2/wide_bram/axi_bram_ctrl_0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "128"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_0/BRAM_PORTA",
                  "blk_mem_gen_0/BRAM_PORTA"
                ]
              },
              "ps8_0_axi_periph1_M03_AXI": {
                "interface_ports": [
                  "S_AXI",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              }
            },
            "nets": {
              "In0_1": {
                "ports": [
                  "In0",
                  "adc_concat/In0"
                ]
              },
              "In1_1": {
                "ports": [
                  "In1",
                  "adc_concat/In1"
                ]
              },
              "In2_1": {
                "ports": [
                  "In2",
                  "pfb_concat/In0"
                ]
              },
              "In3_1": {
                "ports": [
                  "In3",
                  "ddc_concat/In0"
                ]
              },
              "axi_bram_mealy_x16_w_0_address": {
                "ports": [
                  "axi_bram_mealy_x16_w_0/address",
                  "blk_mem_gen_0/addrb"
                ]
              },
              "axi_bram_mealy_x16_w_0_we": {
                "ports": [
                  "axi_bram_mealy_x16_w_0/we",
                  "mymux_0/sel"
                ]
              },
              "bool_false_1_dout": {
                "ports": [
                  "bool_false_1/dout",
                  "adc_concat/In2"
                ]
              },
              "bool_false_2_dout": {
                "ports": [
                  "bool_false_2/dout",
                  "pfb_concat/In1"
                ]
              },
              "bool_false_3_dout": {
                "ports": [
                  "bool_false_3/dout",
                  "ddc_concat/In1"
                ]
              },
              "bool_false_dout": {
                "ports": [
                  "bool_false/dout",
                  "mymux_0/a_0"
                ]
              },
              "bool_true_1_dout": {
                "ports": [
                  "bool_true_1/dout",
                  "mymux_0/b_1"
                ]
              },
              "d1_1": {
                "ports": [
                  "d1",
                  "mux_4port_1/d1",
                  "mux_4port_1/d0"
                ]
              },
              "d2_1": {
                "ports": [
                  "d2",
                  "mux_4port_1/d2"
                ]
              },
              "d3_1": {
                "ports": [
                  "d3",
                  "mux_4port_0/d3"
                ]
              },
              "d4_1": {
                "ports": [
                  "d4",
                  "mux_4port_1/d3"
                ]
              },
              "ddc_concat_dout": {
                "ports": [
                  "ddc_concat/dout",
                  "mux_4port_0/d2"
                ]
              },
              "max_count_minus_one_step_1": {
                "ports": [
                  "max_count_minus_one_step",
                  "axi_bram_mealy_x16_w_0/max_count_minus_one_step"
                ]
              },
              "mux_4port_0_q": {
                "ports": [
                  "mux_4port_0/q",
                  "blk_mem_gen_0/dinb"
                ]
              },
              "mux_4port_1_q": {
                "ports": [
                  "mux_4port_1/q",
                  "axi_bram_mealy_x16_w_0/rising_edge_start"
                ]
              },
              "mymux_0_z": {
                "ports": [
                  "mymux_0/z",
                  "blk_mem_gen_0/web"
                ]
              },
              "rising_edge_start_1": {
                "ports": [
                  "rising_edge_start",
                  "axi_bram_mealy_x16_w_0/rising_edge_arm"
                ]
              },
              "rst_ps8_0_99M_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_bram_ctrl_0/s_axi_aresetn"
                ]
              },
              "sel_1": {
                "ports": [
                  "sel",
                  "mux_4port_0/sel",
                  "mux_4port_1/sel"
                ]
              },
              "usp_rf_data_converter_0_clk_dac1": {
                "ports": [
                  "CLK",
                  "blk_mem_gen_0/clkb",
                  "mux_4port_0/clk",
                  "mymux_0/clk",
                  "axi_bram_mealy_x16_w_0/clk",
                  "mux_4port_1/clk"
                ]
              },
              "xlconcat_1_dout": {
                "ports": [
                  "adc_concat/dout",
                  "mux_4port_0/d0"
                ]
              },
              "xlconcat_2_dout": {
                "ports": [
                  "pfb_concat/dout",
                  "mux_4port_0/d1"
                ]
              },
              "xlconstant_1_dout": {
                "ports": [
                  "xlconstant_1/dout",
                  "blk_mem_gen_0/rstb"
                ]
              },
              "xlconstant_2_dout": {
                "ports": [
                  "xlconstant_2/dout",
                  "blk_mem_gen_0/enb"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "s_axi_aclk",
                  "axi_bram_ctrl_0/s_axi_aclk"
                ]
              }
            }
          },
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "bram_lutwave_blk_mem_gen_0_11",
            "xci_path": "ip/bram_lutwave_blk_mem_gen_0_11/bram_lutwave_blk_mem_gen_0_11.xci",
            "inst_hier_path": "chan2/blk_mem_gen_0",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "false"
              },
              "EN_SAFETY_CKT": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "true"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "WRITE_FIRST"
              },
              "Operating_Mode_B": {
                "value": "WRITE_FIRST"
              },
              "PRIM_type_to_Implement": {
                "value": "BRAM"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Port_B_Write_Rate": {
                "value": "50"
              },
              "Read_Width_A": {
                "value": "32"
              },
              "Read_Width_B": {
                "value": "32"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_RSTA_Pin": {
                "value": "true"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "Write_Depth_A": {
                "value": "512"
              },
              "Write_Width_A": {
                "value": "32"
              },
              "Write_Width_B": {
                "value": "32"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "c_counter_binary_0": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "bram_lutwave_c_counter_binary_0_6",
            "xci_path": "ip/bram_lutwave_c_counter_binary_0_6/bram_lutwave_c_counter_binary_0_6.xci",
            "inst_hier_path": "chan2/c_counter_binary_0",
            "parameters": {
              "CE": {
                "value": "true"
              },
              "Final_Count_Value": {
                "value": "7ff"
              },
              "Increment_Value": {
                "value": "4"
              },
              "Output_Width": {
                "value": "32"
              },
              "Restrict_Count": {
                "value": "true"
              }
            }
          },
          "xlconstant_5": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bram_lutwave_xlconstant_5_3",
            "xci_path": "ip/bram_lutwave_xlconstant_5_3/bram_lutwave_xlconstant_5_3.xci",
            "inst_hier_path": "chan2/xlconstant_5",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "even_bin_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_even_bin_slice_1",
            "xci_path": "ip/bram_lutwave_even_bin_slice_1/bram_lutwave_even_bin_slice_1.xci",
            "inst_hier_path": "chan2/even_bin_slice",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "odd_bin_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_odd_bin_slice_0",
            "xci_path": "ip/bram_lutwave_odd_bin_slice_0/bram_lutwave_odd_bin_slice_0.xci",
            "inst_hier_path": "chan2/odd_bin_slice",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlconstant_6": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bram_lutwave_xlconstant_6_1",
            "xci_path": "ip/bram_lutwave_xlconstant_6_1/bram_lutwave_xlconstant_6_1.xci",
            "inst_hier_path": "chan2/xlconstant_6",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlconstant_7": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bram_lutwave_xlconstant_7_0",
            "xci_path": "ip/bram_lutwave_xlconstant_7_0/bram_lutwave_xlconstant_7_0.xci",
            "inst_hier_path": "chan2/xlconstant_7",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "32"
              }
            }
          },
          "c_shift_ram_0": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "bram_lutwave_c_shift_ram_0_1",
            "xci_path": "ip/bram_lutwave_c_shift_ram_0_1/bram_lutwave_c_shift_ram_0_1.xci",
            "inst_hier_path": "chan2/c_shift_ram_0",
            "parameters": {
              "AsyncInitVal": {
                "value": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
              },
              "DefaultData": {
                "value": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
              },
              "Depth": {
                "value": "1"
              },
              "Width": {
                "value": "128"
              }
            }
          },
          "axi_dphi_bram": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "bram_lutwave_axi_dphi_bram_0",
            "xci_path": "ip/bram_lutwave_axi_dphi_bram_0/bram_lutwave_axi_dphi_bram_0.xci",
            "inst_hier_path": "chan2/axi_dphi_bram",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32"
              },
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            }
          },
          "axi_wide_ctrl": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "bram_lutwave_axi_wide_ctrl_0",
            "xci_path": "ip/bram_lutwave_axi_wide_ctrl_0/bram_lutwave_axi_wide_ctrl_0.xci",
            "inst_hier_path": "chan2/axi_wide_ctrl",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "blast_module_v6_cord_0": {
            "vlnv": "User_Company:SysGen:blast_module_v6_cordic_ddc:1.0",
            "xci_name": "bram_lutwave_blast_module_v6_cord_0_1",
            "xci_path": "ip/bram_lutwave_blast_module_v6_cord_0_1/bram_lutwave_blast_module_v6_cord_0_1.xci",
            "inst_hier_path": "chan2/blast_module_v6_cord_0"
          },
          "c_counter_binary_1": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "bram_lutwave_c_counter_binary_1_1",
            "xci_path": "ip/bram_lutwave_c_counter_binary_1_1/bram_lutwave_c_counter_binary_1_1.xci",
            "inst_hier_path": "chan2/c_counter_binary_1",
            "parameters": {
              "CE": {
                "value": "true"
              },
              "Final_Count_Value": {
                "value": "1fff"
              },
              "Load": {
                "value": "false"
              },
              "Output_Width": {
                "value": "17"
              },
              "Restrict_Count": {
                "value": "true"
              },
              "SCLR": {
                "value": "false"
              },
              "Sync_Threshold_Output": {
                "value": "true"
              },
              "Threshold_Value": {
                "value": "1fff"
              }
            }
          },
          "c_shift_ram_1": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "bram_lutwave_c_shift_ram_0_10",
            "xci_path": "ip/bram_lutwave_c_shift_ram_0_10/bram_lutwave_c_shift_ram_0_10.xci",
            "inst_hier_path": "chan2/c_shift_ram_1",
            "parameters": {
              "AsyncInitVal": {
                "value": "0"
              },
              "DefaultData": {
                "value": "0"
              },
              "Depth": {
                "value": "1"
              },
              "Width": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXI2",
              "axi_dphi_bram/S_AXI"
            ]
          },
          "axi_bram_ctrl_0_BRAM_PORTA": {
            "interface_ports": [
              "axi_dphi_bram/BRAM_PORTA",
              "blk_mem_gen_0/BRAM_PORTA"
            ]
          },
          "ps8_0_axi_periph1_M03_AXI": {
            "interface_ports": [
              "S_AXI1",
              "wide_bram/S_AXI"
            ]
          },
          "ps8_0_axi_periph1_M09_AXI": {
            "interface_ports": [
              "S00_AXI",
              "dsp_regs_0/S00_AXI"
            ]
          },
          "ps8_0_axi_periph1_M10_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_wide_ctrl/S_AXI"
            ]
          }
        },
        "nets": {
          "Din_2": {
            "ports": [
              "dsp_regs_0/reg2out",
              "accum_sync/Din"
            ]
          },
          "In1_1": {
            "ports": [
              "In1",
              "wide_bram/In1",
              "i_adc_splitter/Din"
            ]
          },
          "Net": {
            "ports": [
              "blk_mem_gen_0/doutb",
              "even_bin_slice/Din",
              "odd_bin_slice/Din"
            ]
          },
          "Q_concat_dout": {
            "ports": [
              "fft_concat/dout",
              "wide_bram/In2"
            ]
          },
          "accum_concat_dout": {
            "ports": [
              "accum_concat/dout",
              "c_shift_ram_0/D"
            ]
          },
          "axi_gpio_0_gpio2_io_o": {
            "ports": [
              "axi_wide_ctrl/gpio2_io_o",
              "xlslice_1/Din",
              "xlslice_2/Din"
            ]
          },
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "axi_wide_ctrl/gpio_io_o",
              "wide_bram/max_count_minus_one_step"
            ]
          },
          "blast_module_v6_cord_0_accum_snap_i0": {
            "ports": [
              "blast_module_v6_cord_0/accum_snap_i0",
              "accum_concat/In0"
            ]
          },
          "blast_module_v6_cord_0_accum_snap_i1": {
            "ports": [
              "blast_module_v6_cord_0/accum_snap_i1",
              "accum_concat/In2"
            ]
          },
          "blast_module_v6_cord_0_accum_snap_q0": {
            "ports": [
              "blast_module_v6_cord_0/accum_snap_q0",
              "accum_concat/In1"
            ]
          },
          "blast_module_v6_cord_0_accum_snap_q1": {
            "ports": [
              "blast_module_v6_cord_0/accum_snap_q1",
              "accum_concat/In3"
            ]
          },
          "blast_module_v6_cord_0_ddc_snap_i0q0": {
            "ports": [
              "blast_module_v6_cord_0/ddc_snap_i0q0",
              "ddc_concat/In0"
            ]
          },
          "blast_module_v6_cord_0_ddc_snap_i1q1": {
            "ports": [
              "blast_module_v6_cord_0/ddc_snap_i1q1",
              "ddc_concat/In1"
            ]
          },
          "blast_module_v6_cord_0_ddc_snap_sync": {
            "ports": [
              "blast_module_v6_cord_0/ddc_snap_sync",
              "wide_bram/d2"
            ]
          },
          "blast_module_v6_cord_0_fft_snap_i0q0": {
            "ports": [
              "blast_module_v6_cord_0/fft_snap_i0q0",
              "fft_concat/In0"
            ]
          },
          "blast_module_v6_cord_0_fft_snap_i1q1": {
            "ports": [
              "blast_module_v6_cord_0/fft_snap_i1q1",
              "fft_concat/In1"
            ]
          },
          "blast_module_v6_cord_0_fft_snap_sync": {
            "ports": [
              "blast_module_v6_cord_0/fft_snap_sync",
              "wide_bram/d1"
            ]
          },
          "c_counter_binary_0_Q": {
            "ports": [
              "c_counter_binary_0/Q",
              "blk_mem_gen_0/addrb"
            ]
          },
          "c_counter_binary_1_THRESH0": {
            "ports": [
              "c_counter_binary_1/THRESH0",
              "THRESH0"
            ]
          },
          "c_shift_ram_0_Q": {
            "ports": [
              "c_shift_ram_0/Q",
              "wide_bram/d3",
              "Q"
            ]
          },
          "c_shift_ram_1_Q": {
            "ports": [
              "c_shift_ram_1/Q",
              "accum_snap_sync"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "s00_axi_aclk",
              "dsp_regs_0/s00_axi_aclk",
              "wide_bram/s_axi_aclk",
              "wide_bram/CLK",
              "c_counter_binary_0/CLK",
              "blk_mem_gen_0/clkb",
              "c_shift_ram_0/CLK",
              "axi_dphi_bram/s_axi_aclk",
              "blast_module_v6_cord_0/clk",
              "c_counter_binary_1/CLK",
              "c_shift_ram_1/CLK"
            ]
          },
          "d4_1": {
            "ports": [
              "blast_module_v6_cord_0/accum_snap_sync",
              "c_shift_ram_1/D",
              "wide_bram/d4"
            ]
          },
          "delay_2_q": {
            "ports": [
              "In0",
              "wide_bram/In0",
              "q_adc_splitter/Din"
            ]
          },
          "dina_1": {
            "ports": [
              "ddc_concat/dout",
              "wide_bram/In3"
            ]
          },
          "dsp_regs_0_reg0out": {
            "ports": [
              "dsp_regs_0/reg0out",
              "fft_shift_slice/Din",
              "load_bins_slice/Din"
            ]
          },
          "dsp_regs_0_reg1out": {
            "ports": [
              "dsp_regs_0/reg1out",
              "bin_num_slice/Din"
            ]
          },
          "dsp_regs_0_reg3out": {
            "ports": [
              "dsp_regs_0/reg3out",
              "dds_shift_slice/Din"
            ]
          },
          "even_bin_slice_Dout": {
            "ports": [
              "even_bin_slice/Dout",
              "blast_module_v6_cord_0/dphi_even"
            ]
          },
          "gpio1_Dout": {
            "ports": [
              "fft_shift_slice/Dout",
              "blast_module_v6_cord_0/fft_shift"
            ]
          },
          "gpio1_Dout1": {
            "ports": [
              "load_bins_slice/Dout",
              "blast_module_v6_cord_0/load_bins"
            ]
          },
          "i0_Dout": {
            "ports": [
              "dds_shift_slice/Dout",
              "blast_module_v6_cord_0/dds_shift"
            ]
          },
          "i2_Dout": {
            "ports": [
              "bin_num_slice/Dout",
              "blast_module_v6_cord_0/bin_num"
            ]
          },
          "i_splitter_i0": {
            "ports": [
              "i_adc_splitter/i0",
              "blast_module_v6_cord_0/adc_i0"
            ]
          },
          "i_splitter_i1": {
            "ports": [
              "i_adc_splitter/i1",
              "blast_module_v6_cord_0/adc_i1"
            ]
          },
          "module_config_splitter_Dout": {
            "ports": [
              "CE",
              "c_counter_binary_0/CE",
              "blk_mem_gen_0/enb",
              "blast_module_v6_cord_0/start_dac",
              "c_counter_binary_1/CE"
            ]
          },
          "module_config_splitter_accum_len": {
            "ports": [
              "accum_sync/accum_len",
              "blast_module_v6_cord_0/accum_len"
            ]
          },
          "module_config_splitter_i1": {
            "ports": [
              "accum_sync/accum_rst",
              "blast_module_v6_cord_0/accum_reset"
            ]
          },
          "odd_bin_slice_Dout": {
            "ports": [
              "odd_bin_slice/Dout",
              "blast_module_v6_cord_0/dphi_odd"
            ]
          },
          "q_splitter_i0": {
            "ports": [
              "q_adc_splitter/i0",
              "blast_module_v6_cord_0/adc_q0"
            ]
          },
          "q_splitter_i1": {
            "ports": [
              "q_adc_splitter/i1",
              "blast_module_v6_cord_0/adc_q1"
            ]
          },
          "s_axi_aresetn1_1": {
            "ports": [
              "s_axi_aresetn1",
              "wide_bram/s_axi_aresetn",
              "dsp_regs_0/s00_axi_aresetn",
              "axi_dphi_bram/s_axi_aresetn"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "axi_wide_ctrl/s_axi_aresetn"
            ]
          },
          "xlconstant_5_dout": {
            "ports": [
              "xlconstant_5/dout",
              "blk_mem_gen_0/web"
            ]
          },
          "xlconstant_6_dout": {
            "ports": [
              "xlconstant_6/dout",
              "blk_mem_gen_0/rstb"
            ]
          },
          "xlconstant_7_dout": {
            "ports": [
              "xlconstant_7/dout",
              "blk_mem_gen_0/dinb"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "wide_bram/rising_edge_start"
            ]
          },
          "xlslice_2_Dout": {
            "ports": [
              "xlslice_2/Dout",
              "wide_bram/sel"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "s_axi_aclk",
              "axi_wide_ctrl/s_axi_aclk"
            ]
          }
        }
      },
      "chan2ts": {
        "ports": {
          "Din": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "z": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "CLK": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "top64": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_top64_0",
            "xci_path": "ip/bram_lutwave_top64_0/bram_lutwave_top64_0.xci",
            "inst_hier_path": "chan2ts/top64",
            "parameters": {
              "DIN_FROM": {
                "value": "127"
              },
              "DIN_TO": {
                "value": "64"
              },
              "DIN_WIDTH": {
                "value": "128"
              },
              "DOUT_WIDTH": {
                "value": "64"
              }
            }
          },
          "mux_0": {
            "vlnv": "xilinx.com:module_ref:mux:1.0",
            "xci_name": "bram_lutwave_mux_0_1",
            "xci_path": "ip/bram_lutwave_mux_0_1/bram_lutwave_mux_0_1.xci",
            "inst_hier_path": "chan2ts/mux_0",
            "parameters": {
              "width": {
                "value": "64"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mux",
              "boundary_crc": "0x0"
            },
            "ports": {
              "a_0": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "b_1": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "sel": {
                "direction": "I",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DATA_WIDTH 1}",
                    "value_src": "ip_prop"
                  }
                }
              },
              "z": {
                "direction": "O",
                "left": "63",
                "right": "0"
              }
            }
          },
          "c_counter_binary_0": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "bram_lutwave_c_counter_binary_0_7",
            "xci_path": "ip/bram_lutwave_c_counter_binary_0_7/bram_lutwave_c_counter_binary_0_7.xci",
            "inst_hier_path": "chan2ts/c_counter_binary_0",
            "parameters": {
              "Output_Width": {
                "value": "1"
              }
            }
          },
          "bot65": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_bot65_0",
            "xci_path": "ip/bram_lutwave_bot65_0/bram_lutwave_bot65_0.xci",
            "inst_hier_path": "chan2ts/bot65",
            "parameters": {
              "DIN_FROM": {
                "value": "63"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "128"
              },
              "DOUT_WIDTH": {
                "value": "64"
              }
            }
          }
        },
        "nets": {
          "bot65_Dout": {
            "ports": [
              "bot65/Dout",
              "mux_0/a_0"
            ]
          },
          "c_counter_binary_0_Q": {
            "ports": [
              "c_counter_binary_0/Q",
              "mux_0/sel"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "CLK",
              "c_counter_binary_0/CLK"
            ]
          },
          "mux_0_z": {
            "ports": [
              "mux_0/z",
              "z"
            ]
          },
          "slice_chan4_Dout": {
            "ports": [
              "Din",
              "bot65/Din",
              "top64/Din"
            ]
          },
          "top64_Dout": {
            "ports": [
              "top64/Dout",
              "mux_0/b_1"
            ]
          }
        }
      },
      "chan3ts": {
        "ports": {
          "Din": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "z": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "CLK": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "top64": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_top64_1",
            "xci_path": "ip/bram_lutwave_top64_1/bram_lutwave_top64_1.xci",
            "inst_hier_path": "chan3ts/top64",
            "parameters": {
              "DIN_FROM": {
                "value": "127"
              },
              "DIN_TO": {
                "value": "64"
              },
              "DIN_WIDTH": {
                "value": "128"
              },
              "DOUT_WIDTH": {
                "value": "64"
              }
            }
          },
          "mux_0": {
            "vlnv": "xilinx.com:module_ref:mux:1.0",
            "xci_name": "bram_lutwave_mux_0_2",
            "xci_path": "ip/bram_lutwave_mux_0_2/bram_lutwave_mux_0_2.xci",
            "inst_hier_path": "chan3ts/mux_0",
            "parameters": {
              "width": {
                "value": "64"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mux",
              "boundary_crc": "0x0"
            },
            "ports": {
              "a_0": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "b_1": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "sel": {
                "direction": "I",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DATA_WIDTH 1}",
                    "value_src": "ip_prop"
                  }
                }
              },
              "z": {
                "direction": "O",
                "left": "63",
                "right": "0"
              }
            }
          },
          "c_counter_binary_0": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "bram_lutwave_c_counter_binary_0_8",
            "xci_path": "ip/bram_lutwave_c_counter_binary_0_8/bram_lutwave_c_counter_binary_0_8.xci",
            "inst_hier_path": "chan3ts/c_counter_binary_0",
            "parameters": {
              "Output_Width": {
                "value": "1"
              }
            }
          },
          "bot65": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_bot65_1",
            "xci_path": "ip/bram_lutwave_bot65_1/bram_lutwave_bot65_1.xci",
            "inst_hier_path": "chan3ts/bot65",
            "parameters": {
              "DIN_FROM": {
                "value": "63"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "128"
              },
              "DOUT_WIDTH": {
                "value": "64"
              }
            }
          }
        },
        "nets": {
          "bot65_Dout": {
            "ports": [
              "bot65/Dout",
              "mux_0/a_0"
            ]
          },
          "c_counter_binary_0_Q": {
            "ports": [
              "c_counter_binary_0/Q",
              "mux_0/sel"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "CLK",
              "c_counter_binary_0/CLK"
            ]
          },
          "mux_0_z": {
            "ports": [
              "mux_0/z",
              "z"
            ]
          },
          "slice_chan4_Dout": {
            "ports": [
              "Din",
              "bot65/Din",
              "top64/Din"
            ]
          },
          "top64_Dout": {
            "ports": [
              "top64/Dout",
              "mux_0/b_1"
            ]
          }
        }
      },
      "chan4ts": {
        "ports": {
          "Din": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "z": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "CLK": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "top64": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_top64_2",
            "xci_path": "ip/bram_lutwave_top64_2/bram_lutwave_top64_2.xci",
            "inst_hier_path": "chan4ts/top64",
            "parameters": {
              "DIN_FROM": {
                "value": "127"
              },
              "DIN_TO": {
                "value": "64"
              },
              "DIN_WIDTH": {
                "value": "128"
              },
              "DOUT_WIDTH": {
                "value": "64"
              }
            }
          },
          "mux_0": {
            "vlnv": "xilinx.com:module_ref:mux:1.0",
            "xci_name": "bram_lutwave_mux_0_3",
            "xci_path": "ip/bram_lutwave_mux_0_3/bram_lutwave_mux_0_3.xci",
            "inst_hier_path": "chan4ts/mux_0",
            "parameters": {
              "width": {
                "value": "64"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mux",
              "boundary_crc": "0x0"
            },
            "ports": {
              "a_0": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "b_1": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "sel": {
                "direction": "I",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DATA_WIDTH 1}",
                    "value_src": "ip_prop"
                  }
                }
              },
              "z": {
                "direction": "O",
                "left": "63",
                "right": "0"
              }
            }
          },
          "c_counter_binary_0": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "bram_lutwave_c_counter_binary_0_9",
            "xci_path": "ip/bram_lutwave_c_counter_binary_0_9/bram_lutwave_c_counter_binary_0_9.xci",
            "inst_hier_path": "chan4ts/c_counter_binary_0",
            "parameters": {
              "Output_Width": {
                "value": "1"
              }
            }
          },
          "bot65": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_bot65_2",
            "xci_path": "ip/bram_lutwave_bot65_2/bram_lutwave_bot65_2.xci",
            "inst_hier_path": "chan4ts/bot65",
            "parameters": {
              "DIN_FROM": {
                "value": "63"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "128"
              },
              "DOUT_WIDTH": {
                "value": "64"
              }
            }
          }
        },
        "nets": {
          "bot65_Dout": {
            "ports": [
              "bot65/Dout",
              "mux_0/a_0"
            ]
          },
          "c_counter_binary_0_Q": {
            "ports": [
              "c_counter_binary_0/Q",
              "mux_0/sel"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "CLK",
              "c_counter_binary_0/CLK"
            ]
          },
          "mux_0_z": {
            "ports": [
              "mux_0/z",
              "z"
            ]
          },
          "slice_chan4_Dout": {
            "ports": [
              "Din",
              "bot65/Din",
              "top64/Din"
            ]
          },
          "top64_Dout": {
            "ports": [
              "top64/Dout",
              "mux_0/b_1"
            ]
          }
        }
      },
      "chan3": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_aresetn1": {
            "type": "rst",
            "direction": "I"
          },
          "In0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "In1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "accum_snap_sync": {
            "type": "data",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Q": {
            "type": "data",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "CE": {
            "type": "ce",
            "direction": "I"
          },
          "THRESH0": {
            "type": "data",
            "direction": "O"
          }
        },
        "components": {
          "accum_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bram_lutwave_accum_concat_1",
            "xci_path": "ip/bram_lutwave_accum_concat_1/bram_lutwave_accum_concat_1.xci",
            "inst_hier_path": "chan3/accum_concat",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              },
              "dout_width": {
                "value": "128"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_xlslice_1_4",
            "xci_path": "ip/bram_lutwave_xlslice_1_4/bram_lutwave_xlslice_1_4.xci",
            "inst_hier_path": "chan3/xlslice_1"
          },
          "xlslice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_xlslice_2_7",
            "xci_path": "ip/bram_lutwave_xlslice_2_7/bram_lutwave_xlslice_2_7.xci",
            "inst_hier_path": "chan3/xlslice_2",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DOUT_WIDTH": {
                "value": "2"
              }
            }
          },
          "dds_shift_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_dds_shift_slice_1",
            "xci_path": "ip/bram_lutwave_dds_shift_slice_1/bram_lutwave_dds_shift_slice_1.xci",
            "inst_hier_path": "chan3/dds_shift_slice",
            "parameters": {
              "DIN_FROM": {
                "value": "8"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "9"
              }
            }
          },
          "ddc_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bram_lutwave_ddc_concat_3",
            "xci_path": "ip/bram_lutwave_ddc_concat_3/bram_lutwave_ddc_concat_3.xci",
            "inst_hier_path": "chan3/ddc_concat",
            "parameters": {
              "NUM_PORTS": {
                "value": "2"
              },
              "dout_width": {
                "value": "76"
              }
            }
          },
          "load_bins_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_load_bins_slice_5",
            "xci_path": "ip/bram_lutwave_load_bins_slice_5/bram_lutwave_load_bins_slice_5.xci",
            "inst_hier_path": "chan3/load_bins_slice",
            "parameters": {
              "DIN_FROM": {
                "value": "22"
              },
              "DIN_TO": {
                "value": "12"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "11"
              }
            }
          },
          "fft_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bram_lutwave_fft_concat_2",
            "xci_path": "ip/bram_lutwave_fft_concat_2/bram_lutwave_fft_concat_2.xci",
            "inst_hier_path": "chan3/fft_concat",
            "parameters": {
              "NUM_PORTS": {
                "value": "2"
              },
              "dout_width": {
                "value": "72"
              }
            }
          },
          "fft_shift_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_fft_shift_slice_1",
            "xci_path": "ip/bram_lutwave_fft_shift_slice_1/bram_lutwave_fft_shift_slice_1.xci",
            "inst_hier_path": "chan3/fft_shift_slice",
            "parameters": {
              "DIN_FROM": {
                "value": "9"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "10"
              }
            }
          },
          "bin_num_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_bin_num_slice_1",
            "xci_path": "ip/bram_lutwave_bin_num_slice_1/bram_lutwave_bin_num_slice_1.xci",
            "inst_hier_path": "chan3/bin_num_slice",
            "parameters": {
              "DIN_FROM": {
                "value": "9"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "10"
              }
            }
          },
          "dsp_regs_0": {
            "vlnv": "user.org:user:dsp_regs:1.0",
            "xci_name": "bram_lutwave_dsp_regs_0_2",
            "xci_path": "ip/bram_lutwave_dsp_regs_0_2/bram_lutwave_dsp_regs_0_2.xci",
            "inst_hier_path": "chan3/dsp_regs_0"
          },
          "q_adc_splitter": {
            "ports": {
              "Din": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "i0": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "i1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            },
            "components": {
              "i0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_i0_9",
                "xci_path": "ip/bram_lutwave_i0_9/bram_lutwave_i0_9.xci",
                "inst_hier_path": "chan3/q_adc_splitter/i0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "i1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_i1_10",
                "xci_path": "ip/bram_lutwave_i1_10/bram_lutwave_i1_10.xci",
                "inst_hier_path": "chan3/q_adc_splitter/i1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "16"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              }
            },
            "nets": {
              "i0_Dout": {
                "ports": [
                  "i0/Dout",
                  "i0"
                ]
              },
              "i1_Dout": {
                "ports": [
                  "i1/Dout",
                  "i1"
                ]
              },
              "usp_rf_data_converter_0_m02_axis_tdata": {
                "ports": [
                  "Din",
                  "i0/Din",
                  "i1/Din"
                ]
              }
            }
          },
          "accum_sync": {
            "ports": {
              "Din": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "accum_len": {
                "direction": "O",
                "left": "23",
                "right": "0"
              },
              "accum_rst": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "sync_in": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "accum_len": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_accum_len_1",
                "xci_path": "ip/bram_lutwave_accum_len_1/bram_lutwave_accum_len_1.xci",
                "inst_hier_path": "chan3/accum_sync/accum_len",
                "parameters": {
                  "DIN_FROM": {
                    "value": "23"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "24"
                  }
                }
              },
              "accum_rst": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_accum_rst_1",
                "xci_path": "ip/bram_lutwave_accum_rst_1/bram_lutwave_accum_rst_1.xci",
                "inst_hier_path": "chan3/accum_sync/accum_rst",
                "parameters": {
                  "DIN_FROM": {
                    "value": "24"
                  },
                  "DIN_TO": {
                    "value": "24"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "sync_in": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_sync_in_1",
                "xci_path": "ip/bram_lutwave_sync_in_1/bram_lutwave_sync_in_1.xci",
                "inst_hier_path": "chan3/accum_sync/sync_in",
                "parameters": {
                  "DIN_FROM": {
                    "value": "26"
                  },
                  "DIN_TO": {
                    "value": "26"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              }
            },
            "nets": {
              "i0_Dout": {
                "ports": [
                  "accum_len/Dout",
                  "accum_len"
                ]
              },
              "i1_Dout": {
                "ports": [
                  "accum_rst/Dout",
                  "accum_rst"
                ]
              },
              "i2_Dout": {
                "ports": [
                  "sync_in/Dout",
                  "sync_in"
                ]
              },
              "usp_rf_data_converter_0_m02_axis_tdata": {
                "ports": [
                  "Din",
                  "accum_len/Din",
                  "accum_rst/Din",
                  "sync_in/Din"
                ]
              }
            }
          },
          "i_adc_splitter": {
            "ports": {
              "Din": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "i0": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "i1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            },
            "components": {
              "i0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_i0_10",
                "xci_path": "ip/bram_lutwave_i0_10/bram_lutwave_i0_10.xci",
                "inst_hier_path": "chan3/i_adc_splitter/i0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "i1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_i1_11",
                "xci_path": "ip/bram_lutwave_i1_11/bram_lutwave_i1_11.xci",
                "inst_hier_path": "chan3/i_adc_splitter/i1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "16"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              }
            },
            "nets": {
              "i0_Dout": {
                "ports": [
                  "i0/Dout",
                  "i0"
                ]
              },
              "i1_Dout": {
                "ports": [
                  "i1/Dout",
                  "i1"
                ]
              },
              "usp_rf_data_converter_0_m02_axis_tdata": {
                "ports": [
                  "Din",
                  "i0/Din",
                  "i1/Din"
                ]
              }
            }
          },
          "wide_bram": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "CLK": {
                "type": "clk",
                "direction": "I"
              },
              "max_count_minus_one_step": {
                "type": "data",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "rising_edge_start": {
                "type": "data",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "sel": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "In0": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "In1": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "In2": {
                "direction": "I",
                "left": "71",
                "right": "0"
              },
              "In3": {
                "direction": "I",
                "left": "75",
                "right": "0"
              },
              "d3": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "d4": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "d2": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "d1": {
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "xlconstant_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_xlconstant_1_16",
                "xci_path": "ip/bram_lutwave_xlconstant_1_16/bram_lutwave_xlconstant_1_16.xci",
                "inst_hier_path": "chan3/wide_bram/xlconstant_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  }
                }
              },
              "xlconstant_2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_xlconstant_2_6",
                "xci_path": "ip/bram_lutwave_xlconstant_2_6/bram_lutwave_xlconstant_2_6.xci",
                "inst_hier_path": "chan3/wide_bram/xlconstant_2",
                "parameters": {
                  "CONST_VAL": {
                    "value": "1"
                  }
                }
              },
              "blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "bram_lutwave_blk_mem_gen_0_12",
                "xci_path": "ip/bram_lutwave_blk_mem_gen_0_12/bram_lutwave_blk_mem_gen_0_12.xci",
                "inst_hier_path": "chan3/wide_bram/blk_mem_gen_0",
                "parameters": {
                  "Enable_32bit_Address": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "PRIM_type_to_Implement": {
                    "value": "URAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTA_Pin": {
                    "value": "true"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "Write_Depth_A": {
                    "value": "2048"
                  },
                  "Write_Width_A": {
                    "value": "128"
                  },
                  "use_bram_block": {
                    "value": "Stand_Alone"
                  }
                }
              },
              "bool_false": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_bool_false_5",
                "xci_path": "ip/bram_lutwave_bool_false_5/bram_lutwave_bool_false_5.xci",
                "inst_hier_path": "chan3/wide_bram/bool_false",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "bool_true_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_bool_true_1_1",
                "xci_path": "ip/bram_lutwave_bool_true_1_1/bram_lutwave_bool_true_1_1.xci",
                "inst_hier_path": "chan3/wide_bram/bool_true_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "65535"
                  },
                  "CONST_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "mux_4port_0": {
                "vlnv": "xilinx.com:module_ref:mux_4port:1.0",
                "xci_name": "bram_lutwave_mux_4port_0_3",
                "xci_path": "ip/bram_lutwave_mux_4port_0_3/bram_lutwave_mux_4port_0_3.xci",
                "inst_hier_path": "chan3/wide_bram/mux_4port_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "mux_4port",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "d0": {
                    "direction": "I",
                    "left": "127",
                    "right": "0",
                    "parameters": {
                      "PortWidth": {
                        "value": "128",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "d1": {
                    "direction": "I",
                    "left": "127",
                    "right": "0",
                    "parameters": {
                      "PortWidth": {
                        "value": "128",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "d2": {
                    "direction": "I",
                    "left": "127",
                    "right": "0",
                    "parameters": {
                      "PortWidth": {
                        "value": "128",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "d3": {
                    "direction": "I",
                    "left": "127",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 128}",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "sel": {
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "256000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "bram_lutwave_clk_wiz_0_0_clk_out1",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "q": {
                    "direction": "O",
                    "left": "127",
                    "right": "0"
                  }
                }
              },
              "adc_concat": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "bram_lutwave_adc_concat_1",
                "xci_path": "ip/bram_lutwave_adc_concat_1/bram_lutwave_adc_concat_1.xci",
                "inst_hier_path": "chan3/wide_bram/adc_concat",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "32"
                  },
                  "IN1_WIDTH": {
                    "value": "32"
                  },
                  "IN2_WIDTH": {
                    "value": "64"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "bool_false_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_bool_false_1_3",
                "xci_path": "ip/bram_lutwave_bool_false_1_3/bram_lutwave_bool_false_1_3.xci",
                "inst_hier_path": "chan3/wide_bram/bool_false_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "64"
                  }
                }
              },
              "pfb_concat": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "bram_lutwave_pfb_concat_2",
                "xci_path": "ip/bram_lutwave_pfb_concat_2/bram_lutwave_pfb_concat_2.xci",
                "inst_hier_path": "chan3/wide_bram/pfb_concat",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "72"
                  },
                  "IN1_WIDTH": {
                    "value": "56"
                  },
                  "NUM_PORTS": {
                    "value": "2"
                  }
                }
              },
              "bool_false_2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_bool_false_2_1",
                "xci_path": "ip/bram_lutwave_bool_false_2_1/bram_lutwave_bool_false_2_1.xci",
                "inst_hier_path": "chan3/wide_bram/bool_false_2",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "56"
                  }
                }
              },
              "ddc_concat": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "bram_lutwave_ddc_concat_4",
                "xci_path": "ip/bram_lutwave_ddc_concat_4/bram_lutwave_ddc_concat_4.xci",
                "inst_hier_path": "chan3/wide_bram/ddc_concat",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "76"
                  },
                  "IN1_WIDTH": {
                    "value": "52"
                  },
                  "NUM_PORTS": {
                    "value": "2"
                  }
                }
              },
              "bool_false_3": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_bool_false_3_1",
                "xci_path": "ip/bram_lutwave_bool_false_3_1/bram_lutwave_bool_false_3_1.xci",
                "inst_hier_path": "chan3/wide_bram/bool_false_3",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "52"
                  }
                }
              },
              "mymux_0": {
                "vlnv": "xilinx.com:module_ref:mymux:1.0",
                "xci_name": "bram_lutwave_mymux_0_11",
                "xci_path": "ip/bram_lutwave_mymux_0_11/bram_lutwave_mymux_0_11.xci",
                "inst_hier_path": "chan3/wide_bram/mymux_0",
                "parameters": {
                  "width": {
                    "value": "16"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "mymux",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "a_0": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "b_1": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "sel": {
                    "direction": "I",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "256000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "bram_lutwave_clk_wiz_0_0_clk_out1",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "z": {
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  }
                }
              },
              "axi_bram_mealy_x16_w_0": {
                "vlnv": "User_Company:SysGen:axi_bram_mealy_x16_w_arm:1.0",
                "xci_name": "bram_lutwave_axi_bram_mealy_x16_w_0_2",
                "xci_path": "ip/bram_lutwave_axi_bram_mealy_x16_w_0_2/bram_lutwave_axi_bram_mealy_x16_w_0_2.xci",
                "inst_hier_path": "chan3/wide_bram/axi_bram_mealy_x16_w_0"
              },
              "mux_4port_1": {
                "vlnv": "xilinx.com:module_ref:mux_4port:1.0",
                "xci_name": "bram_lutwave_mux_4port_1_1",
                "xci_path": "ip/bram_lutwave_mux_4port_1_1/bram_lutwave_mux_4port_1_1.xci",
                "inst_hier_path": "chan3/wide_bram/mux_4port_1",
                "parameters": {
                  "width": {
                    "value": "1"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "mux_4port",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "d0": {
                    "direction": "I",
                    "left": "0",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "d1": {
                    "direction": "I",
                    "left": "0",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "d2": {
                    "direction": "I",
                    "left": "0",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "d3": {
                    "direction": "I",
                    "left": "0",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "sel": {
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "256000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "bram_lutwave_clk_wiz_0_0_clk_out1",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "q": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  }
                }
              },
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "bram_lutwave_axi_bram_ctrl_0_13",
                "xci_path": "ip/bram_lutwave_axi_bram_ctrl_0_13/bram_lutwave_axi_bram_ctrl_0_13.xci",
                "inst_hier_path": "chan3/wide_bram/axi_bram_ctrl_0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "128"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_0/BRAM_PORTA",
                  "blk_mem_gen_0/BRAM_PORTA"
                ]
              },
              "ps8_0_axi_periph1_M03_AXI": {
                "interface_ports": [
                  "S_AXI",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              }
            },
            "nets": {
              "In0_1": {
                "ports": [
                  "In0",
                  "adc_concat/In0"
                ]
              },
              "In1_1": {
                "ports": [
                  "In1",
                  "adc_concat/In1"
                ]
              },
              "In2_1": {
                "ports": [
                  "In2",
                  "pfb_concat/In0"
                ]
              },
              "In3_1": {
                "ports": [
                  "In3",
                  "ddc_concat/In0"
                ]
              },
              "axi_bram_mealy_x16_w_0_address": {
                "ports": [
                  "axi_bram_mealy_x16_w_0/address",
                  "blk_mem_gen_0/addrb"
                ]
              },
              "axi_bram_mealy_x16_w_0_we": {
                "ports": [
                  "axi_bram_mealy_x16_w_0/we",
                  "mymux_0/sel"
                ]
              },
              "bool_false_1_dout": {
                "ports": [
                  "bool_false_1/dout",
                  "adc_concat/In2"
                ]
              },
              "bool_false_2_dout": {
                "ports": [
                  "bool_false_2/dout",
                  "pfb_concat/In1"
                ]
              },
              "bool_false_3_dout": {
                "ports": [
                  "bool_false_3/dout",
                  "ddc_concat/In1"
                ]
              },
              "bool_false_dout": {
                "ports": [
                  "bool_false/dout",
                  "mymux_0/a_0"
                ]
              },
              "bool_true_1_dout": {
                "ports": [
                  "bool_true_1/dout",
                  "mymux_0/b_1"
                ]
              },
              "d1_1": {
                "ports": [
                  "d1",
                  "mux_4port_1/d1",
                  "mux_4port_1/d0"
                ]
              },
              "d2_1": {
                "ports": [
                  "d2",
                  "mux_4port_1/d2"
                ]
              },
              "d3_1": {
                "ports": [
                  "d3",
                  "mux_4port_0/d3"
                ]
              },
              "d4_1": {
                "ports": [
                  "d4",
                  "mux_4port_1/d3"
                ]
              },
              "ddc_concat_dout": {
                "ports": [
                  "ddc_concat/dout",
                  "mux_4port_0/d2"
                ]
              },
              "max_count_minus_one_step_1": {
                "ports": [
                  "max_count_minus_one_step",
                  "axi_bram_mealy_x16_w_0/max_count_minus_one_step"
                ]
              },
              "mux_4port_0_q": {
                "ports": [
                  "mux_4port_0/q",
                  "blk_mem_gen_0/dinb"
                ]
              },
              "mux_4port_1_q": {
                "ports": [
                  "mux_4port_1/q",
                  "axi_bram_mealy_x16_w_0/rising_edge_start"
                ]
              },
              "mymux_0_z": {
                "ports": [
                  "mymux_0/z",
                  "blk_mem_gen_0/web"
                ]
              },
              "rising_edge_start_1": {
                "ports": [
                  "rising_edge_start",
                  "axi_bram_mealy_x16_w_0/rising_edge_arm"
                ]
              },
              "rst_ps8_0_99M_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_bram_ctrl_0/s_axi_aresetn"
                ]
              },
              "sel_1": {
                "ports": [
                  "sel",
                  "mux_4port_0/sel",
                  "mux_4port_1/sel"
                ]
              },
              "usp_rf_data_converter_0_clk_dac1": {
                "ports": [
                  "CLK",
                  "blk_mem_gen_0/clkb",
                  "mux_4port_0/clk",
                  "mymux_0/clk",
                  "axi_bram_mealy_x16_w_0/clk",
                  "mux_4port_1/clk"
                ]
              },
              "xlconcat_1_dout": {
                "ports": [
                  "adc_concat/dout",
                  "mux_4port_0/d0"
                ]
              },
              "xlconcat_2_dout": {
                "ports": [
                  "pfb_concat/dout",
                  "mux_4port_0/d1"
                ]
              },
              "xlconstant_1_dout": {
                "ports": [
                  "xlconstant_1/dout",
                  "blk_mem_gen_0/rstb"
                ]
              },
              "xlconstant_2_dout": {
                "ports": [
                  "xlconstant_2/dout",
                  "blk_mem_gen_0/enb"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "s_axi_aclk",
                  "axi_bram_ctrl_0/s_axi_aclk"
                ]
              }
            }
          },
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "bram_lutwave_blk_mem_gen_0_13",
            "xci_path": "ip/bram_lutwave_blk_mem_gen_0_13/bram_lutwave_blk_mem_gen_0_13.xci",
            "inst_hier_path": "chan3/blk_mem_gen_0",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "false"
              },
              "EN_SAFETY_CKT": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "true"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "WRITE_FIRST"
              },
              "Operating_Mode_B": {
                "value": "WRITE_FIRST"
              },
              "PRIM_type_to_Implement": {
                "value": "BRAM"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Port_B_Write_Rate": {
                "value": "50"
              },
              "Read_Width_A": {
                "value": "32"
              },
              "Read_Width_B": {
                "value": "32"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_RSTA_Pin": {
                "value": "true"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "Write_Depth_A": {
                "value": "512"
              },
              "Write_Width_A": {
                "value": "32"
              },
              "Write_Width_B": {
                "value": "32"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "c_counter_binary_0": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "bram_lutwave_c_counter_binary_0_10",
            "xci_path": "ip/bram_lutwave_c_counter_binary_0_10/bram_lutwave_c_counter_binary_0_10.xci",
            "inst_hier_path": "chan3/c_counter_binary_0",
            "parameters": {
              "CE": {
                "value": "true"
              },
              "Final_Count_Value": {
                "value": "7ff"
              },
              "Increment_Value": {
                "value": "4"
              },
              "Output_Width": {
                "value": "32"
              },
              "Restrict_Count": {
                "value": "true"
              }
            }
          },
          "xlconstant_5": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bram_lutwave_xlconstant_5_4",
            "xci_path": "ip/bram_lutwave_xlconstant_5_4/bram_lutwave_xlconstant_5_4.xci",
            "inst_hier_path": "chan3/xlconstant_5",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "even_bin_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_even_bin_slice_2",
            "xci_path": "ip/bram_lutwave_even_bin_slice_2/bram_lutwave_even_bin_slice_2.xci",
            "inst_hier_path": "chan3/even_bin_slice",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "odd_bin_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_odd_bin_slice_1",
            "xci_path": "ip/bram_lutwave_odd_bin_slice_1/bram_lutwave_odd_bin_slice_1.xci",
            "inst_hier_path": "chan3/odd_bin_slice",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlconstant_6": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bram_lutwave_xlconstant_6_2",
            "xci_path": "ip/bram_lutwave_xlconstant_6_2/bram_lutwave_xlconstant_6_2.xci",
            "inst_hier_path": "chan3/xlconstant_6",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlconstant_7": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bram_lutwave_xlconstant_7_1",
            "xci_path": "ip/bram_lutwave_xlconstant_7_1/bram_lutwave_xlconstant_7_1.xci",
            "inst_hier_path": "chan3/xlconstant_7",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "32"
              }
            }
          },
          "c_shift_ram_0": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "bram_lutwave_c_shift_ram_0_2",
            "xci_path": "ip/bram_lutwave_c_shift_ram_0_2/bram_lutwave_c_shift_ram_0_2.xci",
            "inst_hier_path": "chan3/c_shift_ram_0",
            "parameters": {
              "AsyncInitVal": {
                "value": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
              },
              "DefaultData": {
                "value": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
              },
              "Depth": {
                "value": "1"
              },
              "Width": {
                "value": "128"
              }
            }
          },
          "axi_dphi_bram": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "bram_lutwave_axi_dphi_bram_1",
            "xci_path": "ip/bram_lutwave_axi_dphi_bram_1/bram_lutwave_axi_dphi_bram_1.xci",
            "inst_hier_path": "chan3/axi_dphi_bram",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32"
              },
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            }
          },
          "axi_wide_ctrl": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "bram_lutwave_axi_wide_ctrl_1",
            "xci_path": "ip/bram_lutwave_axi_wide_ctrl_1/bram_lutwave_axi_wide_ctrl_1.xci",
            "inst_hier_path": "chan3/axi_wide_ctrl",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "blast_module_v6_cord_0": {
            "vlnv": "User_Company:SysGen:blast_module_v6_cordic_ddc:1.0",
            "xci_name": "bram_lutwave_blast_module_v6_cord_0_2",
            "xci_path": "ip/bram_lutwave_blast_module_v6_cord_0_2/bram_lutwave_blast_module_v6_cord_0_2.xci",
            "inst_hier_path": "chan3/blast_module_v6_cord_0"
          },
          "c_counter_binary_1": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "bram_lutwave_c_counter_binary_1_2",
            "xci_path": "ip/bram_lutwave_c_counter_binary_1_2/bram_lutwave_c_counter_binary_1_2.xci",
            "inst_hier_path": "chan3/c_counter_binary_1",
            "parameters": {
              "CE": {
                "value": "true"
              },
              "Final_Count_Value": {
                "value": "1fff"
              },
              "Load": {
                "value": "false"
              },
              "Output_Width": {
                "value": "17"
              },
              "Restrict_Count": {
                "value": "true"
              },
              "SCLR": {
                "value": "false"
              },
              "Sync_Threshold_Output": {
                "value": "true"
              },
              "Threshold_Value": {
                "value": "1fff"
              }
            }
          },
          "c_shift_ram_1": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "bram_lutwave_c_shift_ram_0_12",
            "xci_path": "ip/bram_lutwave_c_shift_ram_0_12/bram_lutwave_c_shift_ram_0_12.xci",
            "inst_hier_path": "chan3/c_shift_ram_1",
            "parameters": {
              "AsyncInitVal": {
                "value": "0"
              },
              "DefaultData": {
                "value": "0"
              },
              "Depth": {
                "value": "1"
              },
              "Width": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXI2",
              "axi_dphi_bram/S_AXI"
            ]
          },
          "axi_bram_ctrl_0_BRAM_PORTA": {
            "interface_ports": [
              "axi_dphi_bram/BRAM_PORTA",
              "blk_mem_gen_0/BRAM_PORTA"
            ]
          },
          "ps8_0_axi_periph1_M03_AXI": {
            "interface_ports": [
              "S_AXI1",
              "wide_bram/S_AXI"
            ]
          },
          "ps8_0_axi_periph1_M09_AXI": {
            "interface_ports": [
              "S00_AXI",
              "dsp_regs_0/S00_AXI"
            ]
          },
          "ps8_0_axi_periph1_M10_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_wide_ctrl/S_AXI"
            ]
          }
        },
        "nets": {
          "CE_1": {
            "ports": [
              "CE",
              "c_counter_binary_1/CE",
              "c_counter_binary_0/CE",
              "blk_mem_gen_0/enb",
              "blast_module_v6_cord_0/start_dac"
            ]
          },
          "Din_2": {
            "ports": [
              "dsp_regs_0/reg2out",
              "accum_sync/Din"
            ]
          },
          "In1_1": {
            "ports": [
              "In1",
              "wide_bram/In1",
              "i_adc_splitter/Din"
            ]
          },
          "Net": {
            "ports": [
              "blk_mem_gen_0/doutb",
              "even_bin_slice/Din",
              "odd_bin_slice/Din"
            ]
          },
          "Q_concat_dout": {
            "ports": [
              "fft_concat/dout",
              "wide_bram/In2"
            ]
          },
          "accum_concat_dout": {
            "ports": [
              "accum_concat/dout",
              "c_shift_ram_0/D"
            ]
          },
          "axi_gpio_0_gpio2_io_o": {
            "ports": [
              "axi_wide_ctrl/gpio2_io_o",
              "xlslice_1/Din",
              "xlslice_2/Din"
            ]
          },
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "axi_wide_ctrl/gpio_io_o",
              "wide_bram/max_count_minus_one_step"
            ]
          },
          "blast_module_v6_cord_0_accum_snap_i0": {
            "ports": [
              "blast_module_v6_cord_0/accum_snap_i0",
              "accum_concat/In0"
            ]
          },
          "blast_module_v6_cord_0_accum_snap_i1": {
            "ports": [
              "blast_module_v6_cord_0/accum_snap_i1",
              "accum_concat/In2"
            ]
          },
          "blast_module_v6_cord_0_accum_snap_q0": {
            "ports": [
              "blast_module_v6_cord_0/accum_snap_q0",
              "accum_concat/In1"
            ]
          },
          "blast_module_v6_cord_0_accum_snap_q1": {
            "ports": [
              "blast_module_v6_cord_0/accum_snap_q1",
              "accum_concat/In3"
            ]
          },
          "blast_module_v6_cord_0_accum_snap_sync": {
            "ports": [
              "blast_module_v6_cord_0/accum_snap_sync",
              "c_shift_ram_1/D",
              "wide_bram/d4"
            ]
          },
          "blast_module_v6_cord_0_ddc_snap_i0q0": {
            "ports": [
              "blast_module_v6_cord_0/ddc_snap_i0q0",
              "ddc_concat/In0"
            ]
          },
          "blast_module_v6_cord_0_ddc_snap_i1q1": {
            "ports": [
              "blast_module_v6_cord_0/ddc_snap_i1q1",
              "ddc_concat/In1"
            ]
          },
          "blast_module_v6_cord_0_ddc_snap_sync": {
            "ports": [
              "blast_module_v6_cord_0/ddc_snap_sync",
              "wide_bram/d2"
            ]
          },
          "blast_module_v6_cord_0_fft_snap_i0q0": {
            "ports": [
              "blast_module_v6_cord_0/fft_snap_i0q0",
              "fft_concat/In0"
            ]
          },
          "blast_module_v6_cord_0_fft_snap_i1q1": {
            "ports": [
              "blast_module_v6_cord_0/fft_snap_i1q1",
              "fft_concat/In1"
            ]
          },
          "blast_module_v6_cord_0_fft_snap_sync": {
            "ports": [
              "blast_module_v6_cord_0/fft_snap_sync",
              "wide_bram/d1"
            ]
          },
          "c_counter_binary_0_Q": {
            "ports": [
              "c_counter_binary_0/Q",
              "blk_mem_gen_0/addrb"
            ]
          },
          "c_counter_binary_1_THRESH0": {
            "ports": [
              "c_counter_binary_1/THRESH0",
              "THRESH0"
            ]
          },
          "c_shift_ram_0_Q": {
            "ports": [
              "c_shift_ram_0/Q",
              "wide_bram/d3",
              "Q"
            ]
          },
          "c_shift_ram_1_Q": {
            "ports": [
              "c_shift_ram_1/Q",
              "accum_snap_sync"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "s00_axi_aclk",
              "dsp_regs_0/s00_axi_aclk",
              "wide_bram/s_axi_aclk",
              "wide_bram/CLK",
              "c_counter_binary_0/CLK",
              "blk_mem_gen_0/clkb",
              "c_shift_ram_0/CLK",
              "axi_dphi_bram/s_axi_aclk",
              "blast_module_v6_cord_0/clk",
              "c_counter_binary_1/CLK",
              "c_shift_ram_1/CLK"
            ]
          },
          "delay_2_q": {
            "ports": [
              "In0",
              "wide_bram/In0",
              "q_adc_splitter/Din"
            ]
          },
          "dina_1": {
            "ports": [
              "ddc_concat/dout",
              "wide_bram/In3"
            ]
          },
          "dsp_regs_0_reg0out": {
            "ports": [
              "dsp_regs_0/reg0out",
              "fft_shift_slice/Din",
              "load_bins_slice/Din"
            ]
          },
          "dsp_regs_0_reg1out": {
            "ports": [
              "dsp_regs_0/reg1out",
              "bin_num_slice/Din"
            ]
          },
          "dsp_regs_0_reg3out": {
            "ports": [
              "dsp_regs_0/reg3out",
              "dds_shift_slice/Din"
            ]
          },
          "even_bin_slice_Dout": {
            "ports": [
              "even_bin_slice/Dout",
              "blast_module_v6_cord_0/dphi_even"
            ]
          },
          "gpio1_Dout": {
            "ports": [
              "fft_shift_slice/Dout",
              "blast_module_v6_cord_0/fft_shift"
            ]
          },
          "gpio1_Dout1": {
            "ports": [
              "load_bins_slice/Dout",
              "blast_module_v6_cord_0/load_bins"
            ]
          },
          "i0_Dout": {
            "ports": [
              "dds_shift_slice/Dout",
              "blast_module_v6_cord_0/dds_shift"
            ]
          },
          "i2_Dout": {
            "ports": [
              "bin_num_slice/Dout",
              "blast_module_v6_cord_0/bin_num"
            ]
          },
          "i_splitter_i0": {
            "ports": [
              "i_adc_splitter/i0",
              "blast_module_v6_cord_0/adc_i0"
            ]
          },
          "i_splitter_i1": {
            "ports": [
              "i_adc_splitter/i1",
              "blast_module_v6_cord_0/adc_i1"
            ]
          },
          "module_config_splitter_accum_len": {
            "ports": [
              "accum_sync/accum_len",
              "blast_module_v6_cord_0/accum_len"
            ]
          },
          "module_config_splitter_i1": {
            "ports": [
              "accum_sync/accum_rst",
              "blast_module_v6_cord_0/accum_reset"
            ]
          },
          "odd_bin_slice_Dout": {
            "ports": [
              "odd_bin_slice/Dout",
              "blast_module_v6_cord_0/dphi_odd"
            ]
          },
          "q_splitter_i0": {
            "ports": [
              "q_adc_splitter/i0",
              "blast_module_v6_cord_0/adc_q0"
            ]
          },
          "q_splitter_i1": {
            "ports": [
              "q_adc_splitter/i1",
              "blast_module_v6_cord_0/adc_q1"
            ]
          },
          "s_axi_aresetn1_1": {
            "ports": [
              "s_axi_aresetn1",
              "wide_bram/s_axi_aresetn",
              "dsp_regs_0/s00_axi_aresetn",
              "axi_dphi_bram/s_axi_aresetn"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "axi_wide_ctrl/s_axi_aresetn"
            ]
          },
          "xlconstant_5_dout": {
            "ports": [
              "xlconstant_5/dout",
              "blk_mem_gen_0/web"
            ]
          },
          "xlconstant_6_dout": {
            "ports": [
              "xlconstant_6/dout",
              "blk_mem_gen_0/rstb"
            ]
          },
          "xlconstant_7_dout": {
            "ports": [
              "xlconstant_7/dout",
              "blk_mem_gen_0/dinb"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "wide_bram/rising_edge_start"
            ]
          },
          "xlslice_2_Dout": {
            "ports": [
              "xlslice_2/Dout",
              "wide_bram/sel"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "s_axi_aclk",
              "axi_wide_ctrl/s_axi_aclk"
            ]
          }
        }
      },
      "chan4": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_aresetn1": {
            "type": "rst",
            "direction": "I"
          },
          "In0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "In1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "accum_snap_sync": {
            "type": "data",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Q": {
            "type": "data",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "CE": {
            "type": "ce",
            "direction": "I"
          }
        },
        "components": {
          "accum_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bram_lutwave_accum_concat_2",
            "xci_path": "ip/bram_lutwave_accum_concat_2/bram_lutwave_accum_concat_2.xci",
            "inst_hier_path": "chan4/accum_concat",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              },
              "dout_width": {
                "value": "128"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_xlslice_1_5",
            "xci_path": "ip/bram_lutwave_xlslice_1_5/bram_lutwave_xlslice_1_5.xci",
            "inst_hier_path": "chan4/xlslice_1"
          },
          "xlslice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_xlslice_2_8",
            "xci_path": "ip/bram_lutwave_xlslice_2_8/bram_lutwave_xlslice_2_8.xci",
            "inst_hier_path": "chan4/xlslice_2",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DOUT_WIDTH": {
                "value": "2"
              }
            }
          },
          "dds_shift_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_dds_shift_slice_2",
            "xci_path": "ip/bram_lutwave_dds_shift_slice_2/bram_lutwave_dds_shift_slice_2.xci",
            "inst_hier_path": "chan4/dds_shift_slice",
            "parameters": {
              "DIN_FROM": {
                "value": "8"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "9"
              }
            }
          },
          "ddc_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bram_lutwave_ddc_concat_5",
            "xci_path": "ip/bram_lutwave_ddc_concat_5/bram_lutwave_ddc_concat_5.xci",
            "inst_hier_path": "chan4/ddc_concat",
            "parameters": {
              "NUM_PORTS": {
                "value": "2"
              },
              "dout_width": {
                "value": "76"
              }
            }
          },
          "load_bins_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_load_bins_slice_6",
            "xci_path": "ip/bram_lutwave_load_bins_slice_6/bram_lutwave_load_bins_slice_6.xci",
            "inst_hier_path": "chan4/load_bins_slice",
            "parameters": {
              "DIN_FROM": {
                "value": "22"
              },
              "DIN_TO": {
                "value": "12"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "11"
              }
            }
          },
          "fft_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bram_lutwave_fft_concat_3",
            "xci_path": "ip/bram_lutwave_fft_concat_3/bram_lutwave_fft_concat_3.xci",
            "inst_hier_path": "chan4/fft_concat",
            "parameters": {
              "NUM_PORTS": {
                "value": "2"
              },
              "dout_width": {
                "value": "72"
              }
            }
          },
          "fft_shift_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_fft_shift_slice_2",
            "xci_path": "ip/bram_lutwave_fft_shift_slice_2/bram_lutwave_fft_shift_slice_2.xci",
            "inst_hier_path": "chan4/fft_shift_slice",
            "parameters": {
              "DIN_FROM": {
                "value": "9"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "10"
              }
            }
          },
          "bin_num_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_bin_num_slice_2",
            "xci_path": "ip/bram_lutwave_bin_num_slice_2/bram_lutwave_bin_num_slice_2.xci",
            "inst_hier_path": "chan4/bin_num_slice",
            "parameters": {
              "DIN_FROM": {
                "value": "9"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "10"
              }
            }
          },
          "dsp_regs_0": {
            "vlnv": "user.org:user:dsp_regs:1.0",
            "xci_name": "bram_lutwave_dsp_regs_0_3",
            "xci_path": "ip/bram_lutwave_dsp_regs_0_3/bram_lutwave_dsp_regs_0_3.xci",
            "inst_hier_path": "chan4/dsp_regs_0"
          },
          "q_adc_splitter": {
            "ports": {
              "Din": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "i0": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "i1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            },
            "components": {
              "i0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_i0_11",
                "xci_path": "ip/bram_lutwave_i0_11/bram_lutwave_i0_11.xci",
                "inst_hier_path": "chan4/q_adc_splitter/i0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "i1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_i1_12",
                "xci_path": "ip/bram_lutwave_i1_12/bram_lutwave_i1_12.xci",
                "inst_hier_path": "chan4/q_adc_splitter/i1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "16"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              }
            },
            "nets": {
              "i0_Dout": {
                "ports": [
                  "i0/Dout",
                  "i0"
                ]
              },
              "i1_Dout": {
                "ports": [
                  "i1/Dout",
                  "i1"
                ]
              },
              "usp_rf_data_converter_0_m02_axis_tdata": {
                "ports": [
                  "Din",
                  "i0/Din",
                  "i1/Din"
                ]
              }
            }
          },
          "accum_sync": {
            "ports": {
              "Din": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "accum_len": {
                "direction": "O",
                "left": "23",
                "right": "0"
              },
              "accum_rst": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "sync_in": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "accum_len": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_accum_len_2",
                "xci_path": "ip/bram_lutwave_accum_len_2/bram_lutwave_accum_len_2.xci",
                "inst_hier_path": "chan4/accum_sync/accum_len",
                "parameters": {
                  "DIN_FROM": {
                    "value": "23"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "24"
                  }
                }
              },
              "accum_rst": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_accum_rst_2",
                "xci_path": "ip/bram_lutwave_accum_rst_2/bram_lutwave_accum_rst_2.xci",
                "inst_hier_path": "chan4/accum_sync/accum_rst",
                "parameters": {
                  "DIN_FROM": {
                    "value": "24"
                  },
                  "DIN_TO": {
                    "value": "24"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "sync_in": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_sync_in_2",
                "xci_path": "ip/bram_lutwave_sync_in_2/bram_lutwave_sync_in_2.xci",
                "inst_hier_path": "chan4/accum_sync/sync_in",
                "parameters": {
                  "DIN_FROM": {
                    "value": "26"
                  },
                  "DIN_TO": {
                    "value": "26"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              }
            },
            "nets": {
              "i0_Dout": {
                "ports": [
                  "accum_len/Dout",
                  "accum_len"
                ]
              },
              "i1_Dout": {
                "ports": [
                  "accum_rst/Dout",
                  "accum_rst"
                ]
              },
              "i2_Dout": {
                "ports": [
                  "sync_in/Dout",
                  "sync_in"
                ]
              },
              "usp_rf_data_converter_0_m02_axis_tdata": {
                "ports": [
                  "Din",
                  "accum_len/Din",
                  "accum_rst/Din",
                  "sync_in/Din"
                ]
              }
            }
          },
          "i_adc_splitter": {
            "ports": {
              "Din": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "i0": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "i1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            },
            "components": {
              "i0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_i0_12",
                "xci_path": "ip/bram_lutwave_i0_12/bram_lutwave_i0_12.xci",
                "inst_hier_path": "chan4/i_adc_splitter/i0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "i1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "bram_lutwave_i1_13",
                "xci_path": "ip/bram_lutwave_i1_13/bram_lutwave_i1_13.xci",
                "inst_hier_path": "chan4/i_adc_splitter/i1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "16"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              }
            },
            "nets": {
              "i0_Dout": {
                "ports": [
                  "i0/Dout",
                  "i0"
                ]
              },
              "i1_Dout": {
                "ports": [
                  "i1/Dout",
                  "i1"
                ]
              },
              "usp_rf_data_converter_0_m02_axis_tdata": {
                "ports": [
                  "Din",
                  "i0/Din",
                  "i1/Din"
                ]
              }
            }
          },
          "wide_bram": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "CLK": {
                "type": "clk",
                "direction": "I"
              },
              "max_count_minus_one_step": {
                "type": "data",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "rising_edge_start": {
                "type": "data",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "sel": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "In0": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "In1": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "In2": {
                "direction": "I",
                "left": "71",
                "right": "0"
              },
              "In3": {
                "direction": "I",
                "left": "75",
                "right": "0"
              },
              "d3": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "d4": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "d2": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "d1": {
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "xlconstant_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_xlconstant_1_17",
                "xci_path": "ip/bram_lutwave_xlconstant_1_17/bram_lutwave_xlconstant_1_17.xci",
                "inst_hier_path": "chan4/wide_bram/xlconstant_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  }
                }
              },
              "xlconstant_2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_xlconstant_2_7",
                "xci_path": "ip/bram_lutwave_xlconstant_2_7/bram_lutwave_xlconstant_2_7.xci",
                "inst_hier_path": "chan4/wide_bram/xlconstant_2",
                "parameters": {
                  "CONST_VAL": {
                    "value": "1"
                  }
                }
              },
              "blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "bram_lutwave_blk_mem_gen_0_14",
                "xci_path": "ip/bram_lutwave_blk_mem_gen_0_14/bram_lutwave_blk_mem_gen_0_14.xci",
                "inst_hier_path": "chan4/wide_bram/blk_mem_gen_0",
                "parameters": {
                  "Enable_32bit_Address": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "PRIM_type_to_Implement": {
                    "value": "URAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTA_Pin": {
                    "value": "true"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "Write_Depth_A": {
                    "value": "2048"
                  },
                  "Write_Width_A": {
                    "value": "128"
                  },
                  "use_bram_block": {
                    "value": "Stand_Alone"
                  }
                }
              },
              "bool_false": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_bool_false_6",
                "xci_path": "ip/bram_lutwave_bool_false_6/bram_lutwave_bool_false_6.xci",
                "inst_hier_path": "chan4/wide_bram/bool_false",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "bool_true_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_bool_true_1_2",
                "xci_path": "ip/bram_lutwave_bool_true_1_2/bram_lutwave_bool_true_1_2.xci",
                "inst_hier_path": "chan4/wide_bram/bool_true_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "65535"
                  },
                  "CONST_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "mux_4port_0": {
                "vlnv": "xilinx.com:module_ref:mux_4port:1.0",
                "xci_name": "bram_lutwave_mux_4port_0_4",
                "xci_path": "ip/bram_lutwave_mux_4port_0_4/bram_lutwave_mux_4port_0_4.xci",
                "inst_hier_path": "chan4/wide_bram/mux_4port_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "mux_4port",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "d0": {
                    "direction": "I",
                    "left": "127",
                    "right": "0",
                    "parameters": {
                      "PortWidth": {
                        "value": "128",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "d1": {
                    "direction": "I",
                    "left": "127",
                    "right": "0",
                    "parameters": {
                      "PortWidth": {
                        "value": "128",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "d2": {
                    "direction": "I",
                    "left": "127",
                    "right": "0",
                    "parameters": {
                      "PortWidth": {
                        "value": "128",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "d3": {
                    "direction": "I",
                    "left": "127",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 128}",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "sel": {
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "256000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "bram_lutwave_clk_wiz_0_0_clk_out1",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "q": {
                    "direction": "O",
                    "left": "127",
                    "right": "0"
                  }
                }
              },
              "adc_concat": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "bram_lutwave_adc_concat_2",
                "xci_path": "ip/bram_lutwave_adc_concat_2/bram_lutwave_adc_concat_2.xci",
                "inst_hier_path": "chan4/wide_bram/adc_concat",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "32"
                  },
                  "IN1_WIDTH": {
                    "value": "32"
                  },
                  "IN2_WIDTH": {
                    "value": "64"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "bool_false_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_bool_false_1_4",
                "xci_path": "ip/bram_lutwave_bool_false_1_4/bram_lutwave_bool_false_1_4.xci",
                "inst_hier_path": "chan4/wide_bram/bool_false_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "64"
                  }
                }
              },
              "pfb_concat": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "bram_lutwave_pfb_concat_3",
                "xci_path": "ip/bram_lutwave_pfb_concat_3/bram_lutwave_pfb_concat_3.xci",
                "inst_hier_path": "chan4/wide_bram/pfb_concat",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "72"
                  },
                  "IN1_WIDTH": {
                    "value": "56"
                  },
                  "NUM_PORTS": {
                    "value": "2"
                  }
                }
              },
              "bool_false_2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_bool_false_2_2",
                "xci_path": "ip/bram_lutwave_bool_false_2_2/bram_lutwave_bool_false_2_2.xci",
                "inst_hier_path": "chan4/wide_bram/bool_false_2",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "56"
                  }
                }
              },
              "ddc_concat": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "bram_lutwave_ddc_concat_6",
                "xci_path": "ip/bram_lutwave_ddc_concat_6/bram_lutwave_ddc_concat_6.xci",
                "inst_hier_path": "chan4/wide_bram/ddc_concat",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "76"
                  },
                  "IN1_WIDTH": {
                    "value": "52"
                  },
                  "NUM_PORTS": {
                    "value": "2"
                  }
                }
              },
              "bool_false_3": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "bram_lutwave_bool_false_3_2",
                "xci_path": "ip/bram_lutwave_bool_false_3_2/bram_lutwave_bool_false_3_2.xci",
                "inst_hier_path": "chan4/wide_bram/bool_false_3",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "52"
                  }
                }
              },
              "mymux_0": {
                "vlnv": "xilinx.com:module_ref:mymux:1.0",
                "xci_name": "bram_lutwave_mymux_0_12",
                "xci_path": "ip/bram_lutwave_mymux_0_12/bram_lutwave_mymux_0_12.xci",
                "inst_hier_path": "chan4/wide_bram/mymux_0",
                "parameters": {
                  "width": {
                    "value": "16"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "mymux",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "a_0": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "b_1": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "sel": {
                    "direction": "I",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "256000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "bram_lutwave_clk_wiz_0_0_clk_out1",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "z": {
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  }
                }
              },
              "axi_bram_mealy_x16_w_0": {
                "vlnv": "User_Company:SysGen:axi_bram_mealy_x16_w_arm:1.0",
                "xci_name": "bram_lutwave_axi_bram_mealy_x16_w_0_3",
                "xci_path": "ip/bram_lutwave_axi_bram_mealy_x16_w_0_3/bram_lutwave_axi_bram_mealy_x16_w_0_3.xci",
                "inst_hier_path": "chan4/wide_bram/axi_bram_mealy_x16_w_0"
              },
              "mux_4port_1": {
                "vlnv": "xilinx.com:module_ref:mux_4port:1.0",
                "xci_name": "bram_lutwave_mux_4port_1_2",
                "xci_path": "ip/bram_lutwave_mux_4port_1_2/bram_lutwave_mux_4port_1_2.xci",
                "inst_hier_path": "chan4/wide_bram/mux_4port_1",
                "parameters": {
                  "width": {
                    "value": "1"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "mux_4port",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "d0": {
                    "direction": "I",
                    "left": "0",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "d1": {
                    "direction": "I",
                    "left": "0",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "d2": {
                    "direction": "I",
                    "left": "0",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "d3": {
                    "direction": "I",
                    "left": "0",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "sel": {
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "256000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "bram_lutwave_clk_wiz_0_0_clk_out1",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "q": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  }
                }
              },
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "bram_lutwave_axi_bram_ctrl_0_14",
                "xci_path": "ip/bram_lutwave_axi_bram_ctrl_0_14/bram_lutwave_axi_bram_ctrl_0_14.xci",
                "inst_hier_path": "chan4/wide_bram/axi_bram_ctrl_0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "128"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_0/BRAM_PORTA",
                  "blk_mem_gen_0/BRAM_PORTA"
                ]
              },
              "ps8_0_axi_periph1_M03_AXI": {
                "interface_ports": [
                  "S_AXI",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              }
            },
            "nets": {
              "In0_1": {
                "ports": [
                  "In0",
                  "adc_concat/In0"
                ]
              },
              "In1_1": {
                "ports": [
                  "In1",
                  "adc_concat/In1"
                ]
              },
              "In2_1": {
                "ports": [
                  "In2",
                  "pfb_concat/In0"
                ]
              },
              "In3_1": {
                "ports": [
                  "In3",
                  "ddc_concat/In0"
                ]
              },
              "axi_bram_mealy_x16_w_0_address": {
                "ports": [
                  "axi_bram_mealy_x16_w_0/address",
                  "blk_mem_gen_0/addrb"
                ]
              },
              "axi_bram_mealy_x16_w_0_we": {
                "ports": [
                  "axi_bram_mealy_x16_w_0/we",
                  "mymux_0/sel"
                ]
              },
              "bool_false_1_dout": {
                "ports": [
                  "bool_false_1/dout",
                  "adc_concat/In2"
                ]
              },
              "bool_false_2_dout": {
                "ports": [
                  "bool_false_2/dout",
                  "pfb_concat/In1"
                ]
              },
              "bool_false_3_dout": {
                "ports": [
                  "bool_false_3/dout",
                  "ddc_concat/In1"
                ]
              },
              "bool_false_dout": {
                "ports": [
                  "bool_false/dout",
                  "mymux_0/a_0"
                ]
              },
              "bool_true_1_dout": {
                "ports": [
                  "bool_true_1/dout",
                  "mymux_0/b_1"
                ]
              },
              "d1_1": {
                "ports": [
                  "d1",
                  "mux_4port_1/d1",
                  "mux_4port_1/d0"
                ]
              },
              "d2_1": {
                "ports": [
                  "d2",
                  "mux_4port_1/d2"
                ]
              },
              "d3_1": {
                "ports": [
                  "d3",
                  "mux_4port_0/d3"
                ]
              },
              "d4_1": {
                "ports": [
                  "d4",
                  "mux_4port_1/d3"
                ]
              },
              "ddc_concat_dout": {
                "ports": [
                  "ddc_concat/dout",
                  "mux_4port_0/d2"
                ]
              },
              "max_count_minus_one_step_1": {
                "ports": [
                  "max_count_minus_one_step",
                  "axi_bram_mealy_x16_w_0/max_count_minus_one_step"
                ]
              },
              "mux_4port_0_q": {
                "ports": [
                  "mux_4port_0/q",
                  "blk_mem_gen_0/dinb"
                ]
              },
              "mux_4port_1_q": {
                "ports": [
                  "mux_4port_1/q",
                  "axi_bram_mealy_x16_w_0/rising_edge_start"
                ]
              },
              "mymux_0_z": {
                "ports": [
                  "mymux_0/z",
                  "blk_mem_gen_0/web"
                ]
              },
              "rising_edge_start_1": {
                "ports": [
                  "rising_edge_start",
                  "axi_bram_mealy_x16_w_0/rising_edge_arm"
                ]
              },
              "rst_ps8_0_99M_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_bram_ctrl_0/s_axi_aresetn"
                ]
              },
              "sel_1": {
                "ports": [
                  "sel",
                  "mux_4port_0/sel",
                  "mux_4port_1/sel"
                ]
              },
              "usp_rf_data_converter_0_clk_dac1": {
                "ports": [
                  "CLK",
                  "blk_mem_gen_0/clkb",
                  "mux_4port_0/clk",
                  "mymux_0/clk",
                  "axi_bram_mealy_x16_w_0/clk",
                  "mux_4port_1/clk"
                ]
              },
              "xlconcat_1_dout": {
                "ports": [
                  "adc_concat/dout",
                  "mux_4port_0/d0"
                ]
              },
              "xlconcat_2_dout": {
                "ports": [
                  "pfb_concat/dout",
                  "mux_4port_0/d1"
                ]
              },
              "xlconstant_1_dout": {
                "ports": [
                  "xlconstant_1/dout",
                  "blk_mem_gen_0/rstb"
                ]
              },
              "xlconstant_2_dout": {
                "ports": [
                  "xlconstant_2/dout",
                  "blk_mem_gen_0/enb"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "s_axi_aclk",
                  "axi_bram_ctrl_0/s_axi_aclk"
                ]
              }
            }
          },
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "bram_lutwave_blk_mem_gen_0_15",
            "xci_path": "ip/bram_lutwave_blk_mem_gen_0_15/bram_lutwave_blk_mem_gen_0_15.xci",
            "inst_hier_path": "chan4/blk_mem_gen_0",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "false"
              },
              "EN_SAFETY_CKT": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "true"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "WRITE_FIRST"
              },
              "Operating_Mode_B": {
                "value": "WRITE_FIRST"
              },
              "PRIM_type_to_Implement": {
                "value": "BRAM"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Port_B_Write_Rate": {
                "value": "50"
              },
              "Read_Width_A": {
                "value": "32"
              },
              "Read_Width_B": {
                "value": "32"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_RSTA_Pin": {
                "value": "true"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "Write_Depth_A": {
                "value": "512"
              },
              "Write_Width_A": {
                "value": "32"
              },
              "Write_Width_B": {
                "value": "32"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "c_counter_binary_0": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "bram_lutwave_c_counter_binary_0_11",
            "xci_path": "ip/bram_lutwave_c_counter_binary_0_11/bram_lutwave_c_counter_binary_0_11.xci",
            "inst_hier_path": "chan4/c_counter_binary_0",
            "parameters": {
              "CE": {
                "value": "true"
              },
              "Final_Count_Value": {
                "value": "7ff"
              },
              "Increment_Value": {
                "value": "4"
              },
              "Output_Width": {
                "value": "32"
              },
              "Restrict_Count": {
                "value": "true"
              }
            }
          },
          "xlconstant_5": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bram_lutwave_xlconstant_5_5",
            "xci_path": "ip/bram_lutwave_xlconstant_5_5/bram_lutwave_xlconstant_5_5.xci",
            "inst_hier_path": "chan4/xlconstant_5",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "even_bin_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_even_bin_slice_3",
            "xci_path": "ip/bram_lutwave_even_bin_slice_3/bram_lutwave_even_bin_slice_3.xci",
            "inst_hier_path": "chan4/even_bin_slice",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "odd_bin_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_odd_bin_slice_2",
            "xci_path": "ip/bram_lutwave_odd_bin_slice_2/bram_lutwave_odd_bin_slice_2.xci",
            "inst_hier_path": "chan4/odd_bin_slice",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlconstant_6": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bram_lutwave_xlconstant_6_3",
            "xci_path": "ip/bram_lutwave_xlconstant_6_3/bram_lutwave_xlconstant_6_3.xci",
            "inst_hier_path": "chan4/xlconstant_6",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlconstant_7": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bram_lutwave_xlconstant_7_2",
            "xci_path": "ip/bram_lutwave_xlconstant_7_2/bram_lutwave_xlconstant_7_2.xci",
            "inst_hier_path": "chan4/xlconstant_7",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "32"
              }
            }
          },
          "c_shift_ram_0": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "bram_lutwave_c_shift_ram_0_3",
            "xci_path": "ip/bram_lutwave_c_shift_ram_0_3/bram_lutwave_c_shift_ram_0_3.xci",
            "inst_hier_path": "chan4/c_shift_ram_0",
            "parameters": {
              "AsyncInitVal": {
                "value": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
              },
              "DefaultData": {
                "value": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
              },
              "Depth": {
                "value": "1"
              },
              "Width": {
                "value": "128"
              }
            }
          },
          "axi_dphi_bram": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "bram_lutwave_axi_dphi_bram_2",
            "xci_path": "ip/bram_lutwave_axi_dphi_bram_2/bram_lutwave_axi_dphi_bram_2.xci",
            "inst_hier_path": "chan4/axi_dphi_bram",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32"
              },
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            }
          },
          "axi_wide_ctrl": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "bram_lutwave_axi_wide_ctrl_2",
            "xci_path": "ip/bram_lutwave_axi_wide_ctrl_2/bram_lutwave_axi_wide_ctrl_2.xci",
            "inst_hier_path": "chan4/axi_wide_ctrl",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "blast_module_v6_cord_0": {
            "vlnv": "User_Company:SysGen:blast_module_v6_cordic_ddc:1.0",
            "xci_name": "bram_lutwave_blast_module_v6_cord_0_3",
            "xci_path": "ip/bram_lutwave_blast_module_v6_cord_0_3/bram_lutwave_blast_module_v6_cord_0_3.xci",
            "inst_hier_path": "chan4/blast_module_v6_cord_0"
          },
          "c_shift_ram_1": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "bram_lutwave_c_shift_ram_0_11",
            "xci_path": "ip/bram_lutwave_c_shift_ram_0_11/bram_lutwave_c_shift_ram_0_11.xci",
            "inst_hier_path": "chan4/c_shift_ram_1",
            "parameters": {
              "AsyncInitVal": {
                "value": "0"
              },
              "DefaultData": {
                "value": "0"
              },
              "Depth": {
                "value": "1"
              },
              "Width": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXI2",
              "axi_dphi_bram/S_AXI"
            ]
          },
          "axi_bram_ctrl_0_BRAM_PORTA": {
            "interface_ports": [
              "axi_dphi_bram/BRAM_PORTA",
              "blk_mem_gen_0/BRAM_PORTA"
            ]
          },
          "ps8_0_axi_periph1_M03_AXI": {
            "interface_ports": [
              "S_AXI1",
              "wide_bram/S_AXI"
            ]
          },
          "ps8_0_axi_periph1_M09_AXI": {
            "interface_ports": [
              "S00_AXI",
              "dsp_regs_0/S00_AXI"
            ]
          },
          "ps8_0_axi_periph1_M10_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_wide_ctrl/S_AXI"
            ]
          }
        },
        "nets": {
          "CE_1": {
            "ports": [
              "CE",
              "c_counter_binary_0/CE",
              "blk_mem_gen_0/enb",
              "blast_module_v6_cord_0/start_dac"
            ]
          },
          "Din_2": {
            "ports": [
              "dsp_regs_0/reg2out",
              "accum_sync/Din"
            ]
          },
          "In1_1": {
            "ports": [
              "In1",
              "wide_bram/In1",
              "i_adc_splitter/Din"
            ]
          },
          "Net": {
            "ports": [
              "blk_mem_gen_0/doutb",
              "even_bin_slice/Din",
              "odd_bin_slice/Din"
            ]
          },
          "Q_concat_dout": {
            "ports": [
              "fft_concat/dout",
              "wide_bram/In2"
            ]
          },
          "accum_concat_dout": {
            "ports": [
              "accum_concat/dout",
              "c_shift_ram_0/D"
            ]
          },
          "axi_gpio_0_gpio2_io_o": {
            "ports": [
              "axi_wide_ctrl/gpio2_io_o",
              "xlslice_1/Din",
              "xlslice_2/Din"
            ]
          },
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "axi_wide_ctrl/gpio_io_o",
              "wide_bram/max_count_minus_one_step"
            ]
          },
          "blast_module_v6_cord_0_accum_snap_i0": {
            "ports": [
              "blast_module_v6_cord_0/accum_snap_i0",
              "accum_concat/In0"
            ]
          },
          "blast_module_v6_cord_0_accum_snap_i1": {
            "ports": [
              "blast_module_v6_cord_0/accum_snap_i1",
              "accum_concat/In2"
            ]
          },
          "blast_module_v6_cord_0_accum_snap_q0": {
            "ports": [
              "blast_module_v6_cord_0/accum_snap_q0",
              "accum_concat/In1"
            ]
          },
          "blast_module_v6_cord_0_accum_snap_q1": {
            "ports": [
              "blast_module_v6_cord_0/accum_snap_q1",
              "accum_concat/In3"
            ]
          },
          "blast_module_v6_cord_0_accum_snap_sync": {
            "ports": [
              "blast_module_v6_cord_0/accum_snap_sync",
              "c_shift_ram_1/D",
              "wide_bram/d4"
            ]
          },
          "blast_module_v6_cord_0_ddc_snap_i0q0": {
            "ports": [
              "blast_module_v6_cord_0/ddc_snap_i0q0",
              "ddc_concat/In0"
            ]
          },
          "blast_module_v6_cord_0_ddc_snap_i1q1": {
            "ports": [
              "blast_module_v6_cord_0/ddc_snap_i1q1",
              "ddc_concat/In1"
            ]
          },
          "blast_module_v6_cord_0_ddc_snap_sync": {
            "ports": [
              "blast_module_v6_cord_0/ddc_snap_sync",
              "wide_bram/d2"
            ]
          },
          "blast_module_v6_cord_0_fft_snap_i0q0": {
            "ports": [
              "blast_module_v6_cord_0/fft_snap_i0q0",
              "fft_concat/In0"
            ]
          },
          "blast_module_v6_cord_0_fft_snap_i1q1": {
            "ports": [
              "blast_module_v6_cord_0/fft_snap_i1q1",
              "fft_concat/In1"
            ]
          },
          "blast_module_v6_cord_0_fft_snap_sync": {
            "ports": [
              "blast_module_v6_cord_0/fft_snap_sync",
              "wide_bram/d1"
            ]
          },
          "c_counter_binary_0_Q": {
            "ports": [
              "c_counter_binary_0/Q",
              "blk_mem_gen_0/addrb"
            ]
          },
          "c_shift_ram_0_Q": {
            "ports": [
              "c_shift_ram_0/Q",
              "wide_bram/d3",
              "Q"
            ]
          },
          "c_shift_ram_1_Q": {
            "ports": [
              "c_shift_ram_1/Q",
              "accum_snap_sync"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "s00_axi_aclk",
              "dsp_regs_0/s00_axi_aclk",
              "wide_bram/s_axi_aclk",
              "wide_bram/CLK",
              "c_counter_binary_0/CLK",
              "blk_mem_gen_0/clkb",
              "c_shift_ram_0/CLK",
              "axi_dphi_bram/s_axi_aclk",
              "blast_module_v6_cord_0/clk",
              "c_shift_ram_1/CLK"
            ]
          },
          "delay_2_q": {
            "ports": [
              "In0",
              "wide_bram/In0",
              "q_adc_splitter/Din"
            ]
          },
          "dina_1": {
            "ports": [
              "ddc_concat/dout",
              "wide_bram/In3"
            ]
          },
          "dsp_regs_0_reg0out": {
            "ports": [
              "dsp_regs_0/reg0out",
              "fft_shift_slice/Din",
              "load_bins_slice/Din"
            ]
          },
          "dsp_regs_0_reg1out": {
            "ports": [
              "dsp_regs_0/reg1out",
              "bin_num_slice/Din"
            ]
          },
          "dsp_regs_0_reg3out": {
            "ports": [
              "dsp_regs_0/reg3out",
              "dds_shift_slice/Din"
            ]
          },
          "even_bin_slice_Dout": {
            "ports": [
              "even_bin_slice/Dout",
              "blast_module_v6_cord_0/dphi_even"
            ]
          },
          "gpio1_Dout": {
            "ports": [
              "fft_shift_slice/Dout",
              "blast_module_v6_cord_0/fft_shift"
            ]
          },
          "gpio1_Dout1": {
            "ports": [
              "load_bins_slice/Dout",
              "blast_module_v6_cord_0/load_bins"
            ]
          },
          "i0_Dout": {
            "ports": [
              "dds_shift_slice/Dout",
              "blast_module_v6_cord_0/dds_shift"
            ]
          },
          "i2_Dout": {
            "ports": [
              "bin_num_slice/Dout",
              "blast_module_v6_cord_0/bin_num"
            ]
          },
          "i_splitter_i0": {
            "ports": [
              "i_adc_splitter/i0",
              "blast_module_v6_cord_0/adc_i0"
            ]
          },
          "i_splitter_i1": {
            "ports": [
              "i_adc_splitter/i1",
              "blast_module_v6_cord_0/adc_i1"
            ]
          },
          "module_config_splitter_accum_len": {
            "ports": [
              "accum_sync/accum_len",
              "blast_module_v6_cord_0/accum_len"
            ]
          },
          "module_config_splitter_i1": {
            "ports": [
              "accum_sync/accum_rst",
              "blast_module_v6_cord_0/accum_reset"
            ]
          },
          "odd_bin_slice_Dout": {
            "ports": [
              "odd_bin_slice/Dout",
              "blast_module_v6_cord_0/dphi_odd"
            ]
          },
          "q_splitter_i0": {
            "ports": [
              "q_adc_splitter/i0",
              "blast_module_v6_cord_0/adc_q0"
            ]
          },
          "q_splitter_i1": {
            "ports": [
              "q_adc_splitter/i1",
              "blast_module_v6_cord_0/adc_q1"
            ]
          },
          "s_axi_aresetn1_1": {
            "ports": [
              "s_axi_aresetn1",
              "wide_bram/s_axi_aresetn",
              "dsp_regs_0/s00_axi_aresetn",
              "axi_dphi_bram/s_axi_aresetn"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "axi_wide_ctrl/s_axi_aresetn"
            ]
          },
          "xlconstant_5_dout": {
            "ports": [
              "xlconstant_5/dout",
              "blk_mem_gen_0/web"
            ]
          },
          "xlconstant_6_dout": {
            "ports": [
              "xlconstant_6/dout",
              "blk_mem_gen_0/rstb"
            ]
          },
          "xlconstant_7_dout": {
            "ports": [
              "xlconstant_7/dout",
              "blk_mem_gen_0/dinb"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "wide_bram/rising_edge_start"
            ]
          },
          "xlslice_2_Dout": {
            "ports": [
              "xlslice_2/Dout",
              "wide_bram/sel"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "s_axi_aclk",
              "axi_wide_ctrl/s_axi_aclk"
            ]
          }
        }
      },
      "ethWrapPort1": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "start": {
            "direction": "I"
          },
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "clkb": {
            "type": "clk",
            "direction": "I"
          },
          "dina": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "eth_start_trig": {
            "direction": "O"
          },
          "src_ip": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "src_mac": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "dst_ip": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "dst_mac": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "Q": {
            "type": "data",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "Q1": {
            "type": "data",
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "w_max_count": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bram_lutwave_w_max_count_0",
            "xci_path": "ip/bram_lutwave_w_max_count_0/bram_lutwave_w_max_count_0.xci",
            "inst_hier_path": "ethWrapPort1/w_max_count",
            "parameters": {
              "CONST_VAL": {
                "value": "512"
              },
              "CONST_WIDTH": {
                "value": "10"
              }
            }
          },
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "bram_lutwave_blk_mem_gen_0_17",
            "xci_path": "ip/bram_lutwave_blk_mem_gen_0_17/bram_lutwave_blk_mem_gen_0_17.xci",
            "inst_hier_path": "ethWrapPort1/blk_mem_gen_0",
            "parameters": {
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "128"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "1024"
              },
              "Write_Width_A": {
                "value": "128"
              },
              "Write_Width_B": {
                "value": "128"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "r_max_count": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bram_lutwave_r_max_count_0",
            "xci_path": "ip/bram_lutwave_r_max_count_0/bram_lutwave_r_max_count_0.xci",
            "inst_hier_path": "ethWrapPort1/r_max_count",
            "parameters": {
              "CONST_VAL": {
                "value": "8191"
              },
              "CONST_WIDTH": {
                "value": "14"
              }
            }
          },
          "eth_regs_0": {
            "vlnv": "user.org:user:eth_regs:1.0",
            "xci_name": "bram_lutwave_eth_regs_0_1",
            "xci_path": "ip/bram_lutwave_eth_regs_0_1/bram_lutwave_eth_regs_0_1.xci",
            "inst_hier_path": "ethWrapPort1/eth_regs_0"
          },
          "c_shift_ram_0": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "bram_lutwave_c_shift_ram_0_6",
            "xci_path": "ip/bram_lutwave_c_shift_ram_0_6/bram_lutwave_c_shift_ram_0_6.xci",
            "inst_hier_path": "ethWrapPort1/c_shift_ram_0",
            "parameters": {
              "AsyncInitVal": {
                "value": "00000000"
              },
              "DefaultData": {
                "value": "00000000"
              },
              "Depth": {
                "value": "42"
              },
              "Width": {
                "value": "8"
              }
            }
          },
          "c_accum_0": {
            "vlnv": "xilinx.com:ip:c_accum:12.0",
            "xci_name": "bram_lutwave_c_accum_0_2",
            "xci_path": "ip/bram_lutwave_c_accum_0_2/bram_lutwave_c_accum_0_2.xci",
            "inst_hier_path": "ethWrapPort1/c_accum_0",
            "parameters": {
              "Bypass": {
                "value": "false"
              },
              "Input_Type": {
                "value": "Unsigned"
              },
              "Input_Width": {
                "value": "1"
              },
              "Output_Width": {
                "value": "32"
              }
            }
          },
          "eth_buffer_0": {
            "vlnv": "xilinx.com:module_ref:eth_buffer:1.0",
            "xci_name": "bram_lutwave_eth_buffer_0_1",
            "xci_path": "ip/bram_lutwave_eth_buffer_0_1/bram_lutwave_eth_buffer_0_1.xci",
            "inst_hier_path": "ethWrapPort1/eth_buffer_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "eth_buffer",
              "boundary_crc": "0x0"
            },
            "ports": {
              "start": {
                "direction": "I",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
                    "value_src": "const_prop"
                  },
                  "PortType": {
                    "value": "data",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "clk_fab": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "256000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bram_lutwave_clk_wiz_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                }
              },
              "clk_eth": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bram_lutwave_clk_wiz_0_1_clk_out1",
                    "value_src": "default_prop"
                  }
                }
              },
              "r_data": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "w_max_count": {
                "direction": "I",
                "left": "9",
                "right": "0"
              },
              "r_max_count": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "w_data_addr": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "w_data_en": {
                "direction": "O"
              },
              "r_data_en": {
                "direction": "O"
              },
              "eth_start_trig": {
                "direction": "O",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "r_data_addr": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "data_byte": {
                "direction": "O",
                "left": "7",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "ps8_0_axi_periph2_M03_AXI": {
            "interface_ports": [
              "S00_AXI",
              "eth_regs_0/S00_AXI"
            ]
          }
        },
        "nets": {
          "Net2": {
            "ports": [
              "clkb",
              "blk_mem_gen_0/clkb",
              "c_shift_ram_0/CLK",
              "c_accum_0/CLK",
              "eth_buffer_0/clk_eth"
            ]
          },
          "blk_mem_gen_0_doutb": {
            "ports": [
              "blk_mem_gen_0/doutb",
              "eth_buffer_0/r_data"
            ]
          },
          "c_accum_0_Q": {
            "ports": [
              "c_accum_0/Q",
              "Q1"
            ]
          },
          "c_shift_ram_0_Q": {
            "ports": [
              "c_shift_ram_0/Q",
              "Q"
            ]
          },
          "chan1_Q": {
            "ports": [
              "dina",
              "blk_mem_gen_0/dina"
            ]
          },
          "chan1_accum_snap_sync": {
            "ports": [
              "start",
              "eth_buffer_0/start"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "s00_axi_aclk",
              "eth_regs_0/s00_axi_aclk",
              "blk_mem_gen_0/clka",
              "eth_buffer_0/clk_fab"
            ]
          },
          "eth_buffer_0_data_byte": {
            "ports": [
              "eth_buffer_0/data_byte",
              "c_shift_ram_0/D"
            ]
          },
          "eth_buffer_0_eth_start_trig": {
            "ports": [
              "eth_buffer_0/eth_start_trig",
              "c_accum_0/B",
              "eth_start_trig"
            ]
          },
          "eth_buffer_0_r_data_addr": {
            "ports": [
              "eth_buffer_0/r_data_addr",
              "blk_mem_gen_0/addrb"
            ]
          },
          "eth_buffer_0_r_data_en": {
            "ports": [
              "eth_buffer_0/r_data_en",
              "blk_mem_gen_0/enb"
            ]
          },
          "eth_buffer_0_w_data_addr": {
            "ports": [
              "eth_buffer_0/w_data_addr",
              "blk_mem_gen_0/addra"
            ]
          },
          "eth_buffer_0_w_data_en": {
            "ports": [
              "eth_buffer_0/w_data_en",
              "blk_mem_gen_0/ena",
              "blk_mem_gen_0/wea"
            ]
          },
          "eth_regs_0_dst_ip": {
            "ports": [
              "eth_regs_0/dst_ip",
              "dst_ip"
            ]
          },
          "eth_regs_0_dst_mac": {
            "ports": [
              "eth_regs_0/dst_mac",
              "dst_mac"
            ]
          },
          "eth_regs_0_src_ip": {
            "ports": [
              "eth_regs_0/src_ip",
              "src_ip"
            ]
          },
          "eth_regs_0_src_mac": {
            "ports": [
              "eth_regs_0/src_mac",
              "src_mac"
            ]
          },
          "r_max_count_dout": {
            "ports": [
              "r_max_count/dout",
              "eth_buffer_0/r_max_count"
            ]
          },
          "rst_ps8_0_99M1_peripheral_aresetn": {
            "ports": [
              "s00_axi_aresetn",
              "eth_regs_0/s00_axi_aresetn"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "w_max_count/dout",
              "eth_buffer_0/w_max_count"
            ]
          }
        }
      },
      "ethWrapPort2": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "start": {
            "direction": "I"
          },
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "clkb": {
            "type": "clk",
            "direction": "I"
          },
          "dina": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "eth_start_trig": {
            "direction": "O"
          },
          "src_ip": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "src_mac": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "dst_ip": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "dst_mac": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "Q": {
            "type": "data",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "Q1": {
            "type": "data",
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "w_max_count": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bram_lutwave_w_max_count_1",
            "xci_path": "ip/bram_lutwave_w_max_count_1/bram_lutwave_w_max_count_1.xci",
            "inst_hier_path": "ethWrapPort2/w_max_count",
            "parameters": {
              "CONST_VAL": {
                "value": "512"
              },
              "CONST_WIDTH": {
                "value": "10"
              }
            }
          },
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "bram_lutwave_blk_mem_gen_0_18",
            "xci_path": "ip/bram_lutwave_blk_mem_gen_0_18/bram_lutwave_blk_mem_gen_0_18.xci",
            "inst_hier_path": "ethWrapPort2/blk_mem_gen_0",
            "parameters": {
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "128"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "1024"
              },
              "Write_Width_A": {
                "value": "128"
              },
              "Write_Width_B": {
                "value": "128"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "r_max_count": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bram_lutwave_r_max_count_1",
            "xci_path": "ip/bram_lutwave_r_max_count_1/bram_lutwave_r_max_count_1.xci",
            "inst_hier_path": "ethWrapPort2/r_max_count",
            "parameters": {
              "CONST_VAL": {
                "value": "8191"
              },
              "CONST_WIDTH": {
                "value": "14"
              }
            }
          },
          "eth_regs_0": {
            "vlnv": "user.org:user:eth_regs:1.0",
            "xci_name": "bram_lutwave_eth_regs_0_2",
            "xci_path": "ip/bram_lutwave_eth_regs_0_2/bram_lutwave_eth_regs_0_2.xci",
            "inst_hier_path": "ethWrapPort2/eth_regs_0"
          },
          "c_accum_0": {
            "vlnv": "xilinx.com:ip:c_accum:12.0",
            "xci_name": "bram_lutwave_c_accum_0_1",
            "xci_path": "ip/bram_lutwave_c_accum_0_1/bram_lutwave_c_accum_0_1.xci",
            "inst_hier_path": "ethWrapPort2/c_accum_0",
            "parameters": {
              "Bypass": {
                "value": "false"
              },
              "Input_Type": {
                "value": "Unsigned"
              },
              "Input_Width": {
                "value": "1"
              },
              "Output_Width": {
                "value": "32"
              }
            }
          },
          "c_shift_ram_0": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "bram_lutwave_c_shift_ram_0_5",
            "xci_path": "ip/bram_lutwave_c_shift_ram_0_5/bram_lutwave_c_shift_ram_0_5.xci",
            "inst_hier_path": "ethWrapPort2/c_shift_ram_0",
            "parameters": {
              "AsyncInitVal": {
                "value": "00000000"
              },
              "DefaultData": {
                "value": "00000000"
              },
              "Depth": {
                "value": "42"
              },
              "Width": {
                "value": "8"
              }
            }
          },
          "eth_buffer_0": {
            "vlnv": "xilinx.com:module_ref:eth_buffer:1.0",
            "xci_name": "bram_lutwave_eth_buffer_0_2",
            "xci_path": "ip/bram_lutwave_eth_buffer_0_2/bram_lutwave_eth_buffer_0_2.xci",
            "inst_hier_path": "ethWrapPort2/eth_buffer_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "eth_buffer",
              "boundary_crc": "0x0"
            },
            "ports": {
              "start": {
                "direction": "I",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
                    "value_src": "const_prop"
                  },
                  "PortType": {
                    "value": "data",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "clk_fab": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "256000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bram_lutwave_clk_wiz_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                }
              },
              "clk_eth": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bram_lutwave_clk_wiz_0_1_clk_out1",
                    "value_src": "default_prop"
                  }
                }
              },
              "r_data": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "w_max_count": {
                "direction": "I",
                "left": "9",
                "right": "0"
              },
              "r_max_count": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "w_data_addr": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "w_data_en": {
                "direction": "O"
              },
              "r_data_en": {
                "direction": "O"
              },
              "eth_start_trig": {
                "direction": "O",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "r_data_addr": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "data_byte": {
                "direction": "O",
                "left": "7",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "ps8_0_axi_periph2_M03_AXI": {
            "interface_ports": [
              "S00_AXI",
              "eth_regs_0/S00_AXI"
            ]
          }
        },
        "nets": {
          "Net2": {
            "ports": [
              "clkb",
              "blk_mem_gen_0/clkb",
              "c_accum_0/CLK",
              "c_shift_ram_0/CLK",
              "eth_buffer_0/clk_eth"
            ]
          },
          "blk_mem_gen_0_doutb": {
            "ports": [
              "blk_mem_gen_0/doutb",
              "eth_buffer_0/r_data"
            ]
          },
          "c_accum_0_Q": {
            "ports": [
              "c_accum_0/Q",
              "Q1"
            ]
          },
          "c_shift_ram_0_Q": {
            "ports": [
              "c_shift_ram_0/Q",
              "Q"
            ]
          },
          "chan1_Q": {
            "ports": [
              "dina",
              "blk_mem_gen_0/dina"
            ]
          },
          "chan1_accum_snap_sync": {
            "ports": [
              "start",
              "eth_buffer_0/start"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "s00_axi_aclk",
              "eth_regs_0/s00_axi_aclk",
              "blk_mem_gen_0/clka",
              "eth_buffer_0/clk_fab"
            ]
          },
          "eth_buffer_0_data_byte": {
            "ports": [
              "eth_buffer_0/data_byte",
              "c_shift_ram_0/D"
            ]
          },
          "eth_buffer_0_eth_start_trig": {
            "ports": [
              "eth_buffer_0/eth_start_trig",
              "c_accum_0/B",
              "eth_start_trig"
            ]
          },
          "eth_buffer_0_r_data_addr": {
            "ports": [
              "eth_buffer_0/r_data_addr",
              "blk_mem_gen_0/addrb"
            ]
          },
          "eth_buffer_0_r_data_en": {
            "ports": [
              "eth_buffer_0/r_data_en",
              "blk_mem_gen_0/enb"
            ]
          },
          "eth_buffer_0_w_data_addr": {
            "ports": [
              "eth_buffer_0/w_data_addr",
              "blk_mem_gen_0/addra"
            ]
          },
          "eth_buffer_0_w_data_en": {
            "ports": [
              "eth_buffer_0/w_data_en",
              "blk_mem_gen_0/ena",
              "blk_mem_gen_0/wea"
            ]
          },
          "eth_regs_0_dst_ip": {
            "ports": [
              "eth_regs_0/dst_ip",
              "dst_ip"
            ]
          },
          "eth_regs_0_dst_mac": {
            "ports": [
              "eth_regs_0/dst_mac",
              "dst_mac"
            ]
          },
          "eth_regs_0_src_ip": {
            "ports": [
              "eth_regs_0/src_ip",
              "src_ip"
            ]
          },
          "eth_regs_0_src_mac": {
            "ports": [
              "eth_regs_0/src_mac",
              "src_mac"
            ]
          },
          "r_max_count_dout": {
            "ports": [
              "r_max_count/dout",
              "eth_buffer_0/r_max_count"
            ]
          },
          "rst_ps8_0_99M1_peripheral_aresetn": {
            "ports": [
              "s00_axi_aresetn",
              "eth_regs_0/s00_axi_aresetn"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "w_max_count/dout",
              "eth_buffer_0/w_max_count"
            ]
          }
        }
      },
      "ethWrapPort3": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "start": {
            "direction": "I"
          },
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "clkb": {
            "type": "clk",
            "direction": "I"
          },
          "dina": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "eth_start_trig": {
            "direction": "O"
          },
          "dst_mac": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "dst_ip": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "src_mac": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "src_ip": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Q": {
            "type": "data",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "Q1": {
            "type": "data",
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "w_max_count": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bram_lutwave_w_max_count_2",
            "xci_path": "ip/bram_lutwave_w_max_count_2/bram_lutwave_w_max_count_2.xci",
            "inst_hier_path": "ethWrapPort3/w_max_count",
            "parameters": {
              "CONST_VAL": {
                "value": "512"
              },
              "CONST_WIDTH": {
                "value": "10"
              }
            }
          },
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "bram_lutwave_blk_mem_gen_0_19",
            "xci_path": "ip/bram_lutwave_blk_mem_gen_0_19/bram_lutwave_blk_mem_gen_0_19.xci",
            "inst_hier_path": "ethWrapPort3/blk_mem_gen_0",
            "parameters": {
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "128"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "1024"
              },
              "Write_Width_A": {
                "value": "128"
              },
              "Write_Width_B": {
                "value": "128"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "r_max_count": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bram_lutwave_r_max_count_2",
            "xci_path": "ip/bram_lutwave_r_max_count_2/bram_lutwave_r_max_count_2.xci",
            "inst_hier_path": "ethWrapPort3/r_max_count",
            "parameters": {
              "CONST_VAL": {
                "value": "8191"
              },
              "CONST_WIDTH": {
                "value": "14"
              }
            }
          },
          "eth_regs_0": {
            "vlnv": "user.org:user:eth_regs:1.0",
            "xci_name": "bram_lutwave_eth_regs_0_3",
            "xci_path": "ip/bram_lutwave_eth_regs_0_3/bram_lutwave_eth_regs_0_3.xci",
            "inst_hier_path": "ethWrapPort3/eth_regs_0"
          },
          "c_accum_0": {
            "vlnv": "xilinx.com:ip:c_accum:12.0",
            "xci_name": "bram_lutwave_c_accum_0_0",
            "xci_path": "ip/bram_lutwave_c_accum_0_0/bram_lutwave_c_accum_0_0.xci",
            "inst_hier_path": "ethWrapPort3/c_accum_0",
            "parameters": {
              "Bypass": {
                "value": "false"
              },
              "Input_Type": {
                "value": "Unsigned"
              },
              "Input_Width": {
                "value": "1"
              },
              "Output_Width": {
                "value": "32"
              }
            }
          },
          "c_shift_ram_0": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "bram_lutwave_c_shift_ram_0_4",
            "xci_path": "ip/bram_lutwave_c_shift_ram_0_4/bram_lutwave_c_shift_ram_0_4.xci",
            "inst_hier_path": "ethWrapPort3/c_shift_ram_0",
            "parameters": {
              "AsyncInitVal": {
                "value": "00000000"
              },
              "DefaultData": {
                "value": "00000000"
              },
              "Depth": {
                "value": "42"
              },
              "Width": {
                "value": "8"
              }
            }
          },
          "eth_buffer_0": {
            "vlnv": "xilinx.com:module_ref:eth_buffer:1.0",
            "xci_name": "bram_lutwave_eth_buffer_0_3",
            "xci_path": "ip/bram_lutwave_eth_buffer_0_3/bram_lutwave_eth_buffer_0_3.xci",
            "inst_hier_path": "ethWrapPort3/eth_buffer_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "eth_buffer",
              "boundary_crc": "0x0"
            },
            "ports": {
              "start": {
                "direction": "I",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
                    "value_src": "const_prop"
                  },
                  "PortType": {
                    "value": "data",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "clk_fab": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "256000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bram_lutwave_clk_wiz_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                }
              },
              "clk_eth": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bram_lutwave_clk_wiz_0_1_clk_out1",
                    "value_src": "default_prop"
                  }
                }
              },
              "r_data": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "w_max_count": {
                "direction": "I",
                "left": "9",
                "right": "0"
              },
              "r_max_count": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "w_data_addr": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "w_data_en": {
                "direction": "O"
              },
              "r_data_en": {
                "direction": "O"
              },
              "eth_start_trig": {
                "direction": "O",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "r_data_addr": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "data_byte": {
                "direction": "O",
                "left": "7",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "ps8_0_axi_periph2_M03_AXI": {
            "interface_ports": [
              "S00_AXI",
              "eth_regs_0/S00_AXI"
            ]
          }
        },
        "nets": {
          "Net2": {
            "ports": [
              "clkb",
              "blk_mem_gen_0/clkb",
              "c_accum_0/CLK",
              "c_shift_ram_0/CLK",
              "eth_buffer_0/clk_eth"
            ]
          },
          "blk_mem_gen_0_doutb": {
            "ports": [
              "blk_mem_gen_0/doutb",
              "eth_buffer_0/r_data"
            ]
          },
          "c_accum_0_Q": {
            "ports": [
              "c_accum_0/Q",
              "Q1"
            ]
          },
          "c_shift_ram_0_Q": {
            "ports": [
              "c_shift_ram_0/Q",
              "Q"
            ]
          },
          "chan1_Q": {
            "ports": [
              "dina",
              "blk_mem_gen_0/dina"
            ]
          },
          "chan1_accum_snap_sync": {
            "ports": [
              "start",
              "eth_buffer_0/start"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "s00_axi_aclk",
              "eth_regs_0/s00_axi_aclk",
              "blk_mem_gen_0/clka",
              "eth_buffer_0/clk_fab"
            ]
          },
          "eth_buffer_0_data_byte": {
            "ports": [
              "eth_buffer_0/data_byte",
              "c_shift_ram_0/D"
            ]
          },
          "eth_buffer_0_eth_start_trig": {
            "ports": [
              "eth_buffer_0/eth_start_trig",
              "c_accum_0/B",
              "eth_start_trig"
            ]
          },
          "eth_buffer_0_r_data_addr": {
            "ports": [
              "eth_buffer_0/r_data_addr",
              "blk_mem_gen_0/addrb"
            ]
          },
          "eth_buffer_0_r_data_en": {
            "ports": [
              "eth_buffer_0/r_data_en",
              "blk_mem_gen_0/enb"
            ]
          },
          "eth_buffer_0_w_data_addr": {
            "ports": [
              "eth_buffer_0/w_data_addr",
              "blk_mem_gen_0/addra"
            ]
          },
          "eth_buffer_0_w_data_en": {
            "ports": [
              "eth_buffer_0/w_data_en",
              "blk_mem_gen_0/ena",
              "blk_mem_gen_0/wea"
            ]
          },
          "eth_regs_0_dst_ip": {
            "ports": [
              "eth_regs_0/dst_ip",
              "dst_ip"
            ]
          },
          "eth_regs_0_dst_mac": {
            "ports": [
              "eth_regs_0/dst_mac",
              "dst_mac"
            ]
          },
          "eth_regs_0_src_ip": {
            "ports": [
              "eth_regs_0/src_ip",
              "src_ip"
            ]
          },
          "eth_regs_0_src_mac": {
            "ports": [
              "eth_regs_0/src_mac",
              "src_mac"
            ]
          },
          "r_max_count_dout": {
            "ports": [
              "r_max_count/dout",
              "eth_buffer_0/r_max_count"
            ]
          },
          "rst_ps8_0_99M1_peripheral_aresetn": {
            "ports": [
              "s00_axi_aresetn",
              "eth_regs_0/s00_axi_aresetn"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "w_max_count/dout",
              "eth_buffer_0/w_max_count"
            ]
          }
        }
      },
      "dphi_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "bram_lutwave_xlslice_2_12",
        "xci_path": "ip/bram_lutwave_xlslice_2_12/bram_lutwave_xlslice_2_12.xci",
        "inst_hier_path": "dphi_1",
        "parameters": {
          "DIN_FROM": {
            "value": "21"
          },
          "DOUT_WIDTH": {
            "value": "22"
          }
        }
      },
      "mix_chan1": {
        "ports": {
          "Din": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "dphi": {
            "type": "data",
            "direction": "I",
            "left": "21",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "dout": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "Din1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dout1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Din2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dout2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "I0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_xlslice_2_11",
            "xci_path": "ip/bram_lutwave_xlslice_2_11/bram_lutwave_xlslice_2_11.xci",
            "inst_hier_path": "mix_chan1/I0",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_WIDTH": {
                "value": "64"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "Q0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_I0_13",
            "xci_path": "ip/bram_lutwave_I0_13/bram_lutwave_I0_13.xci",
            "inst_hier_path": "mix_chan1/Q0",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DIN_WIDTH": {
                "value": "64"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "I1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_I0_14",
            "xci_path": "ip/bram_lutwave_I0_14/bram_lutwave_I0_14.xci",
            "inst_hier_path": "mix_chan1/I1",
            "parameters": {
              "DIN_FROM": {
                "value": "47"
              },
              "DIN_TO": {
                "value": "32"
              },
              "DIN_WIDTH": {
                "value": "64"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "Q1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_Q0_0",
            "xci_path": "ip/bram_lutwave_Q0_0/bram_lutwave_Q0_0.xci",
            "inst_hier_path": "mix_chan1/Q1",
            "parameters": {
              "DIN_FROM": {
                "value": "63"
              },
              "DIN_TO": {
                "value": "48"
              },
              "DIN_WIDTH": {
                "value": "64"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bram_lutwave_xlconcat_0_3",
            "xci_path": "ip/bram_lutwave_xlconcat_0_3/bram_lutwave_xlconcat_0_3.xci",
            "inst_hier_path": "mix_chan1/xlconcat_0",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "16"
              },
              "IN2_WIDTH": {
                "value": "16"
              },
              "IN3_WIDTH": {
                "value": "16"
              },
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "adc_q0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_xlslice_2_13",
            "xci_path": "ip/bram_lutwave_xlslice_2_13/bram_lutwave_xlslice_2_13.xci",
            "inst_hier_path": "mix_chan1/adc_q0",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bram_lutwave_xlconstant_1_20",
            "xci_path": "ip/bram_lutwave_xlconstant_1_20/bram_lutwave_xlconstant_1_20.xci",
            "inst_hier_path": "mix_chan1/xlconstant_1"
          },
          "adc_q1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_adc_q0_0",
            "xci_path": "ip/bram_lutwave_adc_q0_0/bram_lutwave_adc_q0_0.xci",
            "inst_hier_path": "mix_chan1/adc_q1",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "iin": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bram_lutwave_qin_0",
            "xci_path": "ip/bram_lutwave_qin_0/bram_lutwave_qin_0.xci",
            "inst_hier_path": "mix_chan1/iin",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "16"
              }
            }
          },
          "adc_i0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_adc_q0_1",
            "xci_path": "ip/bram_lutwave_adc_q0_1/bram_lutwave_adc_q0_1.xci",
            "inst_hier_path": "mix_chan1/adc_i0",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "adc_i1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_adc_i0_0",
            "xci_path": "ip/bram_lutwave_adc_i0_0/bram_lutwave_adc_i0_0.xci",
            "inst_hier_path": "mix_chan1/adc_i1",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "qin": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bram_lutwave_xlconcat_1_3",
            "xci_path": "ip/bram_lutwave_xlconcat_1_3/bram_lutwave_xlconcat_1_3.xci",
            "inst_hier_path": "mix_chan1/qin",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "16"
              }
            }
          },
          "cordic_mix_v1_dac": {
            "vlnv": "User_Company:SysGen:cordic_mix_v1:1.0",
            "xci_name": "bram_lutwave_cordic_mix_v1_0_0",
            "xci_path": "ip/bram_lutwave_cordic_mix_v1_0_0/bram_lutwave_cordic_mix_v1_0_0.xci",
            "inst_hier_path": "mix_chan1/cordic_mix_v1_dac"
          },
          "cordic_mix_v1_adc": {
            "vlnv": "User_Company:SysGen:cordic_mix_v1:1.0",
            "xci_name": "bram_lutwave_cordic_mix_v1_dac_0",
            "xci_path": "ip/bram_lutwave_cordic_mix_v1_dac_0/bram_lutwave_cordic_mix_v1_dac_0.xci",
            "inst_hier_path": "mix_chan1/cordic_mix_v1_adc"
          }
        },
        "nets": {
          "I0_Dout": {
            "ports": [
              "I0/Dout",
              "cordic_mix_v1_dac/re_even"
            ]
          },
          "I1_Dout": {
            "ports": [
              "I1/Dout",
              "cordic_mix_v1_dac/re_odd"
            ]
          },
          "In1_3": {
            "ports": [
              "iin/dout",
              "dout1"
            ]
          },
          "Net6": {
            "ports": [
              "Din1",
              "adc_q1/Din",
              "adc_q0/Din"
            ]
          },
          "Net7": {
            "ports": [
              "Din2",
              "adc_i1/Din",
              "adc_i0/Din"
            ]
          },
          "Q0_Dout": {
            "ports": [
              "Q0/Dout",
              "cordic_mix_v1_dac/im_even"
            ]
          },
          "Q1_Dout": {
            "ports": [
              "Q1/Dout",
              "cordic_mix_v1_dac/im_odd"
            ]
          },
          "adc_i0_Dout": {
            "ports": [
              "adc_i0/Dout",
              "cordic_mix_v1_adc/im_even"
            ]
          },
          "adc_i1_Dout": {
            "ports": [
              "adc_i1/Dout",
              "cordic_mix_v1_adc/im_odd"
            ]
          },
          "adc_q0_Dout": {
            "ports": [
              "adc_q0/Dout",
              "cordic_mix_v1_adc/re_even"
            ]
          },
          "adc_q1_Dout": {
            "ports": [
              "adc_q1/Dout",
              "cordic_mix_v1_adc/re_odd"
            ]
          },
          "chan1ts_z": {
            "ports": [
              "Din",
              "Q0/Din",
              "I1/Din",
              "Q1/Din",
              "I0/Din"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk",
              "cordic_mix_v1_dac/clk",
              "cordic_mix_v1_adc/clk"
            ]
          },
          "cordic_mix_v1_0_out_im_even": {
            "ports": [
              "cordic_mix_v1_dac/out_im_even",
              "xlconcat_0/In1"
            ]
          },
          "cordic_mix_v1_0_out_im_odd": {
            "ports": [
              "cordic_mix_v1_dac/out_im_odd",
              "xlconcat_0/In3"
            ]
          },
          "cordic_mix_v1_0_out_re_even": {
            "ports": [
              "cordic_mix_v1_dac/out_re_even",
              "xlconcat_0/In0"
            ]
          },
          "cordic_mix_v1_0_out_re_odd": {
            "ports": [
              "cordic_mix_v1_dac/out_re_odd",
              "xlconcat_0/In2"
            ]
          },
          "cordic_mix_v1_adc_out_im_even": {
            "ports": [
              "cordic_mix_v1_adc/out_im_even",
              "iin/In0"
            ]
          },
          "cordic_mix_v1_adc_out_im_odd": {
            "ports": [
              "cordic_mix_v1_adc/out_im_odd",
              "iin/In1"
            ]
          },
          "cordic_mix_v1_adc_out_re_even": {
            "ports": [
              "cordic_mix_v1_adc/out_re_even",
              "qin/In0"
            ]
          },
          "cordic_mix_v1_adc_out_re_odd": {
            "ports": [
              "cordic_mix_v1_adc/out_re_odd",
              "qin/In1"
            ]
          },
          "dphi_Dout": {
            "ports": [
              "dphi",
              "cordic_mix_v1_dac/dphi",
              "cordic_mix_v1_adc/dphi"
            ]
          },
          "qin_dout": {
            "ports": [
              "qin/dout",
              "dout2"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "dout"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "xlconstant_1/dout",
              "cordic_mix_v1_dac/sync_in",
              "cordic_mix_v1_adc/sync_in"
            ]
          }
        }
      },
      "mix_freq_set_0": {
        "vlnv": "user.org:user:mix_freq_set:1.0",
        "xci_name": "bram_lutwave_mix_freq_set_0_1",
        "xci_path": "ip/bram_lutwave_mix_freq_set_0_1/bram_lutwave_mix_freq_set_0_1.xci",
        "inst_hier_path": "mix_freq_set_0"
      },
      "dphi_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "bram_lutwave_dphi_1_0",
        "xci_path": "ip/bram_lutwave_dphi_1_0/bram_lutwave_dphi_1_0.xci",
        "inst_hier_path": "dphi_2",
        "parameters": {
          "DIN_FROM": {
            "value": "21"
          },
          "DOUT_WIDTH": {
            "value": "22"
          }
        }
      },
      "dphi_3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "bram_lutwave_dphi_2_0",
        "xci_path": "ip/bram_lutwave_dphi_2_0/bram_lutwave_dphi_2_0.xci",
        "inst_hier_path": "dphi_3",
        "parameters": {
          "DIN_FROM": {
            "value": "21"
          },
          "DOUT_WIDTH": {
            "value": "22"
          }
        }
      },
      "dphi_4": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "bram_lutwave_dphi_3_0",
        "xci_path": "ip/bram_lutwave_dphi_3_0/bram_lutwave_dphi_3_0.xci",
        "inst_hier_path": "dphi_4",
        "parameters": {
          "DIN_FROM": {
            "value": "21"
          },
          "DOUT_WIDTH": {
            "value": "22"
          }
        }
      },
      "mix_chan2": {
        "ports": {
          "Din": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "dphi": {
            "type": "data",
            "direction": "I",
            "left": "21",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "dout": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "Din1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dout1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Din2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dout2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "I0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_I0_15",
            "xci_path": "ip/bram_lutwave_I0_15/bram_lutwave_I0_15.xci",
            "inst_hier_path": "mix_chan2/I0",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_WIDTH": {
                "value": "64"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "Q0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_Q0_1",
            "xci_path": "ip/bram_lutwave_Q0_1/bram_lutwave_Q0_1.xci",
            "inst_hier_path": "mix_chan2/Q0",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DIN_WIDTH": {
                "value": "64"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "I1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_I1_14",
            "xci_path": "ip/bram_lutwave_I1_14/bram_lutwave_I1_14.xci",
            "inst_hier_path": "mix_chan2/I1",
            "parameters": {
              "DIN_FROM": {
                "value": "47"
              },
              "DIN_TO": {
                "value": "32"
              },
              "DIN_WIDTH": {
                "value": "64"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "Q1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_Q1_0",
            "xci_path": "ip/bram_lutwave_Q1_0/bram_lutwave_Q1_0.xci",
            "inst_hier_path": "mix_chan2/Q1",
            "parameters": {
              "DIN_FROM": {
                "value": "63"
              },
              "DIN_TO": {
                "value": "48"
              },
              "DIN_WIDTH": {
                "value": "64"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bram_lutwave_xlconcat_0_4",
            "xci_path": "ip/bram_lutwave_xlconcat_0_4/bram_lutwave_xlconcat_0_4.xci",
            "inst_hier_path": "mix_chan2/xlconcat_0",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "16"
              },
              "IN2_WIDTH": {
                "value": "16"
              },
              "IN3_WIDTH": {
                "value": "16"
              },
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "adc_q0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_adc_q0_2",
            "xci_path": "ip/bram_lutwave_adc_q0_2/bram_lutwave_adc_q0_2.xci",
            "inst_hier_path": "mix_chan2/adc_q0",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bram_lutwave_xlconstant_1_21",
            "xci_path": "ip/bram_lutwave_xlconstant_1_21/bram_lutwave_xlconstant_1_21.xci",
            "inst_hier_path": "mix_chan2/xlconstant_1"
          },
          "adc_q1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_adc_q1_0",
            "xci_path": "ip/bram_lutwave_adc_q1_0/bram_lutwave_adc_q1_0.xci",
            "inst_hier_path": "mix_chan2/adc_q1",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "iin": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bram_lutwave_iin_0",
            "xci_path": "ip/bram_lutwave_iin_0/bram_lutwave_iin_0.xci",
            "inst_hier_path": "mix_chan2/iin",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "16"
              }
            }
          },
          "adc_i0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_adc_i0_1",
            "xci_path": "ip/bram_lutwave_adc_i0_1/bram_lutwave_adc_i0_1.xci",
            "inst_hier_path": "mix_chan2/adc_i0",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "adc_i1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_adc_i1_0",
            "xci_path": "ip/bram_lutwave_adc_i1_0/bram_lutwave_adc_i1_0.xci",
            "inst_hier_path": "mix_chan2/adc_i1",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "qin": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bram_lutwave_qin_1",
            "xci_path": "ip/bram_lutwave_qin_1/bram_lutwave_qin_1.xci",
            "inst_hier_path": "mix_chan2/qin",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "16"
              }
            }
          },
          "cordic_mix_v1_adc": {
            "vlnv": "User_Company:SysGen:cordic_mix_v1:1.0",
            "xci_name": "bram_lutwave_cordic_mix_v1_adc_0",
            "xci_path": "ip/bram_lutwave_cordic_mix_v1_adc_0/bram_lutwave_cordic_mix_v1_adc_0.xci",
            "inst_hier_path": "mix_chan2/cordic_mix_v1_adc"
          },
          "cordic_mix_v1_dac": {
            "vlnv": "User_Company:SysGen:cordic_mix_v1:1.0",
            "xci_name": "bram_lutwave_cordic_mix_v1_dac_1",
            "xci_path": "ip/bram_lutwave_cordic_mix_v1_dac_1/bram_lutwave_cordic_mix_v1_dac_1.xci",
            "inst_hier_path": "mix_chan2/cordic_mix_v1_dac"
          }
        },
        "nets": {
          "I0_Dout": {
            "ports": [
              "I0/Dout",
              "cordic_mix_v1_dac/re_even"
            ]
          },
          "I1_Dout": {
            "ports": [
              "I1/Dout",
              "cordic_mix_v1_dac/re_odd"
            ]
          },
          "In1_3": {
            "ports": [
              "iin/dout",
              "dout1"
            ]
          },
          "Net6": {
            "ports": [
              "Din1",
              "adc_q1/Din",
              "adc_q0/Din"
            ]
          },
          "Net7": {
            "ports": [
              "Din2",
              "adc_i1/Din",
              "adc_i0/Din"
            ]
          },
          "Q0_Dout": {
            "ports": [
              "Q0/Dout",
              "cordic_mix_v1_dac/im_even"
            ]
          },
          "Q1_Dout": {
            "ports": [
              "Q1/Dout",
              "cordic_mix_v1_dac/im_odd"
            ]
          },
          "adc_i0_Dout": {
            "ports": [
              "adc_i0/Dout",
              "cordic_mix_v1_adc/im_even"
            ]
          },
          "adc_i1_Dout": {
            "ports": [
              "adc_i1/Dout",
              "cordic_mix_v1_adc/im_odd"
            ]
          },
          "adc_q0_Dout": {
            "ports": [
              "adc_q0/Dout",
              "cordic_mix_v1_adc/re_even"
            ]
          },
          "adc_q1_Dout": {
            "ports": [
              "adc_q1/Dout",
              "cordic_mix_v1_adc/re_odd"
            ]
          },
          "chan1ts_z": {
            "ports": [
              "Din",
              "Q0/Din",
              "I1/Din",
              "Q1/Din",
              "I0/Din"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk",
              "cordic_mix_v1_adc/clk",
              "cordic_mix_v1_dac/clk"
            ]
          },
          "cordic_mix_v1_0_out_im_even": {
            "ports": [
              "cordic_mix_v1_dac/out_im_even",
              "xlconcat_0/In1"
            ]
          },
          "cordic_mix_v1_0_out_im_odd": {
            "ports": [
              "cordic_mix_v1_dac/out_im_odd",
              "xlconcat_0/In3"
            ]
          },
          "cordic_mix_v1_0_out_re_even": {
            "ports": [
              "cordic_mix_v1_dac/out_re_even",
              "xlconcat_0/In0"
            ]
          },
          "cordic_mix_v1_0_out_re_odd": {
            "ports": [
              "cordic_mix_v1_dac/out_re_odd",
              "xlconcat_0/In2"
            ]
          },
          "cordic_mix_v1_adc_out_im_even": {
            "ports": [
              "cordic_mix_v1_adc/out_im_even",
              "iin/In0"
            ]
          },
          "cordic_mix_v1_adc_out_im_odd": {
            "ports": [
              "cordic_mix_v1_adc/out_im_odd",
              "iin/In1"
            ]
          },
          "cordic_mix_v1_adc_out_re_even": {
            "ports": [
              "cordic_mix_v1_adc/out_re_even",
              "qin/In0"
            ]
          },
          "cordic_mix_v1_adc_out_re_odd": {
            "ports": [
              "cordic_mix_v1_adc/out_re_odd",
              "qin/In1"
            ]
          },
          "dphi_Dout": {
            "ports": [
              "dphi",
              "cordic_mix_v1_adc/dphi",
              "cordic_mix_v1_dac/dphi"
            ]
          },
          "qin_dout": {
            "ports": [
              "qin/dout",
              "dout2"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "dout"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "xlconstant_1/dout",
              "cordic_mix_v1_adc/sync_in",
              "cordic_mix_v1_dac/sync_in"
            ]
          }
        }
      },
      "mix_chan3": {
        "ports": {
          "Din": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "dphi": {
            "type": "data",
            "direction": "I",
            "left": "21",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "dout": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "Din1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dout1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Din2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dout2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "I0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_I0_16",
            "xci_path": "ip/bram_lutwave_I0_16/bram_lutwave_I0_16.xci",
            "inst_hier_path": "mix_chan3/I0",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_WIDTH": {
                "value": "64"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "Q0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_Q0_2",
            "xci_path": "ip/bram_lutwave_Q0_2/bram_lutwave_Q0_2.xci",
            "inst_hier_path": "mix_chan3/Q0",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DIN_WIDTH": {
                "value": "64"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "I1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_I1_15",
            "xci_path": "ip/bram_lutwave_I1_15/bram_lutwave_I1_15.xci",
            "inst_hier_path": "mix_chan3/I1",
            "parameters": {
              "DIN_FROM": {
                "value": "47"
              },
              "DIN_TO": {
                "value": "32"
              },
              "DIN_WIDTH": {
                "value": "64"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "Q1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_Q1_1",
            "xci_path": "ip/bram_lutwave_Q1_1/bram_lutwave_Q1_1.xci",
            "inst_hier_path": "mix_chan3/Q1",
            "parameters": {
              "DIN_FROM": {
                "value": "63"
              },
              "DIN_TO": {
                "value": "48"
              },
              "DIN_WIDTH": {
                "value": "64"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bram_lutwave_xlconcat_0_5",
            "xci_path": "ip/bram_lutwave_xlconcat_0_5/bram_lutwave_xlconcat_0_5.xci",
            "inst_hier_path": "mix_chan3/xlconcat_0",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "16"
              },
              "IN2_WIDTH": {
                "value": "16"
              },
              "IN3_WIDTH": {
                "value": "16"
              },
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "adc_q0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_adc_q0_3",
            "xci_path": "ip/bram_lutwave_adc_q0_3/bram_lutwave_adc_q0_3.xci",
            "inst_hier_path": "mix_chan3/adc_q0",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bram_lutwave_xlconstant_1_22",
            "xci_path": "ip/bram_lutwave_xlconstant_1_22/bram_lutwave_xlconstant_1_22.xci",
            "inst_hier_path": "mix_chan3/xlconstant_1"
          },
          "adc_q1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_adc_q1_1",
            "xci_path": "ip/bram_lutwave_adc_q1_1/bram_lutwave_adc_q1_1.xci",
            "inst_hier_path": "mix_chan3/adc_q1",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "iin": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bram_lutwave_iin_1",
            "xci_path": "ip/bram_lutwave_iin_1/bram_lutwave_iin_1.xci",
            "inst_hier_path": "mix_chan3/iin",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "16"
              }
            }
          },
          "adc_i0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_adc_i0_2",
            "xci_path": "ip/bram_lutwave_adc_i0_2/bram_lutwave_adc_i0_2.xci",
            "inst_hier_path": "mix_chan3/adc_i0",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "adc_i1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_adc_i1_1",
            "xci_path": "ip/bram_lutwave_adc_i1_1/bram_lutwave_adc_i1_1.xci",
            "inst_hier_path": "mix_chan3/adc_i1",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "qin": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bram_lutwave_qin_2",
            "xci_path": "ip/bram_lutwave_qin_2/bram_lutwave_qin_2.xci",
            "inst_hier_path": "mix_chan3/qin",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "16"
              }
            }
          },
          "cordic_mix_v1_adc": {
            "vlnv": "User_Company:SysGen:cordic_mix_v1:1.0",
            "xci_name": "bram_lutwave_cordic_mix_v1_adc_1",
            "xci_path": "ip/bram_lutwave_cordic_mix_v1_adc_1/bram_lutwave_cordic_mix_v1_adc_1.xci",
            "inst_hier_path": "mix_chan3/cordic_mix_v1_adc"
          },
          "cordic_mix_v1_dac": {
            "vlnv": "User_Company:SysGen:cordic_mix_v1:1.0",
            "xci_name": "bram_lutwave_cordic_mix_v1_dac_2",
            "xci_path": "ip/bram_lutwave_cordic_mix_v1_dac_2/bram_lutwave_cordic_mix_v1_dac_2.xci",
            "inst_hier_path": "mix_chan3/cordic_mix_v1_dac"
          }
        },
        "nets": {
          "I0_Dout": {
            "ports": [
              "I0/Dout",
              "cordic_mix_v1_dac/re_even"
            ]
          },
          "I1_Dout": {
            "ports": [
              "I1/Dout",
              "cordic_mix_v1_dac/re_odd"
            ]
          },
          "In1_3": {
            "ports": [
              "iin/dout",
              "dout1"
            ]
          },
          "Net6": {
            "ports": [
              "Din1",
              "adc_q1/Din",
              "adc_q0/Din"
            ]
          },
          "Net7": {
            "ports": [
              "Din2",
              "adc_i1/Din",
              "adc_i0/Din"
            ]
          },
          "Q0_Dout": {
            "ports": [
              "Q0/Dout",
              "cordic_mix_v1_dac/im_even"
            ]
          },
          "Q1_Dout": {
            "ports": [
              "Q1/Dout",
              "cordic_mix_v1_dac/im_odd"
            ]
          },
          "adc_i0_Dout": {
            "ports": [
              "adc_i0/Dout",
              "cordic_mix_v1_adc/im_even"
            ]
          },
          "adc_i1_Dout": {
            "ports": [
              "adc_i1/Dout",
              "cordic_mix_v1_adc/im_odd"
            ]
          },
          "adc_q0_Dout": {
            "ports": [
              "adc_q0/Dout",
              "cordic_mix_v1_adc/re_even"
            ]
          },
          "adc_q1_Dout": {
            "ports": [
              "adc_q1/Dout",
              "cordic_mix_v1_adc/re_odd"
            ]
          },
          "chan1ts_z": {
            "ports": [
              "Din",
              "Q0/Din",
              "I1/Din",
              "Q1/Din",
              "I0/Din"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk",
              "cordic_mix_v1_adc/clk",
              "cordic_mix_v1_dac/clk"
            ]
          },
          "cordic_mix_v1_0_out_im_even": {
            "ports": [
              "cordic_mix_v1_dac/out_im_even",
              "xlconcat_0/In1"
            ]
          },
          "cordic_mix_v1_0_out_im_odd": {
            "ports": [
              "cordic_mix_v1_dac/out_im_odd",
              "xlconcat_0/In3"
            ]
          },
          "cordic_mix_v1_0_out_re_even": {
            "ports": [
              "cordic_mix_v1_dac/out_re_even",
              "xlconcat_0/In0"
            ]
          },
          "cordic_mix_v1_0_out_re_odd": {
            "ports": [
              "cordic_mix_v1_dac/out_re_odd",
              "xlconcat_0/In2"
            ]
          },
          "cordic_mix_v1_adc_out_im_even": {
            "ports": [
              "cordic_mix_v1_adc/out_im_even",
              "iin/In0"
            ]
          },
          "cordic_mix_v1_adc_out_im_odd": {
            "ports": [
              "cordic_mix_v1_adc/out_im_odd",
              "iin/In1"
            ]
          },
          "cordic_mix_v1_adc_out_re_even": {
            "ports": [
              "cordic_mix_v1_adc/out_re_even",
              "qin/In0"
            ]
          },
          "cordic_mix_v1_adc_out_re_odd": {
            "ports": [
              "cordic_mix_v1_adc/out_re_odd",
              "qin/In1"
            ]
          },
          "dphi_Dout": {
            "ports": [
              "dphi",
              "cordic_mix_v1_adc/dphi",
              "cordic_mix_v1_dac/dphi"
            ]
          },
          "qin_dout": {
            "ports": [
              "qin/dout",
              "dout2"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "dout"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "xlconstant_1/dout",
              "cordic_mix_v1_adc/sync_in",
              "cordic_mix_v1_dac/sync_in"
            ]
          }
        }
      },
      "mix_chan4": {
        "ports": {
          "Din": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "dphi": {
            "type": "data",
            "direction": "I",
            "left": "21",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "dout": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "Din1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dout1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Din2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dout2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "I0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_I0_17",
            "xci_path": "ip/bram_lutwave_I0_17/bram_lutwave_I0_17.xci",
            "inst_hier_path": "mix_chan4/I0",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_WIDTH": {
                "value": "64"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "Q0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_Q0_3",
            "xci_path": "ip/bram_lutwave_Q0_3/bram_lutwave_Q0_3.xci",
            "inst_hier_path": "mix_chan4/Q0",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DIN_WIDTH": {
                "value": "64"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "I1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_I1_16",
            "xci_path": "ip/bram_lutwave_I1_16/bram_lutwave_I1_16.xci",
            "inst_hier_path": "mix_chan4/I1",
            "parameters": {
              "DIN_FROM": {
                "value": "47"
              },
              "DIN_TO": {
                "value": "32"
              },
              "DIN_WIDTH": {
                "value": "64"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "Q1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_Q1_2",
            "xci_path": "ip/bram_lutwave_Q1_2/bram_lutwave_Q1_2.xci",
            "inst_hier_path": "mix_chan4/Q1",
            "parameters": {
              "DIN_FROM": {
                "value": "63"
              },
              "DIN_TO": {
                "value": "48"
              },
              "DIN_WIDTH": {
                "value": "64"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bram_lutwave_xlconcat_0_6",
            "xci_path": "ip/bram_lutwave_xlconcat_0_6/bram_lutwave_xlconcat_0_6.xci",
            "inst_hier_path": "mix_chan4/xlconcat_0",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "16"
              },
              "IN2_WIDTH": {
                "value": "16"
              },
              "IN3_WIDTH": {
                "value": "16"
              },
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "adc_q0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_adc_q0_4",
            "xci_path": "ip/bram_lutwave_adc_q0_4/bram_lutwave_adc_q0_4.xci",
            "inst_hier_path": "mix_chan4/adc_q0",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bram_lutwave_xlconstant_1_23",
            "xci_path": "ip/bram_lutwave_xlconstant_1_23/bram_lutwave_xlconstant_1_23.xci",
            "inst_hier_path": "mix_chan4/xlconstant_1"
          },
          "adc_q1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_adc_q1_2",
            "xci_path": "ip/bram_lutwave_adc_q1_2/bram_lutwave_adc_q1_2.xci",
            "inst_hier_path": "mix_chan4/adc_q1",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "iin": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bram_lutwave_iin_2",
            "xci_path": "ip/bram_lutwave_iin_2/bram_lutwave_iin_2.xci",
            "inst_hier_path": "mix_chan4/iin",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "16"
              }
            }
          },
          "adc_i0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_adc_i0_3",
            "xci_path": "ip/bram_lutwave_adc_i0_3/bram_lutwave_adc_i0_3.xci",
            "inst_hier_path": "mix_chan4/adc_i0",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "adc_i1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bram_lutwave_adc_i1_2",
            "xci_path": "ip/bram_lutwave_adc_i1_2/bram_lutwave_adc_i1_2.xci",
            "inst_hier_path": "mix_chan4/adc_i1",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "qin": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bram_lutwave_qin_3",
            "xci_path": "ip/bram_lutwave_qin_3/bram_lutwave_qin_3.xci",
            "inst_hier_path": "mix_chan4/qin",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "16"
              }
            }
          },
          "cordic_mix_v1_adc": {
            "vlnv": "User_Company:SysGen:cordic_mix_v1:1.0",
            "xci_name": "bram_lutwave_cordic_mix_v1_adc_2",
            "xci_path": "ip/bram_lutwave_cordic_mix_v1_adc_2/bram_lutwave_cordic_mix_v1_adc_2.xci",
            "inst_hier_path": "mix_chan4/cordic_mix_v1_adc"
          },
          "cordic_mix_v1_dac": {
            "vlnv": "User_Company:SysGen:cordic_mix_v1:1.0",
            "xci_name": "bram_lutwave_cordic_mix_v1_dac_3",
            "xci_path": "ip/bram_lutwave_cordic_mix_v1_dac_3/bram_lutwave_cordic_mix_v1_dac_3.xci",
            "inst_hier_path": "mix_chan4/cordic_mix_v1_dac"
          }
        },
        "nets": {
          "I0_Dout": {
            "ports": [
              "I0/Dout",
              "cordic_mix_v1_dac/re_even"
            ]
          },
          "I1_Dout": {
            "ports": [
              "I1/Dout",
              "cordic_mix_v1_dac/re_odd"
            ]
          },
          "In1_3": {
            "ports": [
              "iin/dout",
              "dout1"
            ]
          },
          "Net6": {
            "ports": [
              "Din1",
              "adc_q1/Din",
              "adc_q0/Din"
            ]
          },
          "Net7": {
            "ports": [
              "Din2",
              "adc_i1/Din",
              "adc_i0/Din"
            ]
          },
          "Q0_Dout": {
            "ports": [
              "Q0/Dout",
              "cordic_mix_v1_dac/im_even"
            ]
          },
          "Q1_Dout": {
            "ports": [
              "Q1/Dout",
              "cordic_mix_v1_dac/im_odd"
            ]
          },
          "adc_i0_Dout": {
            "ports": [
              "adc_i0/Dout",
              "cordic_mix_v1_adc/im_even"
            ]
          },
          "adc_i1_Dout": {
            "ports": [
              "adc_i1/Dout",
              "cordic_mix_v1_adc/im_odd"
            ]
          },
          "adc_q0_Dout": {
            "ports": [
              "adc_q0/Dout",
              "cordic_mix_v1_adc/re_even"
            ]
          },
          "adc_q1_Dout": {
            "ports": [
              "adc_q1/Dout",
              "cordic_mix_v1_adc/re_odd"
            ]
          },
          "chan1ts_z": {
            "ports": [
              "Din",
              "Q0/Din",
              "I1/Din",
              "Q1/Din",
              "I0/Din"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk",
              "cordic_mix_v1_adc/clk",
              "cordic_mix_v1_dac/clk"
            ]
          },
          "cordic_mix_v1_0_out_im_even": {
            "ports": [
              "cordic_mix_v1_dac/out_im_even",
              "xlconcat_0/In1"
            ]
          },
          "cordic_mix_v1_0_out_im_odd": {
            "ports": [
              "cordic_mix_v1_dac/out_im_odd",
              "xlconcat_0/In3"
            ]
          },
          "cordic_mix_v1_0_out_re_even": {
            "ports": [
              "cordic_mix_v1_dac/out_re_even",
              "xlconcat_0/In0"
            ]
          },
          "cordic_mix_v1_0_out_re_odd": {
            "ports": [
              "cordic_mix_v1_dac/out_re_odd",
              "xlconcat_0/In2"
            ]
          },
          "cordic_mix_v1_adc_out_im_even": {
            "ports": [
              "cordic_mix_v1_adc/out_im_even",
              "iin/In0"
            ]
          },
          "cordic_mix_v1_adc_out_im_odd": {
            "ports": [
              "cordic_mix_v1_adc/out_im_odd",
              "iin/In1"
            ]
          },
          "cordic_mix_v1_adc_out_re_even": {
            "ports": [
              "cordic_mix_v1_adc/out_re_even",
              "qin/In0"
            ]
          },
          "cordic_mix_v1_adc_out_re_odd": {
            "ports": [
              "cordic_mix_v1_adc/out_re_odd",
              "qin/In1"
            ]
          },
          "dphi_Dout": {
            "ports": [
              "dphi",
              "cordic_mix_v1_adc/dphi",
              "cordic_mix_v1_dac/dphi"
            ]
          },
          "qin_dout": {
            "ports": [
              "qin/dout",
              "dout2"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "dout"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "xlconstant_1/dout",
              "cordic_mix_v1_adc/sync_in",
              "cordic_mix_v1_dac/sync_in"
            ]
          }
        }
      },
      "axi_ddr4_mux": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "bram_lutwave_axi_gpio_0_10",
        "xci_path": "ip/bram_lutwave_axi_gpio_0_10/bram_lutwave_axi_gpio_0_10.xci",
        "inst_hier_path": "axi_ddr4_mux",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "bram_lutwave_clk_wiz_0_0",
        "xci_path": "ip/bram_lutwave_clk_wiz_0_0/bram_lutwave_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_1",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "39.06"
          },
          "CLKOUT1_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT1_JITTER": {
            "value": "86.016"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "89.770"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "256.00"
          },
          "CLKOUT2_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT2_JITTER": {
            "value": "103.466"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "89.770"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "100"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT3_JITTER": {
            "value": "179.538"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "89.770"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "6.4"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT5_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT6_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT7_DRIVES": {
            "value": "Buffer"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "3.125"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "3.906"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "3.125"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "8"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "125"
          },
          "MMCM_COMPENSATION": {
            "value": "AUTO"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "OVERRIDE_MMCM": {
            "value": "false"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          },
          "PRIM_IN_FREQ": {
            "value": "256"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "bram_lutwave_clk_wiz_0_1",
        "xci_path": "ip/bram_lutwave_clk_wiz_0_1/bram_lutwave_clk_wiz_0_1.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "107.164"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "85.285"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "125.000"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "default_sysclk2_125mhz"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "9.625"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "9.625"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "ps8_0_axi_periph2": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/bram_lutwave_ps8_0_axi_periph1_0/bram_lutwave_ps8_0_axi_periph1_0.xci",
        "inst_hier_path": "ps8_0_axi_periph2",
        "xci_name": "bram_lutwave_ps8_0_axi_periph1_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "10"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "bram_lutwave_xbar_4",
            "xci_path": "ip/bram_lutwave_xbar_4/bram_lutwave_xbar_4.xci",
            "inst_hier_path": "ps8_0_axi_periph2/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "10"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bram_lutwave_auto_cc_0",
                "xci_path": "ip/bram_lutwave_auto_cc_0/bram_lutwave_auto_cc_0.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m00_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bram_lutwave_auto_ds_0",
                "xci_path": "ip/bram_lutwave_auto_ds_0/bram_lutwave_auto_ds_0.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m00_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bram_lutwave_auto_pc_0",
                "xci_path": "ip/bram_lutwave_auto_pc_0/bram_lutwave_auto_pc_0.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bram_lutwave_auto_cc_1",
                "xci_path": "ip/bram_lutwave_auto_cc_1/bram_lutwave_auto_cc_1.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m01_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bram_lutwave_auto_ds_1",
                "xci_path": "ip/bram_lutwave_auto_ds_1/bram_lutwave_auto_ds_1.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m01_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bram_lutwave_auto_pc_1",
                "xci_path": "ip/bram_lutwave_auto_pc_1/bram_lutwave_auto_pc_1.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m01_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bram_lutwave_auto_cc_2",
                "xci_path": "ip/bram_lutwave_auto_cc_2/bram_lutwave_auto_cc_2.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m02_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bram_lutwave_auto_cc_3",
                "xci_path": "ip/bram_lutwave_auto_cc_3/bram_lutwave_auto_cc_3.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m03_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bram_lutwave_auto_ds_2",
                "xci_path": "ip/bram_lutwave_auto_ds_2/bram_lutwave_auto_ds_2.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m03_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bram_lutwave_auto_pc_2",
                "xci_path": "ip/bram_lutwave_auto_pc_2/bram_lutwave_auto_pc_2.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m03_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m03_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bram_lutwave_auto_cc_4",
                "xci_path": "ip/bram_lutwave_auto_cc_4/bram_lutwave_auto_cc_4.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m04_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bram_lutwave_auto_ds_3",
                "xci_path": "ip/bram_lutwave_auto_ds_3/bram_lutwave_auto_ds_3.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m04_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bram_lutwave_auto_pc_3",
                "xci_path": "ip/bram_lutwave_auto_pc_3/bram_lutwave_auto_pc_3.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m04_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m04_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bram_lutwave_auto_cc_5",
                "xci_path": "ip/bram_lutwave_auto_cc_5/bram_lutwave_auto_cc_5.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m05_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bram_lutwave_auto_ds_4",
                "xci_path": "ip/bram_lutwave_auto_ds_4/bram_lutwave_auto_ds_4.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m05_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bram_lutwave_auto_pc_4",
                "xci_path": "ip/bram_lutwave_auto_pc_4/bram_lutwave_auto_pc_4.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m05_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m05_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bram_lutwave_auto_cc_6",
                "xci_path": "ip/bram_lutwave_auto_cc_6/bram_lutwave_auto_cc_6.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m06_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bram_lutwave_auto_ds_5",
                "xci_path": "ip/bram_lutwave_auto_ds_5/bram_lutwave_auto_ds_5.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m06_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bram_lutwave_auto_pc_5",
                "xci_path": "ip/bram_lutwave_auto_pc_5/bram_lutwave_auto_pc_5.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m06_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m06_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bram_lutwave_auto_cc_7",
                "xci_path": "ip/bram_lutwave_auto_cc_7/bram_lutwave_auto_cc_7.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m07_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bram_lutwave_auto_ds_6",
                "xci_path": "ip/bram_lutwave_auto_ds_6/bram_lutwave_auto_ds_6.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m07_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bram_lutwave_auto_pc_6",
                "xci_path": "ip/bram_lutwave_auto_pc_6/bram_lutwave_auto_pc_6.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m07_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m07_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bram_lutwave_auto_cc_8",
                "xci_path": "ip/bram_lutwave_auto_cc_8/bram_lutwave_auto_cc_8.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m08_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bram_lutwave_auto_ds_7",
                "xci_path": "ip/bram_lutwave_auto_ds_7/bram_lutwave_auto_ds_7.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m08_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bram_lutwave_auto_pc_7",
                "xci_path": "ip/bram_lutwave_auto_pc_7/bram_lutwave_auto_pc_7.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m08_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m08_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m08_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bram_lutwave_auto_cc_9",
                "xci_path": "ip/bram_lutwave_auto_cc_9/bram_lutwave_auto_cc_9.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m09_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bram_lutwave_auto_ds_8",
                "xci_path": "ip/bram_lutwave_auto_ds_8/bram_lutwave_auto_ds_8.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m09_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bram_lutwave_auto_pc_8",
                "xci_path": "ip/bram_lutwave_auto_pc_8/bram_lutwave_auto_pc_8.xci",
                "inst_hier_path": "ps8_0_axi_periph2/m09_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m09_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m09_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_ps8_0_axi_periph2": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_ps8_0_axi_periph2": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_ps8_0_axi_periph2": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_ps8_0_axi_periph2": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_ps8_0_axi_periph2": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_ps8_0_axi_periph2": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_ps8_0_axi_periph2": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m07_couplers_to_ps8_0_axi_periph2": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "m08_couplers_to_ps8_0_axi_periph2": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "m09_couplers_to_ps8_0_axi_periph2": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "ps8_0_axi_periph2_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "ps8_0_axi_periph2_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK"
            ]
          },
          "ps8_0_axi_periph2_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN"
            ]
          }
        }
      },
      "ps8_0_axi_periph1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/bram_lutwave_ps8_0_axi_periph_1/bram_lutwave_ps8_0_axi_periph_1.xci",
        "inst_hier_path": "ps8_0_axi_periph1",
        "xci_name": "bram_lutwave_ps8_0_axi_periph_1",
        "parameters": {
          "NUM_MI": {
            "value": "16"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M15_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M13_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M13_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M13_ARESETN"
              }
            }
          },
          "M13_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M14_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M14_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M14_ARESETN"
              }
            }
          },
          "M14_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M15_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M15_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M15_ARESETN"
              }
            }
          },
          "M15_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "bram_lutwave_xbar_5",
            "xci_path": "ip/bram_lutwave_xbar_5/bram_lutwave_xbar_5.xci",
            "inst_hier_path": "ps8_0_axi_periph1/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "16"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI",
                  "M10_AXI",
                  "M11_AXI",
                  "M12_AXI",
                  "M13_AXI",
                  "M14_AXI",
                  "M15_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI",
                  "M10_AXI",
                  "M11_AXI",
                  "M12_AXI",
                  "M13_AXI",
                  "M14_AXI",
                  "M15_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bram_lutwave_auto_us_0",
                "xci_path": "ip/bram_lutwave_auto_us_0/bram_lutwave_auto_us_0.xci",
                "inst_hier_path": "ps8_0_axi_periph1/s00_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "512"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "s00_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bram_lutwave_auto_us_1",
                "xci_path": "ip/bram_lutwave_auto_us_1/bram_lutwave_auto_us_1.xci",
                "inst_hier_path": "ps8_0_axi_periph1/s01_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "512"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "s01_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bram_lutwave_auto_cc_10",
                "xci_path": "ip/bram_lutwave_auto_cc_10/bram_lutwave_auto_cc_10.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m00_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bram_lutwave_auto_ds_9",
                "xci_path": "ip/bram_lutwave_auto_ds_9/bram_lutwave_auto_ds_9.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m00_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bram_lutwave_auto_ds_10",
                "xci_path": "ip/bram_lutwave_auto_ds_10/bram_lutwave_auto_ds_10.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m01_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bram_lutwave_auto_pc_9",
                "xci_path": "ip/bram_lutwave_auto_pc_9/bram_lutwave_auto_pc_9.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m01_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bram_lutwave_auto_ds_11",
                "xci_path": "ip/bram_lutwave_auto_ds_11/bram_lutwave_auto_ds_11.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m02_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bram_lutwave_auto_pc_10",
                "xci_path": "ip/bram_lutwave_auto_pc_10/bram_lutwave_auto_pc_10.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m02_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bram_lutwave_auto_cc_11",
                "xci_path": "ip/bram_lutwave_auto_cc_11/bram_lutwave_auto_cc_11.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m03_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bram_lutwave_auto_ds_12",
                "xci_path": "ip/bram_lutwave_auto_ds_12/bram_lutwave_auto_ds_12.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m03_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "128"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m03_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bram_lutwave_auto_cc_12",
                "xci_path": "ip/bram_lutwave_auto_cc_12/bram_lutwave_auto_cc_12.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m04_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m04_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bram_lutwave_auto_cc_13",
                "xci_path": "ip/bram_lutwave_auto_cc_13/bram_lutwave_auto_cc_13.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m05_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bram_lutwave_auto_ds_13",
                "xci_path": "ip/bram_lutwave_auto_ds_13/bram_lutwave_auto_ds_13.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m05_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bram_lutwave_auto_pc_11",
                "xci_path": "ip/bram_lutwave_auto_pc_11/bram_lutwave_auto_pc_11.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m05_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m05_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bram_lutwave_auto_cc_14",
                "xci_path": "ip/bram_lutwave_auto_cc_14/bram_lutwave_auto_cc_14.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m06_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bram_lutwave_auto_ds_14",
                "xci_path": "ip/bram_lutwave_auto_ds_14/bram_lutwave_auto_ds_14.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m06_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "128"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m06_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bram_lutwave_auto_cc_15",
                "xci_path": "ip/bram_lutwave_auto_cc_15/bram_lutwave_auto_cc_15.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m07_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bram_lutwave_auto_ds_15",
                "xci_path": "ip/bram_lutwave_auto_ds_15/bram_lutwave_auto_ds_15.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m07_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_m07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m07_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bram_lutwave_auto_ds_16",
                "xci_path": "ip/bram_lutwave_auto_ds_16/bram_lutwave_auto_ds_16.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m08_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bram_lutwave_auto_pc_12",
                "xci_path": "ip/bram_lutwave_auto_pc_12/bram_lutwave_auto_pc_12.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m08_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m08_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m08_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bram_lutwave_auto_cc_16",
                "xci_path": "ip/bram_lutwave_auto_cc_16/bram_lutwave_auto_cc_16.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m09_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bram_lutwave_auto_ds_17",
                "xci_path": "ip/bram_lutwave_auto_ds_17/bram_lutwave_auto_ds_17.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m09_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bram_lutwave_auto_pc_13",
                "xci_path": "ip/bram_lutwave_auto_pc_13/bram_lutwave_auto_pc_13.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m09_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m09_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m09_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bram_lutwave_auto_ds_18",
                "xci_path": "ip/bram_lutwave_auto_ds_18/bram_lutwave_auto_ds_18.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m10_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bram_lutwave_auto_pc_14",
                "xci_path": "ip/bram_lutwave_auto_pc_14/bram_lutwave_auto_pc_14.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m10_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m10_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m10_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bram_lutwave_auto_cc_17",
                "xci_path": "ip/bram_lutwave_auto_cc_17/bram_lutwave_auto_cc_17.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m11_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bram_lutwave_auto_ds_19",
                "xci_path": "ip/bram_lutwave_auto_ds_19/bram_lutwave_auto_ds_19.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m11_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bram_lutwave_auto_pc_15",
                "xci_path": "ip/bram_lutwave_auto_pc_15/bram_lutwave_auto_pc_15.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m11_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m11_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m11_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bram_lutwave_auto_cc_18",
                "xci_path": "ip/bram_lutwave_auto_cc_18/bram_lutwave_auto_cc_18.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m12_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bram_lutwave_auto_ds_20",
                "xci_path": "ip/bram_lutwave_auto_ds_20/bram_lutwave_auto_ds_20.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m12_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "128"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_m12_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m12_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m13_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bram_lutwave_auto_cc_19",
                "xci_path": "ip/bram_lutwave_auto_cc_19/bram_lutwave_auto_cc_19.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m13_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bram_lutwave_auto_ds_21",
                "xci_path": "ip/bram_lutwave_auto_ds_21/bram_lutwave_auto_ds_21.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m13_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_m13_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m13_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m14_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bram_lutwave_auto_cc_20",
                "xci_path": "ip/bram_lutwave_auto_cc_20/bram_lutwave_auto_cc_20.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m14_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bram_lutwave_auto_ds_22",
                "xci_path": "ip/bram_lutwave_auto_ds_22/bram_lutwave_auto_ds_22.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m14_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_m14_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m14_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m15_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bram_lutwave_auto_ds_23",
                "xci_path": "ip/bram_lutwave_auto_ds_23/bram_lutwave_auto_ds_23.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m15_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bram_lutwave_auto_pc_16",
                "xci_path": "ip/bram_lutwave_auto_pc_16/bram_lutwave_auto_pc_16.xci",
                "inst_hier_path": "ps8_0_axi_periph1/m15_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m15_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m15_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_ps8_0_axi_periph1": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_ps8_0_axi_periph1": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_ps8_0_axi_periph1": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_ps8_0_axi_periph1": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_ps8_0_axi_periph1": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_ps8_0_axi_periph1": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_ps8_0_axi_periph1": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m07_couplers_to_ps8_0_axi_periph1": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "m08_couplers_to_ps8_0_axi_periph1": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "m09_couplers_to_ps8_0_axi_periph1": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "m10_couplers_to_ps8_0_axi_periph1": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "m11_couplers_to_ps8_0_axi_periph1": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "m12_couplers_to_ps8_0_axi_periph1": {
            "interface_ports": [
              "M12_AXI",
              "m12_couplers/M_AXI"
            ]
          },
          "m13_couplers_to_ps8_0_axi_periph1": {
            "interface_ports": [
              "M13_AXI",
              "m13_couplers/M_AXI"
            ]
          },
          "m14_couplers_to_ps8_0_axi_periph1": {
            "interface_ports": [
              "M14_AXI",
              "m14_couplers/M_AXI"
            ]
          },
          "m15_couplers_to_ps8_0_axi_periph1": {
            "interface_ports": [
              "M15_AXI",
              "m15_couplers/M_AXI"
            ]
          },
          "ps8_0_axi_periph1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "ps8_0_axi_periph1_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "xbar_to_m10_couplers": {
            "interface_ports": [
              "xbar/M10_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "xbar_to_m11_couplers": {
            "interface_ports": [
              "xbar/M11_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "xbar_to_m12_couplers": {
            "interface_ports": [
              "xbar/M12_AXI",
              "m12_couplers/S_AXI"
            ]
          },
          "xbar_to_m13_couplers": {
            "interface_ports": [
              "xbar/M13_AXI",
              "m13_couplers/S_AXI"
            ]
          },
          "xbar_to_m14_couplers": {
            "interface_ports": [
              "xbar/M14_AXI",
              "m14_couplers/S_AXI"
            ]
          },
          "xbar_to_m15_couplers": {
            "interface_ports": [
              "xbar/M15_AXI",
              "m15_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          },
          "M10_ACLK_1": {
            "ports": [
              "M10_ACLK",
              "m10_couplers/M_ACLK"
            ]
          },
          "M10_ARESETN_1": {
            "ports": [
              "M10_ARESETN",
              "m10_couplers/M_ARESETN"
            ]
          },
          "M11_ACLK_1": {
            "ports": [
              "M11_ACLK",
              "m11_couplers/M_ACLK"
            ]
          },
          "M11_ARESETN_1": {
            "ports": [
              "M11_ARESETN",
              "m11_couplers/M_ARESETN"
            ]
          },
          "M12_ACLK_1": {
            "ports": [
              "M12_ACLK",
              "m12_couplers/M_ACLK"
            ]
          },
          "M12_ARESETN_1": {
            "ports": [
              "M12_ARESETN",
              "m12_couplers/M_ARESETN"
            ]
          },
          "M13_ACLK_1": {
            "ports": [
              "M13_ACLK",
              "m13_couplers/M_ACLK"
            ]
          },
          "M13_ARESETN_1": {
            "ports": [
              "M13_ARESETN",
              "m13_couplers/M_ARESETN"
            ]
          },
          "M14_ACLK_1": {
            "ports": [
              "M14_ACLK",
              "m14_couplers/M_ACLK"
            ]
          },
          "M14_ARESETN_1": {
            "ports": [
              "M14_ARESETN",
              "m14_couplers/M_ARESETN"
            ]
          },
          "M15_ACLK_1": {
            "ports": [
              "M15_ACLK",
              "m15_couplers/M_ACLK"
            ]
          },
          "M15_ARESETN_1": {
            "ports": [
              "M15_ARESETN",
              "m15_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "ps8_0_axi_periph1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK",
              "m13_couplers/S_ACLK",
              "m14_couplers/S_ACLK",
              "m15_couplers/S_ACLK"
            ]
          },
          "ps8_0_axi_periph1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN",
              "m13_couplers/S_ARESETN",
              "m14_couplers/S_ARESETN",
              "m15_couplers/S_ARESETN"
            ]
          }
        }
      },
      "rst_125MHz": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bram_lutwave_rst_ps8_0_99M1_0",
        "xci_path": "ip/bram_lutwave_rst_ps8_0_99M1_0/bram_lutwave_rst_ps8_0_99M1_0.xci",
        "inst_hier_path": "rst_125MHz"
      },
      "rst_ps8_0_99M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bram_lutwave_rst_ps8_0_99M_0",
        "xci_path": "ip/bram_lutwave_rst_ps8_0_99M_0/bram_lutwave_rst_ps8_0_99M_0.xci",
        "inst_hier_path": "rst_ps8_0_99M"
      },
      "rst_256MHz": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bram_lutwave_rst_ps8_0_99M_1",
        "xci_path": "ip/bram_lutwave_rst_ps8_0_99M_1/bram_lutwave_rst_ps8_0_99M_1.xci",
        "inst_hier_path": "rst_256MHz"
      },
      "usp_rf_data_converter_0": {
        "vlnv": "xilinx.com:ip:usp_rf_data_converter:2.5",
        "xci_name": "bram_lutwave_usp_rf_data_converter_0_0",
        "xci_path": "ip/bram_lutwave_usp_rf_data_converter_0_0/bram_lutwave_usp_rf_data_converter_0_0.xci",
        "inst_hier_path": "usp_rf_data_converter_0",
        "parameters": {
          "ADC0_Multi_Tile_Sync": {
            "value": "false"
          },
          "ADC0_Outclk_Freq": {
            "value": "256.000"
          },
          "ADC0_PLL_Enable": {
            "value": "true"
          },
          "ADC0_Refclk_Div": {
            "value": "1"
          },
          "ADC0_Refclk_Freq": {
            "value": "409.600"
          },
          "ADC0_Sampling_Rate": {
            "value": "4.096"
          },
          "ADC1_Outclk_Freq": {
            "value": "256.000"
          },
          "ADC1_PLL_Enable": {
            "value": "true"
          },
          "ADC1_Refclk_Freq": {
            "value": "409.600"
          },
          "ADC1_Sampling_Rate": {
            "value": "4.096"
          },
          "ADC_CalOpt_Mode00": {
            "value": "1"
          },
          "ADC_CalOpt_Mode02": {
            "value": "1"
          },
          "ADC_CalOpt_Mode10": {
            "value": "0"
          },
          "ADC_CalOpt_Mode12": {
            "value": "0"
          },
          "ADC_Data_Type00": {
            "value": "1"
          },
          "ADC_Data_Type02": {
            "value": "1"
          },
          "ADC_Data_Type10": {
            "value": "1"
          },
          "ADC_Data_Type12": {
            "value": "1"
          },
          "ADC_Data_Width00": {
            "value": "2"
          },
          "ADC_Data_Width02": {
            "value": "2"
          },
          "ADC_Data_Width10": {
            "value": "2"
          },
          "ADC_Data_Width12": {
            "value": "2"
          },
          "ADC_Debug": {
            "value": "false"
          },
          "ADC_Decimation_Mode00": {
            "value": "8"
          },
          "ADC_Decimation_Mode02": {
            "value": "8"
          },
          "ADC_Decimation_Mode10": {
            "value": "8"
          },
          "ADC_Decimation_Mode12": {
            "value": "8"
          },
          "ADC_Dither00": {
            "value": "false"
          },
          "ADC_Dither02": {
            "value": "false"
          },
          "ADC_Dither10": {
            "value": "false"
          },
          "ADC_Dither12": {
            "value": "false"
          },
          "ADC_Mixer_Mode00": {
            "value": "0"
          },
          "ADC_Mixer_Mode02": {
            "value": "0"
          },
          "ADC_Mixer_Mode10": {
            "value": "0"
          },
          "ADC_Mixer_Mode12": {
            "value": "0"
          },
          "ADC_Mixer_Type00": {
            "value": "2"
          },
          "ADC_Mixer_Type01": {
            "value": "2"
          },
          "ADC_Mixer_Type02": {
            "value": "2"
          },
          "ADC_Mixer_Type03": {
            "value": "2"
          },
          "ADC_Mixer_Type10": {
            "value": "2"
          },
          "ADC_Mixer_Type11": {
            "value": "2"
          },
          "ADC_Mixer_Type12": {
            "value": "2"
          },
          "ADC_Mixer_Type13": {
            "value": "2"
          },
          "ADC_NCO_Freq00": {
            "value": "0.0"
          },
          "ADC_NCO_Freq02": {
            "value": "0"
          },
          "ADC_NCO_Freq10": {
            "value": "0.0"
          },
          "ADC_NCO_Freq12": {
            "value": "0"
          },
          "ADC_NCO_RTS": {
            "value": "false"
          },
          "ADC_Nyquist00": {
            "value": "0"
          },
          "ADC_Nyquist02": {
            "value": "0"
          },
          "ADC_Nyquist10": {
            "value": "0"
          },
          "ADC_Nyquist12": {
            "value": "0"
          },
          "ADC_RTS": {
            "value": "false"
          },
          "ADC_Slice00_Enable": {
            "value": "true"
          },
          "ADC_Slice02_Enable": {
            "value": "true"
          },
          "ADC_Slice10_Enable": {
            "value": "true"
          },
          "ADC_Slice12_Enable": {
            "value": "true"
          },
          "Calibration_Freeze": {
            "value": "false"
          },
          "Converter_Setup": {
            "value": "1"
          },
          "DAC1_Outclk_Freq": {
            "value": "256.000"
          },
          "DAC1_PLL_Enable": {
            "value": "true"
          },
          "DAC1_Refclk_Freq": {
            "value": "409.600"
          },
          "DAC1_Sampling_Rate": {
            "value": "4.096"
          },
          "DAC_Data_Type12": {
            "value": "0"
          },
          "DAC_Data_Width10": {
            "value": "4"
          },
          "DAC_Data_Width11": {
            "value": "4"
          },
          "DAC_Data_Width12": {
            "value": "4"
          },
          "DAC_Data_Width13": {
            "value": "4"
          },
          "DAC_Decoder_Mode10": {
            "value": "1"
          },
          "DAC_Decoder_Mode11": {
            "value": "1"
          },
          "DAC_Decoder_Mode12": {
            "value": "1"
          },
          "DAC_Decoder_Mode13": {
            "value": "1"
          },
          "DAC_Interpolation_Mode10": {
            "value": "8"
          },
          "DAC_Interpolation_Mode11": {
            "value": "8"
          },
          "DAC_Interpolation_Mode12": {
            "value": "8"
          },
          "DAC_Interpolation_Mode13": {
            "value": "8"
          },
          "DAC_Mixer_Mode10": {
            "value": "0"
          },
          "DAC_Mixer_Mode11": {
            "value": "0"
          },
          "DAC_Mixer_Mode12": {
            "value": "0"
          },
          "DAC_Mixer_Mode13": {
            "value": "0"
          },
          "DAC_Mixer_Type10": {
            "value": "2"
          },
          "DAC_Mixer_Type11": {
            "value": "2"
          },
          "DAC_Mixer_Type12": {
            "value": "2"
          },
          "DAC_Mixer_Type13": {
            "value": "2"
          },
          "DAC_NCO_RTS": {
            "value": "false"
          },
          "DAC_Nyquist10": {
            "value": "0"
          },
          "DAC_Nyquist11": {
            "value": "0"
          },
          "DAC_Nyquist12": {
            "value": "0"
          },
          "DAC_Nyquist13": {
            "value": "0"
          },
          "DAC_Slice00_Enable": {
            "value": "false"
          },
          "DAC_Slice01_Enable": {
            "value": "false"
          },
          "DAC_Slice02_Enable": {
            "value": "false"
          },
          "DAC_Slice03_Enable": {
            "value": "false"
          },
          "DAC_Slice10_Enable": {
            "value": "true"
          },
          "DAC_Slice11_Enable": {
            "value": "true"
          },
          "DAC_Slice12_Enable": {
            "value": "true"
          },
          "DAC_Slice13_Enable": {
            "value": "true"
          }
        }
      },
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.3",
        "xci_name": "bram_lutwave_zynq_ultra_ps_e_0_0",
        "xci_path": "ip/bram_lutwave_zynq_ultra_ps_e_0_0/bram_lutwave_zynq_ultra_ps_e_0_0.xci",
        "inst_hier_path": "zynq_ultra_ps_e_0",
        "parameters": {
          "CAN0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "CAN1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "CSU_BOARD_INTERFACE": {
            "value": "custom"
          },
          "DP_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM2_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM3_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "custom"
          },
          "IIC0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "IIC1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "NAND_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PCIE_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PJTAG_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PMU_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_3_IO_STANDARD": {
            "value": "LVCMOS33"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0xFFFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x800000000"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_DYNAMIC_DDR_CONFIG_EN": {
            "value": "0"
          },
          "PSU_MIO_0_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_0_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_0_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_10_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_10_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_10_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_10_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_11_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_11_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_11_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_11_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_12_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_12_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_12_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_13_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_13_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_13_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_13_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_13_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_14_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_14_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_14_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_14_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_15_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_15_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_15_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_15_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_16_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_16_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_16_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_16_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_17_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_17_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_17_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_17_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_18_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_18_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_19_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_19_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_19_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_1_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_1_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_1_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_1_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_20_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_20_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_20_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_20_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_20_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_21_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_21_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_21_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_21_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_21_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_22_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_22_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_22_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_22_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_22_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_23_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_23_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_23_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_23_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_23_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_24_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_24_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_24_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_24_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_24_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_25_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_25_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_25_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_25_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_25_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_26_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_26_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_26_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_26_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_26_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_27_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_27_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_27_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_28_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_28_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_29_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_29_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_29_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_2_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_2_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_2_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_2_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_30_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_30_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_31_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_31_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_31_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_31_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_31_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_32_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_32_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_32_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_33_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_33_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_33_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_34_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_34_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_34_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_35_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_35_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_35_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_36_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_36_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_36_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_37_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_37_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_37_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_38_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_38_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_38_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_38_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_38_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_39_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_39_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_39_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_39_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_3_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_3_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_3_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_3_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_40_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_40_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_40_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_40_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_41_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_41_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_41_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_41_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_42_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_42_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_42_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_42_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_43_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_43_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_43_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_43_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_43_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_44_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_44_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_44_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_44_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_44_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_45_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_45_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_46_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_46_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_46_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_46_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_47_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_47_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_47_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_47_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_48_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_48_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_48_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_48_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_49_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_49_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_49_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_49_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_4_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_4_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_4_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_4_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_50_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_50_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_50_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_50_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_51_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_51_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_51_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_52_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_52_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_53_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_53_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_54_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_54_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_54_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_54_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_55_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_55_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_56_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_56_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_56_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_56_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_57_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_57_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_57_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_57_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_58_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_58_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_58_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_59_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_59_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_59_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_59_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_5_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_5_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_5_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_60_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_60_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_60_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_60_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_61_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_61_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_61_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_61_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_62_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_62_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_62_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_62_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_63_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_63_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_63_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_63_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_64_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_64_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_64_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_65_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_65_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_65_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_66_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_66_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_66_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_67_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_67_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_67_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_68_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_68_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_68_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_69_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_69_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_69_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_6_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_6_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_6_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_70_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_70_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_71_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_71_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_72_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_72_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_73_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_73_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_74_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_74_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_75_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_75_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_76_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_76_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_76_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_77_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_77_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_77_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_77_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_7_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_7_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_7_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_8_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_8_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_8_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_8_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_9_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_9_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_9_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_9_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3"
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out"
          },
          "PSU_SD0_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_SD1_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PSU_USB3__DUAL_CLOCK_ENABLE": {
            "value": "1"
          },
          "PSU_VALUE_SILVERSION": {
            "value": "3"
          },
          "PSU__ACPU0__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU1__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU2__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU3__POWER__ON": {
            "value": "1"
          },
          "PSU__ACTUAL__IP": {
            "value": "1"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "1066.656006"
          },
          "PSU__AUX_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__CAN0_LOOP_CAN1__ENABLE": {
            "value": "0"
          },
          "PSU__CAN0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__CAN1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1199.988037"
          },
          "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__ACPU__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI0_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI1_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI2_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI3_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI4_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI5_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__APLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ": {
            "value": "1"
          },
          "PSU__CRF_APB__APM_CTRL__DIVISOR0": {
            "value": "1"
          },
          "PSU__CRF_APB__APM_CTRL__FREQMHZ": {
            "value": "1"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1067"
          },
          "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__DPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": {
            "value": "24.999750"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ": {
            "value": "25"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": {
            "value": "26.785446"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ": {
            "value": "27"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": {
            "value": "299.997009"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ": {
            "value": "300"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
            "value": "VPLL"
          },
          "PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
            "value": "0"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL": {
            "value": "NA"
          },
          "PSU__CRF_APB__GTGREF0__ENABLE": {
            "value": "NA"
          },
          "PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": {
            "value": "533.33"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__VPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AFI6__ENABLE": {
            "value": "0"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999500"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ": {
            "value": "50"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ": {
            "value": "180"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL": {
            "value": "SysOsc"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ": {
            "value": "1000"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0": {
            "value": "6"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ": {
            "value": "1000"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1499.984985"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ": {
            "value": "1500"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__IOPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__RPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "214"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "214"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
            "value": "19.999800"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": {
            "value": "20"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3__ENABLE": {
            "value": "1"
          },
          "PSU__CSUPMU__PERIPHERAL__VALID": {
            "value": "1"
          },
          "PSU__CSU__CSU_TAMPER_0__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_10__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_11__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_12__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_1__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_2__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_3__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_4__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_5__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_6__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_7__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_8__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_9__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__AL": {
            "value": "0"
          },
          "PSU__DDRC__BG_ADDR_COUNT": {
            "value": "1"
          },
          "PSU__DDRC__BRC_MAPPING": {
            "value": "ROW_BANK_COL"
          },
          "PSU__DDRC__BUS_WIDTH": {
            "value": "64 Bit"
          },
          "PSU__DDRC__CL": {
            "value": "15"
          },
          "PSU__DDRC__CLOCK_STOP_EN": {
            "value": "0"
          },
          "PSU__DDRC__COMPONENTS": {
            "value": "UDIMM"
          },
          "PSU__DDRC__CWL": {
            "value": "14"
          },
          "PSU__DDRC__DDR4_ADDR_MAPPING": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CRC_CONTROL": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_MAXPWR_SAVING_EN": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_MODE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_RANGE": {
            "value": "Normal (0-85)"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "8192 MBits"
          },
          "PSU__DDRC__DM_DBI": {
            "value": "DM_NO_DBI"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PSU__DDRC__ECC": {
            "value": "Disabled"
          },
          "PSU__DDRC__ECC_SCRUB": {
            "value": "0"
          },
          "PSU__DDRC__ENABLE": {
            "value": "1"
          },
          "PSU__DDRC__ENABLE_2T_TIMING": {
            "value": "0"
          },
          "PSU__DDRC__ENABLE_DP_SWITCH": {
            "value": "0"
          },
          "PSU__DDRC__EN_2ND_CLK": {
            "value": "0"
          },
          "PSU__DDRC__FGRM": {
            "value": "1X"
          },
          "PSU__DDRC__FREQ_MHZ": {
            "value": "1"
          },
          "PSU__DDRC__LPDDR3_DUALRANK_SDP": {
            "value": "0"
          },
          "PSU__DDRC__LP_ASR": {
            "value": "manual normal"
          },
          "PSU__DDRC__MEMORY_TYPE": {
            "value": "DDR 4"
          },
          "PSU__DDRC__PARITY_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__PER_BANK_REFRESH": {
            "value": "0"
          },
          "PSU__DDRC__PHY_DBI_MODE": {
            "value": "0"
          },
          "PSU__DDRC__PLL_BYPASS": {
            "value": "0"
          },
          "PSU__DDRC__PWR_DOWN_EN": {
            "value": "0"
          },
          "PSU__DDRC__RANK_ADDR_COUNT": {
            "value": "0"
          },
          "PSU__DDRC__RD_DQS_CENTER": {
            "value": "0"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "16"
          },
          "PSU__DDRC__SELF_REF_ABORT": {
            "value": "0"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2133P"
          },
          "PSU__DDRC__STATIC_RD_MODE": {
            "value": "0"
          },
          "PSU__DDRC__TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_READ_GATE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PSU__DDRC__T_FAW": {
            "value": "30.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "33"
          },
          "PSU__DDRC__T_RC": {
            "value": "47.06"
          },
          "PSU__DDRC__T_RCD": {
            "value": "15"
          },
          "PSU__DDRC__T_RP": {
            "value": "15"
          },
          "PSU__DDRC__VIDEO_BUFFER_SIZE": {
            "value": "0"
          },
          "PSU__DDRC__VREF": {
            "value": "1"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "1"
          },
          "PSU__DDR_QOS_ENABLE": {
            "value": "0"
          },
          "PSU__DDR_SW_REFRESH_ENABLED": {
            "value": "1"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "533.500"
          },
          "PSU__DEVICE_TYPE": {
            "value": "RFSOC"
          },
          "PSU__DISPLAYPORT__LANE0__ENABLE": {
            "value": "1"
          },
          "PSU__DISPLAYPORT__LANE0__IO": {
            "value": "GT Lane1"
          },
          "PSU__DISPLAYPORT__LANE1__ENABLE": {
            "value": "1"
          },
          "PSU__DISPLAYPORT__LANE1__IO": {
            "value": "GT Lane0"
          },
          "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__IO": {
            "value": "MIO 27 .. 30"
          },
          "PSU__DP__LANE_SEL": {
            "value": "Dual Lower"
          },
          "PSU__DP__REF_CLK_FREQ": {
            "value": "27"
          },
          "PSU__DP__REF_CLK_SEL": {
            "value": "Ref Clk1"
          },
          "PSU__ENABLE__DDR__REFRESH__SIGNALS": {
            "value": "0"
          },
          "PSU__ENET0__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET0__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET0__GRP_MDIO__IO": {
            "value": "EMIO"
          },
          "PSU__ENET0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET0__PERIPHERAL__IO": {
            "value": "EMIO"
          },
          "PSU__ENET0__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET2__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__GRP_MDIO__IO": {
            "value": "MIO 76 .. 77"
          },
          "PSU__ENET3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__PERIPHERAL__IO": {
            "value": "MIO 64 .. 75"
          },
          "PSU__ENET3__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__EN_AXI_STATUS_PORTS": {
            "value": "0"
          },
          "PSU__EN_EMIO_TRACE": {
            "value": "0"
          },
          "PSU__EP__IP": {
            "value": "0"
          },
          "PSU__EXPAND__CORESIGHT": {
            "value": "0"
          },
          "PSU__EXPAND__FPD_SLAVES": {
            "value": "0"
          },
          "PSU__EXPAND__GIC": {
            "value": "0"
          },
          "PSU__EXPAND__LOWER_LPS_SLAVES": {
            "value": "0"
          },
          "PSU__EXPAND__UPPER_LPS_SLAVES": {
            "value": "0"
          },
          "PSU__FPDMASTERS_COHERENCY": {
            "value": "0"
          },
          "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__FPGA_PL0_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL1_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL2_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL3_ENABLE": {
            "value": "0"
          },
          "PSU__FP__POWER__ON": {
            "value": "1"
          },
          "PSU__FTM__CTI_IN_0": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_1": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_2": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_3": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_0": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_1": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_2": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_3": {
            "value": "0"
          },
          "PSU__FTM__GPI": {
            "value": "0"
          },
          "PSU__FTM__GPO": {
            "value": "0"
          },
          "PSU__GEM0_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM0_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM3_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM3_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__GEN_IPI_0__MASTER": {
            "value": "APU"
          },
          "PSU__GEN_IPI_10__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_1__MASTER": {
            "value": "RPU0"
          },
          "PSU__GEN_IPI_2__MASTER": {
            "value": "RPU1"
          },
          "PSU__GEN_IPI_3__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_4__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_5__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_6__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_7__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_8__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_9__MASTER": {
            "value": "NONE"
          },
          "PSU__GPIO0_MIO__IO": {
            "value": "MIO 0 .. 25"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO1_MIO__IO": {
            "value": "MIO 26 .. 51"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO2_MIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO_EMIO_WIDTH": {
            "value": "1"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO_EMIO__WIDTH": {
            "value": "[94:0]"
          },
          "PSU__GPU_PP0__POWER__ON": {
            "value": "0"
          },
          "PSU__GPU_PP1__POWER__ON": {
            "value": "0"
          },
          "PSU__GT_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__GT__LINK_SPEED": {
            "value": "HBR"
          },
          "PSU__GT__PRE_EMPH_LVL_4": {
            "value": "0"
          },
          "PSU__GT__VLT_SWNG_LVL_4": {
            "value": "0"
          },
          "PSU__HPM0_FPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_FPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_LPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_LPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__HPM1_FPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM1_FPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__I2C0_LOOP_I2C1__ENABLE": {
            "value": "0"
          },
          "PSU__I2C0__GRP_INT__ENABLE": {
            "value": "0"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C0__PERIPHERAL__IO": {
            "value": "MIO 14 .. 15"
          },
          "PSU__I2C1__GRP_INT__ENABLE": {
            "value": "0"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "MIO 16 .. 17"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__IRQ_P2F_ADMA_CHAN__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_AIB_AXI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_AMS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APM_FPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_COMM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_CPUMNT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_CTI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_EXTERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_L2ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_PMU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_REGS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ATB_LPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_CLKMON__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_CSUPMU_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DDR_SS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DPDMA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DPORT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_EFUSE__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT0_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT3_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT3__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FPD_APB__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FPD_ATB_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FP_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GDMA_CHAN__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GPIO__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GPU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_I2C0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_I2C1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LPD_APB__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LPD_APM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LP_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_OCM_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_DMA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_LEGACY__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_MSC__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_MSI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PL_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_QSPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RPU_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RPU_PERMON__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RTC_ALARM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RTC_SECONDS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SATA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SDIO1_WAKE__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SDIO1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC1__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC1__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC1__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC2__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC2__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC2__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC3__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC3__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC3__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_UART0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_UART1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_ENDPOINT__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_ENDPOINT__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_OTG__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_OTG__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_XMPU_FPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_XMPU_LPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F__INTF_FPD_SMMU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F__INTF_PPD_CCI__INT": {
            "value": "0"
          },
          "PSU__L2_BANK0__POWER__ON": {
            "value": "1"
          },
          "PSU__LPDMA0_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA1_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA2_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA3_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA4_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA5_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA6_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA7_COHERENCY": {
            "value": "0"
          },
          "PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT": {
            "value": "APB"
          },
          "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__MAXIGP0__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__MAXIGP1__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__MAXIGP2__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__NAND__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__NAND__READY_BUSY__ENABLE": {
            "value": "0"
          },
          "PSU__NUM_FABRIC_RESETS": {
            "value": "1"
          },
          "PSU__OCM_BANK0__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK1__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK2__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK3__POWER__ON": {
            "value": "1"
          },
          "PSU__OVERRIDE_HPX_QOS": {
            "value": "0"
          },
          "PSU__OVERRIDE__BASIC_CLOCK": {
            "value": "0"
          },
          "PSU__PCIE__ACS_VIOLAION": {
            "value": "0"
          },
          "PSU__PCIE__AER_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__INTX_GENERATION": {
            "value": "0"
          },
          "PSU__PCIE__MSIX_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__MSI_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__PJTAG__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PL_CLK0_BUF": {
            "value": "TRUE"
          },
          "PSU__PL__POWER__ON": {
            "value": "1"
          },
          "PSU__PMU_COHERENCY": {
            "value": "0"
          },
          "PSU__PMU__AIBACK__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPI__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPO__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI0__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI1__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI2__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI3__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI5__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO0__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO0__IO": {
            "value": "MIO 32"
          },
          "PSU__PMU__GPO1__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO1__IO": {
            "value": "MIO 33"
          },
          "PSU__PMU__GPO2__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO2__IO": {
            "value": "MIO 34"
          },
          "PSU__PMU__GPO2__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO3__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO3__IO": {
            "value": "MIO 35"
          },
          "PSU__PMU__GPO3__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO4__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO4__IO": {
            "value": "MIO 36"
          },
          "PSU__PMU__GPO4__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO5__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO5__IO": {
            "value": "MIO 37"
          },
          "PSU__PMU__GPO5__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__PLERROR__ENABLE": {
            "value": "0"
          },
          "PSU__PRESET_APPLIED": {
            "value": "1"
          },
          "PSU__PROTECTION__DDR_SEGMENTS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__ENABLE": {
            "value": "0"
          },
          "PSU__PROTECTION__FPD_SEGMENTS": {
            "value": "SA:0xFD1A0000 ;SIZE:1280;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD000000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD010000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD020000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD030000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD040000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD050000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD610000 ;SIZE:512;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD5D0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware"
          },
          "PSU__PROTECTION__LPD_SEGMENTS": {
            "value": "SA:0xFF980000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF5E0000 ;SIZE:2560;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFCC0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF180000 ;SIZE:768;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF410000 ;SIZE:640;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFA70000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF9A0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;1|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__MASTERS_TZ": {
            "value": "GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure"
          },
          "PSU__PROTECTION__OCM_SEGMENTS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__PRESUBSYSTEMS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;1|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
          },
          "PSU__PROTECTION__SUBSYSTEMS": {
            "value": "PMU Firmware:PMU"
          },
          "PSU__PSS_ALT_REF_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__PSS_ALT_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__PSS_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__GRP_FBCLK__IO": {
            "value": "MIO 6"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 12"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Dual Parallel"
          },
          "PSU__REPORT__DBGLOG": {
            "value": "0"
          },
          "PSU__RPU_COHERENCY": {
            "value": "0"
          },
          "PSU__RPU__POWER__ON": {
            "value": "1"
          },
          "PSU__SATA__LANE0__ENABLE": {
            "value": "0"
          },
          "PSU__SATA__LANE1__IO": {
            "value": "GT Lane3"
          },
          "PSU__SATA__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SATA__REF_CLK_FREQ": {
            "value": "125"
          },
          "PSU__SATA__REF_CLK_SEL": {
            "value": "Ref Clk3"
          },
          "PSU__SD0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SD0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SD1_COHERENCY": {
            "value": "0"
          },
          "PSU__SD1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD1__DATA_TRANSFER_MODE": {
            "value": "8Bit"
          },
          "PSU__SD1__GRP_CD__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_CD__IO": {
            "value": "MIO 45"
          },
          "PSU__SD1__GRP_POW__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__GRP_WP__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__PERIPHERAL__IO": {
            "value": "MIO 39 .. 51"
          },
          "PSU__SD1__SLOT_TYPE": {
            "value": "SD 3.0"
          },
          "PSU__SPI0_LOOP_SPI1__ENABLE": {
            "value": "0"
          },
          "PSU__SPI0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SPI1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT0__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__SWDT0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT1__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__SWDT1__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__TCM0A__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM0B__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM1A__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM1B__POWER__ON": {
            "value": "1"
          },
          "PSU__TESTSCAN__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TRACE__INTERNAL_WIDTH": {
            "value": "32"
          },
          "PSU__TRACE__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TRISTATE__INVERTED": {
            "value": "1"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__TTC0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC0__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC1__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC1__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC2__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC2__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC3__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC3__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__UART0_LOOP_UART1__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 18 .. 19"
          },
          "PSU__UART1__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART1__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART1__PERIPHERAL__IO": {
            "value": "EMIO"
          },
          "PSU__USB0_COHERENCY": {
            "value": "0"
          },
          "PSU__USB0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB0__PERIPHERAL__IO": {
            "value": "MIO 52 .. 63"
          },
          "PSU__USB0__REF_CLK_FREQ": {
            "value": "26"
          },
          "PSU__USB0__REF_CLK_SEL": {
            "value": "Ref Clk2"
          },
          "PSU__USB1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__USB2_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB3_0__PERIPHERAL__IO": {
            "value": "GT Lane2"
          },
          "PSU__USB__RESET__MODE": {
            "value": "Boot Pin"
          },
          "PSU__USB__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__USE__ADMA": {
            "value": "0"
          },
          "PSU__USE__APU_LEGACY_INTERRUPT": {
            "value": "0"
          },
          "PSU__USE__AUDIO": {
            "value": "0"
          },
          "PSU__USE__CLK": {
            "value": "0"
          },
          "PSU__USE__CLK0": {
            "value": "0"
          },
          "PSU__USE__CLK1": {
            "value": "0"
          },
          "PSU__USE__CLK2": {
            "value": "0"
          },
          "PSU__USE__CLK3": {
            "value": "0"
          },
          "PSU__USE__CROSS_TRIGGER": {
            "value": "0"
          },
          "PSU__USE__DDR_INTF_REQUESTED": {
            "value": "0"
          },
          "PSU__USE__DEBUG__TEST": {
            "value": "0"
          },
          "PSU__USE__EVENT_RPU": {
            "value": "0"
          },
          "PSU__USE__FABRIC__RST": {
            "value": "1"
          },
          "PSU__USE__FTM": {
            "value": "0"
          },
          "PSU__USE__GDMA": {
            "value": "0"
          },
          "PSU__USE__IRQ": {
            "value": "0"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__IRQ1": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "1"
          },
          "PSU__USE__PROC_EVENT_BUS": {
            "value": "0"
          },
          "PSU__USE__RPU_LEGACY_INTERRUPT": {
            "value": "0"
          },
          "PSU__USE__RST0": {
            "value": "0"
          },
          "PSU__USE__RST1": {
            "value": "0"
          },
          "PSU__USE__RST2": {
            "value": "0"
          },
          "PSU__USE__RST3": {
            "value": "0"
          },
          "PSU__USE__RTC": {
            "value": "0"
          },
          "PSU__USE__STM": {
            "value": "0"
          },
          "PSU__USE__S_AXI_ACE": {
            "value": "0"
          },
          "PSU__USE__S_AXI_ACP": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP0": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP1": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP2": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP3": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP4": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP5": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP6": {
            "value": "0"
          },
          "PSU__USE__USB3_0_HUB": {
            "value": "0"
          },
          "PSU__USE__USB3_1_HUB": {
            "value": "0"
          },
          "PSU__USE__VIDEO": {
            "value": "0"
          },
          "PSU__VIDEO_REF_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__VIDEO_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "QSPI_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SATA_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SD0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SD1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SPI0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SPI1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SUBPRESET1": {
            "value": "Custom"
          },
          "SUBPRESET2": {
            "value": "Custom"
          },
          "SWDT0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SWDT1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TRACE_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC2_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC3_BOARD_INTERFACE": {
            "value": "custom"
          },
          "UART0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "UART1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "USB0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "USB1_BOARD_INTERFACE": {
            "value": "custom"
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xA0000000",
              "maximum": "0x0047FFFFFFFF",
              "width": "40"
            }
          },
          "M_AXI_HPM1_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xB0000000",
              "maximum": "0x007FFFFFFFFF",
              "width": "40"
            }
          },
          "M_AXI_HPM0_LPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x80000000",
              "maximum": "0x9FFFFFFF",
              "width": "40"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "ddr4_1": {
        "vlnv": "xilinx.com:ip:ddr4:2.2",
        "xci_name": "bram_lutwave_ddr4_1_0",
        "xci_path": "ip/bram_lutwave_ddr4_1_0/bram_lutwave_ddr4_1_0.xci",
        "inst_hier_path": "ddr4_1",
        "parameters": {
          "ADDN_UI_CLKOUT1_FREQ_HZ": {
            "value": "100"
          },
          "C0.DDR4_AxiAddressWidth": {
            "value": "32"
          },
          "C0.DDR4_UserRefresh_ZQCS": {
            "value": "true"
          },
          "C0_CLOCK_BOARD_INTERFACE": {
            "value": "default_sysclk1_300mhz"
          },
          "C0_DDR4_BOARD_INTERFACE": {
            "value": "ddr4_sdram_075"
          }
        },
        "interface_ports": {
          "C0_DDR4_S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "C0_DDR4_MEMORY_MAP"
          }
        },
        "addressing": {
          "memory_maps": {
            "C0_DDR4_MEMORY_MAP": {
              "address_blocks": {
                "C0_DDR4_ADDRESS_BLOCK": {
                  "base_address": "0",
                  "range": "4G",
                  "width": "32",
                  "usage": "memory"
                }
              }
            }
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bram_lutwave_xlconstant_1_24",
        "xci_path": "ip/bram_lutwave_xlconstant_1_24/bram_lutwave_xlconstant_1_24.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "3"
          },
          "CONST_WIDTH": {
            "value": "2"
          }
        }
      },
      "gmii_to_rgmii_0": {
        "vlnv": "xilinx.com:ip:gmii_to_rgmii:4.1",
        "xci_name": "bram_lutwave_gmii_to_rgmii_0_1",
        "xci_path": "ip/bram_lutwave_gmii_to_rgmii_0_1/bram_lutwave_gmii_to_rgmii_0_1.xci",
        "inst_hier_path": "gmii_to_rgmii_0",
        "parameters": {
          "SupportLevel": {
            "value": "Include_Shared_Logic_in_Core"
          }
        }
      },
      "clk_wiz_2": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "bram_lutwave_clk_wiz_2_1",
        "xci_path": "ip/bram_lutwave_clk_wiz_2_1/bram_lutwave_clk_wiz_2_1.xci",
        "inst_hier_path": "clk_wiz_2",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "86.562"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "84.521"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "375.000"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "9.750"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "3.250"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "PRIM_IN_FREQ": {
            "value": "125.000"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bram_lutwave_xlconstant_2_8",
        "xci_path": "ip/bram_lutwave_xlconstant_2_8/bram_lutwave_xlconstant_2_8.xci",
        "inst_hier_path": "xlconstant_2"
      },
      "xlconstant_3": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bram_lutwave_xlconstant_2_9",
        "xci_path": "ip/bram_lutwave_xlconstant_2_9/bram_lutwave_xlconstant_2_9.xci",
        "inst_hier_path": "xlconstant_3"
      },
      "timestamp": {
        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
        "xci_name": "bram_lutwave_c_shift_ram_0_8",
        "xci_path": "ip/bram_lutwave_c_shift_ram_0_8/bram_lutwave_c_shift_ram_0_8.xci",
        "inst_hier_path": "timestamp",
        "parameters": {
          "AsyncInitVal": {
            "value": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
          },
          "DefaultData": {
            "value": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
          },
          "Depth": {
            "value": "1"
          },
          "Width": {
            "value": "94"
          }
        }
      },
      "axi_iic_0": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "xci_name": "bram_lutwave_axi_iic_0_0",
        "xci_path": "ip/bram_lutwave_axi_iic_0_0/bram_lutwave_axi_iic_0_0.xci",
        "inst_hier_path": "axi_iic_0",
        "parameters": {
          "IIC_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "bram_lutwave_util_vector_logic_0_3",
        "xci_path": "ip/bram_lutwave_util_vector_logic_0_3/bram_lutwave_util_vector_logic_0_3.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "bram_lutwave_util_vector_logic_0_4",
        "xci_path": "ip/bram_lutwave_util_vector_logic_0_4/bram_lutwave_util_vector_logic_0_4.xci",
        "inst_hier_path": "util_vector_logic_1",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_2": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "bram_lutwave_util_vector_logic_1_0",
        "xci_path": "ip/bram_lutwave_util_vector_logic_1_0/bram_lutwave_util_vector_logic_1_0.xci",
        "inst_hier_path": "util_vector_logic_2",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "ethWrapPort0": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "start": {
            "direction": "I"
          },
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "clkb": {
            "type": "clk",
            "direction": "I"
          },
          "dina": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "eth_start_trig": {
            "direction": "O"
          },
          "src_ip": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "src_mac": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "dst_ip": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "dst_mac": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "Q": {
            "type": "data",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "Q1": {
            "type": "data",
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "w_max_count": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bram_lutwave_w_max_count_3",
            "xci_path": "ip/bram_lutwave_w_max_count_3/bram_lutwave_w_max_count_3.xci",
            "inst_hier_path": "ethWrapPort0/w_max_count",
            "parameters": {
              "CONST_VAL": {
                "value": "512"
              },
              "CONST_WIDTH": {
                "value": "10"
              }
            }
          },
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "bram_lutwave_blk_mem_gen_0_20",
            "xci_path": "ip/bram_lutwave_blk_mem_gen_0_20/bram_lutwave_blk_mem_gen_0_20.xci",
            "inst_hier_path": "ethWrapPort0/blk_mem_gen_0",
            "parameters": {
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "128"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "1024"
              },
              "Write_Width_A": {
                "value": "128"
              },
              "Write_Width_B": {
                "value": "128"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "r_max_count": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bram_lutwave_r_max_count_3",
            "xci_path": "ip/bram_lutwave_r_max_count_3/bram_lutwave_r_max_count_3.xci",
            "inst_hier_path": "ethWrapPort0/r_max_count",
            "parameters": {
              "CONST_VAL": {
                "value": "8191"
              },
              "CONST_WIDTH": {
                "value": "14"
              }
            }
          },
          "eth_regs_0": {
            "vlnv": "user.org:user:eth_regs:1.0",
            "xci_name": "bram_lutwave_eth_regs_0_4",
            "xci_path": "ip/bram_lutwave_eth_regs_0_4/bram_lutwave_eth_regs_0_4.xci",
            "inst_hier_path": "ethWrapPort0/eth_regs_0"
          },
          "c_shift_ram_0": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "bram_lutwave_c_shift_ram_0_9",
            "xci_path": "ip/bram_lutwave_c_shift_ram_0_9/bram_lutwave_c_shift_ram_0_9.xci",
            "inst_hier_path": "ethWrapPort0/c_shift_ram_0",
            "parameters": {
              "AsyncInitVal": {
                "value": "00000000"
              },
              "DefaultData": {
                "value": "00000000"
              },
              "Depth": {
                "value": "42"
              },
              "Width": {
                "value": "8"
              }
            }
          },
          "c_accum_0": {
            "vlnv": "xilinx.com:ip:c_accum:12.0",
            "xci_name": "bram_lutwave_c_accum_0_4",
            "xci_path": "ip/bram_lutwave_c_accum_0_4/bram_lutwave_c_accum_0_4.xci",
            "inst_hier_path": "ethWrapPort0/c_accum_0",
            "parameters": {
              "Bypass": {
                "value": "false"
              },
              "Input_Type": {
                "value": "Unsigned"
              },
              "Input_Width": {
                "value": "1"
              },
              "Output_Width": {
                "value": "32"
              }
            }
          },
          "eth_buffer_0": {
            "vlnv": "xilinx.com:module_ref:eth_buffer:1.0",
            "xci_name": "bram_lutwave_eth_buffer_0_4",
            "xci_path": "ip/bram_lutwave_eth_buffer_0_4/bram_lutwave_eth_buffer_0_4.xci",
            "inst_hier_path": "ethWrapPort0/eth_buffer_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "eth_buffer",
              "boundary_crc": "0x0"
            },
            "ports": {
              "start": {
                "direction": "I",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
                    "value_src": "const_prop"
                  },
                  "PortType": {
                    "value": "data",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "clk_fab": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "256000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bram_lutwave_clk_wiz_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                }
              },
              "clk_eth": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bram_lutwave_clk_wiz_0_1_clk_out1",
                    "value_src": "default_prop"
                  }
                }
              },
              "r_data": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "w_max_count": {
                "direction": "I",
                "left": "9",
                "right": "0"
              },
              "r_max_count": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "w_data_addr": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "w_data_en": {
                "direction": "O"
              },
              "r_data_en": {
                "direction": "O"
              },
              "eth_start_trig": {
                "direction": "O",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "r_data_addr": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "data_byte": {
                "direction": "O",
                "left": "7",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "ps8_0_axi_periph2_M03_AXI": {
            "interface_ports": [
              "S00_AXI",
              "eth_regs_0/S00_AXI"
            ]
          }
        },
        "nets": {
          "Net2": {
            "ports": [
              "clkb",
              "blk_mem_gen_0/clkb",
              "c_shift_ram_0/CLK",
              "c_accum_0/CLK",
              "eth_buffer_0/clk_eth"
            ]
          },
          "blk_mem_gen_0_doutb": {
            "ports": [
              "blk_mem_gen_0/doutb",
              "eth_buffer_0/r_data"
            ]
          },
          "c_accum_0_Q": {
            "ports": [
              "c_accum_0/Q",
              "Q1"
            ]
          },
          "c_shift_ram_0_Q": {
            "ports": [
              "c_shift_ram_0/Q",
              "Q"
            ]
          },
          "chan1_Q": {
            "ports": [
              "dina",
              "blk_mem_gen_0/dina"
            ]
          },
          "chan1_accum_snap_sync": {
            "ports": [
              "start",
              "eth_buffer_0/start"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "s00_axi_aclk",
              "eth_regs_0/s00_axi_aclk",
              "blk_mem_gen_0/clka",
              "eth_buffer_0/clk_fab"
            ]
          },
          "eth_buffer_0_data_byte": {
            "ports": [
              "eth_buffer_0/data_byte",
              "c_shift_ram_0/D"
            ]
          },
          "eth_buffer_0_eth_start_trig": {
            "ports": [
              "eth_buffer_0/eth_start_trig",
              "c_accum_0/B",
              "eth_start_trig"
            ]
          },
          "eth_buffer_0_r_data_addr": {
            "ports": [
              "eth_buffer_0/r_data_addr",
              "blk_mem_gen_0/addrb"
            ]
          },
          "eth_buffer_0_r_data_en": {
            "ports": [
              "eth_buffer_0/r_data_en",
              "blk_mem_gen_0/enb"
            ]
          },
          "eth_buffer_0_w_data_addr": {
            "ports": [
              "eth_buffer_0/w_data_addr",
              "blk_mem_gen_0/addra"
            ]
          },
          "eth_buffer_0_w_data_en": {
            "ports": [
              "eth_buffer_0/w_data_en",
              "blk_mem_gen_0/ena",
              "blk_mem_gen_0/wea"
            ]
          },
          "eth_regs_0_dst_ip": {
            "ports": [
              "eth_regs_0/dst_ip",
              "dst_ip"
            ]
          },
          "eth_regs_0_dst_mac": {
            "ports": [
              "eth_regs_0/dst_mac",
              "dst_mac"
            ]
          },
          "eth_regs_0_src_ip": {
            "ports": [
              "eth_regs_0/src_ip",
              "src_ip"
            ]
          },
          "eth_regs_0_src_mac": {
            "ports": [
              "eth_regs_0/src_mac",
              "src_mac"
            ]
          },
          "r_max_count_dout": {
            "ports": [
              "r_max_count/dout",
              "eth_buffer_0/r_max_count"
            ]
          },
          "rst_ps8_0_99M1_peripheral_aresetn": {
            "ports": [
              "s00_axi_aresetn",
              "eth_regs_0/s00_axi_aresetn"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "w_max_count/dout",
              "eth_buffer_0/w_max_count"
            ]
          }
        }
      },
      "eth_mux_sel_0": {
        "vlnv": "xilinx.com:module_ref:eth_mux_sel:1.0",
        "xci_name": "bram_lutwave_eth_mux_sel_0_0",
        "xci_path": "ip/bram_lutwave_eth_mux_sel_0_0/bram_lutwave_eth_mux_sel_0_0.xci",
        "inst_hier_path": "eth_mux_sel_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "eth_mux_sel",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "b": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "c": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "d": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "bram_lutwave_clk_wiz_0_1_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "sel": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      },
      "mux4_0": {
        "vlnv": "xilinx.com:module_ref:mux4:1.0",
        "xci_name": "bram_lutwave_mux4_0_0",
        "xci_path": "ip/bram_lutwave_mux4_0_0/bram_lutwave_mux4_0_0.xci",
        "inst_hier_path": "mux4_0",
        "parameters": {
          "width": {
            "value": "48"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux4",
          "boundary_crc": "0x0"
        },
        "ports": {
          "d0": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "d1": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "d2": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "d3": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "bram_lutwave_clk_wiz_0_1_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "q": {
            "direction": "O",
            "left": "47",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 48}",
                "value_src": "ip_prop"
              }
            }
          }
        }
      },
      "mux4_1": {
        "vlnv": "xilinx.com:module_ref:mux4:1.0",
        "xci_name": "bram_lutwave_mux4_0_1",
        "xci_path": "ip/bram_lutwave_mux4_0_1/bram_lutwave_mux4_0_1.xci",
        "inst_hier_path": "mux4_1",
        "parameters": {
          "width": {
            "value": "48"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux4",
          "boundary_crc": "0x0"
        },
        "ports": {
          "d0": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "d1": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "d2": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "d3": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "bram_lutwave_clk_wiz_0_1_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "q": {
            "direction": "O",
            "left": "47",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 48}",
                "value_src": "ip_prop"
              }
            }
          }
        }
      },
      "mux4_2": {
        "vlnv": "xilinx.com:module_ref:mux4:1.0",
        "xci_name": "bram_lutwave_mux4_1_0",
        "xci_path": "ip/bram_lutwave_mux4_1_0/bram_lutwave_mux4_1_0.xci",
        "inst_hier_path": "mux4_2",
        "parameters": {
          "width": {
            "value": "32"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux4",
          "boundary_crc": "0x0"
        },
        "ports": {
          "d0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "d1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "d2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "d3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "bram_lutwave_clk_wiz_0_1_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "q": {
            "direction": "O",
            "left": "31",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 32}",
                "value_src": "ip_prop"
              }
            }
          }
        }
      },
      "mux4_3": {
        "vlnv": "xilinx.com:module_ref:mux4:1.0",
        "xci_name": "bram_lutwave_mux4_2_0",
        "xci_path": "ip/bram_lutwave_mux4_2_0/bram_lutwave_mux4_2_0.xci",
        "inst_hier_path": "mux4_3",
        "parameters": {
          "width": {
            "value": "32"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux4",
          "boundary_crc": "0x0"
        },
        "ports": {
          "d0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "d1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "d2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "d3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "bram_lutwave_clk_wiz_0_1_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "q": {
            "direction": "O",
            "left": "31",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 32}",
                "value_src": "ip_prop"
              }
            }
          }
        }
      },
      "mux4_4": {
        "vlnv": "xilinx.com:module_ref:mux4:1.0",
        "xci_name": "bram_lutwave_mux4_3_0",
        "xci_path": "ip/bram_lutwave_mux4_3_0/bram_lutwave_mux4_3_0.xci",
        "inst_hier_path": "mux4_4",
        "parameters": {
          "width": {
            "value": "8"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux4",
          "boundary_crc": "0x0"
        },
        "ports": {
          "d0": {
            "direction": "I",
            "left": "7",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 8}",
                "value_src": "ip_prop"
              }
            }
          },
          "d1": {
            "direction": "I",
            "left": "7",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 8}",
                "value_src": "ip_prop"
              }
            }
          },
          "d2": {
            "direction": "I",
            "left": "7",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DATA_WIDTH 8}",
                "value_src": "ip_prop"
              }
            }
          },
          "d3": {
            "direction": "I",
            "left": "7",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 8}",
                "value_src": "ip_prop"
              }
            }
          },
          "sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "bram_lutwave_clk_wiz_0_1_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "q": {
            "direction": "O",
            "left": "7",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 8}",
                "value_src": "ip_prop"
              }
            }
          }
        }
      },
      "gpio_udp_info_control": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "bram_lutwave_axi_gpio_0_11",
        "xci_path": "ip/bram_lutwave_axi_gpio_0_11/bram_lutwave_axi_gpio_0_11.xci",
        "inst_hier_path": "gpio_udp_info_control",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "en_chan0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "bram_lutwave_xlslice_2_14",
        "xci_path": "ip/bram_lutwave_xlslice_2_14/bram_lutwave_xlslice_2_14.xci",
        "inst_hier_path": "en_chan0",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_3": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "bram_lutwave_util_vector_logic_2_0",
        "xci_path": "ip/bram_lutwave_util_vector_logic_2_0/bram_lutwave_util_vector_logic_2_0.xci",
        "inst_hier_path": "util_vector_logic_3",
        "parameters": {
          "C_OPERATION": {
            "value": "and"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "en_chan1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "bram_lutwave_xlslice_2_15",
        "xci_path": "ip/bram_lutwave_xlslice_2_15/bram_lutwave_xlslice_2_15.xci",
        "inst_hier_path": "en_chan1",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "en_chan3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "bram_lutwave_xlslice_2_16",
        "xci_path": "ip/bram_lutwave_xlslice_2_16/bram_lutwave_xlslice_2_16.xci",
        "inst_hier_path": "en_chan3",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_TO": {
            "value": "3"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "en_chan2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "bram_lutwave_xlslice_2_17",
        "xci_path": "ip/bram_lutwave_xlslice_2_17/bram_lutwave_xlslice_2_17.xci",
        "inst_hier_path": "en_chan2",
        "parameters": {
          "DIN_FROM": {
            "value": "2"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "delay_1_eth_start": {
        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
        "xci_name": "bram_lutwave_timestamp_1",
        "xci_path": "ip/bram_lutwave_timestamp_1/bram_lutwave_timestamp_1.xci",
        "inst_hier_path": "delay_1_eth_start",
        "parameters": {
          "AsyncInitVal": {
            "value": "0"
          },
          "DefaultData": {
            "value": "0"
          },
          "Depth": {
            "value": "1"
          },
          "Width": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_4": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "bram_lutwave_util_vector_logic_3_1",
        "xci_path": "ip/bram_lutwave_util_vector_logic_3_1/bram_lutwave_util_vector_logic_3_1.xci",
        "inst_hier_path": "util_vector_logic_4",
        "parameters": {
          "C_OPERATION": {
            "value": "and"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_5": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "bram_lutwave_util_vector_logic_4_0",
        "xci_path": "ip/bram_lutwave_util_vector_logic_4_0/bram_lutwave_util_vector_logic_4_0.xci",
        "inst_hier_path": "util_vector_logic_5",
        "parameters": {
          "C_OPERATION": {
            "value": "and"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_6": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "bram_lutwave_util_vector_logic_5_0",
        "xci_path": "ip/bram_lutwave_util_vector_logic_5_0/bram_lutwave_util_vector_logic_5_0.xci",
        "inst_hier_path": "util_vector_logic_6",
        "parameters": {
          "C_OPERATION": {
            "value": "and"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "bram_lutwave_xlconcat_0_7",
        "xci_path": "ip/bram_lutwave_xlconcat_0_7/bram_lutwave_xlconcat_0_7.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "94"
          },
          "IN1_WIDTH": {
            "value": "2"
          }
        }
      },
      "xlconstant_4": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bram_lutwave_xlconstant_4_0",
        "xci_path": "ip/bram_lutwave_xlconstant_4_0/bram_lutwave_xlconstant_4_0.xci",
        "inst_hier_path": "xlconstant_4",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "2"
          }
        }
      },
      "mux4_5": {
        "vlnv": "xilinx.com:module_ref:mux4:1.0",
        "xci_name": "bram_lutwave_mux4_3_1",
        "xci_path": "ip/bram_lutwave_mux4_3_1/bram_lutwave_mux4_3_1.xci",
        "inst_hier_path": "mux4_5",
        "parameters": {
          "width": {
            "value": "32"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux4",
          "boundary_crc": "0x0"
        },
        "ports": {
          "d0": {
            "direction": "I",
            "left": "31",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value FALSE}}}} DATA_WIDTH 32}",
                "value_src": "ip_prop"
              }
            }
          },
          "d1": {
            "direction": "I",
            "left": "31",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value FALSE}}}} DATA_WIDTH 32}",
                "value_src": "ip_prop"
              }
            }
          },
          "d2": {
            "direction": "I",
            "left": "31",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value FALSE}}}} DATA_WIDTH 32}",
                "value_src": "ip_prop"
              }
            }
          },
          "d3": {
            "direction": "I",
            "left": "31",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value FALSE}}}} DATA_WIDTH 32}",
                "value_src": "ip_prop"
              }
            }
          },
          "sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "bram_lutwave_clk_wiz_0_1_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "q": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "ethernet_top_port_3": {
        "vlnv": "xilinx.com:module_ref:ethernet_top_2:1.0",
        "xci_name": "bram_lutwave_ethernet_top_2_0_3",
        "xci_path": "ip/bram_lutwave_ethernet_top_2_0_3/bram_lutwave_ethernet_top_2_0_3.xci",
        "inst_hier_path": "ethernet_top_port_3",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ethernet_top_2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk125MHz": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "bram_lutwave_clk_wiz_0_1_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "switches": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "leds": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "user_start_eth": {
            "direction": "I",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 1}",
                "value_src": "ip_prop"
              }
            }
          },
          "i_raw_data_user": {
            "direction": "O"
          },
          "i_raw_data_valid": {
            "direction": "O"
          },
          "i_raw_data_enable": {
            "direction": "O"
          },
          "i_busy": {
            "direction": "O"
          },
          "eth_src_mac": {
            "direction": "I",
            "left": "47",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 48}",
                "value_src": "ip_prop"
              }
            }
          },
          "eth_dst_mac": {
            "direction": "I",
            "left": "47",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 48}",
                "value_src": "ip_prop"
              }
            }
          },
          "ip_src_addr": {
            "direction": "I",
            "left": "31",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 32}",
                "value_src": "ip_prop"
              }
            }
          },
          "ip_dst_addr": {
            "direction": "I",
            "left": "31",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 32}",
                "value_src": "ip_prop"
              }
            }
          },
          "eth_rst_b": {
            "direction": "O"
          },
          "eth_mdc": {
            "direction": "O"
          },
          "eth_mdio": {
            "direction": "IO"
          },
          "eth_rxck": {
            "direction": "I"
          },
          "eth_rxctl": {
            "direction": "I"
          },
          "eth_rxd": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "eth_txck": {
            "direction": "O"
          },
          "eth_txctl": {
            "direction": "O"
          },
          "eth_txd": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "data_0": {
            "direction": "I",
            "left": "7",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 8}",
                "value_src": "ip_prop"
              }
            }
          },
          "timing_data": {
            "direction": "I",
            "left": "95",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "96",
                "value_src": "ip_prop"
              }
            }
          },
          "packet_info": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "packet_count": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        }
      },
      "xlconstant_5": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bram_lutwave_xlconstant_4_1",
        "xci_path": "ip/bram_lutwave_xlconstant_4_1/bram_lutwave_xlconstant_4_1.xci",
        "inst_hier_path": "xlconstant_5",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "4"
          }
        }
      }
    },
    "interface_nets": {
      "CLK_IN1_D_0_1": {
        "interface_ports": [
          "ref_clk",
          "clk_wiz_2/CLK_IN1_D"
        ]
      },
      "adc0_clk_1": {
        "interface_ports": [
          "adc0_clk",
          "usp_rf_data_converter_0/adc0_clk"
        ]
      },
      "adc1_clk_1": {
        "interface_ports": [
          "adc1_clk",
          "usp_rf_data_converter_0/adc1_clk"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "iic_rtl",
          "axi_iic_0/IIC"
        ]
      },
      "dac1_clk_1_1": {
        "interface_ports": [
          "dac1_clk",
          "usp_rf_data_converter_0/dac1_clk"
        ]
      },
      "ddr4_1_C0_DDR4": {
        "interface_ports": [
          "ddr4_sdram_075",
          "ddr4_1/C0_DDR4"
        ]
      },
      "default_sysclk1_300mhz_1": {
        "interface_ports": [
          "default_sysclk1_300mhz",
          "ddr4_1/C0_SYS_CLK"
        ]
      },
      "default_sysclk2_125mhz_1": {
        "interface_ports": [
          "default_sysclk2_125mhz",
          "clk_wiz_0/CLK_IN1_D"
        ]
      },
      "gmii_to_rgmii_0_MDIO_PHY": {
        "interface_ports": [
          "mdio_io_port_0",
          "gmii_to_rgmii_0/MDIO_PHY"
        ]
      },
      "gmii_to_rgmii_0_RGMII": {
        "interface_ports": [
          "rgmii_port_0",
          "gmii_to_rgmii_0/RGMII"
        ]
      },
      "ps8_0_axi_periph1_M00_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph1/M00_AXI",
          "chan2/S_AXI2"
        ]
      },
      "ps8_0_axi_periph1_M01_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph1/M01_AXI",
          "chan2/S_AXI"
        ]
      },
      "ps8_0_axi_periph1_M02_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph1/M02_AXI",
          "usp_rf_data_converter_0/s_axi"
        ]
      },
      "ps8_0_axi_periph1_M03_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph1/M03_AXI",
          "chan1/S_AXI1"
        ]
      },
      "ps8_0_axi_periph1_M04_AXI": {
        "interface_ports": [
          "ddr4_1/C0_DDR4_S_AXI",
          "ps8_0_axi_periph1/M04_AXI"
        ]
      },
      "ps8_0_axi_periph1_M05_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph1/M05_AXI",
          "chan2/S00_AXI"
        ]
      },
      "ps8_0_axi_periph1_M06_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph1/M06_AXI",
          "chan2/S_AXI1"
        ]
      },
      "ps8_0_axi_periph1_M07_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph1/M07_AXI",
          "chan3/S_AXI2"
        ]
      },
      "ps8_0_axi_periph1_M08_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph1/M08_AXI",
          "chan3/S_AXI"
        ]
      },
      "ps8_0_axi_periph1_M09_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph1/M09_AXI",
          "chan1/S00_AXI"
        ]
      },
      "ps8_0_axi_periph1_M10_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph1/M10_AXI",
          "chan1/S_AXI"
        ]
      },
      "ps8_0_axi_periph1_M11_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph1/M11_AXI",
          "chan3/S00_AXI"
        ]
      },
      "ps8_0_axi_periph1_M12_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph1/M12_AXI",
          "chan3/S_AXI1"
        ]
      },
      "ps8_0_axi_periph1_M13_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph1/M13_AXI",
          "chan4/S_AXI2"
        ]
      },
      "ps8_0_axi_periph1_M14_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph1/M14_AXI",
          "chan1/S_AXI2"
        ]
      },
      "ps8_0_axi_periph1_M15_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph1/M15_AXI",
          "chan4/S_AXI"
        ]
      },
      "ps8_0_axi_periph2_M00_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph2/M00_AXI",
          "axi_ddr4_mux/S_AXI"
        ]
      },
      "ps8_0_axi_periph2_M01_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph2/M01_AXI",
          "chan4/S00_AXI"
        ]
      },
      "ps8_0_axi_periph2_M02_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph2/M02_AXI",
          "chan4/S_AXI1"
        ]
      },
      "ps8_0_axi_periph2_M03_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph2/M03_AXI",
          "axi_iic_0/S_AXI"
        ]
      },
      "ps8_0_axi_periph2_M04_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph2/M04_AXI",
          "ethWrapPort1/S00_AXI"
        ]
      },
      "ps8_0_axi_periph2_M05_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph2/M05_AXI",
          "ethWrapPort2/S00_AXI"
        ]
      },
      "ps8_0_axi_periph2_M06_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph2/M06_AXI",
          "ethWrapPort3/S00_AXI"
        ]
      },
      "ps8_0_axi_periph2_M07_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph2/M07_AXI",
          "mix_freq_set_0/S00_AXI"
        ]
      },
      "ps8_0_axi_periph2_M08_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph2/M08_AXI",
          "ethWrapPort0/S00_AXI"
        ]
      },
      "ps8_0_axi_periph2_M09_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph2/M09_AXI",
          "gpio_udp_info_control/S_AXI"
        ]
      },
      "sysref_in_1": {
        "interface_ports": [
          "sysref_in",
          "usp_rf_data_converter_0/sysref_in"
        ]
      },
      "usp_rf_data_converter_0_vout10": {
        "interface_ports": [
          "vout10_0",
          "usp_rf_data_converter_0/vout10"
        ]
      },
      "usp_rf_data_converter_0_vout11": {
        "interface_ports": [
          "vout11_0",
          "usp_rf_data_converter_0/vout11"
        ]
      },
      "usp_rf_data_converter_0_vout12": {
        "interface_ports": [
          "vout12_0",
          "usp_rf_data_converter_0/vout12"
        ]
      },
      "usp_rf_data_converter_0_vout13": {
        "interface_ports": [
          "vout13_0",
          "usp_rf_data_converter_0/vout13"
        ]
      },
      "vin0_01_1": {
        "interface_ports": [
          "vin0_01",
          "usp_rf_data_converter_0/vin0_01"
        ]
      },
      "vin0_23_1": {
        "interface_ports": [
          "vin0_23",
          "usp_rf_data_converter_0/vin0_23"
        ]
      },
      "vin1_01_1": {
        "interface_ports": [
          "vin1_01",
          "usp_rf_data_converter_0/vin1_01"
        ]
      },
      "vin1_23_1": {
        "interface_ports": [
          "vin1_23",
          "usp_rf_data_converter_0/vin1_23"
        ]
      },
      "zynq_ultra_ps_e_0_GMII_ENET0": {
        "interface_ports": [
          "zynq_ultra_ps_e_0/GMII_ENET0",
          "gmii_to_rgmii_0/GMII"
        ]
      },
      "zynq_ultra_ps_e_0_MDIO_ENET0": {
        "interface_ports": [
          "zynq_ultra_ps_e_0/MDIO_ENET0",
          "gmii_to_rgmii_0/MDIO_GEM"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM0_FPD": {
        "interface_ports": [
          "zynq_ultra_ps_e_0/M_AXI_HPM0_FPD",
          "ps8_0_axi_periph1/S00_AXI"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM0_LPD": {
        "interface_ports": [
          "zynq_ultra_ps_e_0/M_AXI_HPM0_LPD",
          "ps8_0_axi_periph2/S00_AXI"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM1_FPD": {
        "interface_ports": [
          "zynq_ultra_ps_e_0/M_AXI_HPM1_FPD",
          "ps8_0_axi_periph1/S01_AXI"
        ]
      }
    },
    "nets": {
      "CE_1": {
        "ports": [
          "ddr4_1/c0_init_calib_complete",
          "refresh_machine/CE"
        ]
      },
      "Din1_1": {
        "ports": [
          "usp_rf_data_converter_0/m12_axis_tdata",
          "mix_chan1/Din1"
        ]
      },
      "Din1_2": {
        "ports": [
          "usp_rf_data_converter_0/m00_axis_tdata",
          "mix_chan4/Din1"
        ]
      },
      "Din1_3": {
        "ports": [
          "usp_rf_data_converter_0/m10_axis_tdata",
          "mix_chan2/Din1"
        ]
      },
      "Din1_4": {
        "ports": [
          "usp_rf_data_converter_0/m02_axis_tdata",
          "mix_chan3/Din1"
        ]
      },
      "Din2_1": {
        "ports": [
          "usp_rf_data_converter_0/m13_axis_tdata",
          "mix_chan1/Din2"
        ]
      },
      "Din2_2": {
        "ports": [
          "usp_rf_data_converter_0/m01_axis_tdata",
          "mix_chan4/Din2"
        ]
      },
      "Din2_3": {
        "ports": [
          "usp_rf_data_converter_0/m11_axis_tdata",
          "mix_chan2/Din2"
        ]
      },
      "Din2_4": {
        "ports": [
          "usp_rf_data_converter_0/m03_axis_tdata",
          "mix_chan3/Din2"
        ]
      },
      "Din_1": {
        "ports": [
          "slice_chan3/Dout",
          "chan3ts/Din"
        ]
      },
      "Din_2": {
        "ports": [
          "slice_chan4/Dout",
          "chan4ts/Din"
        ]
      },
      "Din_3": {
        "ports": [
          "chan3ts/z",
          "mix_chan3/Din"
        ]
      },
      "In0_1": {
        "ports": [
          "mix_chan3/dout2",
          "chan3/In0"
        ]
      },
      "In1_1": {
        "ports": [
          "mix_chan4/dout1",
          "chan4/In1"
        ]
      },
      "In1_3": {
        "ports": [
          "mix_chan1/dout1",
          "chan1/In1"
        ]
      },
      "In1_4": {
        "ports": [
          "mix_chan2/dout1",
          "chan2/In1"
        ]
      },
      "M04_ARESETN_1": {
        "ports": [
          "rst_125MHz/interconnect_aresetn",
          "axi_ddr4_mux/s_axi_aresetn",
          "ps8_0_axi_periph1/M04_ARESETN",
          "gpio_udp_info_control/s_axi_aresetn"
        ]
      },
      "M04_AXI_rdata_1": {
        "ports": [
          "mymux_data/z",
          "ps8_0_axi_periph1/M04_AXI_rdata"
        ]
      },
      "Net": {
        "ports": [
          "read_machine/dout",
          "slice_chan4/Din",
          "slice_chan2/Din",
          "slice_chan3/Din",
          "slice_chan1/Din"
        ]
      },
      "Net2": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "ethWrapPort1/clkb",
          "ethWrapPort2/clkb",
          "ethWrapPort3/clkb",
          "timestamp/CLK",
          "ethWrapPort0/clkb",
          "eth_mux_sel_0/clk",
          "mux4_0/clk",
          "mux4_1/clk",
          "mux4_2/clk",
          "mux4_3/clk",
          "mux4_4/clk",
          "delay_1_eth_start/CLK",
          "mux4_5/clk",
          "ethernet_top_port_3/clk125MHz"
        ]
      },
      "Net3": {
        "ports": [
          "eth_mdio_3",
          "ethernet_top_port_3/eth_mdio"
        ]
      },
      "Net8": {
        "ports": [
          "rst_ps8_0_99M/peripheral_reset",
          "gmii_to_rgmii_0/rx_reset",
          "gmii_to_rgmii_0/tx_reset"
        ]
      },
      "arlen_dout": {
        "ports": [
          "arlen/dout",
          "mymux_arlen/b_1"
        ]
      },
      "arsize1_dout": {
        "ports": [
          "arburst/dout",
          "mymux_arburst/b_1"
        ]
      },
      "arsize_dout": {
        "ports": [
          "arsize/dout",
          "mymux_arsize/b_1"
        ]
      },
      "axi_ddr4_mux_gpio2_io_o": {
        "ports": [
          "axi_ddr4_mux/gpio2_io_o",
          "xlslice_0/Din"
        ]
      },
      "axi_ddr4_mux_gpio_io_o": {
        "ports": [
          "axi_ddr4_mux/gpio_io_o",
          "xlslice_1/Din"
        ]
      },
      "chan1_Q": {
        "ports": [
          "chan1/Q",
          "ethWrapPort0/dina"
        ]
      },
      "chan1_THRESH0": {
        "ports": [
          "chan1/THRESH0",
          "chan2/CE"
        ]
      },
      "chan1_accum_snap_sync": {
        "ports": [
          "chan1/accum_snap_sync",
          "util_vector_logic_3/Op1"
        ]
      },
      "chan1ts_z": {
        "ports": [
          "chan1ts/z",
          "mix_chan1/Din"
        ]
      },
      "chan2_THRESH0": {
        "ports": [
          "chan2/THRESH0",
          "chan3/CE"
        ]
      },
      "chan2ts_z": {
        "ports": [
          "chan2ts/z",
          "mix_chan2/Din"
        ]
      },
      "chan3_THRESH0": {
        "ports": [
          "chan3/THRESH0",
          "chan4/CE"
        ]
      },
      "chan4ts_z": {
        "ports": [
          "chan4ts/z",
          "mix_chan4/Din"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "chan1/s00_axi_aclk",
          "read_machine/rd_clk",
          "chan1ts/CLK",
          "chan2/s00_axi_aclk",
          "chan2ts/CLK",
          "chan3ts/CLK",
          "chan4ts/CLK",
          "chan3/s00_axi_aclk",
          "chan4/s00_axi_aclk",
          "ethWrapPort1/s00_axi_aclk",
          "ethWrapPort2/s00_axi_aclk",
          "ethWrapPort3/s00_axi_aclk",
          "mix_chan1/clk",
          "mix_freq_set_0/s00_axi_aclk",
          "mix_chan2/clk",
          "mix_chan3/clk",
          "mix_chan4/clk",
          "ps8_0_axi_periph2/M01_ACLK",
          "ps8_0_axi_periph2/M02_ACLK",
          "ps8_0_axi_periph2/M03_ACLK",
          "ps8_0_axi_periph2/M04_ACLK",
          "ps8_0_axi_periph2/M05_ACLK",
          "ps8_0_axi_periph2/M06_ACLK",
          "ps8_0_axi_periph2/M07_ACLK",
          "ps8_0_axi_periph1/M00_ACLK",
          "ps8_0_axi_periph1/M03_ACLK",
          "ps8_0_axi_periph1/M05_ACLK",
          "ps8_0_axi_periph1/M06_ACLK",
          "ps8_0_axi_periph1/M07_ACLK",
          "ps8_0_axi_periph1/M09_ACLK",
          "ps8_0_axi_periph1/M11_ACLK",
          "ps8_0_axi_periph1/M12_ACLK",
          "ps8_0_axi_periph1/M13_ACLK",
          "ps8_0_axi_periph1/M14_ACLK",
          "rst_256MHz/slowest_sync_clk",
          "usp_rf_data_converter_0/m0_axis_aclk",
          "usp_rf_data_converter_0/m1_axis_aclk",
          "usp_rf_data_converter_0/s1_axis_aclk",
          "axi_iic_0/s_axi_aclk",
          "ethWrapPort0/s00_axi_aclk",
          "ps8_0_axi_periph2/M08_ACLK"
        ]
      },
      "clk_wiz_2_clk_out1": {
        "ports": [
          "clk_wiz_2/clk_out1",
          "gmii_to_rgmii_0/clkin"
        ]
      },
      "ddr4_0_c0_ddr4_s_axi_rdata": {
        "ports": [
          "ddr4_1/c0_ddr4_s_axi_rdata",
          "mymux_data/a_0",
          "read_machine/din"
        ]
      },
      "ddr4_0_c0_ddr4_s_axi_rvalid": {
        "ports": [
          "ddr4_1/c0_ddr4_s_axi_rvalid",
          "read_machine/wr_en",
          "ps8_0_axi_periph1/M04_AXI_rvalid"
        ]
      },
      "dina_1": {
        "ports": [
          "chan2/Q",
          "ethWrapPort1/dina"
        ]
      },
      "dina_2": {
        "ports": [
          "chan3/Q",
          "ethWrapPort2/dina"
        ]
      },
      "dina_3": {
        "ports": [
          "chan4/Q",
          "ethWrapPort3/dina"
        ]
      },
      "dphi_2_Dout": {
        "ports": [
          "dphi_2/Dout",
          "mix_chan2/dphi"
        ]
      },
      "dphi_3_Dout": {
        "ports": [
          "dphi_3/Dout",
          "mix_chan3/dphi"
        ]
      },
      "dphi_5": {
        "ports": [
          "dphi_4/Dout",
          "mix_chan4/dphi"
        ]
      },
      "dphi_Dout": {
        "ports": [
          "dphi_1/Dout",
          "mix_chan1/dphi"
        ]
      },
      "en_chan0_Dout": {
        "ports": [
          "en_chan0/Dout",
          "util_vector_logic_3/Op2"
        ]
      },
      "en_chan1_Dout": {
        "ports": [
          "en_chan1/Dout",
          "util_vector_logic_4/Op2"
        ]
      },
      "en_chan2_Dout": {
        "ports": [
          "en_chan2/Dout",
          "util_vector_logic_5/Op2"
        ]
      },
      "en_chan3_Dout": {
        "ports": [
          "en_chan3/Dout",
          "util_vector_logic_6/Op2"
        ]
      },
      "ethWrapPort0_Q": {
        "ports": [
          "ethWrapPort0/Q",
          "mux4_4/d0"
        ]
      },
      "ethWrapPort0_Q1": {
        "ports": [
          "ethWrapPort0/Q1",
          "mux4_5/d0"
        ]
      },
      "ethWrapPort0_dst_ip": {
        "ports": [
          "ethWrapPort0/dst_ip",
          "mux4_3/d0"
        ]
      },
      "ethWrapPort0_dst_mac": {
        "ports": [
          "ethWrapPort0/dst_mac",
          "mux4_1/d0"
        ]
      },
      "ethWrapPort0_eth_start_trig": {
        "ports": [
          "ethWrapPort0/eth_start_trig",
          "util_vector_logic_0/Op1",
          "eth_mux_sel_0/a"
        ]
      },
      "ethWrapPort0_src_ip": {
        "ports": [
          "ethWrapPort0/src_ip",
          "mux4_2/d0"
        ]
      },
      "ethWrapPort0_src_mac": {
        "ports": [
          "ethWrapPort0/src_mac",
          "mux4_0/d0"
        ]
      },
      "ethWrapPort1_Q": {
        "ports": [
          "ethWrapPort1/Q",
          "mux4_4/d1"
        ]
      },
      "ethWrapPort1_Q1": {
        "ports": [
          "ethWrapPort1/Q1",
          "mux4_5/d1"
        ]
      },
      "ethWrapPort1_dst_ip": {
        "ports": [
          "ethWrapPort1/dst_ip",
          "mux4_3/d1"
        ]
      },
      "ethWrapPort1_dst_mac": {
        "ports": [
          "ethWrapPort1/dst_mac",
          "mux4_1/d1"
        ]
      },
      "ethWrapPort1_eth_start_trig": {
        "ports": [
          "ethWrapPort1/eth_start_trig",
          "util_vector_logic_0/Op2",
          "eth_mux_sel_0/b"
        ]
      },
      "ethWrapPort1_src_ip": {
        "ports": [
          "ethWrapPort1/src_ip",
          "mux4_2/d1"
        ]
      },
      "ethWrapPort1_src_mac": {
        "ports": [
          "ethWrapPort1/src_mac",
          "mux4_0/d1"
        ]
      },
      "ethWrapPort2_Q": {
        "ports": [
          "ethWrapPort2/Q",
          "mux4_4/d2"
        ]
      },
      "ethWrapPort2_Q1": {
        "ports": [
          "ethWrapPort2/Q1",
          "mux4_5/d2"
        ]
      },
      "ethWrapPort2_dst_ip": {
        "ports": [
          "ethWrapPort2/dst_ip",
          "mux4_3/d2"
        ]
      },
      "ethWrapPort2_dst_mac": {
        "ports": [
          "ethWrapPort2/dst_mac",
          "mux4_1/d2"
        ]
      },
      "ethWrapPort2_eth_start_trig": {
        "ports": [
          "ethWrapPort2/eth_start_trig",
          "util_vector_logic_1/Op1",
          "eth_mux_sel_0/c"
        ]
      },
      "ethWrapPort2_src_ip": {
        "ports": [
          "ethWrapPort2/src_ip",
          "mux4_2/d2"
        ]
      },
      "ethWrapPort2_src_mac": {
        "ports": [
          "ethWrapPort2/src_mac",
          "mux4_0/d2"
        ]
      },
      "ethWrapPort3_Q": {
        "ports": [
          "ethWrapPort3/Q",
          "mux4_4/d3"
        ]
      },
      "ethWrapPort3_Q1": {
        "ports": [
          "ethWrapPort3/Q1",
          "mux4_5/d3"
        ]
      },
      "ethWrapPort3_dst_ip": {
        "ports": [
          "ethWrapPort3/dst_ip",
          "mux4_3/d3"
        ]
      },
      "ethWrapPort3_dst_mac": {
        "ports": [
          "ethWrapPort3/dst_mac",
          "mux4_1/d3"
        ]
      },
      "ethWrapPort3_eth_start_trig": {
        "ports": [
          "ethWrapPort3/eth_start_trig",
          "util_vector_logic_1/Op2",
          "eth_mux_sel_0/d"
        ]
      },
      "ethWrapPort3_src_ip": {
        "ports": [
          "ethWrapPort3/src_ip",
          "mux4_2/d3"
        ]
      },
      "ethWrapPort3_src_mac": {
        "ports": [
          "ethWrapPort3/src_mac",
          "mux4_0/d3"
        ]
      },
      "eth_mux_sel_0_sel": {
        "ports": [
          "eth_mux_sel_0/sel",
          "mux4_0/sel",
          "mux4_1/sel",
          "mux4_2/sel",
          "mux4_3/sel",
          "mux4_4/sel",
          "mux4_5/sel"
        ]
      },
      "eth_rxclk_3_1": {
        "ports": [
          "eth_rxclk_3",
          "ethernet_top_port_3/eth_rxck"
        ]
      },
      "eth_rxctl_3_1": {
        "ports": [
          "eth_rxctl_3",
          "ethernet_top_port_3/eth_rxctl"
        ]
      },
      "eth_rxd_3_1": {
        "ports": [
          "eth_rxd_3",
          "ethernet_top_port_3/eth_rxd"
        ]
      },
      "eth_wrap_tx_clk125MHz": {
        "ports": [
          "ddr4_1/c0_ddr4_ui_clk",
          "mymux_3/clk",
          "mymux_arvalid/clk",
          "mymux_araddr/clk",
          "mymux_data/clk",
          "read_machine/wr_clk",
          "mymux_arlen/clk",
          "mymux_arsize/clk",
          "mymux_arburst/clk",
          "refresh_machine/clk",
          "axi_ddr4_mux/s_axi_aclk",
          "ps8_0_axi_periph2/M00_ACLK",
          "ps8_0_axi_periph1/M04_ACLK",
          "rst_125MHz/slowest_sync_clk",
          "gpio_udp_info_control/s_axi_aclk",
          "ps8_0_axi_periph2/M09_ACLK"
        ]
      },
      "ethernet_top_2_0_eth_mdc": {
        "ports": [
          "ethernet_top_port_3/eth_mdc",
          "eth_mdc_3"
        ]
      },
      "ethernet_top_2_0_eth_rst_b": {
        "ports": [
          "ethernet_top_port_3/eth_rst_b",
          "eth_rst_b_3"
        ]
      },
      "ethernet_top_2_0_eth_txck": {
        "ports": [
          "ethernet_top_port_3/eth_txck",
          "eth_txclk_3"
        ]
      },
      "ethernet_top_2_0_eth_txctl": {
        "ports": [
          "ethernet_top_port_3/eth_txctl",
          "eth_txctl_3"
        ]
      },
      "ethernet_top_2_0_eth_txd": {
        "ports": [
          "ethernet_top_port_3/eth_txd",
          "eth_txd_3"
        ]
      },
      "gpio_udp_info_control_gpio2_io_o": {
        "ports": [
          "gpio_udp_info_control/gpio2_io_o",
          "ethernet_top_port_3/packet_info"
        ]
      },
      "gpio_udp_info_control_gpio_io_o": {
        "ports": [
          "gpio_udp_info_control/gpio_io_o",
          "en_chan0/Din",
          "en_chan1/Din",
          "en_chan2/Din",
          "en_chan3/Din"
        ]
      },
      "mix_chan2_dout": {
        "ports": [
          "mix_chan2/dout",
          "usp_rf_data_converter_0/s12_axis_tdata"
        ]
      },
      "mix_chan2_dout2": {
        "ports": [
          "mix_chan2/dout2",
          "chan2/In0"
        ]
      },
      "mix_chan3_dout": {
        "ports": [
          "mix_chan3/dout",
          "usp_rf_data_converter_0/s11_axis_tdata"
        ]
      },
      "mix_chan3_dout1": {
        "ports": [
          "mix_chan3/dout1",
          "chan3/In1"
        ]
      },
      "mix_chan4_dout": {
        "ports": [
          "mix_chan4/dout",
          "usp_rf_data_converter_0/s10_axis_tdata"
        ]
      },
      "mix_chan4_dout2": {
        "ports": [
          "mix_chan4/dout2",
          "chan4/In0"
        ]
      },
      "mix_freq_set_0_dphi_chan1_s": {
        "ports": [
          "mix_freq_set_0/dphi_chan1_s",
          "dphi_1/Din"
        ]
      },
      "mix_freq_set_0_dphi_chan2_s": {
        "ports": [
          "mix_freq_set_0/dphi_chan2_s",
          "dphi_2/Din"
        ]
      },
      "mix_freq_set_0_dphi_chan3_s": {
        "ports": [
          "mix_freq_set_0/dphi_chan3_s",
          "dphi_3/Din"
        ]
      },
      "mix_freq_set_0_dphi_chan4_s": {
        "ports": [
          "mix_freq_set_0/dphi_chan4_s",
          "dphi_4/Din"
        ]
      },
      "mux4_0_q": {
        "ports": [
          "mux4_0/q",
          "ethernet_top_port_3/eth_src_mac"
        ]
      },
      "mux4_1_q": {
        "ports": [
          "mux4_1/q",
          "ethernet_top_port_3/eth_dst_mac"
        ]
      },
      "mux4_2_q": {
        "ports": [
          "mux4_2/q",
          "ethernet_top_port_3/ip_src_addr"
        ]
      },
      "mux4_3_q": {
        "ports": [
          "mux4_3/q",
          "ethernet_top_port_3/ip_dst_addr"
        ]
      },
      "mux4_4_q": {
        "ports": [
          "mux4_4/q",
          "ethernet_top_port_3/data_0"
        ]
      },
      "mux4_5_q": {
        "ports": [
          "mux4_5/q",
          "ethernet_top_port_3/packet_count"
        ]
      },
      "mymux_3_z": {
        "ports": [
          "mymux_3/z",
          "ddr4_1/c0_ddr4_s_axi_rready"
        ]
      },
      "mymux_araddr_z": {
        "ports": [
          "mymux_araddr/z",
          "ddr4_1/c0_ddr4_s_axi_araddr"
        ]
      },
      "mymux_arburst_z": {
        "ports": [
          "mymux_arburst/z",
          "ddr4_1/c0_ddr4_s_axi_arburst"
        ]
      },
      "mymux_arlen_z": {
        "ports": [
          "mymux_arlen/z",
          "ddr4_1/c0_ddr4_s_axi_arlen"
        ]
      },
      "mymux_arsize_z": {
        "ports": [
          "mymux_arsize/z",
          "ddr4_1/c0_ddr4_s_axi_arsize"
        ]
      },
      "mymux_arvalid_z": {
        "ports": [
          "mymux_arvalid/z",
          "ddr4_1/c0_ddr4_s_axi_arvalid"
        ]
      },
      "ps8_0_axi_periph1_M04_AXI_araddr": {
        "ports": [
          "ps8_0_axi_periph1/M04_AXI_araddr",
          "mymux_araddr/a_0"
        ]
      },
      "ps8_0_axi_periph1_M04_AXI_arburst": {
        "ports": [
          "ps8_0_axi_periph1/M04_AXI_arburst",
          "mymux_arburst/a_0"
        ]
      },
      "ps8_0_axi_periph1_M04_AXI_arlen": {
        "ports": [
          "ps8_0_axi_periph1/M04_AXI_arlen",
          "mymux_arlen/a_0"
        ]
      },
      "ps8_0_axi_periph1_M04_AXI_arsize": {
        "ports": [
          "ps8_0_axi_periph1/M04_AXI_arsize",
          "mymux_arsize/a_0"
        ]
      },
      "ps8_0_axi_periph1_M04_AXI_arvalid": {
        "ports": [
          "ps8_0_axi_periph1/M04_AXI_arvalid",
          "mymux_arvalid/a_0"
        ]
      },
      "ps8_0_axi_periph1_M04_AXI_rready": {
        "ports": [
          "ps8_0_axi_periph1/M04_AXI_rready",
          "mymux_3/a_0"
        ]
      },
      "qin_dout": {
        "ports": [
          "mix_chan1/dout2",
          "chan1/In0"
        ]
      },
      "read_machine_dout1": {
        "ports": [
          "read_machine/dout1",
          "mymux_araddr/b_1"
        ]
      },
      "read_machine_q": {
        "ports": [
          "read_machine/q",
          "mymux_arvalid/b_1"
        ]
      },
      "refresh_machine_Res": {
        "ports": [
          "refresh_machine/Res",
          "read_machine/Op1"
        ]
      },
      "refresh_machine_THRESH0": {
        "ports": [
          "refresh_machine/THRESH0",
          "ddr4_1/c0_ddr4_app_ref_req",
          "ddr4_1/c0_ddr4_app_zq_req"
        ]
      },
      "rst1_1": {
        "ports": [
          "ddr4_1/c0_ddr4_app_zq_ack",
          "refresh_machine/rst1"
        ]
      },
      "rst_1": {
        "ports": [
          "ddr4_1/c0_ddr4_app_ref_ack",
          "refresh_machine/rst"
        ]
      },
      "rst_125MHz_mb_reset": {
        "ports": [
          "rst_125MHz/mb_reset",
          "ddr4_1/sys_rst"
        ]
      },
      "rst_125MHz_peripheral_aresetn": {
        "ports": [
          "rst_125MHz/peripheral_aresetn",
          "ddr4_1/c0_ddr4_aresetn",
          "ps8_0_axi_periph2/M09_ARESETN",
          "ps8_0_axi_periph2/M00_ARESETN"
        ]
      },
      "rst_ps8_0_99M1_peripheral_aresetn": {
        "ports": [
          "rst_256MHz/peripheral_aresetn",
          "chan1/s_axi_aresetn1",
          "chan2/s_axi_aresetn1",
          "chan3/s_axi_aresetn1",
          "chan4/s_axi_aresetn1",
          "ethWrapPort1/s00_axi_aresetn",
          "ethWrapPort2/s00_axi_aresetn",
          "ethWrapPort3/s00_axi_aresetn",
          "mix_freq_set_0/s00_axi_aresetn",
          "ps8_0_axi_periph2/M01_ARESETN",
          "ps8_0_axi_periph2/M02_ARESETN",
          "ps8_0_axi_periph2/M03_ARESETN",
          "ps8_0_axi_periph2/M04_ARESETN",
          "ps8_0_axi_periph2/M05_ARESETN",
          "ps8_0_axi_periph2/M06_ARESETN",
          "ps8_0_axi_periph2/M07_ARESETN",
          "ps8_0_axi_periph1/M00_ARESETN",
          "ps8_0_axi_periph1/M03_ARESETN",
          "ps8_0_axi_periph1/M05_ARESETN",
          "ps8_0_axi_periph1/M06_ARESETN",
          "ps8_0_axi_periph1/M07_ARESETN",
          "ps8_0_axi_periph1/M09_ARESETN",
          "ps8_0_axi_periph1/M11_ARESETN",
          "ps8_0_axi_periph1/M12_ARESETN",
          "ps8_0_axi_periph1/M13_ARESETN",
          "ps8_0_axi_periph1/M14_ARESETN",
          "usp_rf_data_converter_0/m0_axis_aresetn",
          "usp_rf_data_converter_0/m1_axis_aresetn",
          "usp_rf_data_converter_0/s1_axis_aresetn",
          "axi_iic_0/s_axi_aresetn",
          "ethWrapPort0/s00_axi_aresetn",
          "ps8_0_axi_periph2/M08_ARESETN"
        ]
      },
      "rst_ps8_0_99M_interconnect_aresetn": {
        "ports": [
          "rst_ps8_0_99M/interconnect_aresetn",
          "ps8_0_axi_periph1/ARESETN",
          "ps8_0_axi_periph1/S00_ARESETN",
          "ps8_0_axi_periph1/S01_ARESETN",
          "ps8_0_axi_periph1/M01_ARESETN",
          "ps8_0_axi_periph1/M02_ARESETN",
          "ps8_0_axi_periph1/M08_ARESETN",
          "ps8_0_axi_periph1/M10_ARESETN",
          "ps8_0_axi_periph1/M15_ARESETN"
        ]
      },
      "rst_ps8_0_99M_peripheral_aresetn": {
        "ports": [
          "rst_ps8_0_99M/peripheral_aresetn",
          "chan1/s_axi_aresetn",
          "chan2/s_axi_aresetn",
          "chan3/s_axi_aresetn",
          "chan4/s_axi_aresetn",
          "ps8_0_axi_periph2/ARESETN",
          "usp_rf_data_converter_0/s_axi_aresetn",
          "reset_port_0",
          "ps8_0_axi_periph2/S00_ARESETN"
        ]
      },
      "slice_chan2_Dout": {
        "ports": [
          "slice_chan2/Dout",
          "chan2ts/Din"
        ]
      },
      "slice_chan4_Dout": {
        "ports": [
          "slice_chan1/Dout",
          "chan1ts/Din"
        ]
      },
      "start_1": {
        "ports": [
          "chan2/accum_snap_sync",
          "util_vector_logic_4/Op1"
        ]
      },
      "start_2": {
        "ports": [
          "chan3/accum_snap_sync",
          "util_vector_logic_5/Op1"
        ]
      },
      "start_3": {
        "ports": [
          "chan4/accum_snap_sync",
          "util_vector_logic_6/Op1"
        ]
      },
      "start_4": {
        "ports": [
          "util_vector_logic_4/Res",
          "ethWrapPort1/start"
        ]
      },
      "timestamp_Q": {
        "ports": [
          "timestamp/Q",
          "xlconcat_0/In0"
        ]
      },
      "usp_rf_data_converter_0_clk_dac1": {
        "ports": [
          "usp_rf_data_converter_0/clk_dac1",
          "clk_wiz_1/clk_in1"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "util_vector_logic_2/Op1"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "util_vector_logic_2/Op2"
        ]
      },
      "util_vector_logic_2_Res": {
        "ports": [
          "delay_1_eth_start/Q",
          "ethernet_top_port_3/user_start_eth"
        ]
      },
      "util_vector_logic_2_Res1": {
        "ports": [
          "util_vector_logic_2/Res",
          "delay_1_eth_start/D"
        ]
      },
      "util_vector_logic_3_Res": {
        "ports": [
          "util_vector_logic_3/Res",
          "ethWrapPort0/start"
        ]
      },
      "util_vector_logic_5_Res": {
        "ports": [
          "util_vector_logic_5/Res",
          "ethWrapPort2/start"
        ]
      },
      "util_vector_logic_6_Res": {
        "ports": [
          "util_vector_logic_6/Res",
          "ethWrapPort3/start"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "mix_chan1/dout",
          "usp_rf_data_converter_0/s13_axis_tdata"
        ]
      },
      "xlconcat_0_dout1": {
        "ports": [
          "xlconcat_0/dout",
          "ethernet_top_port_3/timing_data"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "bool_true/dout",
          "usp_rf_data_converter_0/m00_axis_tready",
          "usp_rf_data_converter_0/m01_axis_tready",
          "usp_rf_data_converter_0/m02_axis_tready",
          "usp_rf_data_converter_0/m03_axis_tready",
          "usp_rf_data_converter_0/m10_axis_tready",
          "usp_rf_data_converter_0/m11_axis_tready",
          "usp_rf_data_converter_0/m12_axis_tready",
          "usp_rf_data_converter_0/m13_axis_tready",
          "usp_rf_data_converter_0/s10_axis_tvalid",
          "usp_rf_data_converter_0/s11_axis_tvalid",
          "usp_rf_data_converter_0/s12_axis_tvalid",
          "usp_rf_data_converter_0/s13_axis_tvalid"
        ]
      },
      "xlconstant_0_dout1": {
        "ports": [
          "xlconstant_0/dout",
          "mymux_data/b_1"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "zynq_ultra_ps_e_0/emio_enet0_tsu_inc_ctrl"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "ref_clk_oe"
        ]
      },
      "xlconstant_3_dout": {
        "ports": [
          "xlconstant_3/dout",
          "ref_clk_fsel"
        ]
      },
      "xlconstant_4_dout": {
        "ports": [
          "xlconstant_4/dout",
          "xlconcat_0/In1"
        ]
      },
      "xlconstant_5_dout": {
        "ports": [
          "xlconstant_5/dout",
          "ethernet_top_port_3/switches"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "mymux_3/b_1"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "mymux_3/sel",
          "mymux_arvalid/sel",
          "mymux_araddr/sel",
          "mymux_data/sel",
          "mymux_arlen/sel",
          "mymux_arsize/sel",
          "mymux_arburst/sel"
        ]
      },
      "zynq_ultra_ps_e_0_emio_enet0_enet_tsu_timer_cnt": {
        "ports": [
          "zynq_ultra_ps_e_0/emio_enet0_enet_tsu_timer_cnt",
          "timestamp/D"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk0",
          "chan1/s_axi_aclk",
          "chan2/s_axi_aclk",
          "chan3/s_axi_aclk",
          "chan4/s_axi_aclk",
          "ps8_0_axi_periph2/ACLK",
          "ps8_0_axi_periph2/S00_ACLK",
          "ps8_0_axi_periph1/ACLK",
          "ps8_0_axi_periph1/S00_ACLK",
          "ps8_0_axi_periph1/S01_ACLK",
          "ps8_0_axi_periph1/M01_ACLK",
          "ps8_0_axi_periph1/M02_ACLK",
          "ps8_0_axi_periph1/M08_ACLK",
          "ps8_0_axi_periph1/M10_ACLK",
          "ps8_0_axi_periph1/M15_ACLK",
          "rst_ps8_0_99M/slowest_sync_clk",
          "usp_rf_data_converter_0/s_axi_aclk",
          "zynq_ultra_ps_e_0/maxihpm0_fpd_aclk",
          "zynq_ultra_ps_e_0/maxihpm1_fpd_aclk",
          "zynq_ultra_ps_e_0/maxihpm0_lpd_aclk"
        ]
      },
      "zynq_ultra_ps_e_0_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn0",
          "clk_wiz_1/resetn",
          "rst_125MHz/ext_reset_in",
          "rst_ps8_0_99M/ext_reset_in",
          "rst_256MHz/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/chan2/wide_bram/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00B0000000",
                "range": "32K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_1": {
                "address_block": "/chan1/wide_bram/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00A0070000",
                "range": "32K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_2": {
                "address_block": "/chan3/wide_bram/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00B0008000",
                "range": "32K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_3": {
                "address_block": "/chan4/wide_bram/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0082000000",
                "range": "32K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_4": {
                "address_block": "/chan1/axi_dphi_bram/S_AXI/Mem0",
                "offset": "0x00A004C000",
                "range": "8K"
              },
              "SEG_axi_dphi_bram_Mem0": {
                "address_block": "/chan2/axi_dphi_bram/S_AXI/Mem0",
                "offset": "0x00A0040000",
                "range": "8K"
              },
              "SEG_axi_dphi_bram_Mem0_1": {
                "address_block": "/chan3/axi_dphi_bram/S_AXI/Mem0",
                "offset": "0x00A0042000",
                "range": "8K"
              },
              "SEG_axi_dphi_bram_Mem0_2": {
                "address_block": "/chan4/axi_dphi_bram/S_AXI/Mem0",
                "offset": "0x00A004E000",
                "range": "8K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/chan1/axi_wide_ctrl/S_AXI/Reg",
                "offset": "0x00A0080000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg_1": {
                "address_block": "/axi_ddr4_mux/S_AXI/Reg",
                "offset": "0x0080000000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x0080020000",
                "range": "64K"
              },
              "SEG_axi_wide_ctrl_Reg": {
                "address_block": "/chan2/axi_wide_ctrl/S_AXI/Reg",
                "offset": "0x00A0060000",
                "range": "64K"
              },
              "SEG_axi_wide_ctrl_Reg_1": {
                "address_block": "/chan3/axi_wide_ctrl/S_AXI/Reg",
                "offset": "0x00A00A0000",
                "range": "64K"
              },
              "SEG_axi_wide_ctrl_Reg_2": {
                "address_block": "/chan4/axi_wide_ctrl/S_AXI/Reg",
                "offset": "0x00A00C0000",
                "range": "64K"
              },
              "SEG_ddr4_1_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4_1/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0400000000",
                "range": "4G"
              },
              "SEG_dsp_regs_0_S00_AXI_reg": {
                "address_block": "/chan1/dsp_regs_0/S00_AXI/S00_AXI_reg",
                "offset": "0x00A0050000",
                "range": "64K"
              },
              "SEG_dsp_regs_0_S00_AXI_reg_1": {
                "address_block": "/chan2/dsp_regs_0/S00_AXI/S00_AXI_reg",
                "offset": "0x00A0090000",
                "range": "64K"
              },
              "SEG_dsp_regs_0_S00_AXI_reg_2": {
                "address_block": "/chan3/dsp_regs_0/S00_AXI/S00_AXI_reg",
                "offset": "0x00A00B0000",
                "range": "64K"
              },
              "SEG_dsp_regs_0_S00_AXI_reg_3": {
                "address_block": "/chan4/dsp_regs_0/S00_AXI/S00_AXI_reg",
                "offset": "0x0080010000",
                "range": "64K"
              },
              "SEG_eth_regs_0_S00_AXI_reg": {
                "address_block": "/ethWrapPort0/eth_regs_0/S00_AXI/S00_AXI_reg",
                "offset": "0x0080070000",
                "range": "64K"
              },
              "SEG_eth_regs_0_S00_AXI_reg_1": {
                "address_block": "/ethWrapPort1/eth_regs_0/S00_AXI/S00_AXI_reg",
                "offset": "0x0080030000",
                "range": "64K"
              },
              "SEG_eth_regs_0_S00_AXI_reg_2": {
                "address_block": "/ethWrapPort2/eth_regs_0/S00_AXI/S00_AXI_reg",
                "offset": "0x0080040000",
                "range": "64K"
              },
              "SEG_eth_regs_0_S00_AXI_reg_3": {
                "address_block": "/ethWrapPort3/eth_regs_0/S00_AXI/S00_AXI_reg",
                "offset": "0x0080050000",
                "range": "64K"
              },
              "SEG_gpio_udp_info_control_Reg": {
                "address_block": "/gpio_udp_info_control/S_AXI/Reg",
                "offset": "0x0080080000",
                "range": "64K"
              },
              "SEG_mix_freq_set_0_S00_AXI_reg": {
                "address_block": "/mix_freq_set_0/S00_AXI/S00_AXI_reg",
                "offset": "0x0080060000",
                "range": "64K"
              },
              "SEG_usp_rf_data_converter_0_Reg": {
                "address_block": "/usp_rf_data_converter_0/s_axi/Reg",
                "offset": "0x00A0000000",
                "range": "256K"
              }
            }
          }
        }
      }
    }
  }
}