<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_21_fu_195_p2" SOURCE="src/srcnn.cpp:50" VARIABLE="empty_21" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln26_fu_208_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="icmp_ln26" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln26_8_fu_214_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="add_ln26_8" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln26_fu_220_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="add_ln26" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln26_fu_225_p3" SOURCE="src/srcnn.cpp:26" VARIABLE="select_ln26" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln26_fu_233_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="or_ln26" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="yy_fu_239_p3" SOURCE="src/srcnn.cpp:26" VARIABLE="yy" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln50_fu_247_p2" SOURCE="src/srcnn.cpp:50" VARIABLE="icmp_ln50" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_2_fu_252_p2" SOURCE="src/srcnn.cpp:50" VARIABLE="add_ln50_2" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_261_p2" SOURCE="src/srcnn.cpp:50" VARIABLE="add_ln50" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln51_fu_267_p2" SOURCE="src/srcnn.cpp:51" VARIABLE="icmp_ln51" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_fu_272_p3" SOURCE="src/srcnn.cpp:50" VARIABLE="select_ln50" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_1_fu_280_p3" SOURCE="src/srcnn.cpp:50" VARIABLE="select_ln50_1" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_7ns_9ns_13_4_1_U1" SOURCE="src/srcnn.cpp:50" VARIABLE="mul_ln50" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_300_p2" SOURCE="src/srcnn.cpp:50" VARIABLE="p_mid1" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln26_4_fu_313_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="icmp_ln26_4" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln26_10_fu_319_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="add_ln26_10" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln26_11_fu_325_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="add_ln26_11" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln26_11_fu_330_p3" SOURCE="src/srcnn.cpp:26" VARIABLE="select_ln26_11" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln26_5_fu_338_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="or_ln26_5" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln26_12_fu_344_p3" SOURCE="src/srcnn.cpp:26" VARIABLE="select_ln26_12" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_2_fu_352_p3" SOURCE="src/srcnn.cpp:50" VARIABLE="select_ln50_2" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln56_fu_391_p2" SOURCE="src/srcnn.cpp:56" VARIABLE="sub_ln56" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_7ns_9ns_13_4_1_U1" SOURCE="src/srcnn.cpp:56" VARIABLE="add_ln56" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_406_p2" SOURCE="src/srcnn.cpp:54" VARIABLE="add_ln54" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_1_fu_415_p2" SOURCE="src/srcnn.cpp:54" VARIABLE="add_ln54_1" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln26_5_fu_429_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="icmp_ln26_5" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_9_fu_435_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="add_ln26_9" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_4_fu_445_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="add_ln26_4" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln26_13_fu_458_p3" SOURCE="src/srcnn.cpp:26" VARIABLE="select_ln26_13" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln26_4_fu_466_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="or_ln26_4" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="xx_fu_472_p3" SOURCE="src/srcnn.cpp:26" VARIABLE="xx" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln56_1_fu_484_p2" SOURCE="src/srcnn.cpp:56" VARIABLE="add_ln56_1" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_360_p2" SOURCE="src/srcnn.cpp:51" VARIABLE="add_ln51" MODULE="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_80_p2" SOURCE="src/srcnn.cpp:50" VARIABLE="add_ln50_1" MODULE="load_patch_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_8ns_4ns_9ns_17_4_1_U11" SOURCE="src/srcnn.cpp:50" VARIABLE="add_ln50_2" MODULE="load_patch_tile" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_95_p2" SOURCE="" VARIABLE="tmp" MODULE="load_patch_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op zext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="zext" PRAGMA="" RTLNAME="am_addmul_8ns_4ns_9ns_17_4_1_U11" SOURCE="src/srcnn.cpp:50" VARIABLE="zext_ln50" MODULE="load_patch_tile" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_8ns_4ns_9ns_17_4_1_U11" SOURCE="src/srcnn.cpp:50" VARIABLE="mul_ln50" MODULE="load_patch_tile" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_251_p2" SOURCE="src/srcnn.cpp:76" VARIABLE="add_ln76" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln26_fu_265_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="icmp_ln26" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_271_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="add_ln26" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_1_fu_281_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="add_ln26_1" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln26_fu_287_p3" SOURCE="src/srcnn.cpp:26" VARIABLE="select_ln26" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln26_fu_295_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="or_ln26" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="gh_fu_301_p3" SOURCE="src/srcnn.cpp:26" VARIABLE="gh" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln75_fu_309_p2" SOURCE="src/srcnn.cpp:75" VARIABLE="icmp_ln75" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_2_fu_315_p2" SOURCE="src/srcnn.cpp:75" VARIABLE="add_ln75_2" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_324_p2" SOURCE="src/srcnn.cpp:75" VARIABLE="add_ln75" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_fu_330_p2" SOURCE="src/srcnn.cpp:78" VARIABLE="icmp_ln78" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_fu_336_p3" SOURCE="src/srcnn.cpp:75" VARIABLE="select_ln75" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_1_fu_344_p3" SOURCE="src/srcnn.cpp:75" VARIABLE="select_ln75_1" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_1_fu_356_p2" SOURCE="src/srcnn.cpp:82" VARIABLE="add_ln82_1" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln82_2_fu_378_p2" SOURCE="src/srcnn.cpp:82" VARIABLE="add_ln82_2" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_388_p2" SOURCE="src/srcnn.cpp:76" VARIABLE="add_ln76_1" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln26_1_fu_402_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="icmp_ln26_1" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_2_fu_408_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="add_ln26_2" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_4_fu_418_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="add_ln26_4" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln26_2_fu_424_p3" SOURCE="src/srcnn.cpp:26" VARIABLE="select_ln26_2" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln26_1_fu_432_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="or_ln26_1" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln26_3_fu_438_p3" SOURCE="src/srcnn.cpp:26" VARIABLE="select_ln26_3" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_619_p1" SOURCE="src/srcnn.cpp:75" VARIABLE="select_ln75_2" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_7ns_7ns_7ns_11s_13_4_1_U21" SOURCE="src/srcnn.cpp:75" VARIABLE="add_ln75_1" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op zext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="zext" PRAGMA="" RTLNAME="ama_addmuladd_7ns_7ns_7ns_11s_13_4_1_U21" SOURCE="src/srcnn.cpp:78" VARIABLE="zext_ln78" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_7ns_7ns_7ns_11s_13_4_1_U21" SOURCE="src/srcnn.cpp:78" VARIABLE="mul_ln78" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln82_3_fu_458_p2" SOURCE="src/srcnn.cpp:82" VARIABLE="add_ln82_3" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_473_p2" SOURCE="src/srcnn.cpp:80" VARIABLE="add_ln80" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_1_fu_483_p2" SOURCE="src/srcnn.cpp:80" VARIABLE="add_ln80_1" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln26_2_fu_497_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="icmp_ln26_2" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_5_fu_503_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="add_ln26_5" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_3_fu_513_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="add_ln26_3" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln26_4_fu_527_p3" SOURCE="src/srcnn.cpp:26" VARIABLE="select_ln26_4" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln26_2_fu_535_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="or_ln26_2" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="gw_fu_541_p3" SOURCE="src/srcnn.cpp:26" VARIABLE="gw" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln81_fu_549_p2" SOURCE="src/srcnn.cpp:81" VARIABLE="sub_ln81" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="px_fu_559_p2" SOURCE="src/srcnn.cpp:81" VARIABLE="px" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_7ns_7ns_7ns_11s_13_4_1_U21" SOURCE="src/srcnn.cpp:82" VARIABLE="add_ln82_4" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_565_p2" SOURCE="src/srcnn.cpp:78" VARIABLE="add_ln78" MODULE="precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln101_fu_1029_p2" SOURCE="src/srcnn.cpp:101" VARIABLE="icmp_ln101" MODULE="conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1" LOOP="VITIS_LOOP_101_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_1035_p2" SOURCE="src/srcnn.cpp:101" VARIABLE="add_ln101" MODULE="conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1" LOOP="VITIS_LOOP_101_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_1045_p2" SOURCE="src/srcnn.cpp:103" VARIABLE="add_ln103" MODULE="conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1" LOOP="VITIS_LOOP_101_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln108_fu_611_p2" SOURCE="src/srcnn.cpp:108" VARIABLE="icmp_ln108" MODULE="conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2" LOOP="VITIS_LOOP_108_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_617_p2" SOURCE="src/srcnn.cpp:108" VARIABLE="add_ln108" MODULE="conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2" LOOP="VITIS_LOOP_108_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_64_6_32_1_1_U102" SOURCE="src/srcnn.cpp:110" VARIABLE="a_assign" MODULE="conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2" LOOP="VITIS_LOOP_108_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_fu_765_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25" VARIABLE="icmp_ln25" MODULE="conv2_single_from_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_2_fu_771_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25" VARIABLE="icmp_ln25_2" MODULE="conv2_single_from_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln25_fu_777_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25" VARIABLE="and_ln25" MODULE="conv2_single_from_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_fu_783_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="icmp_ln18" MODULE="conv2_single_from_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_fu_789_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="xor_ln18" MODULE="conv2_single_from_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="ymaggreater_fu_795_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:38" VARIABLE="ymaggreater" MODULE="conv2_single_from_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="res_fu_801_p3" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:40" VARIABLE="res" MODULE="conv2_single_from_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_fu_809_p3" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25" VARIABLE="select_ln25" MODULE="conv2_single_from_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_fu_817_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18" MODULE="conv2_single_from_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ap_return" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="res_2" MODULE="conv2_single_from_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="c1_vec_U" SOURCE="src/srcnn.cpp:136" VARIABLE="c1_vec" MODULE="precompute_conv12_halo" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln77_fu_319_p2" SOURCE="src/srcnn.cpp:77" VARIABLE="sub_ln77" MODULE="precompute_conv12_halo" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_1_fu_278_p2" SOURCE="src/srcnn.cpp:141" VARIABLE="add_ln141_1" MODULE="precompute_conv12_halo" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_8ns_3ns_9ns_18_4_1_U177" SOURCE="src/srcnn.cpp:141" VARIABLE="add_ln141_2" MODULE="precompute_conv12_halo" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_fu_325_p2" SOURCE="src/srcnn.cpp:142" VARIABLE="add_ln142" MODULE="precompute_conv12_halo" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_335_p2" SOURCE="src/srcnn.cpp:144" VARIABLE="add_ln144" MODULE="precompute_conv12_halo" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op zext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="zext" PRAGMA="" RTLNAME="am_addmul_8ns_3ns_9ns_18_4_1_U177" SOURCE="src/srcnn.cpp:141" VARIABLE="cast2" MODULE="precompute_conv12_halo" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_8ns_3ns_9ns_18_4_1_U177" SOURCE="src/srcnn.cpp:141" VARIABLE="bound4" MODULE="precompute_conv12_halo" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_1_fu_363_p2" SOURCE="src/srcnn.cpp:142" VARIABLE="add_ln142_1" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln26_1_fu_376_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="icmp_ln26_1" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln26_4_fu_382_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="add_ln26_4" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln26_fu_388_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="add_ln26" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln26_fu_393_p3" SOURCE="src/srcnn.cpp:26" VARIABLE="select_ln26" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln26_fu_401_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="or_ln26" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="gyc_fu_407_p3" SOURCE="src/srcnn.cpp:26" VARIABLE="gyc" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln141_fu_415_p2" SOURCE="src/srcnn.cpp:141" VARIABLE="icmp_ln141" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_4_fu_420_p2" SOURCE="src/srcnn.cpp:141" VARIABLE="add_ln141_4" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_429_p2" SOURCE="src/srcnn.cpp:141" VARIABLE="add_ln141" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln143_fu_435_p2" SOURCE="src/srcnn.cpp:143" VARIABLE="icmp_ln143" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln141_fu_440_p3" SOURCE="src/srcnn.cpp:141" VARIABLE="select_ln141" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln141_1_fu_448_p3" SOURCE="src/srcnn.cpp:141" VARIABLE="select_ln141_1" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_2_fu_468_p2" SOURCE="src/srcnn.cpp:142" VARIABLE="add_ln142_2" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln26_fu_481_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="icmp_ln26" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln26_6_fu_487_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="add_ln26_6" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln26_7_fu_493_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="add_ln26_7" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln26_7_fu_498_p3" SOURCE="src/srcnn.cpp:26" VARIABLE="select_ln26_7" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln26_3_fu_506_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="or_ln26_3" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln26_5_fu_512_p3" SOURCE="src/srcnn.cpp:26" VARIABLE="select_ln26_5" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln141_2_fu_520_p3" SOURCE="src/srcnn.cpp:141" VARIABLE="select_ln141_2" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_3_fu_532_p2" SOURCE="src/srcnn.cpp:141" VARIABLE="add_ln141_3" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_1_fu_546_p2" SOURCE="src/srcnn.cpp:144" VARIABLE="add_ln144_1" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln26_3_fu_559_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="icmp_ln26_3" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln26_5_fu_565_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="add_ln26_5" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln26_1_fu_571_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="add_ln26_1" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln26_8_fu_584_p3" SOURCE="src/srcnn.cpp:26" VARIABLE="select_ln26_8" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln26_1_fu_592_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="or_ln26_1" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="gxc_fu_598_p3" SOURCE="src/srcnn.cpp:26" VARIABLE="gxc" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln73_fu_606_p2" SOURCE="src/srcnn.cpp:73" VARIABLE="icmp_ln73" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_73_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_612_p2" SOURCE="src/srcnn.cpp:73" VARIABLE="add_ln73" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_73_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_639_p2" SOURCE="src/srcnn.cpp:82" VARIABLE="add_ln82" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_73_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_fu_672_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25" VARIABLE="icmp_ln25" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_73_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_1_fu_678_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25" VARIABLE="icmp_ln25_1" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_73_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln25_fu_684_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25" VARIABLE="and_ln25" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_73_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_fu_690_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="icmp_ln18" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_73_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_fu_696_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="xor_ln18" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_73_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="ymaggreater_fu_702_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:38" VARIABLE="ymaggreater" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_73_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="res_fu_708_p3" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:40" VARIABLE="res" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_73_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_fu_716_p3" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25" VARIABLE="select_ln25" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_73_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_fu_724_p2" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="and_ln18" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_73_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="c1_vec_d0" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="res_1" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_73_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln152_fu_763_p2" SOURCE="src/srcnn.cpp:152" VARIABLE="add_ln152" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_151_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln152_1_fu_769_p2" SOURCE="src/srcnn.cpp:152" VARIABLE="add_ln152_1" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_151_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln152_2_fu_798_p2" SOURCE="src/srcnn.cpp:152" VARIABLE="add_ln152_2" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_151_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln152_3_fu_804_p2" SOURCE="src/srcnn.cpp:152" VARIABLE="add_ln152_3" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_151_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln151_fu_814_p2" SOURCE="src/srcnn.cpp:151" VARIABLE="icmp_ln151" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_151_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_fu_820_p2" SOURCE="src/srcnn.cpp:151" VARIABLE="add_ln151" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_151_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_831_p2" SOURCE="src/srcnn.cpp:143" VARIABLE="add_ln143" MODULE="precompute_conv12_halo" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln186_fu_430_p2" SOURCE="src/srcnn.cpp:186" VARIABLE="icmp_ln186" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6" LOOP="VITIS_LOOP_186_5_VITIS_LOOP_187_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_1_fu_436_p2" SOURCE="src/srcnn.cpp:186" VARIABLE="add_ln186_1" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6" LOOP="VITIS_LOOP_186_5_VITIS_LOOP_187_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_fu_448_p2" SOURCE="src/srcnn.cpp:186" VARIABLE="add_ln186" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6" LOOP="VITIS_LOOP_186_5_VITIS_LOOP_187_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln187_fu_454_p2" SOURCE="src/srcnn.cpp:187" VARIABLE="icmp_ln187" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6" LOOP="VITIS_LOOP_186_5_VITIS_LOOP_187_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln186_fu_460_p3" SOURCE="src/srcnn.cpp:186" VARIABLE="select_ln186" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6" LOOP="VITIS_LOOP_186_5_VITIS_LOOP_187_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln186_1_fu_468_p3" SOURCE="src/srcnn.cpp:186" VARIABLE="select_ln186_1" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6" LOOP="VITIS_LOOP_186_5_VITIS_LOOP_187_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_1_fu_480_p2" SOURCE="src/srcnn.cpp:189" VARIABLE="add_ln189_1" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6" LOOP="VITIS_LOOP_186_5_VITIS_LOOP_187_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln189_2_fu_502_p2" SOURCE="src/srcnn.cpp:189" VARIABLE="add_ln189_2" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6" LOOP="VITIS_LOOP_186_5_VITIS_LOOP_187_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln189_3_fu_512_p2" SOURCE="src/srcnn.cpp:189" VARIABLE="add_ln189_3" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6" LOOP="VITIS_LOOP_186_5_VITIS_LOOP_187_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln187_fu_652_p2" SOURCE="src/srcnn.cpp:187" VARIABLE="add_ln187" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6" LOOP="VITIS_LOOP_186_5_VITIS_LOOP_187_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_476_p2" SOURCE="src/srcnn.cpp:192" VARIABLE="tmp2" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_486_p2" SOURCE="src/srcnn.cpp:192" VARIABLE="empty" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp1_i_fu_500_p2" SOURCE="src/srcnn.cpp:192" VARIABLE="cmp1_i" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="p_cast_cast_fu_514_p3" SOURCE="src/srcnn.cpp:192" VARIABLE="p_cast_cast" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_23_fu_522_p2" SOURCE="src/srcnn.cpp:192" VARIABLE="empty_23" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="gy_fu_528_p3" SOURCE="src/srcnn.cpp:192" VARIABLE="gy" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub53_fu_536_p2" SOURCE="src/srcnn.cpp:192" VARIABLE="sub53" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="yi_fu_546_p2" SOURCE="src/srcnn.cpp:192" VARIABLE="yi" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="yi_cast_fu_552_p2" SOURCE="src/srcnn.cpp:192" VARIABLE="yi_cast" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="slt_fu_566_p2" SOURCE="src/srcnn.cpp:192" VARIABLE="slt" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="rev72_fu_572_p2" SOURCE="src/srcnn.cpp:192" VARIABLE="rev72" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="yi_2_fu_578_p3" SOURCE="src/srcnn.cpp:192" VARIABLE="yi_2" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="yi_1_fu_586_p3" SOURCE="src/srcnn.cpp:192" VARIABLE="yi_1" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln192_fu_594_p2" SOURCE="src/srcnn.cpp:192" VARIABLE="icmp_ln192" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_1_fu_600_p2" SOURCE="src/srcnn.cpp:192" VARIABLE="add_ln192_1" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_fu_609_p2" SOURCE="src/srcnn.cpp:192" VARIABLE="add_ln192" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln193_fu_615_p2" SOURCE="src/srcnn.cpp:193" VARIABLE="icmp_ln193" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln180_fu_621_p3" SOURCE="src/srcnn.cpp:180" VARIABLE="select_ln180" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_mid1_fu_629_p2" SOURCE="src/srcnn.cpp:192" VARIABLE="tmp2_mid1" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_639_p2" SOURCE="src/srcnn.cpp:192" VARIABLE="p_mid1" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp1_i_mid1_fu_653_p2" SOURCE="src/srcnn.cpp:192" VARIABLE="cmp1_i_mid1" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="p_mid118_cast_cast_fu_667_p3" SOURCE="src/srcnn.cpp:192" VARIABLE="p_mid118_cast_cast" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="p_mid120_fu_675_p2" SOURCE="src/srcnn.cpp:192" VARIABLE="p_mid120" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="gy_mid1_fu_681_p3" SOURCE="src/srcnn.cpp:192" VARIABLE="gy_mid1" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub53_mid1_fu_689_p2" SOURCE="src/srcnn.cpp:192" VARIABLE="sub53_mid1" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="yi_mid1_fu_699_p2" SOURCE="src/srcnn.cpp:192" VARIABLE="yi_mid1" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="yi_cast_mid1_fu_705_p2" SOURCE="src/srcnn.cpp:192" VARIABLE="yi_cast_mid1" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="slt73_fu_719_p2" SOURCE="src/srcnn.cpp:192" VARIABLE="slt73" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="rev74_fu_725_p2" SOURCE="src/srcnn.cpp:192" VARIABLE="rev74" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="yi_2_mid1_fu_731_p3" SOURCE="src/srcnn.cpp:192" VARIABLE="yi_2_mid1" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="yi_1_mid1_fu_739_p3" SOURCE="src/srcnn.cpp:192" VARIABLE="yi_1_mid1" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln180_1_fu_747_p3" SOURCE="src/srcnn.cpp:180" VARIABLE="select_ln180_1" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_1_fu_759_p2" SOURCE="src/srcnn.cpp:204" VARIABLE="add_ln204_1" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln204_2_fu_789_p2" SOURCE="src/srcnn.cpp:204" VARIABLE="add_ln204_2" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln192_fu_795_p3" SOURCE="src/srcnn.cpp:192" VARIABLE="select_ln192" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_fu_803_p2" SOURCE="src/srcnn.cpp:197" VARIABLE="add_ln197" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_1_fu_813_p2" SOURCE="src/srcnn.cpp:197" VARIABLE="add_ln197_1" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln26_fu_827_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="icmp_ln26" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln26_fu_841_p3" SOURCE="src/srcnn.cpp:26" VARIABLE="select_ln26" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln26_fu_849_p2" SOURCE="src/srcnn.cpp:26" VARIABLE="or_ln26" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="gx_fu_855_p3" SOURCE="src/srcnn.cpp:26" VARIABLE="gx" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln200_fu_863_p2" SOURCE="src/srcnn.cpp:200" VARIABLE="sub_ln200" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="xi_fu_873_p2" SOURCE="src/srcnn.cpp:200" VARIABLE="xi" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln200_1_fu_879_p2" SOURCE="src/srcnn.cpp:200" VARIABLE="add_ln200_1" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln202_fu_893_p2" SOURCE="src/srcnn.cpp:202" VARIABLE="icmp_ln202" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln202_fu_899_p2" SOURCE="src/srcnn.cpp:202" VARIABLE="xor_ln202" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="xi_1_fu_905_p3" SOURCE="src/srcnn.cpp:202" VARIABLE="xi_1" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="xi_2_fu_913_p3" SOURCE="src/srcnn.cpp:202" VARIABLE="xi_2" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln204_3_fu_925_p2" SOURCE="src/srcnn.cpp:204" VARIABLE="add_ln204_3" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U221" SOURCE="src/srcnn.cpp:205" VARIABLE="tmp" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U222" SOURCE="src/srcnn.cpp:205" VARIABLE="tmp_4" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U223" SOURCE="src/srcnn.cpp:205" VARIABLE="tmp_5" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U224" SOURCE="src/srcnn.cpp:205" VARIABLE="tmp_6" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U225" SOURCE="src/srcnn.cpp:205" VARIABLE="tmp_7" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U226" SOURCE="src/srcnn.cpp:205" VARIABLE="a_assign" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_1027_p2" SOURCE="src/srcnn.cpp:193" VARIABLE="add_ln193" MODULE="conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="C2H_fu_348_p2" SOURCE="src/srcnn.cpp:173" VARIABLE="C2H" MODULE="conv3_from_precomputed_conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="C2W_fu_354_p2" SOURCE="src/srcnn.cpp:174" VARIABLE="C2W" MODULE="conv3_from_precomputed_conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_360_p2" SOURCE="" VARIABLE="sub60" MODULE="conv3_from_precomputed_conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sub67_fu_366_p2" SOURCE="" VARIABLE="sub67" MODULE="conv3_from_precomputed_conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U265" SOURCE="" VARIABLE="bound29" MODULE="conv3_from_precomputed_conv2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln176_fu_404_p2" SOURCE="src/srcnn.cpp:176" VARIABLE="icmp_ln176" MODULE="conv3_from_precomputed_conv2" LOOP="VITIS_LOOP_176_1_VITIS_LOOP_177_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_2_fu_409_p2" SOURCE="src/srcnn.cpp:176" VARIABLE="add_ln176_2" MODULE="conv3_from_precomputed_conv2" LOOP="VITIS_LOOP_176_1_VITIS_LOOP_177_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_fu_421_p2" SOURCE="src/srcnn.cpp:176" VARIABLE="add_ln176" MODULE="conv3_from_precomputed_conv2" LOOP="VITIS_LOOP_176_1_VITIS_LOOP_177_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln177_fu_427_p2" SOURCE="src/srcnn.cpp:177" VARIABLE="icmp_ln177" MODULE="conv3_from_precomputed_conv2" LOOP="VITIS_LOOP_176_1_VITIS_LOOP_177_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln176_fu_432_p3" SOURCE="src/srcnn.cpp:176" VARIABLE="select_ln176" MODULE="conv3_from_precomputed_conv2" LOOP="VITIS_LOOP_176_1_VITIS_LOOP_177_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln176_1_fu_440_p3" SOURCE="src/srcnn.cpp:176" VARIABLE="select_ln176_1" MODULE="conv3_from_precomputed_conv2" LOOP="VITIS_LOOP_176_1_VITIS_LOOP_177_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_1_fu_452_p2" SOURCE="src/srcnn.cpp:176" VARIABLE="add_ln176_1" MODULE="conv3_from_precomputed_conv2" LOOP="VITIS_LOOP_176_1_VITIS_LOOP_177_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln210_fu_473_p2" SOURCE="src/srcnn.cpp:210" VARIABLE="sub_ln210" MODULE="conv3_from_precomputed_conv2" LOOP="VITIS_LOOP_176_1_VITIS_LOOP_177_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_483_p2" SOURCE="src/srcnn.cpp:177" VARIABLE="empty" MODULE="conv3_from_precomputed_conv2" LOOP="VITIS_LOOP_176_1_VITIS_LOOP_177_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln210_fu_492_p2" SOURCE="src/srcnn.cpp:210" VARIABLE="add_ln210" MODULE="conv3_from_precomputed_conv2" LOOP="VITIS_LOOP_176_1_VITIS_LOOP_177_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln182_fu_503_p2" SOURCE="src/srcnn.cpp:182" VARIABLE="icmp_ln182" MODULE="conv3_from_precomputed_conv2" LOOP="VITIS_LOOP_182_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_fu_509_p2" SOURCE="src/srcnn.cpp:182" VARIABLE="add_ln182" MODULE="conv3_from_precomputed_conv2" LOOP="VITIS_LOOP_182_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_fu_535_p2" SOURCE="src/srcnn.cpp:189" VARIABLE="add_ln189" MODULE="conv3_from_precomputed_conv2" LOOP="VITIS_LOOP_182_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_fu_554_p2" SOURCE="src/srcnn.cpp:204" VARIABLE="add_ln204" MODULE="conv3_from_precomputed_conv2" LOOP="VITIS_LOOP_182_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_565_p2" SOURCE="src/srcnn.cpp:177" VARIABLE="add_ln177" MODULE="conv3_from_precomputed_conv2" LOOP="VITIS_LOOP_176_1_VITIS_LOOP_177_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="patch_U" SOURCE="src/srcnn.cpp:231" VARIABLE="patch" MODULE="srcnn" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="14" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv2_buf_U" SOURCE="src/srcnn.cpp:235" VARIABLE="conv2_buf" MODULE="srcnn" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="268" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln239_fu_150_p2" SOURCE="src/srcnn.cpp:239" VARIABLE="icmp_ln239" MODULE="srcnn" LOOP="VITIS_LOOP_239_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="h0_3_fu_156_p2" SOURCE="src/srcnn.cpp:240" VARIABLE="h0_3" MODULE="srcnn" LOOP="VITIS_LOOP_239_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln240_fu_174_p2" SOURCE="src/srcnn.cpp:240" VARIABLE="xor_ln240" MODULE="srcnn" LOOP="VITIS_LOOP_239_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="th_eff_fu_180_p3" SOURCE="src/srcnn.cpp:240" VARIABLE="th_eff" MODULE="srcnn" LOOP="VITIS_LOOP_239_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln242_fu_188_p2" SOURCE="src/srcnn.cpp:242" VARIABLE="icmp_ln242" MODULE="srcnn" LOOP="VITIS_LOOP_242_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="w0_1_fu_194_p2" SOURCE="src/srcnn.cpp:243" VARIABLE="w0_1" MODULE="srcnn" LOOP="VITIS_LOOP_242_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln243_fu_213_p2" SOURCE="src/srcnn.cpp:243" VARIABLE="xor_ln243" MODULE="srcnn" LOOP="VITIS_LOOP_242_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tw_eff_fu_219_p3" SOURCE="src/srcnn.cpp:243" VARIABLE="tw_eff" MODULE="srcnn" LOOP="VITIS_LOOP_242_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
