design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/ejjimenezu/Repos/caravel_simple_fpu/openlane/fpu,fpu,24_12_04_06_36,flow completed,0h34m35s0ms,0h26m5s0ms,124235.74492355617,0.524415184625,55906.08521560027,46.05,-1,2329.73,28961,0,0,0,0,0,0,0,4,3,0,-1,-1,710418,189939,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,574000778.0,0.0,43.92,37.55,6.49,5.89,-1,34998,39437,305,4647,0,0,0,35369,1464,291,859,1740,4208,5197,1759,6147,473,440,562,27152,7074,7164,16944,29318,87652,500329.856,-1,-1,-1,316000.0,504000.0,1.31e-07,-1,-1,-1,19.92,25.0,40.0,25,1,45,100,100,0.3,1,8,0.55,1,sky130_fd_sc_hd,AREA 3
