{
    "nworkers": 8,
    "declarations": [
        "sysmem",
        "L3_0", "L3_1",
        "L2_0_0", "L2_0_1", "L2_0_2", "L2_0_3",
        "L2_1_0", "L2_1_1", "L2_1_2", "L2_1_3",
        "Interconnect"
    ],
    "reachability": [
        ["sysmem", "L3_0"], ["sysmem", "L3_1"],
        ["L3_0", "L2_0_0"], ["L3_0", "L2_0_1"], ["L3_0", "L2_0_2"],
            ["L3_0", "L2_0_3"],
        ["L3_1", "L2_1_0"], ["L3_1", "L2_1_1"], ["L3_1", "L2_1_2"],
            ["L3_1", "L2_1_3"],
        ["sysmem", "Interconnect"]
    ],
    "pop_paths": {
        "default": ["L2_$(id / 4)_$(id % 4)", "L3_$(id / 4)", "sysmem"],
        0: ["L2_0_0", "L3_0", "sysmem", "Interconnect"]
    },
    "steal_paths": {
        "default": ["L2_$(id / 4)_$(id % 4)", "L3_$(id / 4)", "sysmem"],
        0: ["L2_0_0", "L3_0", "sysmem", "Interconnect"]
    }
}
