#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017370fc5f00 .scope module, "all_gates_tb" "all_gates_tb" 2 1;
 .timescale 0 0;
v0000017371022e50_0 .var "a", 0 0;
v0000017371022c70_0 .net "and_out", 0 0, L_0000017370fa3430;  1 drivers
v0000017371023710_0 .var "b", 0 0;
v0000017371023210_0 .net "nand_out", 0 0, L_000001737113cc00;  1 drivers
v00000173710229f0_0 .net "nor_out", 0 0, L_0000017370fc62c0;  1 drivers
v0000017371022d10_0 .net "not_out", 0 0, L_0000017371023a10;  1 drivers
v0000017371023530_0 .net "or_out", 0 0, L_0000017370fa3230;  1 drivers
v0000017371022ef0_0 .net "xnor_out", 0 0, L_0000017371023ee0;  1 drivers
v00000173710230d0_0 .net "xor_out", 0 0, L_0000017370fa2c90;  1 drivers
S_0000017370fc6090 .scope module, "allg" "all_gates" 2 7, 3 1 0, S_0000017370fc5f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "and_out";
    .port_info 1 /OUTPUT 1 "nand_out";
    .port_info 2 /OUTPUT 1 "or_out";
    .port_info 3 /OUTPUT 1 "nor_out";
    .port_info 4 /OUTPUT 1 "xor_out";
    .port_info 5 /OUTPUT 1 "xnor_out";
    .port_info 6 /OUTPUT 1 "not_out";
    .port_info 7 /INPUT 1 "a";
    .port_info 8 /INPUT 1 "b";
L_0000017370fa3430 .functor AND 1, v0000017371022e50_0, v0000017371023710_0, C4<1>, C4<1>;
L_000001737113cc00 .functor NAND 1, v0000017371022e50_0, v0000017371023710_0, C4<1>, C4<1>;
L_0000017370fa3230 .functor OR 1, v0000017371022e50_0, v0000017371023710_0, C4<0>, C4<0>;
L_0000017370fc62c0 .functor NOR 1, v0000017371022e50_0, v0000017371023710_0, C4<0>, C4<0>;
L_0000017370fa2c90 .functor XOR 1, v0000017371022e50_0, v0000017371023710_0, C4<0>, C4<0>;
L_0000017371023ee0 .functor XNOR 1, v0000017371022e50_0, v0000017371023710_0, C4<0>, C4<0>;
L_0000017371023a10 .functor NOT 1, v0000017371022e50_0, C4<0>, C4<0>, C4<0>;
v0000017370fc5bf0_0 .net "a", 0 0, v0000017371022e50_0;  1 drivers
v0000017370fc6220_0 .net "and_out", 0 0, L_0000017370fa3430;  alias, 1 drivers
v0000017370fa2970_0 .net "b", 0 0, v0000017371023710_0;  1 drivers
v0000017370fa2a10_0 .net "nand_out", 0 0, L_000001737113cc00;  alias, 1 drivers
v0000017370fa2ab0_0 .net "nor_out", 0 0, L_0000017370fc62c0;  alias, 1 drivers
v0000017370fa2b50_0 .net "not_out", 0 0, L_0000017371023a10;  alias, 1 drivers
v0000017370fa2bf0_0 .net "or_out", 0 0, L_0000017370fa3230;  alias, 1 drivers
v00000173710235d0_0 .net "xnor_out", 0 0, L_0000017371023ee0;  alias, 1 drivers
v00000173710232b0_0 .net "xor_out", 0 0, L_0000017370fa2c90;  alias, 1 drivers
    .scope S_0000017370fc5f00;
T_0 ;
    %vpi_call 2 20 "$dumpfile", "all_gates_tb.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars" {0 0 0};
    %vpi_call 2 23 "$display", "A B | AND NAND OR NOR XOR XNOR NOT" {0 0 0};
    %vpi_call 2 24 "$monitor", "%b %b |  %b    %b    %b   %b    %b     %b     %b", v0000017371022e50_0, v0000017371023710_0, v0000017371022c70_0, v0000017371023210_0, v0000017371023530_0, v00000173710229f0_0, v00000173710230d0_0, v0000017371022ef0_0, v0000017371022d10_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017371022e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017371023710_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017371022e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017371023710_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017371022e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017371023710_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017371022e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017371023710_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "all_gates_p.v";
    "all_gates.tb.v";
