                                                          Log file                                                       

Generated by MIG MIG Version 2.2
Coregen 14.7 - Build Number P.20140912 on 周五 二月 17 10:23:09 2017


Creating the directory e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_designCreated the SDC file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/constraints/ddr3_ctrl_ip.xdc Successfully
Created the OOC XDC file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/constraints/ddr3_ctrl_ip_ooc.xdc SuccessfullyCreated the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/clocking/mig_7series_v2_2_clk_ibuf.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/clocking/mig_7series_v2_2_infrastructure.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/clocking/mig_7series_v2_2_iodelay_ctrl.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/clocking/mig_7series_v2_2_tempmon.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/controller/mig_7series_v2_2_arb_mux.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/controller/mig_7series_v2_2_arb_row_col.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/controller/mig_7series_v2_2_arb_select.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/controller/mig_7series_v2_2_bank_cntrl.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/controller/mig_7series_v2_2_bank_common.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/controller/mig_7series_v2_2_bank_compare.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/controller/mig_7series_v2_2_bank_mach.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/controller/mig_7series_v2_2_bank_queue.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/controller/mig_7series_v2_2_bank_state.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/controller/mig_7series_v2_2_col_mach.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/controller/mig_7series_v2_2_mc.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/controller/mig_7series_v2_2_rank_cntrl.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/controller/mig_7series_v2_2_rank_common.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/controller/mig_7series_v2_2_rank_mach.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/controller/mig_7series_v2_2_round_robin_arb.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/ecc/mig_7series_v2_2_ecc_buf.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/ecc/mig_7series_v2_2_ecc_dec_fix.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/ecc/mig_7series_v2_2_ecc_gen.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/ecc/mig_7series_v2_2_ecc_merge_enc.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/ecc/mig_7series_v2_2_fi_xor.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/ip_top/mig_7series_v2_2_mem_intfc.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/ip_top/mig_7series_v2_2_memc_ui_top_std.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_tempmon.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/phy/mig_7series_v2_2_ddr_calib_top.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/phy/mig_7series_v2_2_ddr_if_post_fifo.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/phy/mig_7series_v2_2_ddr_mc_phy.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/phy/mig_7series_v2_2_ddr_mc_phy_wrapper.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/phy/mig_7series_v2_2_ddr_of_pre_fifo.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_4lanes.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_ck_addr_cmd_delay.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_dqs_found_cal.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_dqs_found_cal_hr.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_oclkdelay_cal.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_prbs_rdlvl.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_rdlvl.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_top.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_wrcal.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_wrlvl.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_wrlvl_off_delay.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/phy/mig_7series_v2_2_ddr_prbs_gen.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/ui/mig_7series_v2_2_ui_cmd.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/ui/mig_7series_v2_2_ui_rd_data.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/ui/mig_7series_v2_2_ui_top.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/ui/mig_7series_v2_2_ui_wr_data.v Successfully
 ..Successful
Created the file - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/../docs/phy_only_support_readme.txt Successfully
 ..SuccessfulCreated the Top Level File - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/ddr3_ctrl_ip_temp.vCreated the Top Level File - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl/ddr3_ctrl_ip_temp.vCreated the Top Level File - e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip_temp.veoThe design output files are located in e:/v7_2000/DDR_broad__s1/src/DDR/ip_floder/ddr3_4g_ctrl/ddr3_ctrl_ip/_tmp/ddr3_ctrl_ip/user_design/rtl and ..user_design/constraints for rtl & ucf files respectively.