digraph G {
subgraph cluster_scheduler_sched_Linux {
label=sched_Linux;
subgraph cluster_processor_ARM00 {
label=ARM00;
dummy_ARM00 [style=invis];
process_DCT_stage5 [label=DCT_stage5];
}

subgraph cluster_processor_ARM01 {
label=ARM01;
dummy_ARM01 [style=invis];
process_melFreqWrap_stage4 [label=melFreqWrap_stage4];
}

subgraph cluster_processor_ARM02 {
label=ARM02;
dummy_ARM02 [style=invis];
process_source [label=source];
process_readwave_stage1 [label=readwave_stage1];
process_hamming_stage2 [label=hamming_stage2];
process_ShifterDLP [label=ShifterDLP];
process_sink [label=sink];
}

subgraph cluster_processor_ARM03 {
label=ARM03;
dummy_ARM03 [style=invis];
process_FFT_stage3 [label=FFT_stage3];
}

subgraph cluster_processor_ARM04 {
label=ARM04;
dummy_ARM04 [style=invis];
process_Worker_1 [label=Worker_1];
}

subgraph cluster_processor_ARM05 {
label=ARM05;
dummy_ARM05 [style=invis];
process_Worker_2 [label=Worker_2];
}

subgraph cluster_processor_ARM06 {
label=ARM06;
dummy_ARM06 [style=invis];
process_Worker_3 [label=Worker_3];
}

subgraph cluster_processor_ARM07 {
label=ARM07;
dummy_ARM07 [style=invis];
process_Worker_0 [label=Worker_0];
}

}

primitive_comm_L1_ARM00 [label=comm_L1_ARM00];
primitive_comm_L1_ARM00_putget [label=comm_L1_ARM00_putget];
primitive_comm_L1_ARM01 [label=comm_L1_ARM01];
primitive_comm_L1_ARM01_putget [label=comm_L1_ARM01_putget];
primitive_comm_L1_ARM02 [label=comm_L1_ARM02];
primitive_comm_L1_ARM02_putget [label=comm_L1_ARM02_putget];
primitive_comm_L1_ARM03 [label=comm_L1_ARM03];
primitive_comm_L1_ARM03_putget [label=comm_L1_ARM03_putget];
primitive_comm_L1_ARM04 [label=comm_L1_ARM04];
primitive_comm_L1_ARM04_putget [label=comm_L1_ARM04_putget];
primitive_comm_L1_ARM05 [label=comm_L1_ARM05];
primitive_comm_L1_ARM05_putget [label=comm_L1_ARM05_putget];
primitive_comm_L1_ARM06 [label=comm_L1_ARM06];
primitive_comm_L1_ARM06_putget [label=comm_L1_ARM06_putget];
primitive_comm_L1_ARM07 [label=comm_L1_ARM07];
primitive_comm_L1_ARM07_putget [label=comm_L1_ARM07_putget];
primitive_comm_L2_A7 [label=comm_L2_A7];
primitive_comm_L2_A7_putget [label=comm_L2_A7_putget];
primitive_comm_L2_A15 [label=comm_L2_A15];
primitive_comm_L2_A15_putget [label=comm_L2_A15_putget];
primitive_comm_DRAM [label=comm_DRAM];
primitive_comm_DRAM_putget [label=comm_DRAM_putget];
channel_testFile [label=testFile, shape=diamond];
process_source -> channel_testFile  [minlen=4];
channel_testFile -> process_readwave_stage1  [minlen=4];
channel_testFile -> primitive_comm_L1_ARM02_putget  [arrowhead=none, style=dashed];
channel_speakers_ch [label=speakers_ch, shape=diamond];
process_source -> channel_speakers_ch  [minlen=4];
channel_speakers_ch -> process_ShifterDLP  [minlen=4];
channel_speakers_ch -> primitive_comm_L1_ARM02  [arrowhead=none, style=dashed];
channel_sampleRate [label=sampleRate, shape=diamond];
process_readwave_stage1 -> channel_sampleRate  [minlen=4];
channel_sampleRate -> process_melFreqWrap_stage4  [minlen=4];
channel_sampleRate -> primitive_comm_L2_A7_putget  [arrowhead=none, style=dashed];
channel_tokenFrame_ch [label=tokenFrame_ch, shape=diamond];
process_readwave_stage1 -> channel_tokenFrame_ch  [minlen=4];
channel_tokenFrame_ch -> process_hamming_stage2  [minlen=4];
channel_tokenFrame_ch -> primitive_comm_L1_ARM02  [arrowhead=none, style=dashed];
channel_nbFrames_ch [label=nbFrames_ch, shape=diamond];
process_readwave_stage1 -> channel_nbFrames_ch  [minlen=4];
channel_nbFrames_ch -> process_hamming_stage2  [minlen=4];
channel_nbFrames_ch -> process_FFT_stage3  [minlen=4];
channel_nbFrames_ch -> process_melFreqWrap_stage4  [minlen=4];
channel_nbFrames_ch -> process_DCT_stage5  [minlen=4];
channel_nbFrames_ch -> process_Worker_0  [minlen=4];
channel_nbFrames_ch -> process_Worker_1  [minlen=4];
channel_nbFrames_ch -> process_Worker_2  [minlen=4];
channel_nbFrames_ch -> process_Worker_3  [minlen=4];
channel_nbFrames_ch -> primitive_comm_DRAM_putget  [arrowhead=none, style=dashed];
channel_token_H_Frame_ch [label=token_H_Frame_ch, shape=diamond];
process_hamming_stage2 -> channel_token_H_Frame_ch  [minlen=4];
channel_token_H_Frame_ch -> process_FFT_stage3  [minlen=4];
channel_token_H_Frame_ch -> primitive_comm_L2_A7  [arrowhead=none, style=dashed];
channel_logms_ch [label=logms_ch, shape=diamond];
process_melFreqWrap_stage4 -> channel_logms_ch  [minlen=4];
channel_logms_ch -> process_DCT_stage5  [minlen=4];
channel_logms_ch -> primitive_comm_L2_A7_putget  [arrowhead=none, style=dashed];
channel_spectrumVector_ch [label=spectrumVector_ch, shape=diamond];
process_FFT_stage3 -> channel_spectrumVector_ch  [minlen=4];
channel_spectrumVector_ch -> process_melFreqWrap_stage4  [minlen=4];
channel_spectrumVector_ch -> primitive_comm_L2_A7  [arrowhead=none, style=dashed];
channel_codesize_ch [label=codesize_ch, shape=diamond];
process_melFreqWrap_stage4 -> channel_codesize_ch  [minlen=4];
channel_codesize_ch -> process_DCT_stage5  [minlen=4];
channel_codesize_ch -> primitive_comm_L2_A7_putget  [arrowhead=none, style=dashed];
channel_dct_frame_ch [label=dct_frame_ch, shape=diamond];
process_DCT_stage5 -> channel_dct_frame_ch  [minlen=4];
channel_dct_frame_ch -> process_Worker_0  [minlen=4];
channel_dct_frame_ch -> process_Worker_1  [minlen=4];
channel_dct_frame_ch -> process_Worker_2  [minlen=4];
channel_dct_frame_ch -> process_Worker_3  [minlen=4];
channel_dct_frame_ch -> primitive_comm_DRAM_putget  [arrowhead=none, style=dashed];
channel_str_min_ch_0 [label=str_min_ch_0, shape=diamond];
process_Worker_0 -> channel_str_min_ch_0  [minlen=4];
channel_str_min_ch_0 -> process_sink  [minlen=4];
channel_str_min_ch_0 -> primitive_comm_DRAM_putget  [arrowhead=none, style=dashed];
channel_str_min_ch_1 [label=str_min_ch_1, shape=diamond];
process_Worker_1 -> channel_str_min_ch_1  [minlen=4];
channel_str_min_ch_1 -> process_sink  [minlen=4];
channel_str_min_ch_1 -> primitive_comm_DRAM_putget  [arrowhead=none, style=dashed];
channel_str_min_ch_2 [label=str_min_ch_2, shape=diamond];
process_Worker_2 -> channel_str_min_ch_2  [minlen=4];
channel_str_min_ch_2 -> process_sink  [minlen=4];
channel_str_min_ch_2 -> primitive_comm_DRAM_putget  [arrowhead=none, style=dashed];
channel_str_min_ch_3 [label=str_min_ch_3, shape=diamond];
process_Worker_3 -> channel_str_min_ch_3  [minlen=4];
channel_str_min_ch_3 -> process_sink  [minlen=4];
channel_str_min_ch_3 -> primitive_comm_DRAM_putget  [arrowhead=none, style=dashed];
channel_SPW0 [label=SPW0, shape=diamond];
process_ShifterDLP -> channel_SPW0  [minlen=4];
channel_SPW0 -> process_Worker_0  [minlen=4];
channel_SPW0 -> primitive_comm_DRAM  [arrowhead=none, style=dashed];
channel_SPW1 [label=SPW1, shape=diamond];
process_ShifterDLP -> channel_SPW1  [minlen=4];
channel_SPW1 -> process_Worker_1  [minlen=4];
channel_SPW1 -> primitive_comm_DRAM  [arrowhead=none, style=dashed];
channel_SPW2 [label=SPW2, shape=diamond];
process_ShifterDLP -> channel_SPW2  [minlen=4];
channel_SPW2 -> process_Worker_2  [minlen=4];
channel_SPW2 -> primitive_comm_DRAM  [arrowhead=none, style=dashed];
channel_SPW3 [label=SPW3, shape=diamond];
process_ShifterDLP -> channel_SPW3  [minlen=4];
channel_SPW3 -> process_Worker_3  [minlen=4];
channel_SPW3 -> primitive_comm_DRAM  [arrowhead=none, style=dashed];
channel_nbSpeakers [label=nbSpeakers, shape=diamond];
process_source -> channel_nbSpeakers  [minlen=4];
channel_nbSpeakers -> process_ShifterDLP  [minlen=4];
channel_nbSpeakers -> process_Worker_0  [minlen=4];
channel_nbSpeakers -> process_Worker_1  [minlen=4];
channel_nbSpeakers -> process_Worker_2  [minlen=4];
channel_nbSpeakers -> process_Worker_3  [minlen=4];
channel_nbSpeakers -> primitive_comm_DRAM_putget  [arrowhead=none, style=dashed];
}
