/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_15z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [18:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire [3:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_41z;
  wire [15:0] celloutsig_0_4z;
  wire celloutsig_0_58z;
  wire [3:0] celloutsig_0_59z;
  wire [11:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_60z;
  wire [3:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire [16:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~(in_data[116] | celloutsig_1_5z);
  assign celloutsig_1_3z = ~celloutsig_1_2z;
  assign celloutsig_1_13z = ~celloutsig_1_1z;
  assign celloutsig_0_23z = ~celloutsig_0_19z;
  assign celloutsig_0_2z = ~celloutsig_0_0z;
  assign celloutsig_0_29z = ~celloutsig_0_28z;
  assign celloutsig_0_0z = in_data[16] | in_data[58];
  assign celloutsig_0_33z = ~(celloutsig_0_7z[5] ^ celloutsig_0_22z);
  assign celloutsig_0_41z = { celloutsig_0_25z[2:0], celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_34z } + { celloutsig_0_10z[5:1], celloutsig_0_6z };
  assign celloutsig_0_10z = { celloutsig_0_7z[7:6], celloutsig_0_3z } + { celloutsig_0_6z[1:0], celloutsig_0_3z };
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 3'h0;
    else _00_ <= celloutsig_0_4z[8:6];
  assign celloutsig_0_59z = { celloutsig_0_32z[5], celloutsig_0_15z } & { celloutsig_0_24z[1:0], celloutsig_0_22z, celloutsig_0_58z };
  assign celloutsig_1_4z = { in_data[184:182], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } & { in_data[150:139], celloutsig_1_1z };
  assign celloutsig_0_17z = { celloutsig_0_4z[12:8], celloutsig_0_8z, celloutsig_0_3z } & { celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_32z = { celloutsig_0_7z[7:2], celloutsig_0_20z } / { 1'h1, celloutsig_0_10z[4:0], celloutsig_0_29z };
  assign celloutsig_0_58z = celloutsig_0_41z[8:4] === { celloutsig_0_33z, celloutsig_0_23z, celloutsig_0_34z };
  assign celloutsig_0_9z = celloutsig_0_4z[10:7] === { in_data[48:47], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_5z[7:4], celloutsig_0_6z, celloutsig_0_9z } === { celloutsig_0_5z[2:0], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_5z = { celloutsig_1_4z[2], celloutsig_1_3z, celloutsig_1_2z } > { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_4z[11:5], celloutsig_1_11z } > { celloutsig_1_8z[5:1], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_13z };
  assign celloutsig_0_26z = { celloutsig_0_17z[5:2], celloutsig_0_8z } && { celloutsig_0_3z[3], celloutsig_0_3z };
  assign celloutsig_1_7z = ! { in_data[124:106], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_10z = ! { in_data[152], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_37z = { _00_[1:0], celloutsig_0_33z } || celloutsig_0_21z[5:3];
  assign celloutsig_0_20z = celloutsig_0_4z[15:11] || { celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_28z = celloutsig_0_4z[12:3] || { celloutsig_0_1z[14:6], celloutsig_0_8z };
  assign celloutsig_1_2z = { in_data[122:121], celloutsig_1_1z } < in_data[131:129];
  assign celloutsig_1_9z = celloutsig_1_6z[5:3] < in_data[175:173];
  assign celloutsig_0_8z = { celloutsig_0_1z[7:6], celloutsig_0_0z } < in_data[45:43];
  assign celloutsig_0_11z = celloutsig_0_5z[9:4] < { in_data[11], celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_22z = { celloutsig_0_4z[9:5], celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_0z } < { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_13z = { celloutsig_0_1z[13:12], celloutsig_0_8z } * celloutsig_0_4z[14:12];
  assign celloutsig_0_4z = celloutsig_0_0z ? { celloutsig_0_1z[15:2], celloutsig_0_2z, celloutsig_0_2z } : celloutsig_0_1z[17:2];
  assign celloutsig_0_60z = celloutsig_0_37z ? celloutsig_0_34z : celloutsig_0_41z[8:6];
  assign celloutsig_1_16z = celloutsig_1_1z ? { celloutsig_1_6z[5:4], celloutsig_1_0z, celloutsig_1_2z, 1'h1 } : { in_data[146:144], celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_1_18z = celloutsig_1_6z[5] ? { celloutsig_1_17z, celloutsig_1_4z } : { celloutsig_1_14z[4:2], celloutsig_1_12z[2], 2'h3, celloutsig_1_12z[2], 2'h3, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_12z[2], 2'h3, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_11z };
  assign celloutsig_0_1z = in_data[54] ? { in_data[33:17], celloutsig_0_0z, celloutsig_0_0z } : { in_data[67:55], 1'h0, in_data[53:49] };
  assign celloutsig_0_25z = celloutsig_0_19z ? { _00_, celloutsig_0_10z } : { celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_1_1z = { in_data[171:161], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } != in_data[154:139];
  assign celloutsig_0_19z = celloutsig_0_17z[9:1] != in_data[18:10];
  assign celloutsig_1_0z = in_data[188:185] !== in_data[148:145];
  assign celloutsig_0_18z = celloutsig_0_17z[6:3] !== { _00_[1], _00_ };
  assign celloutsig_1_8z = celloutsig_1_4z[5:0] | in_data[181:176];
  assign celloutsig_1_17z = celloutsig_1_6z[6:3] | { celloutsig_1_16z[3:1], celloutsig_1_3z };
  assign celloutsig_0_5z = in_data[32:21] << { celloutsig_0_4z[14:4], celloutsig_0_2z };
  assign celloutsig_0_21z = celloutsig_0_4z[8:3] << celloutsig_0_5z[8:3];
  assign celloutsig_1_14z = { celloutsig_1_5z, celloutsig_1_12z[2], 2'h3, celloutsig_1_7z } >> { celloutsig_1_6z[4:2], celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_0_7z = { celloutsig_0_5z[2:0], celloutsig_0_6z, celloutsig_0_0z } >> { celloutsig_0_5z[3:0], celloutsig_0_6z };
  assign celloutsig_0_15z = { celloutsig_0_6z[2:1], celloutsig_0_2z } >> { celloutsig_0_4z[7:6], celloutsig_0_9z };
  assign celloutsig_0_3z = celloutsig_0_1z[10:7] >>> { celloutsig_0_1z[15:13], celloutsig_0_0z };
  assign celloutsig_0_34z = { celloutsig_0_17z[4], celloutsig_0_23z, celloutsig_0_26z } >>> celloutsig_0_7z[2:0];
  assign celloutsig_0_6z = celloutsig_0_5z[5:2] >>> in_data[67:64];
  assign celloutsig_1_6z = celloutsig_1_4z[12:4] >>> { in_data[168:161], celloutsig_1_1z };
  assign celloutsig_0_24z = celloutsig_0_4z[6:2] ^ { in_data[79], celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_1_12z[2] = celloutsig_1_3z ~^ celloutsig_1_6z[3];
  assign celloutsig_1_12z[1:0] = 2'h3;
  assign { out_data[144:128], out_data[96], out_data[35:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
