#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f96a555def0 .scope module, "computer_tb" "computer_tb" 2 1;
 .timescale 0 0;
v0x7f96a5582070_0 .var "clk", 0 0;
v0x7f96a5582200_0 .var "reset", 0 0;
S_0x7f96a556b3e0 .scope module, "U0" "computer" 2 4, 3 3 0, S_0x7f96a555def0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock_50_b7a"
v0x7f96a55817a0_0 .net "CPUaddr", 15 0, L_0x7f96a5584460;  1 drivers
v0x7f96a5581890_0 .net "CPUbe", 1 0, v0x7f96a557b400_0;  1 drivers
v0x7f96a5581920_0 .net "CPUread", 15 0, L_0x7f96a55834f0;  1 drivers
v0x7f96a55819b0_0 .net "CPUwe", 0 0, L_0x7f96a5584370;  1 drivers
v0x7f96a5581a80_0 .net "CPUwrite", 15 0, L_0x7f96a55842c0;  1 drivers
v0x7f96a5581b90_0 .net "RAMaddr", 15 0, L_0x7f96a55833d0;  1 drivers
v0x7f96a5581c60_0 .net "RAMbe", 1 0, L_0x7f96a5583650;  1 drivers
v0x7f96a5581d30_0 .net "RAMread", 15 0, L_0x7f96a5584540;  1 drivers
v0x7f96a5581e00_0 .net "RAMwe", 0 0, L_0x7f96a55835e0;  1 drivers
v0x7f96a5581f10_0 .net "RAMwrite", 15 0, L_0x7f96a5583480;  1 drivers
v0x7f96a5581fe0_0 .net "clock_50_b7a", 0 0, v0x7f96a5582070_0;  1 drivers
S_0x7f96a556b0d0 .scope module, "cpu" "cpu" 3 29, 4 2 0, S_0x7f96a556b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /OUTPUT 16 "RAMin"
    .port_info 2 /INPUT 16 "RAMout"
    .port_info 3 /OUTPUT 1 "we"
    .port_info 4 /OUTPUT 16 "RAMaddr"
    .port_info 5 /OUTPUT 2 "byte_enable"
    .port_info 6 /INPUT 1 "clk"
L_0x7f96a5583aa0 .functor BUFZ 16, v0x7f96a557a360_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f96a5584210 .functor BUFZ 16, v0x7f96a557a360_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f96a55842c0 .functor BUFZ 16, v0x7f96a5579e50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f96a5584370 .functor BUFZ 1, v0x7f96a557bab0_0, C4<0>, C4<0>, C4<0>;
L_0x7f96a5584460 .functor BUFZ 16, v0x7f96a55797f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f96a557dcc0_0 .net "ALUout", 15 0, v0x7f96a557a360_0;  1 drivers
v0x7f96a557dd90_0 .net "IRimm", 12 0, v0x7f96a557b630_0;  1 drivers
v0x7f96a557de20_0 .net "IRout", 15 0, v0x7f96a5579170_0;  1 drivers
v0x7f96a557def0_0 .net "MARin", 15 0, L_0x7f96a5584210;  1 drivers
v0x7f96a557df80_0 .net "MARout", 15 0, v0x7f96a55797f0_0;  1 drivers
v0x7f96a557e050_0 .var "MDRin", 15 0;
v0x7f96a557e100_0 .net "MDRout", 15 0, v0x7f96a5579e50_0;  1 drivers
v0x7f96a557e1b0_0 .net "RAMaddr", 15 0, L_0x7f96a5584460;  alias, 1 drivers
v0x7f96a557e240_0 .net "RAMin", 15 0, L_0x7f96a55842c0;  alias, 1 drivers
v0x7f96a557e370_0 .net "RAMout", 15 0, L_0x7f96a55834f0;  alias, 1 drivers
v0x7f96a557e430_0 .net "byte_enable", 1 0, v0x7f96a557b400_0;  alias, 1 drivers
v0x7f96a557e4c0_0 .net "clk", 0 0, v0x7f96a5582070_0;  alias, 1 drivers
o0x10de914e8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7f96a557e550_0 .net "f", 2 0, o0x10de914e8;  0 drivers
v0x7f96a557e5e0_0 .net "incr_pc", 0 0, v0x7f96a557b4c0_0;  1 drivers
v0x7f96a557e6b0_0 .net "ir_load", 0 0, v0x7f96a557b560_0;  1 drivers
v0x7f96a557e780_0 .net "mar_load", 0 0, v0x7f96a557b6c0_0;  1 drivers
v0x7f96a557e850_0 .net "mdr_load", 0 0, v0x7f96a557b830_0;  1 drivers
v0x7f96a557e9e0_0 .net "mdrs", 1 0, v0x7f96a557b790_0;  1 drivers
v0x7f96a557ea70_0 .var "op0", 15 0;
v0x7f96a557eb00_0 .net "op0s", 1 0, v0x7f96a557b8e0_0;  1 drivers
v0x7f96a557eb90_0 .var "op1", 15 0;
v0x7f96a557ec20_0 .net "op1s", 1 0, v0x7f96a557b980_0;  1 drivers
v0x7f96a557ecb0_0 .net "ram_load", 0 0, v0x7f96a557bab0_0;  1 drivers
v0x7f96a557ed40_0 .net "reg_load", 0 0, v0x7f96a557bd60_0;  1 drivers
v0x7f96a557ee10_0 .net "regr0", 15 0, v0x7f96a557d650_0;  1 drivers
v0x7f96a557eea0_0 .net "regr0s", 2 0, v0x7f96a557bb50_0;  1 drivers
v0x7f96a557ef70_0 .net "regr1", 15 0, v0x7f96a557d770_0;  1 drivers
v0x7f96a557f000_0 .net "regr1s", 2 0, v0x7f96a557bc00_0;  1 drivers
v0x7f96a557f0d0_0 .net "regw", 15 0, L_0x7f96a5583aa0;  1 drivers
v0x7f96a557f170_0 .net "regws", 2 0, v0x7f96a557bcb0_0;  1 drivers
o0x10de910c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f96a557f240_0 .net "reset", 0 0, o0x10de910c8;  0 drivers
v0x7f96a557f2d0_0 .net "state", 2 0, v0x7f96a557c950_0;  1 drivers
v0x7f96a557f370_0 .net "we", 0 0, L_0x7f96a5584370;  alias, 1 drivers
E_0x7f96a556d180/0 .event edge, v0x7f96a557b790_0, v0x7f96a557b630_0, v0x7f96a5579010_0, v0x7f96a557a360_0;
E_0x7f96a556d180/1 .event edge, v0x7f96a557b8e0_0, v0x7f96a557d650_0, v0x7f96a557d770_0, v0x7f96a5579e50_0;
E_0x7f96a556d180/2 .event edge, v0x7f96a557b980_0;
E_0x7f96a556d180 .event/or E_0x7f96a556d180/0, E_0x7f96a556d180/1, E_0x7f96a556d180/2;
S_0x7f96a556ade0 .scope module, "IR" "register" 4 67, 5 1 0, S_0x7f96a556b0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7f96a550e490_0 .net "clk", 0 0, v0x7f96a5582070_0;  alias, 1 drivers
v0x7f96a5579010_0 .net "in", 15 0, L_0x7f96a55834f0;  alias, 1 drivers
v0x7f96a55790c0_0 .net "load", 0 0, v0x7f96a557b560_0;  alias, 1 drivers
v0x7f96a5579170_0 .var "out", 15 0;
v0x7f96a5579220_0 .net "reset", 0 0, o0x10de910c8;  alias, 0 drivers
E_0x7f96a5568970 .event negedge, v0x7f96a550e490_0;
S_0x7f96a5579380 .scope module, "MAR" "register_posedge" 4 59, 6 1 0, S_0x7f96a556b0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7f96a55795e0_0 .net "clk", 0 0, v0x7f96a5582070_0;  alias, 1 drivers
v0x7f96a55796a0_0 .net "in", 15 0, L_0x7f96a5584210;  alias, 1 drivers
v0x7f96a5579740_0 .net "load", 0 0, v0x7f96a557b6c0_0;  alias, 1 drivers
v0x7f96a55797f0_0 .var "out", 15 0;
v0x7f96a55798a0_0 .net "reset", 0 0, o0x10de910c8;  alias, 0 drivers
E_0x7f96a55795b0 .event posedge, v0x7f96a550e490_0;
S_0x7f96a55799e0 .scope module, "MDR" "register_posedge" 4 51, 6 1 0, S_0x7f96a556b0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7f96a5579c30_0 .net "clk", 0 0, v0x7f96a5582070_0;  alias, 1 drivers
v0x7f96a5579d00_0 .net "in", 15 0, v0x7f96a557e050_0;  1 drivers
v0x7f96a5579da0_0 .net "load", 0 0, v0x7f96a557b830_0;  alias, 1 drivers
v0x7f96a5579e50_0 .var "out", 15 0;
v0x7f96a5579ef0_0 .net "reset", 0 0, o0x10de910c8;  alias, 0 drivers
S_0x7f96a557a060 .scope module, "alu" "alu" 4 97, 7 1 0, S_0x7f96a556b0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "x"
    .port_info 1 /INPUT 16 "y"
    .port_info 2 /INPUT 3 "f"
    .port_info 3 /OUTPUT 16 "out"
v0x7f96a557a2a0_0 .net "f", 2 0, o0x10de914e8;  alias, 0 drivers
v0x7f96a557a360_0 .var "out", 15 0;
v0x7f96a557a410_0 .net "x", 15 0, v0x7f96a557ea70_0;  1 drivers
v0x7f96a557a4d0_0 .net "y", 15 0, v0x7f96a557eb90_0;  1 drivers
E_0x7f96a556db40 .event edge, v0x7f96a557a2a0_0, v0x7f96a557a410_0, v0x7f96a557a4d0_0;
S_0x7f96a557a5e0 .scope module, "decoder" "decoder" 4 24, 8 4 0, S_0x7f96a556b0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instr"
    .port_info 1 /OUTPUT 1 "MAR_LOAD"
    .port_info 2 /OUTPUT 1 "IR_LOAD"
    .port_info 3 /OUTPUT 1 "MDR_LOAD"
    .port_info 4 /OUTPUT 1 "REG_LOAD"
    .port_info 5 /OUTPUT 1 "RAM_LOAD"
    .port_info 6 /OUTPUT 1 "INCR_PC"
    .port_info 7 /OUTPUT 2 "BYTE_ENABLE"
    .port_info 8 /OUTPUT 3 "REGR0S"
    .port_info 9 /OUTPUT 3 "REGR1S"
    .port_info 10 /OUTPUT 3 "REGWS"
    .port_info 11 /OUTPUT 2 "OP0S"
    .port_info 12 /OUTPUT 2 "OP1S"
    .port_info 13 /OUTPUT 13 "IRimm"
    .port_info 14 /OUTPUT 2 "MDRS"
    .port_info 15 /OUTPUT 3 "state"
    .port_info 16 /INPUT 1 "reset"
    .port_info 17 /INPUT 1 "clk"
P_0x7f96a6000000 .param/l "DECODE" 0 8 61, C4<011>;
P_0x7f96a6000040 .param/l "EXEC" 0 8 61, C4<110>;
P_0x7f96a6000080 .param/l "EXECM" 0 8 61, C4<111>;
P_0x7f96a60000c0 .param/l "FETCH" 0 8 61, C4<001>;
P_0x7f96a6000100 .param/l "FETCHM" 0 8 61, C4<010>;
P_0x7f96a6000140 .param/l "MDRS_ALU" 0 8 59, C4<10>;
P_0x7f96a6000180 .param/l "MDRS_IMM" 0 8 59, C4<00>;
P_0x7f96a60001c0 .param/l "MDRS_RAM" 0 8 59, C4<01>;
P_0x7f96a6000200 .param/l "OPS_MDR" 0 8 60, C4<10>;
P_0x7f96a6000240 .param/l "OPS_R0" 0 8 60, C4<00>;
P_0x7f96a6000280 .param/l "OPS_R1" 0 8 60, C4<01>;
P_0x7f96a60002c0 .param/l "PC" 0 8 58, C4<0111>;
P_0x7f96a6000300 .param/l "READ" 0 8 61, C4<100>;
P_0x7f96a6000340 .param/l "READM" 0 8 61, C4<101>;
P_0x7f96a6000380 .param/l "REG0" 0 8 58, C4<000>;
P_0x7f96a60003c0 .param/l "REG1" 0 8 58, C4<001>;
P_0x7f96a6000400 .param/l "REG2" 0 8 58, C4<010>;
P_0x7f96a6000440 .param/l "REG3" 0 8 58, C4<011>;
P_0x7f96a6000480 .param/l "REG4" 0 8 58, C4<100>;
P_0x7f96a60004c0 .param/l "REG5" 0 8 58, C4<101>;
P_0x7f96a6000500 .param/l "REG6" 0 8 58, C4<110>;
v0x7f96a557b400_0 .var "BYTE_ENABLE", 1 0;
v0x7f96a557b4c0_0 .var "INCR_PC", 0 0;
v0x7f96a557b560_0 .var "IR_LOAD", 0 0;
v0x7f96a557b630_0 .var "IRimm", 12 0;
v0x7f96a557b6c0_0 .var "MAR_LOAD", 0 0;
v0x7f96a557b790_0 .var "MDRS", 1 0;
v0x7f96a557b830_0 .var "MDR_LOAD", 0 0;
v0x7f96a557b8e0_0 .var "OP0S", 1 0;
v0x7f96a557b980_0 .var "OP1S", 1 0;
v0x7f96a557bab0_0 .var "RAM_LOAD", 0 0;
v0x7f96a557bb50_0 .var "REGR0S", 2 0;
v0x7f96a557bc00_0 .var "REGR1S", 2 0;
v0x7f96a557bcb0_0 .var "REGWS", 2 0;
v0x7f96a557bd60_0 .var "REG_LOAD", 0 0;
v0x7f96a557be00_0 .net *"_s0", 3 0, L_0x7f96a55836c0;  1 drivers
v0x7f96a557beb0_0 .net *"_s11", 6 0, L_0x7f96a5583a00;  1 drivers
L_0x10dec3098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f96a557bf60_0 .net *"_s15", 0 0, L_0x10dec3098;  1 drivers
v0x7f96a557c0f0_0 .net *"_s17", 9 0, L_0x7f96a5583c00;  1 drivers
L_0x10dec30e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f96a557c180_0 .net *"_s21", 0 0, L_0x10dec30e0;  1 drivers
L_0x10dec3050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f96a557c230_0 .net *"_s3", 0 0, L_0x10dec3050;  1 drivers
v0x7f96a557c2e0_0 .net *"_s5", 3 0, L_0x7f96a55837a0;  1 drivers
v0x7f96a557c390_0 .net "arg0", 2 0, L_0x7f96a5583e40;  1 drivers
v0x7f96a557c440_0 .net "arg1", 2 0, L_0x7f96a5583f30;  1 drivers
v0x7f96a557c4f0_0 .net "clk", 0 0, v0x7f96a5582070_0;  alias, 1 drivers
v0x7f96a557c580_0 .net "imm10", 10 0, L_0x7f96a5583ce0;  1 drivers
v0x7f96a557c630_0 .net "imm7", 7 0, L_0x7f96a5583b20;  1 drivers
v0x7f96a557c6e0_0 .net "instr", 15 0, v0x7f96a5579170_0;  alias, 1 drivers
v0x7f96a557c7a0_0 .net "next_state", 2 0, L_0x7f96a5583880;  1 drivers
v0x7f96a557c830_0 .net "opc0", 2 0, L_0x7f96a5583960;  1 drivers
v0x7f96a557c8c0_0 .net "reset", 0 0, o0x10de910c8;  alias, 0 drivers
v0x7f96a557c950_0 .var "state", 2 0;
v0x7f96a557c9e0_0 .net "tgt", 2 0, L_0x7f96a5583fd0;  1 drivers
E_0x7f96a557b070/0 .event edge, v0x7f96a557c830_0, v0x7f96a557c630_0, v0x7f96a557c580_0, v0x7f96a557c950_0;
E_0x7f96a557b070/1 .event edge, v0x7f96a557c440_0, v0x7f96a557c9e0_0;
E_0x7f96a557b070 .event/or E_0x7f96a557b070/0, E_0x7f96a557b070/1;
L_0x7f96a55836c0 .concat [ 3 1 0 0], v0x7f96a557c950_0, L_0x10dec3050;
L_0x7f96a55837a0 .ufunc TD_computer_tb.U0.cpu.decoder.fsm_function, 4, L_0x7f96a55836c0 (v0x7f96a557b350_0) v0x7f96a557b290_0 S_0x7f96a557b0d0;
L_0x7f96a5583880 .part L_0x7f96a55837a0, 0, 3;
L_0x7f96a5583960 .part v0x7f96a5579170_0, 13, 3;
L_0x7f96a5583a00 .part v0x7f96a5579170_0, 6, 7;
L_0x7f96a5583b20 .concat [ 7 1 0 0], L_0x7f96a5583a00, L_0x10dec3098;
L_0x7f96a5583c00 .part v0x7f96a5579170_0, 3, 10;
L_0x7f96a5583ce0 .concat [ 10 1 0 0], L_0x7f96a5583c00, L_0x10dec30e0;
L_0x7f96a5583e40 .part v0x7f96a5579170_0, 6, 3;
L_0x7f96a5583f30 .part v0x7f96a5579170_0, 3, 3;
L_0x7f96a5583fd0 .part v0x7f96a5579170_0, 0, 3;
S_0x7f96a557b0d0 .scope function, "fsm_function" "fsm_function" 8 70, 8 70 0, S_0x7f96a557a5e0;
 .timescale 0 0;
v0x7f96a557b290_0 .var "fsm_function", 3 0;
v0x7f96a557b350_0 .var "state", 3 0;
TD_computer_tb.U0.cpu.decoder.fsm_function ;
    %load/vec4 v0x7f96a557b350_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f96a557b290_0, 0, 4;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f96a557b290_0, 0, 4;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7f96a557b290_0, 0, 4;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7f96a557b290_0, 0, 4;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7f96a557b290_0, 0, 4;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f96a557b290_0, 0, 4;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f96a557b290_0, 0, 4;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f96a557b290_0, 0, 4;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %end;
S_0x7f96a557cc10 .scope module, "regfile" "regfile" 4 79, 9 4 0, S_0x7f96a556b0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "regr0"
    .port_info 1 /OUTPUT 16 "regr1"
    .port_info 2 /INPUT 16 "regw"
    .port_info 3 /INPUT 3 "regr0s"
    .port_info 4 /INPUT 3 "regr1s"
    .port_info 5 /INPUT 3 "regws"
    .port_info 6 /INPUT 1 "we"
    .port_info 7 /INPUT 1 "incr_pc"
    .port_info 8 /INPUT 1 "reset"
    .port_info 9 /INPUT 1 "clk"
v0x7f96a557ae30_0 .var "R1", 15 0;
v0x7f96a557cfc0_0 .var "R2", 15 0;
v0x7f96a557d070_0 .var "R3", 15 0;
v0x7f96a557d130_0 .var "R4", 15 0;
v0x7f96a557d1e0_0 .var "R5", 15 0;
v0x7f96a557d2d0_0 .var "R6", 15 0;
v0x7f96a557d380_0 .var "R7", 15 0;
v0x7f96a557d430_0 .net "clk", 0 0, v0x7f96a5582070_0;  alias, 1 drivers
v0x7f96a557d540_0 .net "incr_pc", 0 0, v0x7f96a557b4c0_0;  alias, 1 drivers
v0x7f96a557d650_0 .var "regr0", 15 0;
v0x7f96a557d6e0_0 .net "regr0s", 2 0, v0x7f96a557bb50_0;  alias, 1 drivers
v0x7f96a557d770_0 .var "regr1", 15 0;
v0x7f96a557d800_0 .net "regr1s", 2 0, v0x7f96a557bc00_0;  alias, 1 drivers
v0x7f96a557d890_0 .net "regw", 15 0, L_0x7f96a5583aa0;  alias, 1 drivers
v0x7f96a557d930_0 .net "regws", 2 0, v0x7f96a557bcb0_0;  alias, 1 drivers
v0x7f96a557d9f0_0 .net "reset", 0 0, o0x10de910c8;  alias, 0 drivers
v0x7f96a557db00_0 .net "we", 0 0, v0x7f96a557bd60_0;  alias, 1 drivers
E_0x7f96a557cf00/0 .event edge, v0x7f96a557bb50_0, v0x7f96a557ae30_0, v0x7f96a557cfc0_0, v0x7f96a557d070_0;
E_0x7f96a557cf00/1 .event edge, v0x7f96a557d130_0, v0x7f96a557d1e0_0, v0x7f96a557d2d0_0, v0x7f96a557d380_0;
E_0x7f96a557cf00/2 .event edge, v0x7f96a557bc00_0;
E_0x7f96a557cf00 .event/or E_0x7f96a557cf00/0, E_0x7f96a557cf00/1, E_0x7f96a557cf00/2;
S_0x7f96a557f600 .scope module, "mem_io" "memory_io" 3 14, 10 3 0, S_0x7f96a556b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "CPUwrite"
    .port_info 1 /OUTPUT 16 "CPUread"
    .port_info 2 /INPUT 16 "CPUaddr"
    .port_info 3 /INPUT 2 "CPUbe"
    .port_info 4 /INPUT 1 "CPUwe"
    .port_info 5 /OUTPUT 16 "RAMwrite"
    .port_info 6 /INPUT 16 "RAMread"
    .port_info 7 /OUTPUT 16 "RAMaddr"
    .port_info 8 /OUTPUT 2 "RAMbe"
    .port_info 9 /OUTPUT 1 "RAMwe"
L_0x7f96a55833d0 .functor BUFZ 16, L_0x7f96a5583020, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f96a5583480 .functor BUFZ 16, v0x7f96a5580e40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f96a55834f0 .functor BUFZ 16, v0x7f96a5580d90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f96a55835e0 .functor BUFZ 1, L_0x7f96a5584370, C4<0>, C4<0>, C4<0>;
L_0x7f96a5583650 .functor BUFZ 2, v0x7f96a5580ce0_0, C4<00>, C4<00>, C4<00>;
v0x7f96a557f8e0_0 .net "CPUaddr", 15 0, L_0x7f96a5584460;  alias, 1 drivers
v0x7f96a557f9a0_0 .net "CPUbe", 1 0, v0x7f96a557b400_0;  alias, 1 drivers
v0x7f96a557fa70_0 .net "CPUread", 15 0, L_0x7f96a55834f0;  alias, 1 drivers
v0x7f96a557fb40_0 .net "CPUwe", 0 0, L_0x7f96a5584370;  alias, 1 drivers
v0x7f96a557fbd0_0 .net "CPUwrite", 15 0, L_0x7f96a55842c0;  alias, 1 drivers
v0x7f96a557fca0_0 .net "RAMaddr", 15 0, L_0x7f96a55833d0;  alias, 1 drivers
v0x7f96a557fd40_0 .net "RAMbe", 1 0, L_0x7f96a5583650;  alias, 1 drivers
v0x7f96a557fdf0_0 .net "RAMread", 15 0, L_0x7f96a5584540;  alias, 1 drivers
v0x7f96a557fea0_0 .net "RAMwe", 0 0, L_0x7f96a55835e0;  alias, 1 drivers
v0x7f96a557ffc0_0 .net "RAMwrite", 15 0, L_0x7f96a5583480;  alias, 1 drivers
v0x7f96a5580070_0 .net *"_s11", 0 0, L_0x7f96a55823d0;  1 drivers
v0x7f96a5580120_0 .net *"_s15", 0 0, L_0x7f96a5582470;  1 drivers
v0x7f96a55801d0_0 .net *"_s19", 0 0, L_0x7f96a5582510;  1 drivers
v0x7f96a5580280_0 .net *"_s23", 0 0, L_0x7f96a55825e0;  1 drivers
v0x7f96a5580330_0 .net *"_s27", 0 0, L_0x7f96a5582780;  1 drivers
v0x7f96a55803e0_0 .net *"_s3", 0 0, L_0x7f96a5582290;  1 drivers
v0x7f96a5580490_0 .net *"_s31", 0 0, L_0x7f96a5582820;  1 drivers
v0x7f96a5580620_0 .net *"_s35", 0 0, L_0x7f96a55828c0;  1 drivers
v0x7f96a55806b0_0 .net *"_s39", 0 0, L_0x7f96a55829b0;  1 drivers
v0x7f96a5580760_0 .net *"_s43", 0 0, L_0x7f96a5582a50;  1 drivers
v0x7f96a5580810_0 .net *"_s47", 0 0, L_0x7f96a5582b50;  1 drivers
v0x7f96a55808c0_0 .net *"_s51", 0 0, L_0x7f96a5582bf0;  1 drivers
v0x7f96a5580970_0 .net *"_s55", 0 0, L_0x7f96a5582d00;  1 drivers
v0x7f96a5580a20_0 .net *"_s59", 0 0, L_0x7f96a5582680;  1 drivers
L_0x10dec3008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f96a5580ad0_0 .net/2s *"_s63", 0 0, L_0x10dec3008;  1 drivers
v0x7f96a5580b80_0 .net *"_s7", 0 0, L_0x7f96a5582330;  1 drivers
v0x7f96a5580c30_0 .net "addr", 15 0, L_0x7f96a5583020;  1 drivers
v0x7f96a5580ce0_0 .var "be", 1 0;
v0x7f96a5580d90_0 .var "data", 15 0;
v0x7f96a5580e40_0 .var "wdata", 15 0;
E_0x7f96a554b8b0/0 .event edge, v0x7f96a557f370_0, v0x7f96a557b400_0, v0x7f96a557e1b0_0, v0x7f96a557e240_0;
E_0x7f96a554b8b0/1 .event edge, v0x7f96a557fdf0_0;
E_0x7f96a554b8b0 .event/or E_0x7f96a554b8b0/0, E_0x7f96a554b8b0/1;
L_0x7f96a5582290 .part L_0x7f96a5584460, 1, 1;
L_0x7f96a5582330 .part L_0x7f96a5584460, 2, 1;
L_0x7f96a55823d0 .part L_0x7f96a5584460, 3, 1;
L_0x7f96a5582470 .part L_0x7f96a5584460, 4, 1;
L_0x7f96a5582510 .part L_0x7f96a5584460, 5, 1;
L_0x7f96a55825e0 .part L_0x7f96a5584460, 6, 1;
L_0x7f96a5582780 .part L_0x7f96a5584460, 7, 1;
L_0x7f96a5582820 .part L_0x7f96a5584460, 8, 1;
L_0x7f96a55828c0 .part L_0x7f96a5584460, 9, 1;
L_0x7f96a55829b0 .part L_0x7f96a5584460, 10, 1;
L_0x7f96a5582a50 .part L_0x7f96a5584460, 11, 1;
L_0x7f96a5582b50 .part L_0x7f96a5584460, 12, 1;
L_0x7f96a5582bf0 .part L_0x7f96a5584460, 13, 1;
L_0x7f96a5582d00 .part L_0x7f96a5584460, 14, 1;
L_0x7f96a5582680 .part L_0x7f96a5584460, 15, 1;
LS_0x7f96a5583020_0_0 .concat8 [ 1 1 1 1], L_0x7f96a5582290, L_0x7f96a5582330, L_0x7f96a55823d0, L_0x7f96a5582470;
LS_0x7f96a5583020_0_4 .concat8 [ 1 1 1 1], L_0x7f96a5582510, L_0x7f96a55825e0, L_0x7f96a5582780, L_0x7f96a5582820;
LS_0x7f96a5583020_0_8 .concat8 [ 1 1 1 1], L_0x7f96a55828c0, L_0x7f96a55829b0, L_0x7f96a5582a50, L_0x7f96a5582b50;
LS_0x7f96a5583020_0_12 .concat8 [ 1 1 1 1], L_0x7f96a5582bf0, L_0x7f96a5582d00, L_0x7f96a5582680, L_0x10dec3008;
L_0x7f96a5583020 .concat8 [ 4 4 4 4], LS_0x7f96a5583020_0_0, LS_0x7f96a5583020_0_4, LS_0x7f96a5583020_0_8, LS_0x7f96a5583020_0_12;
S_0x7f96a5580fe0 .scope module, "ram" "ram" 3 38, 11 1 0, S_0x7f96a556b3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out"
    .port_info 1 /INPUT 16 "address"
    .port_info 2 /INPUT 16 "data_in"
    .port_info 3 /INPUT 2 "be"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "clk"
L_0x7f96a5584540 .functor BUFZ 16, v0x7f96a55815d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f96a55811d0_0 .net "address", 15 0, L_0x7f96a55833d0;  alias, 1 drivers
v0x7f96a5581260_0 .net "be", 1 0, L_0x7f96a5583650;  alias, 1 drivers
v0x7f96a5581310_0 .net "clk", 0 0, v0x7f96a5582070_0;  alias, 1 drivers
v0x7f96a55813c0_0 .net "data_in", 15 0, L_0x7f96a5583480;  alias, 1 drivers
v0x7f96a5581470_0 .net "data_out", 15 0, L_0x7f96a5584540;  alias, 1 drivers
v0x7f96a5581540 .array "memory", 255 0, 15 0;
v0x7f96a55815d0_0 .var "temp", 15 0;
v0x7f96a5581670_0 .net "we", 0 0, L_0x7f96a55835e0;  alias, 1 drivers
    .scope S_0x7f96a557f600;
T_1 ;
    %wait E_0x7f96a554b8b0;
    %load/vec4 v0x7f96a557fb40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7f96a557f9a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7f96a557f8e0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x7f96a557fbd0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %load/vec4 v0x7f96a557fbd0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %load/vec4 v0x7f96a557fbd0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %load/vec4 v0x7f96a557fbd0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %load/vec4 v0x7f96a557fbd0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %load/vec4 v0x7f96a557fbd0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %load/vec4 v0x7f96a557fbd0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %load/vec4 v0x7f96a557fbd0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f96a5580ce0_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %load/vec4 v0x7f96a557fbd0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %load/vec4 v0x7f96a557fbd0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %load/vec4 v0x7f96a557fbd0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %load/vec4 v0x7f96a557fbd0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %load/vec4 v0x7f96a557fbd0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %load/vec4 v0x7f96a557fbd0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %load/vec4 v0x7f96a557fbd0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %load/vec4 v0x7f96a557fbd0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580e40_0, 4, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f96a5580ce0_0, 0, 2;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7f96a557fbd0_0;
    %store/vec4 v0x7f96a5580e40_0, 0, 16;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f96a5580ce0_0, 0, 2;
T_1.3 ;
T_1.0 ;
    %load/vec4 v0x7f96a557f9a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x7f96a557f8e0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x7f96a557fdf0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580d90_0, 4, 1;
    %load/vec4 v0x7f96a557fdf0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580d90_0, 4, 1;
    %load/vec4 v0x7f96a557fdf0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580d90_0, 4, 1;
    %load/vec4 v0x7f96a557fdf0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580d90_0, 4, 1;
    %load/vec4 v0x7f96a557fdf0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580d90_0, 4, 1;
    %load/vec4 v0x7f96a557fdf0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580d90_0, 4, 1;
    %load/vec4 v0x7f96a557fdf0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580d90_0, 4, 1;
    %load/vec4 v0x7f96a557fdf0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580d90_0, 4, 1;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x7f96a557fdf0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580d90_0, 4, 1;
    %load/vec4 v0x7f96a557fdf0_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580d90_0, 4, 1;
    %load/vec4 v0x7f96a557fdf0_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580d90_0, 4, 1;
    %load/vec4 v0x7f96a557fdf0_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580d90_0, 4, 1;
    %load/vec4 v0x7f96a557fdf0_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580d90_0, 4, 1;
    %load/vec4 v0x7f96a557fdf0_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580d90_0, 4, 1;
    %load/vec4 v0x7f96a557fdf0_0;
    %parti/s 1, 14, 5;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580d90_0, 4, 1;
    %load/vec4 v0x7f96a557fdf0_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580d90_0, 4, 1;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580d90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580d90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580d90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580d90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580d90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580d90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580d90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a5580d90_0, 4, 1;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x7f96a557fdf0_0;
    %store/vec4 v0x7f96a5580d90_0, 0, 16;
T_1.7 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f96a557a5e0;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f96a557c950_0, 0, 3;
    %end;
    .thread T_2;
    .scope S_0x7f96a557a5e0;
T_3 ;
    %wait E_0x7f96a5568970;
    %load/vec4 v0x7f96a557c8c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f96a557c950_0, 0, 3;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f96a557c7a0_0;
    %assign/vec4 v0x7f96a557c950_0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f96a557a5e0;
T_4 ;
    %wait E_0x7f96a557b070;
    %load/vec4 v0x7f96a557c830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x7f96a557b630_0, 0, 13;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x7f96a557c630_0;
    %pad/u 13;
    %store/vec4 v0x7f96a557b630_0, 0, 13;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x7f96a557c630_0;
    %pad/u 13;
    %store/vec4 v0x7f96a557b630_0, 0, 13;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x7f96a557c630_0;
    %pad/u 13;
    %store/vec4 v0x7f96a557b630_0, 0, 13;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x7f96a557c580_0;
    %pad/u 13;
    %store/vec4 v0x7f96a557b630_0, 0, 13;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %load/vec4 v0x7f96a557c950_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x7f96a557c950_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f96a557c950_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f96a557c950_0;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f96a557b830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f96a557bab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f96a557b560_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f96a557b400_0, 0, 2;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f96a557bd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f96a557b6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f96a557b4c0_0, 0, 1;
    %load/vec4 v0x7f96a557c950_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f96a557b790_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f96a557b8e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f96a557bb50_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7f96a557bc00_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f96a557b980_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96a557b6c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96a557b4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96a557b560_0, 0, 1;
    %jmp T_4.13;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96a557b560_0, 0, 1;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x7f96a557c830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f96a557b790_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96a557b830_0, 0, 1;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f96a557b790_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96a557b830_0, 0, 1;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f96a557b790_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96a557b830_0, 0, 1;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f96a557b790_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f96a557b8e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96a557b830_0, 0, 1;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x7f96a557c830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x7f96a557c440_0;
    %store/vec4 v0x7f96a557bb50_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f96a557b8e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f96a557b980_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96a557b6c0_0, 0, 1;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x7f96a557c440_0;
    %store/vec4 v0x7f96a557bb50_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f96a557b8e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f96a557b980_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96a557b6c0_0, 0, 1;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x7f96a557c440_0;
    %store/vec4 v0x7f96a557bb50_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f96a557b8e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f96a557b980_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96a557b6c0_0, 0, 1;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x7f96a557c830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %jmp T_4.27;
T_4.23 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f96a557bc00_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f96a557b8e0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f96a557b980_0, 0, 2;
    %load/vec4 v0x7f96a557c9e0_0;
    %store/vec4 v0x7f96a557bcb0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f96a557b790_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96a557b830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96a557bd60_0, 0, 1;
    %jmp T_4.27;
T_4.24 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f96a557b790_0, 0, 2;
    %load/vec4 v0x7f96a557c9e0_0;
    %store/vec4 v0x7f96a557bb50_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f96a557bc00_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f96a557b8e0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f96a557b980_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96a557b830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96a557bab0_0, 0, 1;
    %jmp T_4.27;
T_4.25 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f96a557b790_0, 0, 2;
    %load/vec4 v0x7f96a557c9e0_0;
    %store/vec4 v0x7f96a557bb50_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f96a557bc00_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f96a557b8e0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f96a557b980_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96a557b830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96a557bab0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f96a557b400_0, 0, 2;
    %jmp T_4.27;
T_4.26 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f96a557bc00_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f96a557b8e0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f96a557b980_0, 0, 2;
    %load/vec4 v0x7f96a557c9e0_0;
    %store/vec4 v0x7f96a557bcb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f96a557bd60_0, 0, 1;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f96a55799e0;
T_5 ;
    %wait E_0x7f96a55795b0;
    %load/vec4 v0x7f96a5579ef0_0;
    %load/vec4 v0x7f96a5579da0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f96a5579e50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f96a5579ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f96a5579e50_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7f96a5579da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7f96a5579d00_0;
    %assign/vec4 v0x7f96a5579e50_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f96a5579380;
T_6 ;
    %wait E_0x7f96a55795b0;
    %load/vec4 v0x7f96a55798a0_0;
    %load/vec4 v0x7f96a5579740_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f96a55797f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7f96a55798a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f96a55797f0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7f96a5579740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x7f96a55796a0_0;
    %assign/vec4 v0x7f96a55797f0_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f96a556ade0;
T_7 ;
    %wait E_0x7f96a5568970;
    %load/vec4 v0x7f96a5579220_0;
    %load/vec4 v0x7f96a55790c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f96a5579170_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f96a5579220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f96a5579170_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7f96a55790c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x7f96a5579010_0;
    %assign/vec4 v0x7f96a5579170_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f96a557cc10;
T_8 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f96a557d380_0, 0, 16;
    %end;
    .thread T_8;
    .scope S_0x7f96a557cc10;
T_9 ;
    %wait E_0x7f96a557cf00;
    %load/vec4 v0x7f96a557d6e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f96a557d650_0, 0, 16;
    %jmp T_9.9;
T_9.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f96a557d650_0, 0, 16;
    %jmp T_9.9;
T_9.1 ;
    %load/vec4 v0x7f96a557ae30_0;
    %store/vec4 v0x7f96a557d650_0, 0, 16;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v0x7f96a557cfc0_0;
    %store/vec4 v0x7f96a557d650_0, 0, 16;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0x7f96a557d070_0;
    %store/vec4 v0x7f96a557d650_0, 0, 16;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0x7f96a557d130_0;
    %store/vec4 v0x7f96a557d650_0, 0, 16;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0x7f96a557d1e0_0;
    %store/vec4 v0x7f96a557d650_0, 0, 16;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v0x7f96a557d2d0_0;
    %store/vec4 v0x7f96a557d650_0, 0, 16;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0x7f96a557d380_0;
    %store/vec4 v0x7f96a557d650_0, 0, 16;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %load/vec4 v0x7f96a557d800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f96a557d650_0, 0, 16;
    %jmp T_9.19;
T_9.10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f96a557d770_0, 0, 16;
    %jmp T_9.19;
T_9.11 ;
    %load/vec4 v0x7f96a557ae30_0;
    %store/vec4 v0x7f96a557d770_0, 0, 16;
    %jmp T_9.19;
T_9.12 ;
    %load/vec4 v0x7f96a557cfc0_0;
    %store/vec4 v0x7f96a557d770_0, 0, 16;
    %jmp T_9.19;
T_9.13 ;
    %load/vec4 v0x7f96a557d070_0;
    %store/vec4 v0x7f96a557d770_0, 0, 16;
    %jmp T_9.19;
T_9.14 ;
    %load/vec4 v0x7f96a557d130_0;
    %store/vec4 v0x7f96a557d770_0, 0, 16;
    %jmp T_9.19;
T_9.15 ;
    %load/vec4 v0x7f96a557d1e0_0;
    %store/vec4 v0x7f96a557d770_0, 0, 16;
    %jmp T_9.19;
T_9.16 ;
    %load/vec4 v0x7f96a557d2d0_0;
    %store/vec4 v0x7f96a557d770_0, 0, 16;
    %jmp T_9.19;
T_9.17 ;
    %load/vec4 v0x7f96a557d380_0;
    %store/vec4 v0x7f96a557d770_0, 0, 16;
    %jmp T_9.19;
T_9.19 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f96a557cc10;
T_10 ;
    %wait E_0x7f96a5568970;
    %load/vec4 v0x7f96a557d9f0_0;
    %load/vec4 v0x7f96a557db00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f96a557d380_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7f96a557d9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f96a557d380_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7f96a557db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x7f96a557d930_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %jmp T_10.13;
T_10.6 ;
    %load/vec4 v0x7f96a557d890_0;
    %assign/vec4 v0x7f96a557ae30_0, 0;
    %jmp T_10.13;
T_10.7 ;
    %load/vec4 v0x7f96a557d890_0;
    %assign/vec4 v0x7f96a557cfc0_0, 0;
    %jmp T_10.13;
T_10.8 ;
    %load/vec4 v0x7f96a557d890_0;
    %assign/vec4 v0x7f96a557d070_0, 0;
    %jmp T_10.13;
T_10.9 ;
    %load/vec4 v0x7f96a557d890_0;
    %assign/vec4 v0x7f96a557d130_0, 0;
    %jmp T_10.13;
T_10.10 ;
    %load/vec4 v0x7f96a557d890_0;
    %assign/vec4 v0x7f96a557d1e0_0, 0;
    %jmp T_10.13;
T_10.11 ;
    %load/vec4 v0x7f96a557d890_0;
    %assign/vec4 v0x7f96a557d2d0_0, 0;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v0x7f96a557d890_0;
    %assign/vec4 v0x7f96a557d380_0, 0;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %load/vec4 v0x7f96a557d540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %load/vec4 v0x7f96a557d380_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7f96a557d380_0, 0;
T_10.14 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f96a557a060;
T_11 ;
    %wait E_0x7f96a556db40;
    %load/vec4 v0x7f96a557a2a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %load/vec4 v0x7f96a557a410_0;
    %load/vec4 v0x7f96a557a4d0_0;
    %add;
    %store/vec4 v0x7f96a557a360_0, 0, 16;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0x7f96a557a410_0;
    %load/vec4 v0x7f96a557a4d0_0;
    %add;
    %store/vec4 v0x7f96a557a360_0, 0, 16;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f96a556b0d0;
T_12 ;
    %wait E_0x7f96a556d180;
    %load/vec4 v0x7f96a557e9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %jmp T_12.3;
T_12.0 ;
    %load/vec4 v0x7f96a557dd90_0;
    %pad/u 16;
    %store/vec4 v0x7f96a557e050_0, 0, 16;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0x7f96a557e370_0;
    %store/vec4 v0x7f96a557e050_0, 0, 16;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7f96a557dcc0_0;
    %store/vec4 v0x7f96a557e050_0, 0, 16;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %load/vec4 v0x7f96a557eb00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %jmp T_12.7;
T_12.4 ;
    %load/vec4 v0x7f96a557ee10_0;
    %store/vec4 v0x7f96a557ea70_0, 0, 16;
    %jmp T_12.7;
T_12.5 ;
    %load/vec4 v0x7f96a557ef70_0;
    %store/vec4 v0x7f96a557ea70_0, 0, 16;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x7f96a557e100_0;
    %store/vec4 v0x7f96a557ea70_0, 0, 16;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
    %load/vec4 v0x7f96a557ec20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %jmp T_12.11;
T_12.8 ;
    %load/vec4 v0x7f96a557ee10_0;
    %store/vec4 v0x7f96a557eb90_0, 0, 16;
    %jmp T_12.11;
T_12.9 ;
    %load/vec4 v0x7f96a557ef70_0;
    %store/vec4 v0x7f96a557eb90_0, 0, 16;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0x7f96a557e100_0;
    %store/vec4 v0x7f96a557eb90_0, 0, 16;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7f96a5580fe0;
T_13 ;
    %vpi_call 11 14 "$readmemh", "bios.hex", v0x7f96a5581540, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000011 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7f96a5580fe0;
T_14 ;
    %wait E_0x7f96a55795b0;
    %load/vec4 v0x7f96a5581670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7f96a5581260_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a55815d0_0, 4, 8;
    %load/vec4 v0x7f96a55813c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a55815d0_0, 4, 8;
    %ix/getv 4, v0x7f96a55811d0_0;
    %load/vec4a v0x7f96a5581540, 4;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f96a55815d0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %pad/u 16;
    %ix/getv 4, v0x7f96a55811d0_0;
    %store/vec4a v0x7f96a5581540, 4, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x7f96a55813c0_0;
    %ix/getv 3, v0x7f96a55811d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f96a5581540, 0, 4;
T_14.3 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f96a5580fe0;
T_15 ;
    %wait E_0x7f96a55795b0;
    %load/vec4 v0x7f96a5581260_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a55815d0_0, 4, 8;
    %ix/getv 4, v0x7f96a55811d0_0;
    %load/vec4a v0x7f96a5581540, 4;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f96a55815d0_0, 4, 8;
    %jmp T_15.1;
T_15.0 ;
    %ix/getv 4, v0x7f96a55811d0_0;
    %load/vec4a v0x7f96a5581540, 4;
    %store/vec4 v0x7f96a55815d0_0, 0, 16;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f96a555def0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f96a5582070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f96a5582200_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x7f96a555def0;
T_17 ;
    %delay 5, 0;
    %load/vec4 v0x7f96a5582070_0;
    %nor/r;
    %store/vec4 v0x7f96a5582070_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f96a555def0;
T_18 ;
    %vpi_call 2 17 "$dumpfile", "computer.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x7f96a555def0;
T_19 ;
    %vpi_call 2 22 "$display", "\011\011time,\011clk,\011icycle" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x7f96a555def0;
T_20 ;
    %delay 200, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "computer_tb.v";
    "computer.v";
    "cpu.v";
    "register.v";
    "register_posedge.v";
    "alu.v";
    "decoder.v";
    "regfile.v";
    "memory_io.v";
    "ram.v";
