/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [7:0] _03_;
  wire [10:0] _04_;
  wire [2:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [17:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [18:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_28z;
  wire [30:0] celloutsig_0_2z;
  wire [20:0] celloutsig_0_30z;
  wire [5:0] celloutsig_0_32z;
  wire [3:0] celloutsig_0_35z;
  wire [8:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_41z;
  wire [11:0] celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire [6:0] celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [16:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [15:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[37] | in_data[5]);
  assign celloutsig_0_38z = ~(celloutsig_0_7z[4] | celloutsig_0_36z[3]);
  assign celloutsig_0_4z = ~(celloutsig_0_1z[4] | celloutsig_0_3z[0]);
  assign celloutsig_0_5z = ~(celloutsig_0_2z[15] | celloutsig_0_2z[5]);
  assign celloutsig_0_54z = ~(_00_ | _01_);
  assign celloutsig_1_0z = ~(in_data[106] | in_data[181]);
  assign celloutsig_1_1z = ~(in_data[148] | celloutsig_1_0z);
  assign celloutsig_1_2z = ~(celloutsig_1_1z | celloutsig_1_1z);
  assign celloutsig_1_5z = ~(celloutsig_1_4z[1] | celloutsig_1_4z[1]);
  assign celloutsig_0_6z = ~(celloutsig_0_3z[1] | celloutsig_0_2z[29]);
  assign celloutsig_1_8z = ~(celloutsig_1_3z[3] | celloutsig_1_2z);
  assign celloutsig_1_10z = ~(celloutsig_1_2z | celloutsig_1_3z[7]);
  assign celloutsig_1_13z = ~(celloutsig_1_7z[2] | celloutsig_1_10z);
  assign celloutsig_1_14z = ~(celloutsig_1_2z | celloutsig_1_11z[1]);
  assign celloutsig_1_15z = ~(celloutsig_1_2z | _02_);
  assign celloutsig_1_16z = ~(in_data[115] | celloutsig_1_15z);
  assign celloutsig_0_9z = ~(celloutsig_0_6z | celloutsig_0_6z);
  assign celloutsig_0_10z = ~(celloutsig_0_8z[0] | celloutsig_0_4z);
  assign celloutsig_0_13z = ~(celloutsig_0_12z[1] | celloutsig_0_8z[1]);
  assign celloutsig_0_14z = ~(celloutsig_0_9z | celloutsig_0_0z);
  assign celloutsig_0_17z = ~(celloutsig_0_14z | celloutsig_0_14z);
  assign celloutsig_0_19z = ~(celloutsig_0_15z[0] | celloutsig_0_17z);
  assign celloutsig_0_22z = ~(celloutsig_0_4z | celloutsig_0_18z[12]);
  assign celloutsig_0_23z = ~(celloutsig_0_19z | celloutsig_0_8z[0]);
  assign celloutsig_0_28z = ~(celloutsig_0_10z | celloutsig_0_22z);
  reg [7:0] _31_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _31_ <= 8'h00;
    else _31_ <= in_data[115:108];
  assign { _03_[7:3], _02_, _03_[1:0] } = _31_;
  reg [10:0] _32_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _32_ <= 11'h000;
    else _32_ <= celloutsig_0_12z[14:4];
  assign { _04_[10:1], _01_ } = _32_;
  reg [2:0] _33_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _33_ <= 3'h0;
    else _33_ <= { celloutsig_0_21z[6:5], celloutsig_0_19z };
  assign { _05_[2:1], _00_ } = _33_;
  assign celloutsig_0_3z = in_data[68:66] - in_data[67:65];
  assign celloutsig_0_32z = _04_[6:1] - { in_data[53:50], celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_35z = celloutsig_0_7z[6:3] - celloutsig_0_12z[16:13];
  assign celloutsig_0_36z = celloutsig_0_30z[17:9] - { celloutsig_0_32z[5:4], celloutsig_0_35z, celloutsig_0_14z, celloutsig_0_28z, celloutsig_0_28z };
  assign celloutsig_0_41z = { celloutsig_0_12z[7], celloutsig_0_3z, celloutsig_0_0z } - { celloutsig_0_0z, celloutsig_0_35z };
  assign celloutsig_0_43z = { celloutsig_0_18z[13:11], celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_14z } - { celloutsig_0_41z[2:0], celloutsig_0_38z, celloutsig_0_41z, celloutsig_0_3z };
  assign celloutsig_0_55z = { celloutsig_0_43z[2:0], celloutsig_0_54z, celloutsig_0_20z } - celloutsig_0_36z[7:1];
  assign celloutsig_1_3z = in_data[115:108] - { in_data[165:160], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_4z = { celloutsig_1_3z[6:5], celloutsig_1_1z, celloutsig_1_1z } - in_data[189:186];
  assign celloutsig_1_6z = { celloutsig_1_3z[2:0], celloutsig_1_2z, celloutsig_1_4z } - { celloutsig_1_4z[2:0], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_7z = celloutsig_1_3z - { celloutsig_1_3z[7:1], celloutsig_1_0z };
  assign celloutsig_1_11z = { in_data[170:155], celloutsig_1_10z } - { in_data[152:140], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_7z = { in_data[79:76], celloutsig_0_3z } - { in_data[78:75], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_1_18z = { celloutsig_1_7z[7:4], celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_13z } - celloutsig_1_11z[15:0];
  assign celloutsig_1_19z = { celloutsig_1_3z[5:2], celloutsig_1_16z } - celloutsig_1_18z[14:10];
  assign celloutsig_0_8z = { celloutsig_0_3z[0], celloutsig_0_4z, celloutsig_0_6z } - in_data[38:36];
  assign celloutsig_0_11z = celloutsig_0_8z - celloutsig_0_2z[2:0];
  assign celloutsig_0_12z = { celloutsig_0_1z[15:8], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_7z } - { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[50:32] - { in_data[88:71], celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_11z[1:0], celloutsig_0_8z } - celloutsig_0_12z[15:11];
  assign celloutsig_0_18z = { _04_[8:1], celloutsig_0_11z, celloutsig_0_15z } - celloutsig_0_2z[29:14];
  assign celloutsig_0_20z = { _04_[2:1], _01_ } - in_data[43:41];
  assign celloutsig_0_21z = celloutsig_0_2z[26:19] - { celloutsig_0_12z[7:3], celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_17z };
  assign celloutsig_0_2z = { celloutsig_0_1z[12:1], celloutsig_0_1z } - { in_data[91:83], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_30z = { celloutsig_0_7z[1:0], _04_[10:1], _01_, celloutsig_0_7z, celloutsig_0_13z } - { celloutsig_0_1z[11:2], celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_4z };
  assign _03_[2] = _02_;
  assign _04_[0] = _01_;
  assign _05_[0] = _00_;
  assign { out_data[143:128], out_data[100:96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
