--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s500e,ft256,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
hsync       |    8.970(R)|vga_clk           |   0.000|
rgb<0>      |    9.151(R)|vga_clk           |   0.000|
rgb<1>      |    9.392(R)|vga_clk           |   0.000|
rgb<2>      |    9.362(R)|vga_clk           |   0.000|
vsync       |    9.607(R)|vga_clk           |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.235|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock keys<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.845|         |
keys<0>        |         |         |    1.247|    1.247|
keys<1>        |         |         |    1.076|    1.076|
keys<2>        |         |         |    1.725|    1.725|
keys<3>        |         |         |    1.270|    1.270|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock keys<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.845|         |
keys<0>        |         |         |    1.469|    1.469|
keys<1>        |         |         |    1.298|    1.298|
keys<2>        |         |         |    1.947|    1.947|
keys<3>        |         |         |    1.492|    1.492|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock keys<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.845|         |
keys<0>        |         |         |    1.205|    1.205|
keys<1>        |         |         |    1.034|    1.034|
keys<2>        |         |         |    1.683|    1.683|
keys<3>        |         |         |    1.228|    1.228|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock keys<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.845|         |
keys<0>        |         |         |    1.213|    1.213|
keys<1>        |         |         |    1.042|    1.042|
keys<2>        |         |         |    1.691|    1.691|
keys<3>        |         |         |    1.236|    1.236|
---------------+---------+---------+---------+---------+


Analysis completed Sat Jun 18 13:46:08 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 119 MB



