`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: May  5 2021 00:50:09 CST (May  4 2021 16:50:09 UTC)

module DC_Filter_Lti258u12_1(in1, out1);
  input [11:0] in1;
  output out1;
  wire [11:0] in1;
  wire out1;
  wire gt_19_39_n_0, gt_19_39_n_1, gt_19_39_n_2, gt_19_39_n_3,
       gt_19_39_n_4, gt_19_39_n_5, gt_19_39_n_6, gt_19_39_n_7;
  NOR2BX2 gt_19_39_g180(.AN (gt_19_39_n_5), .B (gt_19_39_n_7), .Y
       (out1));
  NOR2BX1 gt_19_39_g181(.AN (in1[8]), .B (gt_19_39_n_6), .Y
       (gt_19_39_n_7));
  NOR2X1 gt_19_39_g182(.A (gt_19_39_n_4), .B (gt_19_39_n_3), .Y
       (gt_19_39_n_6));
  NOR3X1 gt_19_39_g183(.A (in1[9]), .B (in1[11]), .C (in1[10]), .Y
       (gt_19_39_n_5));
  NAND2BX2 gt_19_39_g184(.AN (in1[1]), .B (gt_19_39_n_0), .Y
       (gt_19_39_n_4));
  NAND2X1 gt_19_39_g185(.A (gt_19_39_n_1), .B (gt_19_39_n_2), .Y
       (gt_19_39_n_3));
  NOR2X2 gt_19_39_g186(.A (in1[5]), .B (in1[4]), .Y (gt_19_39_n_2));
  NOR2X4 gt_19_39_g187(.A (in1[7]), .B (in1[6]), .Y (gt_19_39_n_1));
  NOR2X6 gt_19_39_g188(.A (in1[3]), .B (in1[2]), .Y (gt_19_39_n_0));
endmodule

