
map -a "MachXO3LF" -p LCMXO3LF-6900C -t CABGA256 -s 5 -oc Commercial   "motor_controller_impl1.ngd" -o "motor_controller_impl1_map.ncd" -pr "motor_controller_impl1.prf" -mp "motor_controller_impl1.mrp" -lpf "C:/lscc/Projects/motor_controller/impl1/motor_controller_impl1.lpf" -lpf "C:/lscc/Projects/motor_controller/motor_controller.lpf" -c 0            
map:  version Diamond (64-bit) 3.10.1.112

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: motor_controller_impl1.ngd
   Picdevice="LCMXO3LF-6900C"

   Pictype="CABGA256"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO3LF-6900CCABGA256, Performance used: 5.

Loading device for application map from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.16.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:     98 out of  7485 (1%)
      PFU registers:           98 out of  6864 (1%)
      PIO registers:            0 out of   621 (0%)
   Number of SLICEs:        99 out of  3432 (3%)
      SLICEs as Logic/ROM:     99 out of  3432 (3%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         35 out of  3432 (1%)
   Number of LUT4s:        189 out of  6864 (3%)
      Number used as logic LUTs:        119
      Number used as distributed RAM:     0
      Number used as ripple logic:       70
      Number used as shift registers:     0
   Number of PIO sites used: 12 + 4(JTAG) out of 207 (8%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  2
     Net sys_clk: 18 loads, 18 rising, 0 falling (Driver: OSCH_inst )
     Net us_clk: 46 loads, 46 rising, 0 falling (Driver: us_clk_divider/us_clk_16 )
   Number of Clock Enables:  7
     Net receiver/throttle_reader/us_clk_enable_35: 6 loads, 6 LSLICEs
     Net receiver/throttle_reader/us_clk_enable_18: 1 loads, 1 LSLICEs
     Net receiver/throttle_reader/us_clk_enable_36: 1 loads, 1 LSLICEs
     Net receiver/throttle_reader/us_clk_enable_16: 7 loads, 7 LSLICEs
     Net pwm_generator/high_counter_9__N_250: 4 loads, 4 LSLICEs
     Net pwm_generator/us_clk_enable_1: 1 loads, 1 LSLICEs
     Net pwm_generator/us_clk_enable_28: 6 loads, 6 LSLICEs
   Number of LSRs:  8
     Net machxo3_switch_reset_n_c: 7 loads, 7 LSLICEs
     Net n1796: 4 loads, 4 LSLICEs
     Net receiver/throttle_reader/state_2: 1 loads, 1 LSLICEs
     Net receiver/throttle_reader/n959: 4 loads, 4 LSLICEs
     Net receiver/throttle_reader/n1037: 1 loads, 1 LSLICEs
     Net us_clk_divider/n950: 8 loads, 8 LSLICEs
     Net pwm_generator/high_counter_9__N_250: 11 loads, 11 LSLICEs
     Net pwm_generator/n954: 6 loads, 6 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net receiver/throttle_reader/state_1: 35 loads
     Net machxo3_switch_reset_n_c: 33 loads
     Net receiver/throttle_reader/state_0: 26 loads
     Net receiver/throttle_reader/state_2: 26 loads
     Net state_2__N_92_c_1: 24 loads
     Net receiver/throttle_reader/pwm_pulse_level_flag: 22 loads
     Net pwm_generator/high_counter_9__N_250: 19 loads
     Net receiver/throttle_reader/n1795: 15 loads
     Net pwm_generator/us_clk_enable_1: 12 loads
     Net receiver/throttle_reader/n106: 8 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 2 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 59 MB

Dumping design to file motor_controller_impl1_map.ncd.

ncd2vdb "motor_controller_impl1_map.ncd" ".vdbs/motor_controller_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.

trce -f "motor_controller_impl1.mt" -o "motor_controller_impl1.tw1" "motor_controller_impl1_map.ncd" "motor_controller_impl1.prf"
trce:  version Diamond (64-bit) 3.10.1.112

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file motor_controller_impl1_map.ncd.
Design name: drone2
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Final          Version 37.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.1.112
Mon Aug 27 12:02:37 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o motor_controller_impl1.tw1 -gui -msgset C:/lscc/Projects/motor_controller/promote.xml motor_controller_impl1_map.ncd motor_controller_impl1.prf 
Design file:     motor_controller_impl1_map.ncd
Preference file: motor_controller_impl1.prf
Device,speed:    LCMXO3LF-6900C,5
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 467 paths, 1 nets, and 627 connections (82.18% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.1.112
Mon Aug 27 12:02:37 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o motor_controller_impl1.tw1 -gui -msgset C:/lscc/Projects/motor_controller/promote.xml motor_controller_impl1_map.ncd motor_controller_impl1.prf 
Design file:     motor_controller_impl1_map.ncd
Preference file: motor_controller_impl1.prf
Device,speed:    LCMXO3LF-6900C,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 467 paths, 1 nets, and 627 connections (82.18% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 3 secs 

mpartrce -p "motor_controller_impl1.p2t" -f "motor_controller_impl1.p3t" -tf "motor_controller_impl1.pt" "motor_controller_impl1_map.ncd" "motor_controller_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "motor_controller_impl1_map.ncd"
Mon Aug 27 12:02:38 2018

PAR: Place And Route Diamond (64-bit) 3.10.1.112.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/lscc/Projects/motor_controller/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF motor_controller_impl1_map.ncd motor_controller_impl1.dir/5_1.ncd motor_controller_impl1.prf
Preference file: motor_controller_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file motor_controller_impl1_map.ncd.
Design name: drone2
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-6900C
Package:     CABGA256
Performance: 5
Loading device for application par from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Final          Version 37.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   12+4(JTAG)/336     5% used
                  12+4(JTAG)/207     8% bonded

   SLICE             99/3432          2% used

   GSR                1/1           100% used
   OSC                1/1           100% used


Number of Signals: 306
Number of Connections: 763

Pin Constraint Summary:
   12 out of 12 pins locked (100% locked).

The following 2 signals are selected to use the primary clock routing resources:
    us_clk (driver: us_clk_divider/SLICE_79, clk load #: 46)
    sys_clk (driver: OSCH_inst, clk load #: 18)


The following 1 signal is selected to use the secondary clock routing resources:
    pwm_generator/high_counter_9__N_250 (driver: pwm_generator/SLICE_91, clk load #: 0, sr load #: 11, ce load #: 4)

Signal machxo3_switch_reset_n_c is selected as Global Set/Reset.
Starting Placer Phase 0.
.........
Finished Placer Phase 0.  REAL time: 3 secs 

Starting Placer Phase 1.
....................
Placer score = 31285.
Finished Placer Phase 1.  REAL time: 17 secs 

Starting Placer Phase 2.
.
Placer score =  31200
Finished Placer Phase 2.  REAL time: 18 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "us_clk" from Q0 on comp "us_clk_divider/SLICE_79" on site "R2C19D", clk load = 46
  PRIMARY "sys_clk" from OSC on comp "OSCH_inst" on site "OSC", clk load = 18
  SECONDARY "pwm_generator/high_counter_9__N_250" from F1 on comp "pwm_generator/SLICE_91" on site "R14C20B", clk load = 0, ce load = 4, sr load = 11

  PRIMARY  : 2 out of 8 (25%)
  SECONDARY: 1 out of 8 (12%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   12 + 4(JTAG) out of 336 (4.8%) PIO sites used.
   12 + 4(JTAG) out of 207 (7.7%) bonded PIO sites used.
   Number of PIO comps: 12; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 0 / 51 (  0%) | -          | -         |
| 1        | 8 / 52 ( 15%) | 2.5V       | -         |
| 2        | 2 / 52 (  3%) | 2.5V       | -         |
| 3        | 2 / 16 ( 12%) | 2.5V       | -         |
| 4        | 0 / 16 (  0%) | -          | -         |
| 5        | 0 / 20 (  0%) | -          | -         |
+----------+---------------+------------+-----------+

Total placer CPU time: 17 secs 

Dumping design to file motor_controller_impl1.dir/5_1.ncd.

0 connections routed; 763 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 23 secs 

Start NBR router at 12:03:01 08/27/18

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 12:03:04 08/27/18

Start NBR section for initial routing at 12:03:04 08/27/18
Level 4, iteration 1
17(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 19.064ns/0.000ns; real time: 26 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 12:03:04 08/27/18
Level 4, iteration 1
7(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 19.064ns/0.000ns; real time: 26 secs 
Level 4, iteration 2
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 19.064ns/0.000ns; real time: 26 secs 
Level 4, iteration 3
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 19.064ns/0.000ns; real time: 26 secs 
Level 4, iteration 4
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 19.064ns/0.000ns; real time: 26 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 12:03:04 08/27/18

Start NBR section for re-routing at 12:03:05 08/27/18
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 19.064ns/0.000ns; real time: 27 secs 

Start NBR section for post-routing at 12:03:05 08/27/18

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 19.064ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 24 secs 
Total REAL time: 28 secs 
Completely routed.
End of route.  763 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file motor_controller_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 19.064
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.379
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 25 secs 
Total REAL time to completion: 28 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "motor_controller_impl1.t2b" -w "motor_controller_impl1.ncd" "motor_controller_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.1.112
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file motor_controller_impl1.ncd.
Design name: drone2
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-6900C
Package:     CABGA256
Performance: 5
Loading device for application Bitgen from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Final          Version 37.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from motor_controller_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 DUALBOOTGOLDEN  |                     INTERNAL**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "motor_controller_impl1.bit".
