Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 05:56:49 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/splin_pf/NonUniformILP/splin_pf_NonUniformILP_21_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 Delay1No16_instance/Y_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.921ns (29.109%)  route 2.243ns (70.891%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 5.897 - 4.000 ) 
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.365ns (routing 0.338ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.309ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=5647, routed)        1.365     2.316    Delay1No16_instance/clk_IBUF_BUFG
    SLICE_X125Y428       FDCE                                         r  Delay1No16_instance/Y_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y428       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.395 r  Delay1No16_instance/Y_reg[19]/Q
                         net (fo=4, routed)           0.642     3.037    Delay1No15_instance/Y_reg[33]_0[19]
    SLICE_X130Y408       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     3.088 r  Delay1No15_instance/geqOp_carry__0_i_15/O
                         net (fo=1, routed)           0.009     3.097    SumTree0_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X130Y408       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.283 r  SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.309    SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X130Y409       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.361 r  SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.151     3.512    Delay1No16_instance/CO[0]
    SLICE_X132Y409       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.065     3.577 f  Delay1No16_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.333     3.910    Delay1No15_instance/Y_reg[23]_0[0]
    SLICE_X131Y410       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.058 f  Delay1No15_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.106     4.164    Delay1No15_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X132Y410       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     4.313 r  Delay1No15_instance/shiftedFracY_d1[49]_i_7/O
                         net (fo=32, routed)          0.340     4.653    Delay1No16_instance/Y_reg[23]_0
    SLICE_X128Y404       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     4.744 r  Delay1No16_instance/shiftedFracY_d1[45]_i_2/O
                         net (fo=4, routed)           0.335     5.079    Delay1No15_instance/level2[12]
    SLICE_X133Y403       LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     5.179 r  Delay1No15_instance/shiftedFracY_d1[37]_i_1/O
                         net (fo=2, routed)           0.301     5.480    SumTree0_0_impl_instance/FPAddSubOp_instance/level4__0[14]
    SLICE_X134Y406       FDRE                                         r  SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=5647, routed)        1.237     5.897    SumTree0_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X134Y406       FDRE                                         r  SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[37]/C
                         clock pessimism              0.324     6.221    
                         clock uncertainty           -0.035     6.185    
    SLICE_X134Y406       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     6.210    SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[37]
  -------------------------------------------------------------------
                         required time                          6.210    
                         arrival time                          -5.480    
  -------------------------------------------------------------------
                         slack                                  0.731    




