// replaced numbers by defines
// resulting hdl files equal to above sheet
`define nullport		0
`define nullsig			0

	`define redef_test  first_def
`define three			3
`define six				6
`define three2null		3:0
`define five2null 		5:0
`define six2null 		6:0
`define seven2null		7:0
`define sixport 		6
`define onesig 			1
`define twosig 			2
`define sixsig 			6
`define twelvetonull	12:0
`define five2nullport	5:0
`define five2nullsig	5:0		// some Verilog comment

`define redef_test  second_def
// End of include file
