{"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmodelchecker\/vhdlparsing\/signalliteral\/'...(_:)-7jyjm"]}],"abstract":[{"text":"Inherited from ","type":"text"},{"type":"codeVoice","code":"Comparable....(_:)"},{"text":".","type":"text"}],"schemaVersion":{"major":0,"minor":3,"patch":0},"sections":[],"kind":"symbol","primaryContentSections":[{"declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"..."},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"internalParam","text":"maximum"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","text":"PartialRangeThrough","preciseIdentifier":"s:s19PartialRangeThroughV"},{"kind":"text","text":"<"},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":">"}]}],"kind":"declarations"}],"hierarchy":{"paths":[["doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker","doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing","doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral","doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/Comparable-Implementations"]]},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/...(_:)-7jyjm"},"metadata":{"role":"symbol","extendedModule":"Swift","symbolKind":"op","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"...","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"PartialRangeThrough","kind":"typeIdentifier","preciseIdentifier":"s:s19PartialRangeThroughV"},{"text":"<","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":">","kind":"text"}],"modules":[{"name":"VHDLModelChecker","relatedModules":["Swift"]}],"roleHeading":"Operator","externalID":"s:SLsE3zzzopys19PartialRangeThroughVyxGxFZ::SYNTHESIZED::s:11VHDLParsing13SignalLiteralO","title":"...(_:)"},"references":{"doc://VHDLModelChecker/documentation/VHDLModelChecker/VHDLParsing/SignalLiteral":{"abstract":[{"text":"Add ","type":"text"},{"code":"Comparable","type":"codeVoice"},{"text":" conformance.","type":"text"}],"kind":"symbol","navigatorTitle":[{"text":"SignalLiteral","kind":"identifier"}],"role":"symbol","identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral","title":"SignalLiteral","type":"topic","url":"\/documentation\/vhdlmodelchecker\/vhdlparsing\/signalliteral","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"SignalLiteral","kind":"identifier","preciseIdentifier":"s:11VHDLParsing13SignalLiteralO"}]},"doc://VHDLModelChecker/documentation/VHDLModelChecker":{"url":"\/documentation\/vhdlmodelchecker","type":"topic","identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker","kind":"symbol","abstract":[],"role":"collection","title":"VHDLModelChecker"},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VHDLParsing":{"identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing","role":"collection","type":"topic","url":"\/documentation\/vhdlmodelchecker\/vhdlparsing","kind":"symbol","title":"VHDLParsing","abstract":[]},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VHDLParsing/SignalLiteral/...(_:)-7jyjm":{"role":"symbol","type":"topic","kind":"symbol","abstract":[],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"..."},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","text":"PartialRangeThrough","preciseIdentifier":"s:s19PartialRangeThroughV"},{"kind":"text","text":"<"},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":">"}],"identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/...(_:)-7jyjm","title":"...(_:)","url":"\/documentation\/vhdlmodelchecker\/vhdlparsing\/signalliteral\/'...(_:)-7jyjm"},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VHDLParsing/SignalLiteral/Comparable-Implementations":{"title":"Comparable Implementations","url":"\/documentation\/vhdlmodelchecker\/vhdlparsing\/signalliteral\/comparable-implementations","identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLParsing\/SignalLiteral\/Comparable-Implementations","abstract":[],"type":"topic","kind":"article","role":"collectionGroup"}}}