<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>DigiLAB</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_AXI4_TDC_Wrapper_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_DebugCT</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_debugct_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_debugct_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_debugct_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_DEBUGCT.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_DEBUGCT.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_DEBUGCT.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_DEBUGCT.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_DEBUGCT.HAS_TREADY">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_DEBUGCT.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_DEBUGCT.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_DEBUGCT.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_DEBUGCT.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_DEBUGCT.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_DEBUGCT.CLK_DOMAIN">design_1_clk_wiz_0_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_DEBUGCT.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_DEBUGCT.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.S00_AXIS_DebugCT" xilinx:dependency="$DEBUG_MODE_CT = True">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S01_AXIS_DebugCC</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_debugcc_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_debugcc_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_debugcc_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXIS_DEBUGCC.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXIS_DEBUGCC.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXIS_DEBUGCC.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXIS_DEBUGCC.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXIS_DEBUGCC.HAS_TREADY">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXIS_DEBUGCC.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXIS_DEBUGCC.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXIS_DEBUGCC.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXIS_DEBUGCC.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXIS_DEBUGCC.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXIS_DEBUGCC.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXIS_DEBUGCC.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S01_AXIS_DEBUGCC.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.S01_AXIS_DebugCC" xilinx:dependency="$DEBUG_MODE_CC = True">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">5</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">14</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">256</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">design_1_clk_wiz_0_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESET.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">S00_AXI:M00_AXIS_Autopush</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.CLK_DOMAIN">design_1_clk_wiz_0_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">S00_AXIS_DebugCT:S01_AXIS_DebugCC</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">design_1_clk_wiz_0_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_Autopush</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_autopush_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_autopush_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_autopush_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_AUTOPUSH.TDATA_NUM_BYTES">7</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_AUTOPUSH.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_AUTOPUSH.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_AUTOPUSH.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_AUTOPUSH.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_AUTOPUSH.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_AUTOPUSH.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_AUTOPUSH.HAS_TLAST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_AUTOPUSH.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_AUTOPUSH.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_AUTOPUSH.CLK_DOMAIN">design_1_clk_wiz_0_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_AUTOPUSH.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_AUTOPUSH.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">16384</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>AXI4_MagicCalibratorDebugger</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Oct 21 15:22:45 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:2cd6f9e6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:2cd6f9e6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_AXI4_TDC_Wrapper_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Oct 25 09:00:10 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:2cd6f9e6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>AXI4_MagicCalibratorDebugger</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Oct 21 15:22:45 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:24016b8b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_AXI4_TDC_Wrapper_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Oct 25 09:00:10 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:24016b8b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Oct 25 09:02:59 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:2cd6f9e6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">13</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="3">0x2</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="2">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">13</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="3">0x2</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="2">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_debugct_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_debugct_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI4_LENGTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_debugct_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_debugcc_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.s01_axis_debugcc_tvalid">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_debugcc_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI4_LENGTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.s01_axis_debugcc_tdata">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_debugcc_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.s01_axis_debugcc_tlast">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_autopush_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_autopush_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">55</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_autopush_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MUX_sel</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.SELECTOR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TDC_PROP_WPORT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.TDC_CH_WPORT_WIDTH&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.TDC_CHANNEL_N&apos;))) - 1)">56</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TDC_PROP_RPORT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.TDC_CH_RPORT_WIDTH&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.TDC_CHANNEL_N&apos;))) - 1)">194</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TDC_DEBUG_PROP_WPORT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.TDC_CH_DEBUG_WPORT_WIDTH&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.TDC_CHANNEL_N&apos;))) - 1)">221</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.TDC_DEBUG_PROP_WPORT" xilinx:dependency="$TDC_ENABLE_DEBUG_PORTS = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="boolean">
        <spirit:name>ENABLE_SLICE_REGISTERS</spirit:name>
        <spirit:displayName>Enable Slice Registers</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ENABLE_SLICE_REGISTERS">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:minimum="8" spirit:maximum="1024" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:minimum="12" spirit:maximum="64" spirit:rangeType="long">14</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ID_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Id Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH" spirit:minimum="0" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_AWUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Awuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_AWUSER_WIDTH" spirit:minimum="0" spirit:maximum="0" spirit:rangeType="long">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ARUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Aruser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ARUSER_WIDTH" spirit:minimum="0" spirit:maximum="0" spirit:rangeType="long">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_WUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Wuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_WUSER_WIDTH" spirit:minimum="0" spirit:maximum="0" spirit:rangeType="long">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_RUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Ruser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_RUSER_WIDTH" spirit:minimum="0" spirit:maximum="0" spirit:rangeType="long">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_BUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Buser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_BUSER_WIDTH" spirit:minimum="0" spirit:maximum="0" spirit:rangeType="long">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="BOOLEAN">
        <spirit:name>DEBUG_MODE_CT</spirit:name>
        <spirit:displayName>Debug Mode Ct</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEBUG_MODE_CT">TRUE</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="BOOLEAN">
        <spirit:name>DEBUG_MODE_CC</spirit:name>
        <spirit:displayName>Debug Mode Cc</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEBUG_MODE_CC">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BIT_UNCALIBRATED</spirit:name>
        <spirit:displayName>Bit Uncalibrated</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BIT_UNCALIBRATED" spirit:minimum="2" spirit:maximum="16" spirit:rangeType="long">10</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="BOOLEAN">
        <spirit:name>SAVE_BIT</spirit:name>
        <spirit:displayName>Save Bit</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SAVE_BIT">TRUE</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BIT_CALIBRATION</spirit:name>
        <spirit:displayName>Bit Calibration</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BIT_CALIBRATION" spirit:minimum="1" spirit:maximum="31" spirit:rangeType="long">24</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BIT_RESOLUTION</spirit:name>
        <spirit:displayName>Bit Resolution</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BIT_RESOLUTION" spirit:minimum="1" spirit:maximum="31" spirit:rangeType="long">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>AXI4_LENGTH</spirit:name>
        <spirit:displayName>Axi4 Length</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXI4_LENGTH" spirit:minimum="0" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="STRING">
        <spirit:name>MEMORY_PRIMITIVE</spirit:name>
        <spirit:displayName>Memory Primitive</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MEMORY_PRIMITIVE">auto</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(31 downto 0)">
        <spirit:name>C_S00_AXI_ADDR_ABS</spirit:name>
        <spirit:displayName>C S00 Axi Addr Abs</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_ABS" spirit:bitStringLength="32">0x44A40000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>SELECTOR_WIDTH</spirit:name>
        <spirit:displayName>Selector Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SELECTOR_WIDTH" spirit:minimum="1" spirit:maximum="32" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>TDC_CH_RPORT_WIDTH</spirit:name>
        <spirit:displayName>Tdc Ch Rport Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TDC_CH_RPORT_WIDTH">65</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>TDC_CH_WPORT_WIDTH</spirit:name>
        <spirit:displayName>Tdc Ch Wport Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TDC_CH_WPORT_WIDTH">19</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>TDC_CHANNEL_N</spirit:name>
        <spirit:displayName>Tdc Channel N</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TDC_CHANNEL_N" spirit:minimum="1" spirit:maximum="256" spirit:rangeType="long">3</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>PW_StretcherLength</spirit:name>
        <spirit:displayName>Pw Stretcherlength</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.PW_StretcherLength" spirit:minimum="0" spirit:maximum="8" spirit:rangeType="long">3</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>PW_Divider</spirit:name>
        <spirit:displayName>Pw Divider</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.PW_Divider" spirit:minimum="0" spirit:maximum="8" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>TDC_CH_DEBUG_WPORT_WIDTH</spirit:name>
        <spirit:displayName>Tdc Ch Debug Wport Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TDC_CH_DEBUG_WPORT_WIDTH">74</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="BOOLEAN">
        <spirit:name>TDC_ENABLE_DEBUG_PORTS</spirit:name>
        <spirit:displayName>Tdc Enable Debug Ports</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TDC_ENABLE_DEBUG_PORTS">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="BOOLEAN">
        <spirit:name>TDC_DISABLE_DEBUG_PORTS_READOUT</spirit:name>
        <spirit:displayName>Tdc Disable Debug Ports Readout</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TDC_DISABLE_DEBUG_PORTS_READOUT">false</spirit:value>
        <spirit:vendorExtensions>
          <xilinx:parameterInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="MODELPARAM_ENABLEMENT.TDC_DISABLE_DEBUG_PORTS_READOUT">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:parameterInfo>
        </spirit:vendorExtensions>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="STRING">
        <spirit:name>DEF_SYNC_EDGETRIGGER</spirit:name>
        <spirit:displayName>Def Sync Edgetrigger</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEF_SYNC_EDGETRIGGER">RISE</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DEF_SYNC_STRETCHERLENGTH</spirit:name>
        <spirit:displayName>Def Sync Stretcherlength</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEF_SYNC_STRETCHERLENGTH" spirit:minimum="0" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DEF_SYNC_DIVIDER</spirit:name>
        <spirit:displayName>Def Sync Divider</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEF_SYNC_DIVIDER" spirit:minimum="0" spirit:rangeType="long">15</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="BOOLEAN">
        <spirit:name>DEF_SYNC_GATE</spirit:name>
        <spirit:displayName>Def Sync Gate</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEF_SYNC_GATE">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="BOOLEAN">
        <spirit:name>DEF_SYNC_FORCECALIBRATE</spirit:name>
        <spirit:displayName>Def Sync Forcecalibrate</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEF_SYNC_FORCECALIBRATE">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="STRING">
        <spirit:name>DEF_CH_EDGETRIGGER</spirit:name>
        <spirit:displayName>Def Ch Edgetrigger</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEF_CH_EDGETRIGGER">RISE</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DEF_CH_STRETCHERLENGTH</spirit:name>
        <spirit:displayName>Def Ch Stretcherlength</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEF_CH_STRETCHERLENGTH" spirit:minimum="0" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DEF_CH_DIVIDER</spirit:name>
        <spirit:displayName>Def Ch Divider</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEF_CH_DIVIDER" spirit:minimum="0" spirit:rangeType="long">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="BOOLEAN">
        <spirit:name>DEF_CH_GATE</spirit:name>
        <spirit:displayName>Def Ch Gate</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEF_CH_GATE">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="BOOLEAN">
        <spirit:name>DEF_CH_FORCECALIBRATE</spirit:name>
        <spirit:displayName>Def Ch Forcecalibrate</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEF_CH_FORCECALIBRATE">false</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_044b0dcb</spirit:name>
      <spirit:enumeration>auto</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_6f54a1c5</spirit:name>
      <spirit:enumeration>RISE</spirit:enumeration>
      <spirit:enumeration>FALSE</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_a5024a0c</spirit:name>
      <spirit:enumeration>RISE</spirit:enumeration>
      <spirit:enumeration>FALL</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/timing_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/7b87/hdl/MagicCalibrator_Debugger/LocalPackage_MC.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/7b87/hdl/MagicCalibrator_Debugger/DebugMemoryUnit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/7b87/hdl/MagicCalibrator_Debugger/MagicCalibrator_Debugger.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/7b87/hdl/MagicCalibrator_Debugger/MemoryFIFO.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/7b87/hdl/axi4-wrapper/axi4-interface.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/7b87/hdl/axi4-wrapper/axi4-wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/7b87/hdl/axi4-wrapper/axi_channel_slice_register.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/7b87/hdl/AXI4_MagicCalibratorDebugger.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_AXI4_TDC_Wrapper_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/7b87/hdl/MagicCalibrator_Debugger/LocalPackage_MC.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/7b87/hdl/MagicCalibrator_Debugger/DebugMemoryUnit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/7b87/hdl/MagicCalibrator_Debugger/MagicCalibrator_Debugger.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/7b87/hdl/MagicCalibrator_Debugger/MemoryFIFO.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/7b87/hdl/axi4-wrapper/axi4-interface.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/7b87/hdl/axi4-wrapper/axi4-wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/7b87/hdl/axi4-wrapper/axi_channel_slice_register.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/7b87/hdl/AXI4_MagicCalibratorDebugger.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_AXI4_TDC_Wrapper_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_AXI4_TDC_Wrapper_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_AXI4_TDC_Wrapper_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_AXI4_TDC_Wrapper_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_AXI4_TDC_Wrapper_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_AXI4_TDC_Wrapper_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI4 Wrapper for user and debug properties of TDC</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>ENABLE_SLICE_REGISTERS</spirit:name>
      <spirit:displayName>Enable Slice Registers</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.ENABLE_SLICE_REGISTERS">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:minimum="8" spirit:maximum="1024" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:minimum="12" spirit:maximum="64" spirit:rangeType="long">14</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ID_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Id Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ID_WIDTH" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">5</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_AWUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Awuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_AWUSER_WIDTH" spirit:minimum="0" spirit:maximum="0" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ARUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Aruser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ARUSER_WIDTH" spirit:minimum="0" spirit:maximum="0" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_WUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Wuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_WUSER_WIDTH" spirit:minimum="0" spirit:maximum="0" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_RUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Ruser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_RUSER_WIDTH" spirit:minimum="0" spirit:maximum="0" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Buser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BUSER_WIDTH" spirit:minimum="0" spirit:maximum="0" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DEBUG_MODE_CT</spirit:name>
      <spirit:displayName>Debug Port CalibTable</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.DEBUG_MODE_CT">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DEBUG_MODE_CC</spirit:name>
      <spirit:displayName>Debug Port CharactCurve</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.DEBUG_MODE_CC">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BIT_UNCALIBRATED</spirit:name>
      <spirit:displayName>Bit Uncalibrated</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BIT_UNCALIBRATED" spirit:minimum="1" spirit:maximum="12" spirit:rangeType="long">10</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>SAVE_BIT</spirit:name>
      <spirit:displayName>Save One Bit in Magic Calibrator</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.SAVE_BIT">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BIT_CALIBRATION</spirit:name>
      <spirit:displayName>Bit Calibration</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BIT_CALIBRATION" spirit:minimum="1" spirit:maximum="32" spirit:rangeType="long">24</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BIT_RESOLUTION</spirit:name>
      <spirit:displayName>Bit Resolution</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BIT_RESOLUTION" spirit:minimum="1" spirit:maximum="32" spirit:rangeType="long">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXI4_LENGTH</spirit:name>
      <spirit:displayName>Axi4 Length</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXI4_LENGTH" spirit:minimum="32" spirit:maximum="32" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MEMORY_PRIMITIVE</spirit:name>
      <spirit:displayName>Memory Primitive</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.MEMORY_PRIMITIVE" spirit:choiceRef="choice_list_044b0dcb">auto</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_AXI4_TDC_Wrapper_0_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_ABS</spirit:name>
      <spirit:displayName>Module absolute AXI address</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_ABS" spirit:bitStringLength="32">0x44A40000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>SELECTOR_WIDTH</spirit:name>
      <spirit:displayName>Selector Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.SELECTOR_WIDTH" spirit:minimum="1" spirit:maximum="32" spirit:rangeType="long">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TDC_CH_RPORT_WIDTH</spirit:name>
      <spirit:displayName>Tdc Ch Rport Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TDC_CH_RPORT_WIDTH">65</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TDC_CH_WPORT_WIDTH</spirit:name>
      <spirit:displayName>Tdc Ch Wport Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TDC_CH_WPORT_WIDTH">19</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TDC_CHANNEL_N</spirit:name>
      <spirit:displayName>Number of TDC channels</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TDC_CHANNEL_N" spirit:minimum="1" spirit:maximum="256" spirit:rangeType="long">3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PW_StretcherLength</spirit:name>
      <spirit:displayName>Stretcherlength width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PW_StretcherLength" spirit:minimum="0" spirit:maximum="8" spirit:rangeType="long">3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PW_Divider</spirit:name>
      <spirit:displayName>Divider width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PW_Divider" spirit:minimum="0" spirit:maximum="8" spirit:rangeType="long">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TDC_CH_DEBUG_WPORT_WIDTH</spirit:name>
      <spirit:displayName>Tdc Ch Debug Wport Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TDC_CH_DEBUG_WPORT_WIDTH">74</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TDC_ENABLE_DEBUG_PORTS</spirit:name>
      <spirit:displayName>Enable debug ports</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.TDC_ENABLE_DEBUG_PORTS">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TDC_DISABLE_DEBUG_PORTS_READOUT</spirit:name>
      <spirit:displayName>Disable debug ports readout</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.TDC_DISABLE_DEBUG_PORTS_READOUT">false</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.TDC_DISABLE_DEBUG_PORTS_READOUT">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DEF_SYNC_EDGETRIGGER</spirit:name>
      <spirit:displayName>Edge trigger</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.DEF_SYNC_EDGETRIGGER" spirit:choiceRef="choice_list_a5024a0c">RISE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DEF_SYNC_STRETCHERLENGTH</spirit:name>
      <spirit:displayName>Stretcher length</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEF_SYNC_STRETCHERLENGTH">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DEF_SYNC_DIVIDER</spirit:name>
      <spirit:displayName>Divider</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEF_SYNC_DIVIDER">15</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DEF_SYNC_GATE</spirit:name>
      <spirit:displayName>Gate</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.DEF_SYNC_GATE">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DEF_SYNC_FORCECALIBRATE</spirit:name>
      <spirit:displayName>Force calibrate</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.DEF_SYNC_FORCECALIBRATE">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DEF_CH_EDGETRIGGER</spirit:name>
      <spirit:displayName>Edge trigger</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.DEF_CH_EDGETRIGGER" spirit:choiceRef="choice_list_6f54a1c5">RISE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DEF_CH_STRETCHERLENGTH</spirit:name>
      <spirit:displayName>Stretcher length</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEF_CH_STRETCHERLENGTH">6</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DEF_CH_DIVIDER</spirit:name>
      <spirit:displayName>Divider</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEF_CH_DIVIDER">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DEF_CH_GATE</spirit:name>
      <spirit:displayName>Gate</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.DEF_CH_GATE">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DEF_CH_FORCECALIBRATE</spirit:name>
      <spirit:displayName>Force calibrate</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.DEF_CH_FORCECALIBRATE">false</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>AXI4 TDC Wrapper</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_FIFO</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="xilinx.com:user:Debugger_Wrapper:1.0_ARCHIVE_LOCATION">c:/Users/Andrea/Desktop/Vivado/Utility_IP_Core/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="DigiLAB:user:Debugger_Wrapper:1.0_ARCHIVE_LOCATION">c:/Users/Andrea/Desktop/Vivado/Utility_IP_Core/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="DigiLAB:user:MagicDebugger:1.0_ARCHIVE_LOCATION">c:/Users/Andrea/Desktop/Vivado/Utility_IP_Core/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="DigiLAB:user:MagicDebugger:2.0_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Utility_Ip_Core/ip_repo/TDC_Basic/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="DigiLAB:user:AXI4_MagicCalibratorDebugger:2.0_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Utility_Ip_Core/ip_repo/TDC_Basic/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="DigiLAB:user:AXI4_MagicCalibratorDebugger:2.1_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Utility_Ip_Core/ip_repo/TDC_Basic/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c7ada0b_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed54560_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37a743dc_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ea8f38_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3be68bfb_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17956c3f_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10746d35_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d0384cf_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7528ac9_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@741322a5_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f586604_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a7a1b19_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25f99ccd_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2331463e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54956f4b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c48cce_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b3dbc99_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a7bc66_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bf0a99a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b24a960_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12013916_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac6e487_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53a95d2c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5650c719_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3652aeee_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67140fc0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d841270_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@90489ed_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@393d4808_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@139afc46_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a10cb88_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@206d5fb4_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd7f84_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@357e0d9b_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ab075d6_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@350054a7_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a4780_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e13047_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7570becd_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73e97439_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f8df0a6_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5148f226_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d6b5e0_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f1b798d_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b08844b_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@210fc00_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e4cb754_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@551372d0_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d70501f_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19dcd_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6443c19b_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e855457_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75aa0e94_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e77a46_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55e3132d_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@390bff55_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22940fa3_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b776d32_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e52b419_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d0997d8_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c69db2_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41a89921_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578fba72_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39efae61_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687cfd93_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@694b6d83_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13764e69_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@521cb10c_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae5e7c4_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b50ece4_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a4832c_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2475e5d7_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6babb0df_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@142f07c5_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dce48ea_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e3f4a23_ARCHIVE_LOCATION">/home/enrico/Downloads/TDC_Felix_v23_MM3/TDC_Felix_v23.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6790e217_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@767c9756_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5393b7d7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@113e54e1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@733d78e0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc16afe_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14f85730_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@142136cc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d4e3946_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@742cbf9d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a3cb313_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@176551db_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77aa94a4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@753f82a9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d109e0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f79f565_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@455177d2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6287d0a9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ba03c6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5998e2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263f4fdc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15da44d3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea61a30_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c8a4e0a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab50d11_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25252e82_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ee3d16_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28bdc556_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3abc121e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@181f5cb9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b30155a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44978976_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f752ca4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d75558_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594426b0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38ee8bcd_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3358515_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9383008_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@390b955b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3545ab5b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7401b470_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a3af799_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f093b8b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b9c90bb_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@581b41f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@348eb075_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a2c9def_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1139c148_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60b397b9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb5479b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4208c539_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@185fa360_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11cf15ed_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c6a348b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44169d18_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a0569e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28a0d4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161ef9ae_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c459cda_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac2779f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e28242d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d5f5039_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c9d4066_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23178222_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a966fc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20a9321d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ee506b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c880648_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73f9e702_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b5ac54e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@447b07dc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52fa83d6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32358320_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f06ac4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25061023_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1de8cbc7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e3cb195_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f437726_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@159a5628_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bdfac22_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212806de_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1488204a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25b77ae2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13171ddf_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30bbafcb_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79937d39_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2928460b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc6f4f8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5adb085e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26519bdc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3287e869_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37d012e3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aaf6a36_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c486b5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e2e8893_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1af645d2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a742d1b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62310059_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50726881_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b7dd4f4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19bc9871_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd8c3b9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6699192a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6998ba2f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d61efc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d63465a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4feaa24_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c1f21f0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@671102a7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38fbc986_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70bec4a3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@417c7bd_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53bd4d08_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ea478ec_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ff43a6d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@623800cc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4524b94_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d9070b0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37da4912_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fcd2a0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b3f7d59_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@655086e7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@753a1f64_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a12f8d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5897eba9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ce0c6f5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ba14454_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5db7a903_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40fc6ed7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14261778_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5531f924_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18cb6b95_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45166ceb_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@597f5b2e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c857ef1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c3917df_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e1dc4c9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@411ab3d4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f862e41_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb20a0e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@144618b2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b388705_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb5a8b7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59bb08ac_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec1da6b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ac7ad1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d2ea15f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce81dc3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cd6f5e5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66785bdb_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6489ef75_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6410c921_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@193d27e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d6a9dd8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@564cecb0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dd4acf5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1697e9de_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c4538fd_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8f84cd1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57ced638_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72d3516a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cb3f9a5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b236832_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6fbdb3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d20732e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26ef33e8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ab9c45_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@340dde42_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@909e34d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d92cd08_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a7564a5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb67d12_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40dd1634_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@638e4bfc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d3906f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2047194_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f2d1d5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da6d0fc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42faec4a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c232e9b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6521031d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13937890_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7bc4a8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@179b1c14_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7399fe9e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5389a81d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5508c9aa_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7043568_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59c0774d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d6f7d04_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a41a29_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35ce7d54_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38c002_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@165b6cc0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@352734a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43ba353f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57a94540_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e8ef0b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19f8ea7d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f3bf64e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@674c4155_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da73b46_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75cb63d5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76009756_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eea84df_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7945957c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@378b9850_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e36739_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6487b325_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@866a60_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747cd225_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f556d62_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@98a2b8f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a3b822f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7472845_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cfe8d04_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@967a9ce_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b242897_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f3ae78_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55fb2811_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e8f2af0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17fd086_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40874950_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eebdc61_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44c5acb0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7f9348_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d3df332_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2740916f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@661c71cb_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5904958d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@577d5685_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ee8f0ab_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a826d23_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54a84514_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a37f6e9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@417acb3f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66955b88_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@465ebf9a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5525ce44_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b2c4c4c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4931db7c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57caf7c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68272de9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32de8cdc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@807852d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20a308da_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a4d012d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b345b63_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c5d0c5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@195b99a8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45afaed7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cb47f13_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2217e07c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44277f97_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7285c87f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c09c34b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66d66d0c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b4939d2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e4c45a3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38b4d029_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40ad6ee8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5086fd2d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aef7590_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76a185fe_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41823a5d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c260dc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70826849_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a55175c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@473dee86_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b5b804c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dde9bdb_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b9278b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d89a162_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e622817_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@151d19d6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d98e0a9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79b3e295_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ccd722f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bb690a9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bbd61aa_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17776b7a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33fb99d7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e3fd5dd_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b1c58_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59241af3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6097621e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16655a88_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6908ac6c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ca2f85a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a92509b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@385624b0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d939d1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60df8b89_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74247807_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@338ec340_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c5972a6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@321d3571_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57de4504_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45dc9068_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55c70150_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1098bd09_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30c73e3c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45b87f73_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eaec12_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35bdf32d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4892f57f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e98e587_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce4921_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb67e3a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d1f6ff5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a650f34_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46d9ef18_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36f80cd4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@637770a5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21879878_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bae1ddc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14609e23_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2599767e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71834be6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e65b7f7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a9c9d3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b8e47af_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc48e67_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@509b6d80_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@394106c5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a0563e3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@464fcf3e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f668d24_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6521df7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@103c4c2d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4acdfab7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee424c1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33737085_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d12366b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71aabf30_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f33cc0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa99833_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@99807aa_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29f9050e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74dd92e0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7faa6621_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2226b065_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52869291_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@905c194_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ce74ba2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d4a69b7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@675b2919_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d8d5df4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b1a33d7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6651ac1f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3518363c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19a4cc9c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a781ac1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@137c71cc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf55edc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c8e2789_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c6d7f51_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1694be6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46f97a92_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e88a65b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40bc53ef_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45936700_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46becb26_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@741592a3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10cbfc40_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73c4fbef_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3491ccc9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21d56d24_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52340c20_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ece73fa_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5213638a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fdce87f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e5beb2d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45658c5f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d6cc4d1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32c02ae7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/magic_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b249af0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c1b3638_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797d5995_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45ff2cae_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eba7931_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3258354e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40da3e66_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c6e37d2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c04697e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6316dadd_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27333ea4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b06faee_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65381db1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@652ddb92_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c8f7714_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10a7601_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b699e88_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3afbde37_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@593b7489_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5014e1a3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7634f7e8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37011d14_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0dc6e6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@326b249f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d7b2cc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55fe280c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4423b8c2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21a815fc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708f8ba1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@445a65e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@233926ff_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c2cd75d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ba0832_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1862b961_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be1a110_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aa45430_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d9f59d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@571c48eb_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3188d67f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@505d8a61_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@473ea689_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c0fe6e2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c940ac4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@250838bd_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da2ada0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@828c27d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@348ff1b3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@539f2a59_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@242a5283_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2376bbce_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aed7155_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@653aaf7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1295e70d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b7018c5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a89f7da_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d53e2dc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@264ceadc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3000d374_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba149d7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c8236f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@496a41b9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64e2087_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@799b1509_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea7122_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61333f65_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1388d9b0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ced896_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@316d340_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6237c9fb_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12914a46_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dbe1940_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a964e78_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73cb750f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747bdce8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f240cb5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@663e192e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@83fb230_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@306b18a7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c997a89_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1636c64c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@defdf8d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5688683c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5418b87c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e9ea37b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8310cc_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eeff1d3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30b650ac_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ec2e5f8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee51a2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2077645c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54a7e124_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc8f8ab_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6971d46a_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263cb8a0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42c839b0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71b8f705_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68edbfd_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fc954ad_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb46fe8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@504f01a1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50e83e1b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff3ef3e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5768e64d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732bd0d6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@686fcca7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f27deab_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6258df65_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d769324_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79e7a0c3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30b269e6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a0b9b0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d63f399_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fbd804_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@102687c4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c3f8f0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c1ab77f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@675dc543_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63441366_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52763d9c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@966b7d6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a6f9ced_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51ad6037_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f946ab8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7758ed71_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54ea8bc4_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7195266c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ea44c5e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b88cf99_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@452d3595_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eeff1be_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a564ac1_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4380cdf2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e1080c5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba73797_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40f9bbab_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379f8594_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f44273_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ba183fd_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f73197_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@595169e7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68d38b22_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34638517_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b19b00_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f03dc5_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e39db7c_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix_PBI801/TDC_Felix_PBI801.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5947fb7e_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix_PBI801/TDC_Felix_PBI801.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66fa8c04_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix_PBI801/TDC_Felix_PBI801.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e181aec_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix_PBI801/TDC_Felix_PBI801.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77fac129_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix_PBI801/TDC_Felix_PBI801.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78520593_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix_PBI801/TDC_Felix_PBI801.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c79e03_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix_PBI801/TDC_Felix_PBI801.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1c0aef_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ccec0a9_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bd44fe2_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3458ac76_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30306191_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51aea299_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f8087c1_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53ec41fb_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49695b6c_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c5789_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1045e142_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20342f55_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@861f549_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42e4ea0c_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e3d3d79_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77cb8b21_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71cc09ff_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36dad44c_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed5716f_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aa3efa2_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66928086_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@746cee7b_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@244cd98_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7773be08_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d1d573d_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc8fb1d_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36bced47_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dff4a9b_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e43d5fe_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e809ae_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a6b8429_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f8b44d_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a4155af_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16a8080_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33bb40c4_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@408ddc4c_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3454c206_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ffd0489_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a4ce728_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58cbf7c7_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@290bb9eb_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6678a00f_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7faa7097_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32f67ff5_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@773db308_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4524bfa9_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b86ab0_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@602fd957_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29206616_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ffe5e2a_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e6ec01f_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cb24fe0_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35eedb3c_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f61080f_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cbc1bc_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604f35a9_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@288a98ce_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3924d9f3_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56a23282_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63263459_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a007f4_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e2ddbb9_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45a4ea7e_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1708edcd_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e3ffa25_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16a7c3e7_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc78acb_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4026bd16_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3872c848_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21ab20f6_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7681c4_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c5d4f1f_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1068f8fb_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae268d0_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a84091c_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5480763a_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24cab702_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3286ef12_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46a6539d_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f98012_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f62b536_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4239b1e9_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ea354bb_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f4f1937_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2444dff4_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c47d06_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac5a712_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a5fff84_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4daefcb7_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46ece654_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a84284e_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7321624f_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@751c20ec_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e73199a_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@654171c8_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2719e906_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@757ca99_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cb31ea6_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@615370db_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f09bc91_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c1ce91_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b896b8_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ced4dc6_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@236d0743_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55b1abae_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58233bc1_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c42105_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79af2c2a_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48759279_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@371af6a6_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da0441_ARCHIVE_LOCATION">/home/andrea/Vivado/Utility_IP_Core/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc36232_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_master/TDC_Felix_v62_master.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1432e3b2_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_master/TDC_Felix_v62_master.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de93439_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_master/TDC_Felix_v62_master.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b05bd5_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_master/TDC_Felix_v62_master.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f2f36f_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_master/TDC_Felix_v62_master.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d406dfd_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_master/TDC_Felix_v62_master.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b91dd7_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_master/TDC_Felix_v62_master.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11ad3288_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_master/TDC_Felix_v62_master.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e705a86_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_master/TDC_Felix_v62_master.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4904a21b_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_master/TDC_Felix_v62_master.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19e8eff0_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_master/TDC_Felix_v62_master.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e3a9dcd_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_master/TDC_Felix_v62_master.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c1259ad_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_master/TDC_Felix_v62_master.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ca4fa47_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_master/TDC_Felix_v62_master.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e1e30a0_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_master/TDC_Felix_v62_master.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e4ceed_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b396f7_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d093902_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b71fbb_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@769c7c80_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@105d346f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46da056c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b1c3b00_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7197be84_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c8038c6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21ae15c0_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7adfa472_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@432eba0d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0d8a99_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af4560_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce3940f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30da4fdd_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76d20a66_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c3f1611_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@156e2731_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f41f987_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fcd9237_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@316f57db_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b36c255_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@196eec4b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a3fbfb9_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@250fa9d2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@798041da_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38664583_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a92955c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7360bf5e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dd6baa6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d1e9ce_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d5970c_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d1c428_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b6a27f8_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74823986_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74007470_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@758f90e_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41e3e35f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@715ea5fe_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ccdb32d_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1478afa_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b5071d6_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b78f7b3_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25a360b2_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1873fc7b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47eb9730_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22732372_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3323d264_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f2eccde_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6468b032_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212cad5f_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@553bdb8b_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63106c66_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@80ab064_ARCHIVE_LOCATION">/home/enrico/Tesi/Hardware/IP_2020/ip_repo/AXI4_TDC_Wrapper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@130b1356_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_PBI633_4TDL/TDC_Felix_v62_PBI633_4TDL.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fee9901_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_PBI633_4TDL/TDC_Felix_v62_PBI633_4TDL.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16206ee4_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_PBI633_4TDL/TDC_Felix_v62_PBI633_4TDL.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4076cc24_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_PBI633_4TDL/TDC_Felix_v62_PBI633_4TDL.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f9cf4c1_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_PBI633_4TDL/TDC_Felix_v62_PBI633_4TDL.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b16e444_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_PBI633_4TDL/TDC_Felix_v62_PBI633_4TDL.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@757fa72f_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_PBI633_4TDL/TDC_Felix_v62_PBI633_4TDL.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b972984_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_PBI633_4TDL/TDC_Felix_v62_PBI633_4TDL.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ba0d88_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_PBI633_4TDL/TDC_Felix_v62_PBI633_4TDL.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ac2155a_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_PBI633_4TDL/TDC_Felix_v62_PBI633_4TDL.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@393b08b7_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_PBI633_4TDL/TDC_Felix_v62_PBI633_4TDL.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19cfdb23_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_PBI633_4TDL/TDC_Felix_v62_PBI633_4TDL.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31068d05_ARCHIVE_LOCATION">/home/enrico/Vivado2020_files/TDC_Felix_v62_PBI633_4TDL/TDC_Felix_v62_PBI633_4TDL.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4_magiccalibrator_debugger</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ARESETN.POLARITY" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_AUTOPUSH.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_AUTOPUSH.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_AUTOPUSH.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_AUTOPUSH.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_AUTOPUSH.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_AUTOPUSH.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_AUTOPUSH.LAYERED_METADATA" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_AUTOPUSH.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_AUTOPUSH.TDATA_NUM_BYTES" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_AUTOPUSH.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_AUTOPUSH.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_AUTOPUSH.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RESET.POLARITY" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_DEBUGCT.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_DEBUGCT.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_DEBUGCT.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_DEBUGCT.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_DEBUGCT.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_DEBUGCT.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_DEBUGCT.LAYERED_METADATA" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_DEBUGCT.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_DEBUGCT.TDATA_NUM_BYTES" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_DEBUGCT.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_DEBUGCT.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_DEBUGCT.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXIS_DEBUGCC.CLK_DOMAIN" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXIS_DEBUGCC.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXIS_DEBUGCC.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXIS_DEBUGCC.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXIS_DEBUGCC.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXIS_DEBUGCC.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXIS_DEBUGCC.LAYERED_METADATA" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXIS_DEBUGCC.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXIS_DEBUGCC.TDATA_NUM_BYTES" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXIS_DEBUGCC.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXIS_DEBUGCC.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXIS_DEBUGCC.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.BIT_CALIBRATION" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.BIT_RESOLUTION" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.BIT_UNCALIBRATED" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.C_S00_AXI_ADDR_ABS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.DEBUG_MODE_CC" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.DEF_CH_STRETCHERLENGTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.DEF_SYNC_STRETCHERLENGTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.PW_StretcherLength" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.TDC_CH_RPORT_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.TDC_ENABLE_DEBUG_PORTS" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="c4ca2597"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="3f926757"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="5dcf88e8"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="193eb160"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="f240f104"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="343eb874"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
