#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat May 22 07:42:19 2021
# Process ID: 12096
# Current directory: D:/USTC/CA2021_labs/lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10344 D:\USTC\CA2021_labs\lab2\lab2.xpr
# Log file: D:/USTC/CA2021_labs/lab2/vivado.log
# Journal file: D:/USTC/CA2021_labs/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/USTC/CA2021_labs/lab2/lab2.xpr
update_compile_order -fileset sources_1
b3.xpr
update_compile_order -fileset sources_1
add_files {D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/ALU.v D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/RV32Core.v D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/Parameters.v D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/RegisterFile.v D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/EXSegReg.v D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/ImmOperandUnit.v D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/DataExt.v D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/IDSegReg.v D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/HarzardUnit.v D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/BRAMModule/InstructionRam.v D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/WBSegReg.v D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/BRAMModule/DataRam.v D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/ControlUnit.v D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/MEMSegReg.v D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/BranchDecisionMaking.v D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/IFSegReg.v D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/NPC_Generator.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/USTC/CA2021_labs/lab3/lab3.srcs/sources_1/new/cache_tb.sv
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top cache_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
add_files -norecurse {D:/USTC/CA2021_labs/lab3/lab3.srcs/sources_1/new/main_mem.sv D:/USTC/CA2021_labs/lab3/lab3.srcs/sources_1/new/mem.sv}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/RV32Core.v] -no_script -reset -force -quiet
remove_files  D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/RV32Core.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
import_files -norecurse D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/RV32Core.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source cache_tb.tcl
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/USTC/CA2021_labs/lab3/lab3.srcs/sources_1/new/cache_tb.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/USTC/CA2021_labs/lab3/lab3.srcs/sources_1/new/cache_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/USTC/CA2021_labs/lab3/lab3.srcs/sources_1/new/cache_tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/USTC/CA2021_labs/lab3/lab3.srcs/sources_1/new/cache_tb1.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/USTC/CA2021_labs/lab3/lab3.srcs/sources_1/new/cache_tb1.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/USTC/CA2021_labs/lab3/lab3.srcs/sources_1/new/cache_tb1.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/USTC/CA2021_labs/lab3/lab3.srcs/sources_1/new/cache_tb1.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
export_ip_user_files -of_objects  [get_files D:/USTC/CA2021_labs/lab3/lab3.srcs/sources_1/new/cache_tb1.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/USTC/CA2021_labs/lab3/lab3.srcs/sources_1/new/cache_tb1.v
launch_simulation
source cache_tb.tcl
close_sim
import_files {D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/BRAMModule/InstructionRam.v D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/BRAMModule/DataRam.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse D:/USTC/计算机体系结构/ustc_ca2021_lab/lab3/CPUSrcCode/Testbench/cpu_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top cpu_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
import_files -norecurse D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/IDSegReg.v
update_compile_order -fileset sources_1
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 3}
add_wave {{/cpu_tb/RV32ICore_tb_inst/WBSegReg1/DataRamInst/ram_cell}} 
restart
run all
close_sim
