// Copyright (C) 2021  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition"

// DATE "10/03/2024 17:53:49"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TESTE_ROM (
	CNTDISP0,
	IN_ENABLE,
	CLOCK_FPGA,
	IN_CLEAR,
	IN_CLOCK,
	CNTDISP1,
	DISP0,
	DISP1,
	DISP2,
	DISP3);
output 	[6:0] CNTDISP0;
input 	IN_ENABLE;
input 	CLOCK_FPGA;
input 	IN_CLEAR;
input 	IN_CLOCK;
output 	[6:0] CNTDISP1;
output 	[6:0] DISP0;
output 	[6:0] DISP1;
output 	[6:0] DISP2;
output 	[6:0] DISP3;

// Design Ports Information
// CNTDISP0[6]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CNTDISP0[5]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CNTDISP0[4]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CNTDISP0[3]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CNTDISP0[2]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CNTDISP0[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CNTDISP0[0]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CNTDISP1[6]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CNTDISP1[5]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CNTDISP1[4]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CNTDISP1[3]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CNTDISP1[2]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CNTDISP1[1]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CNTDISP1[0]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP0[6]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP0[5]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP0[4]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP0[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP0[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP0[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP0[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP1[6]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP1[5]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP1[4]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP1[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP1[2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP1[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP1[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP2[6]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP2[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP2[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP2[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP2[2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP2[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP2[0]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP3[6]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP3[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP3[4]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP3[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP3[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP3[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DISP3[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN_CLEAR	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN_ENABLE	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN_CLOCK	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_FPGA	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \IN_CLEAR~input_o ;
wire \IN_CLOCK~input_o ;
wire \inst1|out_key~1_combout ;
wire \CLOCK_FPGA~input_o ;
wire \CLOCK_FPGA~inputCLKENA0_outclk ;
wire \inst1|Add0~45_sumout ;
wire \inst1|intermediate~1_combout ;
wire \inst1|intermediate~_emulated_q ;
wire \inst1|intermediate~0_combout ;
wire \inst1|always0~0_combout ;
wire \inst1|Add0~46 ;
wire \inst1|Add0~17_sumout ;
wire \inst1|Add0~18 ;
wire \inst1|Add0~13_sumout ;
wire \inst1|Add0~14 ;
wire \inst1|Add0~9_sumout ;
wire \inst1|Add0~10 ;
wire \inst1|Add0~5_sumout ;
wire \inst1|Add0~6 ;
wire \inst1|Add0~41_sumout ;
wire \inst1|Add0~42 ;
wire \inst1|Add0~37_sumout ;
wire \inst1|Add0~38 ;
wire \inst1|Add0~33_sumout ;
wire \inst1|Add0~34 ;
wire \inst1|Add0~29_sumout ;
wire \inst1|Add0~30 ;
wire \inst1|Add0~25_sumout ;
wire \inst1|Add0~26 ;
wire \inst1|Add0~21_sumout ;
wire \inst1|Add0~22 ;
wire \inst1|Add0~1_sumout ;
wire \inst1|out_key~6_combout ;
wire \inst1|Add0~2 ;
wire \inst1|Add0~61_sumout ;
wire \inst1|Add0~62 ;
wire \inst1|Add0~57_sumout ;
wire \inst1|Add0~58 ;
wire \inst1|Add0~53_sumout ;
wire \inst1|Add0~54 ;
wire \inst1|Add0~49_sumout ;
wire \inst1|out_key~7_combout ;
wire \inst1|out_key~5_combout ;
wire \inst1|out_key~8_combout ;
wire \inst1|out_key~3_combout ;
wire \inst1|out_key~_emulated_q ;
wire \inst1|out_key~2_combout ;
wire \IN_ENABLE~input_o ;
wire \inst2|inst99~0_combout ;
wire \inst2|inst99~q ;
wire \inst2|inst2~0_combout ;
wire \inst2|inst2~q ;
wire \inst2|inst3~0_combout ;
wire \inst2|inst3~q ;
wire \inst2|inst4~0_combout ;
wire \inst2|inst4~q ;
wire \inst2|inst20~q ;
wire \inst2|inst4~DUPLICATE_q ;
wire \inst2|inst199~q ;
wire \inst2|inst199~0_combout ;
wire \inst2|inst199~DUPLICATE_q ;
wire \inst2|inst20~0_combout ;
wire \inst2|inst20~DUPLICATE_q ;
wire \inst2|inst14~combout ;
wire \inst2|inst219~0_combout ;
wire \inst2|inst219~q ;
wire \inst2|inst229~0_combout ;
wire \inst2|inst229~q ;
wire \inst9|inst78~0_combout ;
wire \inst9|inst60~0_combout ;
wire \inst9|inst50~0_combout ;
wire \inst9|inst49~0_combout ;
wire \inst9|inst24~0_combout ;
wire \inst9|inst21~0_combout ;
wire \inst9|inst9~0_combout ;
wire \inst8|inst78~0_combout ;
wire \inst8|inst60~0_combout ;
wire \inst8|inst50~0_combout ;
wire \inst8|inst49~0_combout ;
wire \inst8|inst24~0_combout ;
wire \inst8|inst21~0_combout ;
wire \inst8|inst9~0_combout ;
wire \inst3|inst78~0_combout ;
wire \inst3|inst60~0_combout ;
wire \inst3|inst50~0_combout ;
wire \inst3|inst49~0_combout ;
wire \inst3|inst24~0_combout ;
wire \inst3|inst21~0_combout ;
wire \inst3|inst9~0_combout ;
wire \inst4|inst78~0_combout ;
wire \inst4|inst60~0_combout ;
wire \inst4|inst50~0_combout ;
wire \inst4|inst49~0_combout ;
wire \inst4|inst24~0_combout ;
wire \inst4|inst21~0_combout ;
wire \inst4|inst9~0_combout ;
wire \inst6|inst78~0_combout ;
wire \inst6|inst60~0_combout ;
wire \inst6|inst50~0_combout ;
wire \inst6|inst49~0_combout ;
wire \inst6|inst24~0_combout ;
wire \inst6|inst21~0_combout ;
wire \inst6|inst9~0_combout ;
wire \inst7|inst78~0_combout ;
wire \inst7|inst60~0_combout ;
wire \inst7|inst50~0_combout ;
wire \inst7|inst49~0_combout ;
wire \inst7|inst24~0_combout ;
wire \inst7|inst21~0_combout ;
wire \inst7|inst9~0_combout ;
wire [15:0] \inst|altsyncram_component|auto_generated|q_a ;
wire [15:0] \inst1|counter ;

wire [19:0] \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst|altsyncram_component|auto_generated|q_a [0] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|q_a [1] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst|altsyncram_component|auto_generated|q_a [2] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst|altsyncram_component|auto_generated|q_a [3] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst|altsyncram_component|auto_generated|q_a [4] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst|altsyncram_component|auto_generated|q_a [5] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst|altsyncram_component|auto_generated|q_a [6] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst|altsyncram_component|auto_generated|q_a [7] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \inst|altsyncram_component|auto_generated|q_a [8] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \inst|altsyncram_component|auto_generated|q_a [9] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \inst|altsyncram_component|auto_generated|q_a [10] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \inst|altsyncram_component|auto_generated|q_a [11] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \inst|altsyncram_component|auto_generated|q_a [12] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \inst|altsyncram_component|auto_generated|q_a [13] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \inst|altsyncram_component|auto_generated|q_a [14] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \inst|altsyncram_component|auto_generated|q_a [15] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \CNTDISP0[6]~output (
	.i(!\inst9|inst78~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CNTDISP0[6]),
	.obar());
// synopsys translate_off
defparam \CNTDISP0[6]~output .bus_hold = "false";
defparam \CNTDISP0[6]~output .open_drain_output = "false";
defparam \CNTDISP0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \CNTDISP0[5]~output (
	.i(!\inst9|inst60~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CNTDISP0[5]),
	.obar());
// synopsys translate_off
defparam \CNTDISP0[5]~output .bus_hold = "false";
defparam \CNTDISP0[5]~output .open_drain_output = "false";
defparam \CNTDISP0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \CNTDISP0[4]~output (
	.i(!\inst9|inst50~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CNTDISP0[4]),
	.obar());
// synopsys translate_off
defparam \CNTDISP0[4]~output .bus_hold = "false";
defparam \CNTDISP0[4]~output .open_drain_output = "false";
defparam \CNTDISP0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \CNTDISP0[3]~output (
	.i(!\inst9|inst49~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CNTDISP0[3]),
	.obar());
// synopsys translate_off
defparam \CNTDISP0[3]~output .bus_hold = "false";
defparam \CNTDISP0[3]~output .open_drain_output = "false";
defparam \CNTDISP0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \CNTDISP0[2]~output (
	.i(!\inst9|inst24~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CNTDISP0[2]),
	.obar());
// synopsys translate_off
defparam \CNTDISP0[2]~output .bus_hold = "false";
defparam \CNTDISP0[2]~output .open_drain_output = "false";
defparam \CNTDISP0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \CNTDISP0[1]~output (
	.i(!\inst9|inst21~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CNTDISP0[1]),
	.obar());
// synopsys translate_off
defparam \CNTDISP0[1]~output .bus_hold = "false";
defparam \CNTDISP0[1]~output .open_drain_output = "false";
defparam \CNTDISP0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \CNTDISP0[0]~output (
	.i(!\inst9|inst9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CNTDISP0[0]),
	.obar());
// synopsys translate_off
defparam \CNTDISP0[0]~output .bus_hold = "false";
defparam \CNTDISP0[0]~output .open_drain_output = "false";
defparam \CNTDISP0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \CNTDISP1[6]~output (
	.i(!\inst8|inst78~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CNTDISP1[6]),
	.obar());
// synopsys translate_off
defparam \CNTDISP1[6]~output .bus_hold = "false";
defparam \CNTDISP1[6]~output .open_drain_output = "false";
defparam \CNTDISP1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \CNTDISP1[5]~output (
	.i(!\inst8|inst60~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CNTDISP1[5]),
	.obar());
// synopsys translate_off
defparam \CNTDISP1[5]~output .bus_hold = "false";
defparam \CNTDISP1[5]~output .open_drain_output = "false";
defparam \CNTDISP1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \CNTDISP1[4]~output (
	.i(!\inst8|inst50~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CNTDISP1[4]),
	.obar());
// synopsys translate_off
defparam \CNTDISP1[4]~output .bus_hold = "false";
defparam \CNTDISP1[4]~output .open_drain_output = "false";
defparam \CNTDISP1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \CNTDISP1[3]~output (
	.i(!\inst8|inst49~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CNTDISP1[3]),
	.obar());
// synopsys translate_off
defparam \CNTDISP1[3]~output .bus_hold = "false";
defparam \CNTDISP1[3]~output .open_drain_output = "false";
defparam \CNTDISP1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \CNTDISP1[2]~output (
	.i(!\inst8|inst24~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CNTDISP1[2]),
	.obar());
// synopsys translate_off
defparam \CNTDISP1[2]~output .bus_hold = "false";
defparam \CNTDISP1[2]~output .open_drain_output = "false";
defparam \CNTDISP1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \CNTDISP1[1]~output (
	.i(!\inst8|inst21~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CNTDISP1[1]),
	.obar());
// synopsys translate_off
defparam \CNTDISP1[1]~output .bus_hold = "false";
defparam \CNTDISP1[1]~output .open_drain_output = "false";
defparam \CNTDISP1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \CNTDISP1[0]~output (
	.i(!\inst8|inst9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CNTDISP1[0]),
	.obar());
// synopsys translate_off
defparam \CNTDISP1[0]~output .bus_hold = "false";
defparam \CNTDISP1[0]~output .open_drain_output = "false";
defparam \CNTDISP1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \DISP0[6]~output (
	.i(!\inst3|inst78~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP0[6]),
	.obar());
// synopsys translate_off
defparam \DISP0[6]~output .bus_hold = "false";
defparam \DISP0[6]~output .open_drain_output = "false";
defparam \DISP0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \DISP0[5]~output (
	.i(!\inst3|inst60~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP0[5]),
	.obar());
// synopsys translate_off
defparam \DISP0[5]~output .bus_hold = "false";
defparam \DISP0[5]~output .open_drain_output = "false";
defparam \DISP0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \DISP0[4]~output (
	.i(!\inst3|inst50~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP0[4]),
	.obar());
// synopsys translate_off
defparam \DISP0[4]~output .bus_hold = "false";
defparam \DISP0[4]~output .open_drain_output = "false";
defparam \DISP0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \DISP0[3]~output (
	.i(!\inst3|inst49~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP0[3]),
	.obar());
// synopsys translate_off
defparam \DISP0[3]~output .bus_hold = "false";
defparam \DISP0[3]~output .open_drain_output = "false";
defparam \DISP0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \DISP0[2]~output (
	.i(!\inst3|inst24~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP0[2]),
	.obar());
// synopsys translate_off
defparam \DISP0[2]~output .bus_hold = "false";
defparam \DISP0[2]~output .open_drain_output = "false";
defparam \DISP0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \DISP0[1]~output (
	.i(!\inst3|inst21~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP0[1]),
	.obar());
// synopsys translate_off
defparam \DISP0[1]~output .bus_hold = "false";
defparam \DISP0[1]~output .open_drain_output = "false";
defparam \DISP0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \DISP0[0]~output (
	.i(!\inst3|inst9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP0[0]),
	.obar());
// synopsys translate_off
defparam \DISP0[0]~output .bus_hold = "false";
defparam \DISP0[0]~output .open_drain_output = "false";
defparam \DISP0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \DISP1[6]~output (
	.i(!\inst4|inst78~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP1[6]),
	.obar());
// synopsys translate_off
defparam \DISP1[6]~output .bus_hold = "false";
defparam \DISP1[6]~output .open_drain_output = "false";
defparam \DISP1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \DISP1[5]~output (
	.i(!\inst4|inst60~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP1[5]),
	.obar());
// synopsys translate_off
defparam \DISP1[5]~output .bus_hold = "false";
defparam \DISP1[5]~output .open_drain_output = "false";
defparam \DISP1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \DISP1[4]~output (
	.i(!\inst4|inst50~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP1[4]),
	.obar());
// synopsys translate_off
defparam \DISP1[4]~output .bus_hold = "false";
defparam \DISP1[4]~output .open_drain_output = "false";
defparam \DISP1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \DISP1[3]~output (
	.i(!\inst4|inst49~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP1[3]),
	.obar());
// synopsys translate_off
defparam \DISP1[3]~output .bus_hold = "false";
defparam \DISP1[3]~output .open_drain_output = "false";
defparam \DISP1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \DISP1[2]~output (
	.i(!\inst4|inst24~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP1[2]),
	.obar());
// synopsys translate_off
defparam \DISP1[2]~output .bus_hold = "false";
defparam \DISP1[2]~output .open_drain_output = "false";
defparam \DISP1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \DISP1[1]~output (
	.i(!\inst4|inst21~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP1[1]),
	.obar());
// synopsys translate_off
defparam \DISP1[1]~output .bus_hold = "false";
defparam \DISP1[1]~output .open_drain_output = "false";
defparam \DISP1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \DISP1[0]~output (
	.i(!\inst4|inst9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP1[0]),
	.obar());
// synopsys translate_off
defparam \DISP1[0]~output .bus_hold = "false";
defparam \DISP1[0]~output .open_drain_output = "false";
defparam \DISP1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \DISP2[6]~output (
	.i(!\inst6|inst78~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP2[6]),
	.obar());
// synopsys translate_off
defparam \DISP2[6]~output .bus_hold = "false";
defparam \DISP2[6]~output .open_drain_output = "false";
defparam \DISP2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \DISP2[5]~output (
	.i(!\inst6|inst60~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP2[5]),
	.obar());
// synopsys translate_off
defparam \DISP2[5]~output .bus_hold = "false";
defparam \DISP2[5]~output .open_drain_output = "false";
defparam \DISP2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \DISP2[4]~output (
	.i(!\inst6|inst50~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP2[4]),
	.obar());
// synopsys translate_off
defparam \DISP2[4]~output .bus_hold = "false";
defparam \DISP2[4]~output .open_drain_output = "false";
defparam \DISP2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \DISP2[3]~output (
	.i(!\inst6|inst49~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP2[3]),
	.obar());
// synopsys translate_off
defparam \DISP2[3]~output .bus_hold = "false";
defparam \DISP2[3]~output .open_drain_output = "false";
defparam \DISP2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \DISP2[2]~output (
	.i(!\inst6|inst24~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP2[2]),
	.obar());
// synopsys translate_off
defparam \DISP2[2]~output .bus_hold = "false";
defparam \DISP2[2]~output .open_drain_output = "false";
defparam \DISP2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \DISP2[1]~output (
	.i(!\inst6|inst21~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP2[1]),
	.obar());
// synopsys translate_off
defparam \DISP2[1]~output .bus_hold = "false";
defparam \DISP2[1]~output .open_drain_output = "false";
defparam \DISP2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \DISP2[0]~output (
	.i(!\inst6|inst9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP2[0]),
	.obar());
// synopsys translate_off
defparam \DISP2[0]~output .bus_hold = "false";
defparam \DISP2[0]~output .open_drain_output = "false";
defparam \DISP2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \DISP3[6]~output (
	.i(!\inst7|inst78~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP3[6]),
	.obar());
// synopsys translate_off
defparam \DISP3[6]~output .bus_hold = "false";
defparam \DISP3[6]~output .open_drain_output = "false";
defparam \DISP3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \DISP3[5]~output (
	.i(!\inst7|inst60~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP3[5]),
	.obar());
// synopsys translate_off
defparam \DISP3[5]~output .bus_hold = "false";
defparam \DISP3[5]~output .open_drain_output = "false";
defparam \DISP3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \DISP3[4]~output (
	.i(!\inst7|inst50~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP3[4]),
	.obar());
// synopsys translate_off
defparam \DISP3[4]~output .bus_hold = "false";
defparam \DISP3[4]~output .open_drain_output = "false";
defparam \DISP3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \DISP3[3]~output (
	.i(!\inst7|inst49~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP3[3]),
	.obar());
// synopsys translate_off
defparam \DISP3[3]~output .bus_hold = "false";
defparam \DISP3[3]~output .open_drain_output = "false";
defparam \DISP3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \DISP3[2]~output (
	.i(!\inst7|inst24~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP3[2]),
	.obar());
// synopsys translate_off
defparam \DISP3[2]~output .bus_hold = "false";
defparam \DISP3[2]~output .open_drain_output = "false";
defparam \DISP3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \DISP3[1]~output (
	.i(!\inst7|inst21~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP3[1]),
	.obar());
// synopsys translate_off
defparam \DISP3[1]~output .bus_hold = "false";
defparam \DISP3[1]~output .open_drain_output = "false";
defparam \DISP3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \DISP3[0]~output (
	.i(!\inst7|inst9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DISP3[0]),
	.obar());
// synopsys translate_off
defparam \DISP3[0]~output .bus_hold = "false";
defparam \DISP3[0]~output .open_drain_output = "false";
defparam \DISP3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \IN_CLEAR~input (
	.i(IN_CLEAR),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IN_CLEAR~input_o ));
// synopsys translate_off
defparam \IN_CLEAR~input .bus_hold = "false";
defparam \IN_CLEAR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \IN_CLOCK~input (
	.i(IN_CLOCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IN_CLOCK~input_o ));
// synopsys translate_off
defparam \IN_CLOCK~input .bus_hold = "false";
defparam \IN_CLOCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N33
cyclonev_lcell_comb \inst1|out_key~1 (
// Equation(s):
// \inst1|out_key~1_combout  = ( \IN_CLEAR~input_o  & ( \inst1|out_key~1_combout  ) ) # ( !\IN_CLEAR~input_o  & ( \IN_CLOCK~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IN_CLOCK~input_o ),
	.datad(!\inst1|out_key~1_combout ),
	.datae(gnd),
	.dataf(!\IN_CLEAR~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|out_key~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|out_key~1 .extended_lut = "off";
defparam \inst1|out_key~1 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \inst1|out_key~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_FPGA~input (
	.i(CLOCK_FPGA),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_FPGA~input_o ));
// synopsys translate_off
defparam \CLOCK_FPGA~input .bus_hold = "false";
defparam \CLOCK_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_FPGA~inputCLKENA0 (
	.inclk(\CLOCK_FPGA~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_FPGA~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_FPGA~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_FPGA~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_FPGA~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_FPGA~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_FPGA~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N0
cyclonev_lcell_comb \inst1|Add0~45 (
// Equation(s):
// \inst1|Add0~45_sumout  = SUM(( \inst1|counter [0] ) + ( VCC ) + ( !VCC ))
// \inst1|Add0~46  = CARRY(( \inst1|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst1|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~45_sumout ),
	.cout(\inst1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~45 .extended_lut = "off";
defparam \inst1|Add0~45 .lut_mask = 64'h00000000000000FF;
defparam \inst1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N21
cyclonev_lcell_comb \inst1|intermediate~1 (
// Equation(s):
// \inst1|intermediate~1_combout  = ( !\IN_CLOCK~input_o  & ( \inst1|out_key~1_combout  ) ) # ( \IN_CLOCK~input_o  & ( !\inst1|out_key~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\IN_CLOCK~input_o ),
	.dataf(!\inst1|out_key~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|intermediate~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|intermediate~1 .extended_lut = "off";
defparam \inst1|intermediate~1 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \inst1|intermediate~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N23
dffeas \inst1|intermediate~_emulated (
	.clk(\CLOCK_FPGA~inputCLKENA0_outclk ),
	.d(\inst1|intermediate~1_combout ),
	.asdata(vcc),
	.clrn(\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|intermediate~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|intermediate~_emulated .is_wysiwyg = "true";
defparam \inst1|intermediate~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N9
cyclonev_lcell_comb \inst1|intermediate~0 (
// Equation(s):
// \inst1|intermediate~0_combout  = ( \inst1|intermediate~_emulated_q  & ( \inst1|out_key~1_combout  & ( (!\IN_CLEAR~input_o  & \IN_CLOCK~input_o ) ) ) ) # ( !\inst1|intermediate~_emulated_q  & ( \inst1|out_key~1_combout  & ( (\IN_CLOCK~input_o ) # 
// (\IN_CLEAR~input_o ) ) ) ) # ( \inst1|intermediate~_emulated_q  & ( !\inst1|out_key~1_combout  & ( (\IN_CLOCK~input_o ) # (\IN_CLEAR~input_o ) ) ) ) # ( !\inst1|intermediate~_emulated_q  & ( !\inst1|out_key~1_combout  & ( (!\IN_CLEAR~input_o  & 
// \IN_CLOCK~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\IN_CLEAR~input_o ),
	.datac(!\IN_CLOCK~input_o ),
	.datad(gnd),
	.datae(!\inst1|intermediate~_emulated_q ),
	.dataf(!\inst1|out_key~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|intermediate~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|intermediate~0 .extended_lut = "off";
defparam \inst1|intermediate~0 .lut_mask = 64'h0C0C3F3F3F3F0C0C;
defparam \inst1|intermediate~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N54
cyclonev_lcell_comb \inst1|always0~0 (
// Equation(s):
// \inst1|always0~0_combout  = ( !\IN_CLOCK~input_o  & ( \inst1|intermediate~0_combout  ) ) # ( \IN_CLOCK~input_o  & ( !\inst1|intermediate~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\IN_CLOCK~input_o ),
	.dataf(!\inst1|intermediate~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|always0~0 .extended_lut = "off";
defparam \inst1|always0~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \inst1|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N2
dffeas \inst1|counter[0] (
	.clk(\CLOCK_FPGA~inputCLKENA0_outclk ),
	.d(\inst1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(\inst1|always0~0_combout ),
	.sload(gnd),
	.ena(\inst1|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter[0] .is_wysiwyg = "true";
defparam \inst1|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N3
cyclonev_lcell_comb \inst1|Add0~17 (
// Equation(s):
// \inst1|Add0~17_sumout  = SUM(( \inst1|counter [1] ) + ( GND ) + ( \inst1|Add0~46  ))
// \inst1|Add0~18  = CARRY(( \inst1|counter [1] ) + ( GND ) + ( \inst1|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst1|counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~17_sumout ),
	.cout(\inst1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~17 .extended_lut = "off";
defparam \inst1|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N5
dffeas \inst1|counter[1] (
	.clk(\CLOCK_FPGA~inputCLKENA0_outclk ),
	.d(\inst1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(\inst1|always0~0_combout ),
	.sload(gnd),
	.ena(\inst1|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter[1] .is_wysiwyg = "true";
defparam \inst1|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N6
cyclonev_lcell_comb \inst1|Add0~13 (
// Equation(s):
// \inst1|Add0~13_sumout  = SUM(( \inst1|counter [2] ) + ( GND ) + ( \inst1|Add0~18  ))
// \inst1|Add0~14  = CARRY(( \inst1|counter [2] ) + ( GND ) + ( \inst1|Add0~18  ))

	.dataa(gnd),
	.datab(!\inst1|counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~13_sumout ),
	.cout(\inst1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~13 .extended_lut = "off";
defparam \inst1|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \inst1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N8
dffeas \inst1|counter[2] (
	.clk(\CLOCK_FPGA~inputCLKENA0_outclk ),
	.d(\inst1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(\inst1|always0~0_combout ),
	.sload(gnd),
	.ena(\inst1|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter[2] .is_wysiwyg = "true";
defparam \inst1|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N9
cyclonev_lcell_comb \inst1|Add0~9 (
// Equation(s):
// \inst1|Add0~9_sumout  = SUM(( \inst1|counter [3] ) + ( GND ) + ( \inst1|Add0~14  ))
// \inst1|Add0~10  = CARRY(( \inst1|counter [3] ) + ( GND ) + ( \inst1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~9_sumout ),
	.cout(\inst1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~9 .extended_lut = "off";
defparam \inst1|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N11
dffeas \inst1|counter[3] (
	.clk(\CLOCK_FPGA~inputCLKENA0_outclk ),
	.d(\inst1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(\inst1|always0~0_combout ),
	.sload(gnd),
	.ena(\inst1|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter[3] .is_wysiwyg = "true";
defparam \inst1|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N12
cyclonev_lcell_comb \inst1|Add0~5 (
// Equation(s):
// \inst1|Add0~5_sumout  = SUM(( \inst1|counter [4] ) + ( GND ) + ( \inst1|Add0~10  ))
// \inst1|Add0~6  = CARRY(( \inst1|counter [4] ) + ( GND ) + ( \inst1|Add0~10  ))

	.dataa(gnd),
	.datab(!\inst1|counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~5_sumout ),
	.cout(\inst1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~5 .extended_lut = "off";
defparam \inst1|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \inst1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N14
dffeas \inst1|counter[4] (
	.clk(\CLOCK_FPGA~inputCLKENA0_outclk ),
	.d(\inst1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(\inst1|always0~0_combout ),
	.sload(gnd),
	.ena(\inst1|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter[4] .is_wysiwyg = "true";
defparam \inst1|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N15
cyclonev_lcell_comb \inst1|Add0~41 (
// Equation(s):
// \inst1|Add0~41_sumout  = SUM(( \inst1|counter [5] ) + ( GND ) + ( \inst1|Add0~6  ))
// \inst1|Add0~42  = CARRY(( \inst1|counter [5] ) + ( GND ) + ( \inst1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~41_sumout ),
	.cout(\inst1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~41 .extended_lut = "off";
defparam \inst1|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N17
dffeas \inst1|counter[5] (
	.clk(\CLOCK_FPGA~inputCLKENA0_outclk ),
	.d(\inst1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(\inst1|always0~0_combout ),
	.sload(gnd),
	.ena(\inst1|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter[5] .is_wysiwyg = "true";
defparam \inst1|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N18
cyclonev_lcell_comb \inst1|Add0~37 (
// Equation(s):
// \inst1|Add0~37_sumout  = SUM(( \inst1|counter [6] ) + ( GND ) + ( \inst1|Add0~42  ))
// \inst1|Add0~38  = CARRY(( \inst1|counter [6] ) + ( GND ) + ( \inst1|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~37_sumout ),
	.cout(\inst1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~37 .extended_lut = "off";
defparam \inst1|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N20
dffeas \inst1|counter[6] (
	.clk(\CLOCK_FPGA~inputCLKENA0_outclk ),
	.d(\inst1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(\inst1|always0~0_combout ),
	.sload(gnd),
	.ena(\inst1|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter[6] .is_wysiwyg = "true";
defparam \inst1|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N21
cyclonev_lcell_comb \inst1|Add0~33 (
// Equation(s):
// \inst1|Add0~33_sumout  = SUM(( \inst1|counter [7] ) + ( GND ) + ( \inst1|Add0~38  ))
// \inst1|Add0~34  = CARRY(( \inst1|counter [7] ) + ( GND ) + ( \inst1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst1|counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~33_sumout ),
	.cout(\inst1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~33 .extended_lut = "off";
defparam \inst1|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N23
dffeas \inst1|counter[7] (
	.clk(\CLOCK_FPGA~inputCLKENA0_outclk ),
	.d(\inst1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(\inst1|always0~0_combout ),
	.sload(gnd),
	.ena(\inst1|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter[7] .is_wysiwyg = "true";
defparam \inst1|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N24
cyclonev_lcell_comb \inst1|Add0~29 (
// Equation(s):
// \inst1|Add0~29_sumout  = SUM(( \inst1|counter [8] ) + ( GND ) + ( \inst1|Add0~34  ))
// \inst1|Add0~30  = CARRY(( \inst1|counter [8] ) + ( GND ) + ( \inst1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~29_sumout ),
	.cout(\inst1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~29 .extended_lut = "off";
defparam \inst1|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N26
dffeas \inst1|counter[8] (
	.clk(\CLOCK_FPGA~inputCLKENA0_outclk ),
	.d(\inst1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(\inst1|always0~0_combout ),
	.sload(gnd),
	.ena(\inst1|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter[8] .is_wysiwyg = "true";
defparam \inst1|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N27
cyclonev_lcell_comb \inst1|Add0~25 (
// Equation(s):
// \inst1|Add0~25_sumout  = SUM(( \inst1|counter [9] ) + ( GND ) + ( \inst1|Add0~30  ))
// \inst1|Add0~26  = CARRY(( \inst1|counter [9] ) + ( GND ) + ( \inst1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst1|counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~25_sumout ),
	.cout(\inst1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~25 .extended_lut = "off";
defparam \inst1|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N29
dffeas \inst1|counter[9] (
	.clk(\CLOCK_FPGA~inputCLKENA0_outclk ),
	.d(\inst1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(\inst1|always0~0_combout ),
	.sload(gnd),
	.ena(\inst1|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter[9] .is_wysiwyg = "true";
defparam \inst1|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N30
cyclonev_lcell_comb \inst1|Add0~21 (
// Equation(s):
// \inst1|Add0~21_sumout  = SUM(( \inst1|counter [10] ) + ( GND ) + ( \inst1|Add0~26  ))
// \inst1|Add0~22  = CARRY(( \inst1|counter [10] ) + ( GND ) + ( \inst1|Add0~26  ))

	.dataa(gnd),
	.datab(!\inst1|counter [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~21_sumout ),
	.cout(\inst1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~21 .extended_lut = "off";
defparam \inst1|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \inst1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N32
dffeas \inst1|counter[10] (
	.clk(\CLOCK_FPGA~inputCLKENA0_outclk ),
	.d(\inst1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(\inst1|always0~0_combout ),
	.sload(gnd),
	.ena(\inst1|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter[10] .is_wysiwyg = "true";
defparam \inst1|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N33
cyclonev_lcell_comb \inst1|Add0~1 (
// Equation(s):
// \inst1|Add0~1_sumout  = SUM(( \inst1|counter [11] ) + ( GND ) + ( \inst1|Add0~22  ))
// \inst1|Add0~2  = CARRY(( \inst1|counter [11] ) + ( GND ) + ( \inst1|Add0~22  ))

	.dataa(!\inst1|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~1_sumout ),
	.cout(\inst1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~1 .extended_lut = "off";
defparam \inst1|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \inst1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N35
dffeas \inst1|counter[11] (
	.clk(\CLOCK_FPGA~inputCLKENA0_outclk ),
	.d(\inst1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(\inst1|always0~0_combout ),
	.sload(gnd),
	.ena(\inst1|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter[11] .is_wysiwyg = "true";
defparam \inst1|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N48
cyclonev_lcell_comb \inst1|out_key~6 (
// Equation(s):
// \inst1|out_key~6_combout  = ( \inst1|counter [9] & ( \inst1|counter [8] & ( (\inst1|counter [6] & (\inst1|counter [5] & (\inst1|counter [7] & \inst1|counter [10]))) ) ) )

	.dataa(!\inst1|counter [6]),
	.datab(!\inst1|counter [5]),
	.datac(!\inst1|counter [7]),
	.datad(!\inst1|counter [10]),
	.datae(!\inst1|counter [9]),
	.dataf(!\inst1|counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|out_key~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|out_key~6 .extended_lut = "off";
defparam \inst1|out_key~6 .lut_mask = 64'h0000000000000001;
defparam \inst1|out_key~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N36
cyclonev_lcell_comb \inst1|Add0~61 (
// Equation(s):
// \inst1|Add0~61_sumout  = SUM(( \inst1|counter [12] ) + ( GND ) + ( \inst1|Add0~2  ))
// \inst1|Add0~62  = CARRY(( \inst1|counter [12] ) + ( GND ) + ( \inst1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|counter [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~61_sumout ),
	.cout(\inst1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~61 .extended_lut = "off";
defparam \inst1|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N38
dffeas \inst1|counter[12] (
	.clk(\CLOCK_FPGA~inputCLKENA0_outclk ),
	.d(\inst1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(\inst1|always0~0_combout ),
	.sload(gnd),
	.ena(\inst1|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter[12] .is_wysiwyg = "true";
defparam \inst1|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N39
cyclonev_lcell_comb \inst1|Add0~57 (
// Equation(s):
// \inst1|Add0~57_sumout  = SUM(( \inst1|counter [13] ) + ( GND ) + ( \inst1|Add0~62  ))
// \inst1|Add0~58  = CARRY(( \inst1|counter [13] ) + ( GND ) + ( \inst1|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~57_sumout ),
	.cout(\inst1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~57 .extended_lut = "off";
defparam \inst1|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N41
dffeas \inst1|counter[13] (
	.clk(\CLOCK_FPGA~inputCLKENA0_outclk ),
	.d(\inst1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(\inst1|always0~0_combout ),
	.sload(gnd),
	.ena(\inst1|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter[13] .is_wysiwyg = "true";
defparam \inst1|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N42
cyclonev_lcell_comb \inst1|Add0~53 (
// Equation(s):
// \inst1|Add0~53_sumout  = SUM(( \inst1|counter [14] ) + ( GND ) + ( \inst1|Add0~58  ))
// \inst1|Add0~54  = CARRY(( \inst1|counter [14] ) + ( GND ) + ( \inst1|Add0~58  ))

	.dataa(gnd),
	.datab(!\inst1|counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~53_sumout ),
	.cout(\inst1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~53 .extended_lut = "off";
defparam \inst1|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \inst1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N44
dffeas \inst1|counter[14] (
	.clk(\CLOCK_FPGA~inputCLKENA0_outclk ),
	.d(\inst1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(\inst1|always0~0_combout ),
	.sload(gnd),
	.ena(\inst1|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter[14] .is_wysiwyg = "true";
defparam \inst1|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N45
cyclonev_lcell_comb \inst1|Add0~49 (
// Equation(s):
// \inst1|Add0~49_sumout  = SUM(( \inst1|counter [15] ) + ( GND ) + ( \inst1|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~49 .extended_lut = "off";
defparam \inst1|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N47
dffeas \inst1|counter[15] (
	.clk(\CLOCK_FPGA~inputCLKENA0_outclk ),
	.d(\inst1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(\inst1|always0~0_combout ),
	.sload(gnd),
	.ena(\inst1|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter[15] .is_wysiwyg = "true";
defparam \inst1|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N36
cyclonev_lcell_comb \inst1|out_key~7 (
// Equation(s):
// \inst1|out_key~7_combout  = ( \inst1|counter [0] & ( \inst1|counter [15] & ( (\inst1|counter [12] & (\inst1|counter [14] & \inst1|counter [13])) ) ) )

	.dataa(!\inst1|counter [12]),
	.datab(gnd),
	.datac(!\inst1|counter [14]),
	.datad(!\inst1|counter [13]),
	.datae(!\inst1|counter [0]),
	.dataf(!\inst1|counter [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|out_key~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|out_key~7 .extended_lut = "off";
defparam \inst1|out_key~7 .lut_mask = 64'h0000000000000005;
defparam \inst1|out_key~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N24
cyclonev_lcell_comb \inst1|out_key~5 (
// Equation(s):
// \inst1|out_key~5_combout  = ( \inst1|counter [4] & ( \inst1|counter [2] & ( (\inst1|counter [3] & \inst1|counter [1]) ) ) )

	.dataa(gnd),
	.datab(!\inst1|counter [3]),
	.datac(gnd),
	.datad(!\inst1|counter [1]),
	.datae(!\inst1|counter [4]),
	.dataf(!\inst1|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|out_key~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|out_key~5 .extended_lut = "off";
defparam \inst1|out_key~5 .lut_mask = 64'h0000000000000033;
defparam \inst1|out_key~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N54
cyclonev_lcell_comb \inst1|out_key~8 (
// Equation(s):
// \inst1|out_key~8_combout  = ( \inst1|out_key~7_combout  & ( \inst1|out_key~5_combout  & ( (!\inst1|counter [11]) # ((!\inst1|out_key~6_combout ) # (!\inst1|intermediate~0_combout  $ (!\IN_CLOCK~input_o ))) ) ) ) # ( !\inst1|out_key~7_combout  & ( 
// \inst1|out_key~5_combout  ) ) # ( \inst1|out_key~7_combout  & ( !\inst1|out_key~5_combout  ) ) # ( !\inst1|out_key~7_combout  & ( !\inst1|out_key~5_combout  ) )

	.dataa(!\inst1|counter [11]),
	.datab(!\inst1|intermediate~0_combout ),
	.datac(!\inst1|out_key~6_combout ),
	.datad(!\IN_CLOCK~input_o ),
	.datae(!\inst1|out_key~7_combout ),
	.dataf(!\inst1|out_key~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|out_key~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|out_key~8 .extended_lut = "off";
defparam \inst1|out_key~8 .lut_mask = 64'hFFFFFFFFFFFFFBFE;
defparam \inst1|out_key~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N12
cyclonev_lcell_comb \inst1|out_key~3 (
// Equation(s):
// \inst1|out_key~3_combout  = ( \inst1|out_key~1_combout  & ( \inst1|intermediate~0_combout  & ( (!\inst1|out_key~2_combout  & \inst1|out_key~8_combout ) ) ) ) # ( !\inst1|out_key~1_combout  & ( \inst1|intermediate~0_combout  & ( (!\inst1|out_key~8_combout 
// ) # (\inst1|out_key~2_combout ) ) ) ) # ( \inst1|out_key~1_combout  & ( !\inst1|intermediate~0_combout  & ( (!\inst1|out_key~2_combout ) # (!\inst1|out_key~8_combout ) ) ) ) # ( !\inst1|out_key~1_combout  & ( !\inst1|intermediate~0_combout  & ( 
// (\inst1|out_key~2_combout  & \inst1|out_key~8_combout ) ) ) )

	.dataa(!\inst1|out_key~2_combout ),
	.datab(!\inst1|out_key~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst1|out_key~1_combout ),
	.dataf(!\inst1|intermediate~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|out_key~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|out_key~3 .extended_lut = "off";
defparam \inst1|out_key~3 .lut_mask = 64'h1111EEEEDDDD2222;
defparam \inst1|out_key~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N14
dffeas \inst1|out_key~_emulated (
	.clk(\CLOCK_FPGA~inputCLKENA0_outclk ),
	.d(\inst1|out_key~3_combout ),
	.asdata(vcc),
	.clrn(\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|out_key~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|out_key~_emulated .is_wysiwyg = "true";
defparam \inst1|out_key~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N48
cyclonev_lcell_comb \inst1|out_key~2 (
// Equation(s):
// \inst1|out_key~2_combout  = ( \inst1|out_key~_emulated_q  & ( (!\IN_CLEAR~input_o  & (\IN_CLOCK~input_o )) # (\IN_CLEAR~input_o  & ((!\inst1|out_key~1_combout ))) ) ) # ( !\inst1|out_key~_emulated_q  & ( (!\IN_CLEAR~input_o  & (\IN_CLOCK~input_o )) # 
// (\IN_CLEAR~input_o  & ((\inst1|out_key~1_combout ))) ) )

	.dataa(!\IN_CLEAR~input_o ),
	.datab(!\IN_CLOCK~input_o ),
	.datac(!\inst1|out_key~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst1|out_key~_emulated_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|out_key~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|out_key~2 .extended_lut = "off";
defparam \inst1|out_key~2 .lut_mask = 64'h2727272772727272;
defparam \inst1|out_key~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \IN_ENABLE~input (
	.i(IN_ENABLE),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IN_ENABLE~input_o ));
// synopsys translate_off
defparam \IN_ENABLE~input .bus_hold = "false";
defparam \IN_ENABLE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N36
cyclonev_lcell_comb \inst2|inst99~0 (
// Equation(s):
// \inst2|inst99~0_combout  = ( \IN_ENABLE~input_o  & ( !\inst2|inst99~q  ) ) # ( !\IN_ENABLE~input_o  & ( \inst2|inst99~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|inst99~q ),
	.datad(gnd),
	.datae(!\IN_ENABLE~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst99~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst99~0 .extended_lut = "off";
defparam \inst2|inst99~0 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \inst2|inst99~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N2
dffeas \inst2|inst99 (
	.clk(\inst1|out_key~2_combout ),
	.d(gnd),
	.asdata(\inst2|inst99~0_combout ),
	.clrn(!\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst99~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst99 .is_wysiwyg = "true";
defparam \inst2|inst99 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N21
cyclonev_lcell_comb \inst2|inst2~0 (
// Equation(s):
// \inst2|inst2~0_combout  = !\inst2|inst2~q  $ (!\inst2|inst99~q )

	.dataa(!\inst2|inst2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|inst99~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst2~0 .extended_lut = "off";
defparam \inst2|inst2~0 .lut_mask = 64'h55AA55AA55AA55AA;
defparam \inst2|inst2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N56
dffeas \inst2|inst2 (
	.clk(\inst1|out_key~2_combout ),
	.d(gnd),
	.asdata(\inst2|inst2~0_combout ),
	.clrn(!\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst2 .is_wysiwyg = "true";
defparam \inst2|inst2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N18
cyclonev_lcell_comb \inst2|inst3~0 (
// Equation(s):
// \inst2|inst3~0_combout  = !\inst2|inst3~q  $ (((!\inst2|inst2~q ) # (!\inst2|inst99~q )))

	.dataa(gnd),
	.datab(!\inst2|inst3~q ),
	.datac(!\inst2|inst2~q ),
	.datad(!\inst2|inst99~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst3~0 .extended_lut = "off";
defparam \inst2|inst3~0 .lut_mask = 64'h333C333C333C333C;
defparam \inst2|inst3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N44
dffeas \inst2|inst3 (
	.clk(\inst1|out_key~2_combout ),
	.d(gnd),
	.asdata(\inst2|inst3~0_combout ),
	.clrn(!\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst3 .is_wysiwyg = "true";
defparam \inst2|inst3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N24
cyclonev_lcell_comb \inst2|inst4~0 (
// Equation(s):
// \inst2|inst4~0_combout  = ( \inst2|inst4~q  & ( (!\inst2|inst3~q ) # ((!\inst2|inst2~q ) # (!\inst2|inst99~q )) ) ) # ( !\inst2|inst4~q  & ( (\inst2|inst3~q  & (\inst2|inst2~q  & \inst2|inst99~q )) ) )

	.dataa(gnd),
	.datab(!\inst2|inst3~q ),
	.datac(!\inst2|inst2~q ),
	.datad(!\inst2|inst99~q ),
	.datae(gnd),
	.dataf(!\inst2|inst4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst4~0 .extended_lut = "off";
defparam \inst2|inst4~0 .lut_mask = 64'h00030003FFFCFFFC;
defparam \inst2|inst4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N41
dffeas \inst2|inst4 (
	.clk(\inst1|out_key~2_combout ),
	.d(gnd),
	.asdata(\inst2|inst4~0_combout ),
	.clrn(!\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst4 .is_wysiwyg = "true";
defparam \inst2|inst4 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y1_N13
dffeas \inst2|inst20 (
	.clk(\inst1|out_key~2_combout ),
	.d(gnd),
	.asdata(\inst2|inst20~0_combout ),
	.clrn(!\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst20 .is_wysiwyg = "true";
defparam \inst2|inst20 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y1_N40
dffeas \inst2|inst4~DUPLICATE (
	.clk(\inst1|out_key~2_combout ),
	.d(gnd),
	.asdata(\inst2|inst4~0_combout ),
	.clrn(!\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst4~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst4~DUPLICATE .is_wysiwyg = "true";
defparam \inst2|inst4~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y1_N11
dffeas \inst2|inst199 (
	.clk(\inst1|out_key~2_combout ),
	.d(\inst2|inst199~0_combout ),
	.asdata(vcc),
	.clrn(!\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst199~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst199 .is_wysiwyg = "true";
defparam \inst2|inst199 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N9
cyclonev_lcell_comb \inst2|inst199~0 (
// Equation(s):
// \inst2|inst199~0_combout  = ( \inst2|inst2~q  & ( !\inst2|inst199~q  $ (((!\inst2|inst4~DUPLICATE_q ) # ((!\inst2|inst99~q ) # (!\inst2|inst3~q )))) ) ) # ( !\inst2|inst2~q  & ( \inst2|inst199~q  ) )

	.dataa(!\inst2|inst4~DUPLICATE_q ),
	.datab(!\inst2|inst199~q ),
	.datac(!\inst2|inst99~q ),
	.datad(!\inst2|inst3~q ),
	.datae(gnd),
	.dataf(!\inst2|inst2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst199~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst199~0 .extended_lut = "off";
defparam \inst2|inst199~0 .lut_mask = 64'h3333333333363336;
defparam \inst2|inst199~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N10
dffeas \inst2|inst199~DUPLICATE (
	.clk(\inst1|out_key~2_combout ),
	.d(\inst2|inst199~0_combout ),
	.asdata(vcc),
	.clrn(!\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst199~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst199~DUPLICATE .is_wysiwyg = "true";
defparam \inst2|inst199~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N15
cyclonev_lcell_comb \inst2|inst20~0 (
// Equation(s):
// \inst2|inst20~0_combout  = ( \inst2|inst2~q  & ( \inst2|inst199~DUPLICATE_q  & ( !\inst2|inst20~q  $ (((!\inst2|inst99~q ) # ((!\inst2|inst4~q ) # (!\inst2|inst3~q )))) ) ) ) # ( !\inst2|inst2~q  & ( \inst2|inst199~DUPLICATE_q  & ( \inst2|inst20~q  ) ) ) 
// # ( \inst2|inst2~q  & ( !\inst2|inst199~DUPLICATE_q  & ( \inst2|inst20~q  ) ) ) # ( !\inst2|inst2~q  & ( !\inst2|inst199~DUPLICATE_q  & ( \inst2|inst20~q  ) ) )

	.dataa(!\inst2|inst99~q ),
	.datab(!\inst2|inst4~q ),
	.datac(!\inst2|inst3~q ),
	.datad(!\inst2|inst20~q ),
	.datae(!\inst2|inst2~q ),
	.dataf(!\inst2|inst199~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst20~0 .extended_lut = "off";
defparam \inst2|inst20~0 .lut_mask = 64'h00FF00FF00FF01FE;
defparam \inst2|inst20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N14
dffeas \inst2|inst20~DUPLICATE (
	.clk(\inst1|out_key~2_combout ),
	.d(gnd),
	.asdata(\inst2|inst20~0_combout ),
	.clrn(!\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst20~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst20~DUPLICATE .is_wysiwyg = "true";
defparam \inst2|inst20~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N51
cyclonev_lcell_comb \inst2|inst14 (
// Equation(s):
// \inst2|inst14~combout  = ( \inst2|inst4~q  & ( (\inst2|inst2~q  & (\inst2|inst3~q  & \inst2|inst99~q )) ) )

	.dataa(!\inst2|inst2~q ),
	.datab(gnd),
	.datac(!\inst2|inst3~q ),
	.datad(!\inst2|inst99~q ),
	.datae(gnd),
	.dataf(!\inst2|inst4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst14~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst14 .extended_lut = "off";
defparam \inst2|inst14 .lut_mask = 64'h0000000000050005;
defparam \inst2|inst14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N45
cyclonev_lcell_comb \inst2|inst219~0 (
// Equation(s):
// \inst2|inst219~0_combout  = ( \inst2|inst14~combout  & ( !\inst2|inst219~q  $ (((!\inst2|inst20~DUPLICATE_q ) # (!\inst2|inst199~q ))) ) ) # ( !\inst2|inst14~combout  & ( \inst2|inst219~q  ) )

	.dataa(!\inst2|inst219~q ),
	.datab(!\inst2|inst20~DUPLICATE_q ),
	.datac(!\inst2|inst199~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|inst14~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst219~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst219~0 .extended_lut = "off";
defparam \inst2|inst219~0 .lut_mask = 64'h5555555556565656;
defparam \inst2|inst219~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N35
dffeas \inst2|inst219 (
	.clk(\inst1|out_key~2_combout ),
	.d(gnd),
	.asdata(\inst2|inst219~0_combout ),
	.clrn(!\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst219~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst219 .is_wysiwyg = "true";
defparam \inst2|inst219 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N57
cyclonev_lcell_comb \inst2|inst229~0 (
// Equation(s):
// \inst2|inst229~0_combout  = ( \inst2|inst14~combout  & ( !\inst2|inst229~q  $ (((!\inst2|inst219~q ) # ((!\inst2|inst20~DUPLICATE_q ) # (!\inst2|inst199~q )))) ) ) # ( !\inst2|inst14~combout  & ( \inst2|inst229~q  ) )

	.dataa(!\inst2|inst219~q ),
	.datab(!\inst2|inst20~DUPLICATE_q ),
	.datac(!\inst2|inst199~q ),
	.datad(!\inst2|inst229~q ),
	.datae(gnd),
	.dataf(!\inst2|inst14~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst229~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst229~0 .extended_lut = "off";
defparam \inst2|inst229~0 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \inst2|inst229~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N29
dffeas \inst2|inst229 (
	.clk(\inst1|out_key~2_combout ),
	.d(gnd),
	.asdata(\inst2|inst229~0_combout ),
	.clrn(!\IN_CLEAR~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst229~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst229 .is_wysiwyg = "true";
defparam \inst2|inst229 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N42
cyclonev_lcell_comb \inst9|inst78~0 (
// Equation(s):
// \inst9|inst78~0_combout  = ( \inst2|inst199~q  & ( (!\inst2|inst219~q  $ (!\inst2|inst20~DUPLICATE_q )) # (\inst2|inst229~q ) ) ) # ( !\inst2|inst199~q  & ( (!\inst2|inst219~q  $ (!\inst2|inst229~q )) # (\inst2|inst20~DUPLICATE_q ) ) )

	.dataa(!\inst2|inst219~q ),
	.datab(!\inst2|inst20~DUPLICATE_q ),
	.datac(!\inst2|inst229~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|inst199~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst78~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst78~0 .extended_lut = "off";
defparam \inst9|inst78~0 .lut_mask = 64'h7B7B7B7B6F6F6F6F;
defparam \inst9|inst78~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N30
cyclonev_lcell_comb \inst9|inst60~0 (
// Equation(s):
// \inst9|inst60~0_combout  = ( \inst2|inst20~DUPLICATE_q  & ( ((!\inst2|inst199~q  & \inst2|inst219~q )) # (\inst2|inst229~q ) ) ) # ( !\inst2|inst20~DUPLICATE_q  & ( (!\inst2|inst199~q ) # (!\inst2|inst229~q  $ (!\inst2|inst219~q )) ) )

	.dataa(!\inst2|inst229~q ),
	.datab(!\inst2|inst199~q ),
	.datac(!\inst2|inst219~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|inst20~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst60~0 .extended_lut = "off";
defparam \inst9|inst60~0 .lut_mask = 64'hDEDEDEDE5D5D5D5D;
defparam \inst9|inst60~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N54
cyclonev_lcell_comb \inst9|inst50~0 (
// Equation(s):
// \inst9|inst50~0_combout  = ( \inst2|inst199~q  & ( (\inst2|inst229~q  & ((\inst2|inst20~DUPLICATE_q ) # (\inst2|inst219~q ))) ) ) # ( !\inst2|inst199~q  & ( (!\inst2|inst219~q ) # ((\inst2|inst229~q ) # (\inst2|inst20~DUPLICATE_q )) ) )

	.dataa(!\inst2|inst219~q ),
	.datab(!\inst2|inst20~DUPLICATE_q ),
	.datac(!\inst2|inst229~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|inst199~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst50~0 .extended_lut = "off";
defparam \inst9|inst50~0 .lut_mask = 64'hBFBFBFBF07070707;
defparam \inst9|inst50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N48
cyclonev_lcell_comb \inst9|inst49~0 (
// Equation(s):
// \inst9|inst49~0_combout  = ( \inst2|inst20~DUPLICATE_q  & ( (!\inst2|inst199~q  & ((!\inst2|inst229~q ) # (\inst2|inst219~q ))) # (\inst2|inst199~q  & ((!\inst2|inst219~q ))) ) ) # ( !\inst2|inst20~DUPLICATE_q  & ( (!\inst2|inst199~q  $ (\inst2|inst219~q 
// )) # (\inst2|inst229~q ) ) )

	.dataa(gnd),
	.datab(!\inst2|inst199~q ),
	.datac(!\inst2|inst229~q ),
	.datad(!\inst2|inst219~q ),
	.datae(gnd),
	.dataf(!\inst2|inst20~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst49~0 .extended_lut = "off";
defparam \inst9|inst49~0 .lut_mask = 64'hCF3FCF3FF3CCF3CC;
defparam \inst9|inst49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N3
cyclonev_lcell_comb \inst9|inst24~0 (
// Equation(s):
// \inst9|inst24~0_combout  = ( \inst2|inst20~DUPLICATE_q  & ( (!\inst2|inst219~q  & ((\inst2|inst229~q ) # (\inst2|inst199~q ))) # (\inst2|inst219~q  & ((!\inst2|inst229~q ))) ) ) # ( !\inst2|inst20~DUPLICATE_q  & ( (!\inst2|inst219~q ) # 
// ((!\inst2|inst229~q ) # (\inst2|inst199~q )) ) )

	.dataa(!\inst2|inst219~q ),
	.datab(gnd),
	.datac(!\inst2|inst199~q ),
	.datad(!\inst2|inst229~q ),
	.datae(gnd),
	.dataf(!\inst2|inst20~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst24~0 .extended_lut = "off";
defparam \inst9|inst24~0 .lut_mask = 64'hFFAFFFAF5FAA5FAA;
defparam \inst9|inst24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N6
cyclonev_lcell_comb \inst9|inst21~0 (
// Equation(s):
// \inst9|inst21~0_combout  = ( \inst2|inst20~DUPLICATE_q  & ( (!\inst2|inst199~q  & (!\inst2|inst219~q )) # (\inst2|inst199~q  & ((!\inst2|inst229~q ))) ) ) # ( !\inst2|inst20~DUPLICATE_q  & ( (!\inst2|inst219~q ) # (!\inst2|inst199~q  $ (\inst2|inst229~q 
// )) ) )

	.dataa(gnd),
	.datab(!\inst2|inst199~q ),
	.datac(!\inst2|inst219~q ),
	.datad(!\inst2|inst229~q ),
	.datae(gnd),
	.dataf(!\inst2|inst20~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst21~0 .extended_lut = "off";
defparam \inst9|inst21~0 .lut_mask = 64'hFCF3FCF3F3C0F3C0;
defparam \inst9|inst21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N33
cyclonev_lcell_comb \inst9|inst9~0 (
// Equation(s):
// \inst9|inst9~0_combout  = ( \inst2|inst20~DUPLICATE_q  & ( (!\inst2|inst229~q ) # ((!\inst2|inst199~q ) # (\inst2|inst219~q )) ) ) # ( !\inst2|inst20~DUPLICATE_q  & ( (!\inst2|inst229~q  & (!\inst2|inst199~q  $ (\inst2|inst219~q ))) # (\inst2|inst229~q  & 
// ((!\inst2|inst199~q ) # (!\inst2|inst219~q ))) ) )

	.dataa(!\inst2|inst229~q ),
	.datab(gnd),
	.datac(!\inst2|inst199~q ),
	.datad(!\inst2|inst219~q ),
	.datae(gnd),
	.dataf(!\inst2|inst20~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst9~0 .extended_lut = "off";
defparam \inst9|inst9~0 .lut_mask = 64'hF55AF55AFAFFFAFF;
defparam \inst9|inst9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y1_N48
cyclonev_lcell_comb \inst8|inst78~0 (
// Equation(s):
// \inst8|inst78~0_combout  = ( \inst2|inst3~q  & ( \inst2|inst4~DUPLICATE_q  & ( (\inst2|inst99~q ) # (\inst2|inst2~q ) ) ) ) # ( !\inst2|inst3~q  & ( \inst2|inst4~DUPLICATE_q  ) ) # ( \inst2|inst3~q  & ( !\inst2|inst4~DUPLICATE_q  & ( (!\inst2|inst2~q ) # 
// (!\inst2|inst99~q ) ) ) ) # ( !\inst2|inst3~q  & ( !\inst2|inst4~DUPLICATE_q  & ( \inst2|inst2~q  ) ) )

	.dataa(gnd),
	.datab(!\inst2|inst2~q ),
	.datac(gnd),
	.datad(!\inst2|inst99~q ),
	.datae(!\inst2|inst3~q ),
	.dataf(!\inst2|inst4~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|inst78~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|inst78~0 .extended_lut = "off";
defparam \inst8|inst78~0 .lut_mask = 64'h3333FFCCFFFF33FF;
defparam \inst8|inst78~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y1_N42
cyclonev_lcell_comb \inst8|inst60~0 (
// Equation(s):
// \inst8|inst60~0_combout  = ( \inst2|inst3~q  & ( \inst2|inst4~DUPLICATE_q  & ( (!\inst2|inst99~q ) # (\inst2|inst2~q ) ) ) ) # ( !\inst2|inst3~q  & ( \inst2|inst4~DUPLICATE_q  ) ) # ( \inst2|inst3~q  & ( !\inst2|inst4~DUPLICATE_q  & ( (!\inst2|inst2~q ) # 
// (!\inst2|inst99~q ) ) ) ) # ( !\inst2|inst3~q  & ( !\inst2|inst4~DUPLICATE_q  & ( (!\inst2|inst2~q  & !\inst2|inst99~q ) ) ) )

	.dataa(gnd),
	.datab(!\inst2|inst2~q ),
	.datac(gnd),
	.datad(!\inst2|inst99~q ),
	.datae(!\inst2|inst3~q ),
	.dataf(!\inst2|inst4~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|inst60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|inst60~0 .extended_lut = "off";
defparam \inst8|inst60~0 .lut_mask = 64'hCC00FFCCFFFFFF33;
defparam \inst8|inst60~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y1_N24
cyclonev_lcell_comb \inst8|inst50~0 (
// Equation(s):
// \inst8|inst50~0_combout  = ( \inst2|inst3~q  & ( \inst2|inst4~DUPLICATE_q  ) ) # ( !\inst2|inst3~q  & ( \inst2|inst4~DUPLICATE_q  & ( (!\inst2|inst99~q ) # (\inst2|inst2~q ) ) ) ) # ( \inst2|inst3~q  & ( !\inst2|inst4~DUPLICATE_q  & ( (\inst2|inst2~q  & 
// !\inst2|inst99~q ) ) ) ) # ( !\inst2|inst3~q  & ( !\inst2|inst4~DUPLICATE_q  & ( !\inst2|inst99~q  ) ) )

	.dataa(gnd),
	.datab(!\inst2|inst2~q ),
	.datac(gnd),
	.datad(!\inst2|inst99~q ),
	.datae(!\inst2|inst3~q ),
	.dataf(!\inst2|inst4~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|inst50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|inst50~0 .extended_lut = "off";
defparam \inst8|inst50~0 .lut_mask = 64'hFF003300FF33FFFF;
defparam \inst8|inst50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N0
cyclonev_lcell_comb \inst8|inst49~0 (
// Equation(s):
// \inst8|inst49~0_combout  = ( \inst2|inst4~q  & ( (!\inst2|inst2~q ) # (!\inst2|inst3~q  $ (!\inst2|inst99~q )) ) ) # ( !\inst2|inst4~q  & ( (!\inst2|inst3~q  & ((!\inst2|inst99~q ) # (\inst2|inst2~q ))) # (\inst2|inst3~q  & (!\inst2|inst2~q  $ 
// (!\inst2|inst99~q ))) ) )

	.dataa(gnd),
	.datab(!\inst2|inst3~q ),
	.datac(!\inst2|inst2~q ),
	.datad(!\inst2|inst99~q ),
	.datae(gnd),
	.dataf(!\inst2|inst4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|inst49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|inst49~0 .extended_lut = "off";
defparam \inst8|inst49~0 .lut_mask = 64'hCF3CCF3CF3FCF3FC;
defparam \inst8|inst49~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y1_N33
cyclonev_lcell_comb \inst8|inst24~0 (
// Equation(s):
// \inst8|inst24~0_combout  = ( \inst2|inst3~q  & ( \inst2|inst4~DUPLICATE_q  & ( (\inst2|inst99~q  & !\inst2|inst2~q ) ) ) ) # ( !\inst2|inst3~q  & ( \inst2|inst4~DUPLICATE_q  ) ) # ( \inst2|inst3~q  & ( !\inst2|inst4~DUPLICATE_q  ) ) # ( !\inst2|inst3~q  & 
// ( !\inst2|inst4~DUPLICATE_q  & ( (!\inst2|inst2~q ) # (\inst2|inst99~q ) ) ) )

	.dataa(gnd),
	.datab(!\inst2|inst99~q ),
	.datac(!\inst2|inst2~q ),
	.datad(gnd),
	.datae(!\inst2|inst3~q ),
	.dataf(!\inst2|inst4~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|inst24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|inst24~0 .extended_lut = "off";
defparam \inst8|inst24~0 .lut_mask = 64'hF3F3FFFFFFFF3030;
defparam \inst8|inst24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y1_N39
cyclonev_lcell_comb \inst8|inst21~0 (
// Equation(s):
// \inst8|inst21~0_combout  = ( \inst2|inst3~q  & ( \inst2|inst4~DUPLICATE_q  & ( (\inst2|inst99~q  & !\inst2|inst2~q ) ) ) ) # ( !\inst2|inst3~q  & ( \inst2|inst4~DUPLICATE_q  & ( (!\inst2|inst99~q ) # (!\inst2|inst2~q ) ) ) ) # ( \inst2|inst3~q  & ( 
// !\inst2|inst4~DUPLICATE_q  & ( !\inst2|inst99~q  $ (\inst2|inst2~q ) ) ) ) # ( !\inst2|inst3~q  & ( !\inst2|inst4~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\inst2|inst99~q ),
	.datac(!\inst2|inst2~q ),
	.datad(gnd),
	.datae(!\inst2|inst3~q ),
	.dataf(!\inst2|inst4~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|inst21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|inst21~0 .extended_lut = "off";
defparam \inst8|inst21~0 .lut_mask = 64'hFFFFC3C3FCFC3030;
defparam \inst8|inst21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N27
cyclonev_lcell_comb \inst8|inst9~0 (
// Equation(s):
// \inst8|inst9~0_combout  = ( \inst2|inst4~q  & ( (!\inst2|inst99~q ) # (!\inst2|inst2~q  $ (\inst2|inst3~q )) ) ) # ( !\inst2|inst4~q  & ( (!\inst2|inst3~q  $ (\inst2|inst99~q )) # (\inst2|inst2~q ) ) )

	.dataa(!\inst2|inst2~q ),
	.datab(!\inst2|inst3~q ),
	.datac(!\inst2|inst99~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|inst4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|inst9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|inst9~0 .extended_lut = "off";
defparam \inst8|inst9~0 .lut_mask = 64'hD7D7D7D7F9F9F9F9;
defparam \inst8|inst9~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X51_Y1_N0
cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst1|out_key~2_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\inst2|inst229~q ,\inst2|inst219~q ,\inst2|inst20~q ,\inst2|inst199~DUPLICATE_q ,\inst2|inst4~DUPLICATE_q ,\inst2|inst3~q ,\inst2|inst2~q ,\inst2|inst99~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../Mem01.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ROM1:inst|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080006001062000930206102063020900209001060010040000000000000000000C0806304062020910106005";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N27
cyclonev_lcell_comb \inst3|inst78~0 (
// Equation(s):
// \inst3|inst78~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [13] & ( \inst|altsyncram_component|auto_generated|q_a [15] ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [13] & ( \inst|altsyncram_component|auto_generated|q_a [15] & ( 
// (!\inst|altsyncram_component|auto_generated|q_a [14]) # (\inst|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [13] & ( !\inst|altsyncram_component|auto_generated|q_a [15] & ( 
// (!\inst|altsyncram_component|auto_generated|q_a [12]) # (!\inst|altsyncram_component|auto_generated|q_a [14]) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [13] & ( !\inst|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst|altsyncram_component|auto_generated|q_a [14] ) ) )

	.dataa(gnd),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst78~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst78~0 .extended_lut = "off";
defparam \inst3|inst78~0 .lut_mask = 64'h0F0FFCFCF3F3FFFF;
defparam \inst3|inst78~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N30
cyclonev_lcell_comb \inst3|inst60~0 (
// Equation(s):
// \inst3|inst60~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [13] & ( \inst|altsyncram_component|auto_generated|q_a [15] ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [13] & ( \inst|altsyncram_component|auto_generated|q_a [15] & ( 
// (!\inst|altsyncram_component|auto_generated|q_a [14]) # (!\inst|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [13] & ( !\inst|altsyncram_component|auto_generated|q_a [15] & ( 
// (\inst|altsyncram_component|auto_generated|q_a [14] & !\inst|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [13] & ( !\inst|altsyncram_component|auto_generated|q_a [15] & ( 
// (!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [14]) ) ) )

	.dataa(gnd),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst60~0 .extended_lut = "off";
defparam \inst3|inst60~0 .lut_mask = 64'hFF333300FFCCFFFF;
defparam \inst3|inst60~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N39
cyclonev_lcell_comb \inst3|inst50~0 (
// Equation(s):
// \inst3|inst50~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [13] & ( \inst|altsyncram_component|auto_generated|q_a [15] ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [13] & ( \inst|altsyncram_component|auto_generated|q_a [15] & ( 
// (!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [14]) ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [13] & ( !\inst|altsyncram_component|auto_generated|q_a [15] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [12] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [13] & ( !\inst|altsyncram_component|auto_generated|q_a [15] & ( (!\inst|altsyncram_component|auto_generated|q_a [12] & 
// !\inst|altsyncram_component|auto_generated|q_a [14]) ) ) )

	.dataa(gnd),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst50~0 .extended_lut = "off";
defparam \inst3|inst50~0 .lut_mask = 64'hC0C0CCCCCFCFFFFF;
defparam \inst3|inst50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N54
cyclonev_lcell_comb \inst3|inst49~0 (
// Equation(s):
// \inst3|inst49~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [13] & ( \inst|altsyncram_component|auto_generated|q_a [15] & ( !\inst|altsyncram_component|auto_generated|q_a [14] $ (!\inst|altsyncram_component|auto_generated|q_a [12]) ) ) ) # 
// ( !\inst|altsyncram_component|auto_generated|q_a [13] & ( \inst|altsyncram_component|auto_generated|q_a [15] ) ) # ( \inst|altsyncram_component|auto_generated|q_a [13] & ( !\inst|altsyncram_component|auto_generated|q_a [15] & ( 
// (!\inst|altsyncram_component|auto_generated|q_a [14]) # (!\inst|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [13] & ( !\inst|altsyncram_component|auto_generated|q_a [15] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [14] $ (\inst|altsyncram_component|auto_generated|q_a [12]) ) ) )

	.dataa(gnd),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst49~0 .extended_lut = "off";
defparam \inst3|inst49~0 .lut_mask = 64'hCC33FFCCFFFF33CC;
defparam \inst3|inst49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N51
cyclonev_lcell_comb \inst3|inst24~0 (
// Equation(s):
// \inst3|inst24~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [13] & ( \inst|altsyncram_component|auto_generated|q_a [15] & ( !\inst|altsyncram_component|auto_generated|q_a [14] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [13] & 
// ( \inst|altsyncram_component|auto_generated|q_a [15] & ( (!\inst|altsyncram_component|auto_generated|q_a [14]) # (\inst|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [13] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [15] & ( (\inst|altsyncram_component|auto_generated|q_a [14]) # (\inst|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [13] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [15] ) )

	.dataa(gnd),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst24~0 .extended_lut = "off";
defparam \inst3|inst24~0 .lut_mask = 64'hFFFF3F3FF3F3F0F0;
defparam \inst3|inst24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N18
cyclonev_lcell_comb \inst3|inst21~0 (
// Equation(s):
// \inst3|inst21~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [13] & ( \inst|altsyncram_component|auto_generated|q_a [15] & ( (!\inst|altsyncram_component|auto_generated|q_a [14] & !\inst|altsyncram_component|auto_generated|q_a [12]) ) ) ) # 
// ( !\inst|altsyncram_component|auto_generated|q_a [13] & ( \inst|altsyncram_component|auto_generated|q_a [15] & ( (!\inst|altsyncram_component|auto_generated|q_a [14]) # (\inst|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( 
// \inst|altsyncram_component|auto_generated|q_a [13] & ( !\inst|altsyncram_component|auto_generated|q_a [15] & ( (!\inst|altsyncram_component|auto_generated|q_a [14]) # (\inst|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [13] & ( !\inst|altsyncram_component|auto_generated|q_a [15] & ( (!\inst|altsyncram_component|auto_generated|q_a [14]) # (!\inst|altsyncram_component|auto_generated|q_a [12]) ) ) )

	.dataa(gnd),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst21~0 .extended_lut = "off";
defparam \inst3|inst21~0 .lut_mask = 64'hFFCCCCFFCCFFCC00;
defparam \inst3|inst21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N12
cyclonev_lcell_comb \inst3|inst9~0 (
// Equation(s):
// \inst3|inst9~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [13] & ( \inst|altsyncram_component|auto_generated|q_a [15] & ( (!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|altsyncram_component|auto_generated|q_a [14]) ) ) ) # 
// ( !\inst|altsyncram_component|auto_generated|q_a [13] & ( \inst|altsyncram_component|auto_generated|q_a [15] & ( (!\inst|altsyncram_component|auto_generated|q_a [14]) # (!\inst|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( 
// \inst|altsyncram_component|auto_generated|q_a [13] & ( !\inst|altsyncram_component|auto_generated|q_a [15] ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [13] & ( !\inst|altsyncram_component|auto_generated|q_a [15] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [14] $ (\inst|altsyncram_component|auto_generated|q_a [12]) ) ) )

	.dataa(gnd),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst9~0 .extended_lut = "off";
defparam \inst3|inst9~0 .lut_mask = 64'hCC33FFFFFFCCFF33;
defparam \inst3|inst9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N27
cyclonev_lcell_comb \inst4|inst78~0 (
// Equation(s):
// \inst4|inst78~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [9] & ( \inst|altsyncram_component|auto_generated|q_a [10] & ( (!\inst|altsyncram_component|auto_generated|q_a [8]) # (\inst|altsyncram_component|auto_generated|q_a [11]) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [9] & ( \inst|altsyncram_component|auto_generated|q_a [10] & ( (!\inst|altsyncram_component|auto_generated|q_a [11]) # (\inst|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( 
// \inst|altsyncram_component|auto_generated|q_a [9] & ( !\inst|altsyncram_component|auto_generated|q_a [10] ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [9] & ( !\inst|altsyncram_component|auto_generated|q_a [10] & ( 
// \inst|altsyncram_component|auto_generated|q_a [11] ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst78~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst78~0 .extended_lut = "off";
defparam \inst4|inst78~0 .lut_mask = 64'h5555FFFFAFAFF5F5;
defparam \inst4|inst78~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N42
cyclonev_lcell_comb \inst4|inst60~0 (
// Equation(s):
// \inst4|inst60~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [9] & ( ((\inst|altsyncram_component|auto_generated|q_a [10] & !\inst|altsyncram_component|auto_generated|q_a [8])) # (\inst|altsyncram_component|auto_generated|q_a [11]) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [9] & ( (!\inst|altsyncram_component|auto_generated|q_a [8]) # (!\inst|altsyncram_component|auto_generated|q_a [10] $ (!\inst|altsyncram_component|auto_generated|q_a [11])) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst60~0 .extended_lut = "off";
defparam \inst4|inst60~0 .lut_mask = 64'hDEDE4F4FDEDE4F4F;
defparam \inst4|inst60~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N15
cyclonev_lcell_comb \inst4|inst50~0 (
// Equation(s):
// \inst4|inst50~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [9] & ( \inst|altsyncram_component|auto_generated|q_a [10] & ( (!\inst|altsyncram_component|auto_generated|q_a [8]) # (\inst|altsyncram_component|auto_generated|q_a [11]) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [9] & ( \inst|altsyncram_component|auto_generated|q_a [10] & ( \inst|altsyncram_component|auto_generated|q_a [11] ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [9] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [10] & ( (!\inst|altsyncram_component|auto_generated|q_a [8]) # (\inst|altsyncram_component|auto_generated|q_a [11]) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [9] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [10] & ( !\inst|altsyncram_component|auto_generated|q_a [8] ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst50~0 .extended_lut = "off";
defparam \inst4|inst50~0 .lut_mask = 64'hF0F0F5F55555F5F5;
defparam \inst4|inst50~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N54
cyclonev_lcell_comb \inst4|inst49~0 (
// Equation(s):
// \inst4|inst49~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [9] & ( (!\inst|altsyncram_component|auto_generated|q_a [10] & ((!\inst|altsyncram_component|auto_generated|q_a [11]) # (\inst|altsyncram_component|auto_generated|q_a [8]))) # 
// (\inst|altsyncram_component|auto_generated|q_a [10] & (!\inst|altsyncram_component|auto_generated|q_a [8])) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [9] & ( (!\inst|altsyncram_component|auto_generated|q_a [10] $ 
// (\inst|altsyncram_component|auto_generated|q_a [8])) # (\inst|altsyncram_component|auto_generated|q_a [11]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst49~0 .extended_lut = "off";
defparam \inst4|inst49~0 .lut_mask = 64'h9F9FE6E69F9FE6E6;
defparam \inst4|inst49~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N51
cyclonev_lcell_comb \inst4|inst24~0 (
// Equation(s):
// \inst4|inst24~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [9] & ( \inst|altsyncram_component|auto_generated|q_a [10] & ( !\inst|altsyncram_component|auto_generated|q_a [11] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [9] & ( 
// \inst|altsyncram_component|auto_generated|q_a [10] & ( (!\inst|altsyncram_component|auto_generated|q_a [11]) # (\inst|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [9] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [10] & ( (\inst|altsyncram_component|auto_generated|q_a [8]) # (\inst|altsyncram_component|auto_generated|q_a [11]) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [9] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [10] ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst24~0 .extended_lut = "off";
defparam \inst4|inst24~0 .lut_mask = 64'hFFFF5F5FAFAFAAAA;
defparam \inst4|inst24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N18
cyclonev_lcell_comb \inst4|inst21~0 (
// Equation(s):
// \inst4|inst21~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [9] & ( (!\inst|altsyncram_component|auto_generated|q_a [8] & (!\inst|altsyncram_component|auto_generated|q_a [10])) # (\inst|altsyncram_component|auto_generated|q_a [8] & 
// ((!\inst|altsyncram_component|auto_generated|q_a [11]))) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [9] & ( (!\inst|altsyncram_component|auto_generated|q_a [10]) # (!\inst|altsyncram_component|auto_generated|q_a [8] $ 
// (\inst|altsyncram_component|auto_generated|q_a [11])) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst21~0 .extended_lut = "off";
defparam \inst4|inst21~0 .lut_mask = 64'hEBEBB8B8EBEBB8B8;
defparam \inst4|inst21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N36
cyclonev_lcell_comb \inst4|inst9~0 (
// Equation(s):
// \inst4|inst9~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [9] & ( ((!\inst|altsyncram_component|auto_generated|q_a [8]) # (!\inst|altsyncram_component|auto_generated|q_a [11])) # (\inst|altsyncram_component|auto_generated|q_a [10]) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [9] & ( (!\inst|altsyncram_component|auto_generated|q_a [10] & ((!\inst|altsyncram_component|auto_generated|q_a [8]) # (\inst|altsyncram_component|auto_generated|q_a [11]))) # 
// (\inst|altsyncram_component|auto_generated|q_a [10] & (!\inst|altsyncram_component|auto_generated|q_a [8] $ (!\inst|altsyncram_component|auto_generated|q_a [11]))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst9~0 .extended_lut = "off";
defparam \inst4|inst9~0 .lut_mask = 64'h9E9EFDFD9E9EFDFD;
defparam \inst4|inst9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N39
cyclonev_lcell_comb \inst6|inst78~0 (
// Equation(s):
// \inst6|inst78~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [4] & ( \inst|altsyncram_component|auto_generated|q_a [5] & ( (!\inst|altsyncram_component|auto_generated|q_a [6]) # (\inst|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [4] & ( \inst|altsyncram_component|auto_generated|q_a [5] ) ) # ( \inst|altsyncram_component|auto_generated|q_a [4] & ( !\inst|altsyncram_component|auto_generated|q_a [5] & ( 
// (\inst|altsyncram_component|auto_generated|q_a [7]) # (\inst|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [4] & ( !\inst|altsyncram_component|auto_generated|q_a [5] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [6] $ (!\inst|altsyncram_component|auto_generated|q_a [7]) ) ) )

	.dataa(gnd),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|inst78~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|inst78~0 .extended_lut = "off";
defparam \inst6|inst78~0 .lut_mask = 64'h3C3C3F3FFFFFCFCF;
defparam \inst6|inst78~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N18
cyclonev_lcell_comb \inst6|inst60~0 (
// Equation(s):
// \inst6|inst60~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [4] & ( \inst|altsyncram_component|auto_generated|q_a [6] & ( !\inst|altsyncram_component|auto_generated|q_a [5] $ (\inst|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [4] & ( \inst|altsyncram_component|auto_generated|q_a [6] ) ) # ( \inst|altsyncram_component|auto_generated|q_a [4] & ( !\inst|altsyncram_component|auto_generated|q_a [6] & ( 
// \inst|altsyncram_component|auto_generated|q_a [7] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [4] & ( !\inst|altsyncram_component|auto_generated|q_a [6] & ( (!\inst|altsyncram_component|auto_generated|q_a [5]) # 
// (\inst|altsyncram_component|auto_generated|q_a [7]) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|inst60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|inst60~0 .extended_lut = "off";
defparam \inst6|inst60~0 .lut_mask = 64'hBBBB3333FFFF9999;
defparam \inst6|inst60~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N15
cyclonev_lcell_comb \inst6|inst50~0 (
// Equation(s):
// \inst6|inst50~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [4] & ( \inst|altsyncram_component|auto_generated|q_a [5] & ( \inst|altsyncram_component|auto_generated|q_a [7] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [4] & ( 
// \inst|altsyncram_component|auto_generated|q_a [5] ) ) # ( \inst|altsyncram_component|auto_generated|q_a [4] & ( !\inst|altsyncram_component|auto_generated|q_a [5] & ( (\inst|altsyncram_component|auto_generated|q_a [6] & 
// \inst|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [4] & ( !\inst|altsyncram_component|auto_generated|q_a [5] & ( (!\inst|altsyncram_component|auto_generated|q_a [6]) # 
// (\inst|altsyncram_component|auto_generated|q_a [7]) ) ) )

	.dataa(gnd),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|inst50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|inst50~0 .extended_lut = "off";
defparam \inst6|inst50~0 .lut_mask = 64'hCFCF0303FFFF0F0F;
defparam \inst6|inst50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N30
cyclonev_lcell_comb \inst6|inst49~0 (
// Equation(s):
// \inst6|inst49~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [4] & ( \inst|altsyncram_component|auto_generated|q_a [6] & ( !\inst|altsyncram_component|auto_generated|q_a [5] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [4] & ( 
// \inst|altsyncram_component|auto_generated|q_a [6] & ( (\inst|altsyncram_component|auto_generated|q_a [7]) # (\inst|altsyncram_component|auto_generated|q_a [5]) ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [4] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [6] & ( (\inst|altsyncram_component|auto_generated|q_a [7]) # (\inst|altsyncram_component|auto_generated|q_a [5]) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [4] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [6] & ( (!\inst|altsyncram_component|auto_generated|q_a [5]) # (!\inst|altsyncram_component|auto_generated|q_a [7]) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|inst49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|inst49~0 .extended_lut = "off";
defparam \inst6|inst49~0 .lut_mask = 64'hEEEE77777777AAAA;
defparam \inst6|inst49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N51
cyclonev_lcell_comb \inst6|inst24~0 (
// Equation(s):
// \inst6|inst24~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [4] & ( \inst|altsyncram_component|auto_generated|q_a [5] & ( (!\inst|altsyncram_component|auto_generated|q_a [6]) # (!\inst|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [4] & ( \inst|altsyncram_component|auto_generated|q_a [5] & ( !\inst|altsyncram_component|auto_generated|q_a [6] $ (!\inst|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( 
// \inst|altsyncram_component|auto_generated|q_a [4] & ( !\inst|altsyncram_component|auto_generated|q_a [5] ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [4] & ( !\inst|altsyncram_component|auto_generated|q_a [5] & ( 
// (!\inst|altsyncram_component|auto_generated|q_a [6]) # (!\inst|altsyncram_component|auto_generated|q_a [7]) ) ) )

	.dataa(gnd),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|inst24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|inst24~0 .extended_lut = "off";
defparam \inst6|inst24~0 .lut_mask = 64'hFCFCFFFF3C3CFCFC;
defparam \inst6|inst24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N6
cyclonev_lcell_comb \inst6|inst21~0 (
// Equation(s):
// \inst6|inst21~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [4] & ( \inst|altsyncram_component|auto_generated|q_a [6] & ( !\inst|altsyncram_component|auto_generated|q_a [5] $ (!\inst|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [4] & ( \inst|altsyncram_component|auto_generated|q_a [6] & ( (!\inst|altsyncram_component|auto_generated|q_a [5] & !\inst|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( 
// \inst|altsyncram_component|auto_generated|q_a [4] & ( !\inst|altsyncram_component|auto_generated|q_a [6] & ( (!\inst|altsyncram_component|auto_generated|q_a [5]) # (!\inst|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [4] & ( !\inst|altsyncram_component|auto_generated|q_a [6] ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|inst21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|inst21~0 .extended_lut = "off";
defparam \inst6|inst21~0 .lut_mask = 64'hFFFFEEEE88886666;
defparam \inst6|inst21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N24
cyclonev_lcell_comb \inst6|inst9~0 (
// Equation(s):
// \inst6|inst9~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [4] & ( \inst|altsyncram_component|auto_generated|q_a [6] & ( (!\inst|altsyncram_component|auto_generated|q_a [7]) # (\inst|altsyncram_component|auto_generated|q_a [5]) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [4] & ( \inst|altsyncram_component|auto_generated|q_a [6] & ( (\inst|altsyncram_component|auto_generated|q_a [7]) # (\inst|altsyncram_component|auto_generated|q_a [5]) ) ) ) # ( 
// \inst|altsyncram_component|auto_generated|q_a [4] & ( !\inst|altsyncram_component|auto_generated|q_a [6] & ( !\inst|altsyncram_component|auto_generated|q_a [5] $ (!\inst|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [4] & ( !\inst|altsyncram_component|auto_generated|q_a [6] ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|inst9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|inst9~0 .extended_lut = "off";
defparam \inst6|inst9~0 .lut_mask = 64'hFFFF66667777DDDD;
defparam \inst6|inst9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y1_N39
cyclonev_lcell_comb \inst7|inst78~0 (
// Equation(s):
// \inst7|inst78~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [2] & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( (!\inst|altsyncram_component|auto_generated|q_a [0]) # (\inst|altsyncram_component|auto_generated|q_a [3]) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [2] & ( \inst|altsyncram_component|auto_generated|q_a [1] ) ) # ( \inst|altsyncram_component|auto_generated|q_a [2] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( 
// (!\inst|altsyncram_component|auto_generated|q_a [3]) # (\inst|altsyncram_component|auto_generated|q_a [0]) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [2] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( 
// \inst|altsyncram_component|auto_generated|q_a [3] ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst78~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst78~0 .extended_lut = "off";
defparam \inst7|inst78~0 .lut_mask = 64'h5555AAFFFFFFFF55;
defparam \inst7|inst78~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y1_N30
cyclonev_lcell_comb \inst7|inst60~0 (
// Equation(s):
// \inst7|inst60~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [2] & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( (!\inst|altsyncram_component|auto_generated|q_a [0]) # (\inst|altsyncram_component|auto_generated|q_a [3]) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [2] & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst|altsyncram_component|auto_generated|q_a [3] ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [2] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [1] & ( (!\inst|altsyncram_component|auto_generated|q_a [0]) # (!\inst|altsyncram_component|auto_generated|q_a [3]) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [2] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [1] & ( (!\inst|altsyncram_component|auto_generated|q_a [0]) # (\inst|altsyncram_component|auto_generated|q_a [3]) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst60~0 .extended_lut = "off";
defparam \inst7|inst60~0 .lut_mask = 64'hAFAFFAFA0F0FAFAF;
defparam \inst7|inst60~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y1_N15
cyclonev_lcell_comb \inst7|inst50~0 (
// Equation(s):
// \inst7|inst50~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [2] & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( (!\inst|altsyncram_component|auto_generated|q_a [0]) # (\inst|altsyncram_component|auto_generated|q_a [3]) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [2] & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( (!\inst|altsyncram_component|auto_generated|q_a [0]) # (\inst|altsyncram_component|auto_generated|q_a [3]) ) ) ) # ( 
// \inst|altsyncram_component|auto_generated|q_a [2] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst|altsyncram_component|auto_generated|q_a [3] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [2] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [1] & ( !\inst|altsyncram_component|auto_generated|q_a [0] ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst50~0 .extended_lut = "off";
defparam \inst7|inst50~0 .lut_mask = 64'hFF005555FF55FF55;
defparam \inst7|inst50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y1_N54
cyclonev_lcell_comb \inst7|inst49~0 (
// Equation(s):
// \inst7|inst49~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [2] & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( !\inst|altsyncram_component|auto_generated|q_a [0] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [2] & ( 
// \inst|altsyncram_component|auto_generated|q_a [1] & ( (!\inst|altsyncram_component|auto_generated|q_a [3]) # (\inst|altsyncram_component|auto_generated|q_a [0]) ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [2] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [1] & ( (\inst|altsyncram_component|auto_generated|q_a [3]) # (\inst|altsyncram_component|auto_generated|q_a [0]) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [2] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [1] & ( (!\inst|altsyncram_component|auto_generated|q_a [0]) # (\inst|altsyncram_component|auto_generated|q_a [3]) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst49~0 .extended_lut = "off";
defparam \inst7|inst49~0 .lut_mask = 64'hAFAF5F5FF5F5AAAA;
defparam \inst7|inst49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y1_N27
cyclonev_lcell_comb \inst7|inst24~0 (
// Equation(s):
// \inst7|inst24~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [2] & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( !\inst|altsyncram_component|auto_generated|q_a [3] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [2] & ( 
// \inst|altsyncram_component|auto_generated|q_a [1] & ( (\inst|altsyncram_component|auto_generated|q_a [0]) # (\inst|altsyncram_component|auto_generated|q_a [3]) ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [2] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [1] & ( (!\inst|altsyncram_component|auto_generated|q_a [3]) # (\inst|altsyncram_component|auto_generated|q_a [0]) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [2] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [1] ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst24~0 .extended_lut = "off";
defparam \inst7|inst24~0 .lut_mask = 64'hFFFFAAFF55FFAAAA;
defparam \inst7|inst24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y1_N18
cyclonev_lcell_comb \inst7|inst21~0 (
// Equation(s):
// \inst7|inst21~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [2] & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( (\inst|altsyncram_component|auto_generated|q_a [0] & !\inst|altsyncram_component|auto_generated|q_a [3]) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [2] & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( (!\inst|altsyncram_component|auto_generated|q_a [0]) # (!\inst|altsyncram_component|auto_generated|q_a [3]) ) ) ) # ( 
// \inst|altsyncram_component|auto_generated|q_a [2] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( !\inst|altsyncram_component|auto_generated|q_a [0] $ (\inst|altsyncram_component|auto_generated|q_a [3]) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [2] & ( !\inst|altsyncram_component|auto_generated|q_a [1] ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst21~0 .extended_lut = "off";
defparam \inst7|inst21~0 .lut_mask = 64'hFFFFA5A5FAFA5050;
defparam \inst7|inst21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y1_N0
cyclonev_lcell_comb \inst7|inst9~0 (
// Equation(s):
// \inst7|inst9~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [2] & ( \inst|altsyncram_component|auto_generated|q_a [1] ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [2] & ( \inst|altsyncram_component|auto_generated|q_a [1] & ( 
// (!\inst|altsyncram_component|auto_generated|q_a [0]) # (!\inst|altsyncram_component|auto_generated|q_a [3]) ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [2] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [0] $ (!\inst|altsyncram_component|auto_generated|q_a [3]) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [2] & ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( 
// (!\inst|altsyncram_component|auto_generated|q_a [0]) # (\inst|altsyncram_component|auto_generated|q_a [3]) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst9~0 .extended_lut = "off";
defparam \inst7|inst9~0 .lut_mask = 64'hAFAF5A5AFAFAFFFF;
defparam \inst7|inst9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y41_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
