// Seed: 2475970811
module module_0 (
    output reg id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    output logic id_5,
    output logic id_6,
    input id_7,
    input id_8,
    output id_9
);
  logic id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20;
  logic id_21;
  type_32 id_22 (
      .id_0(1'b0 - 1),
      .id_1(1'b0),
      .id_2(id_3 * 1),
      .id_3(1 + id_18),
      .id_4(1),
      .id_5((id_9))
  );
  logic id_23;
  logic id_24;
  logic id_25;
  always #0 begin
    if ({id_16 - id_18 & 1'b0{""}}) begin
      id_0 <= 1;
    end else id_24 = id_15;
  end
  logic id_26;
endmodule
