// Seed: 3467026726
module module_0;
  logic id_1;
  ;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0]
      id_7, id_8, id_9, id_10, \id_11 , id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  always_comb id_10[-1>>1] <= -1;
  assign id_7 = id_12;
endmodule
