// Seed: 3244169148
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
  tri1 id_8 = (1) < id_5;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output tri0 id_2,
    output tri1 id_3,
    input wand id_4,
    input supply1 id_5,
    output tri1 id_6,
    input wor id_7
);
  wire  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ;
  module_0(
      id_35, id_34, id_24, id_27, id_14, id_13
  );
endmodule
