Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 30 Nov 2018 08:52:45 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga002.jf.intel.com (orsmga002.jf.intel.com [10.7.209.21])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id A3B1E580460;
	Thu, 29 Nov 2018 15:46:25 -0800 (PST)
Received: from orsmga103.jf.intel.com ([10.7.208.35])
  by orsmga002-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 29 Nov 2018 15:46:25 -0800
X-SG-BADATTACHMENTNOREPLY: True
IronPort-PHdr: =?us-ascii?q?9a23=3Azm/fbxGR8IYr5HG520wERp1GYnF86YWxBRYc798d?=
 =?us-ascii?q?s5kLTJ75oc2+bnLW6fgltlLVR4KTs6sC17KG9fi4EUU7or+5+EgYd5JNUxJXwe?=
 =?us-ascii?q?43pCcHRPC/NEvgMfTxZDY7FskRHHVs/nW8LFQHUJ2mPw6arXK99yMdFQviPgRp?=
 =?us-ascii?q?OOv1BpTSj8Oq3Oyu5pHfeQpFiCa+bL9oMBm6sRjau9ULj4dlNqs/0AbCrGFSe+?=
 =?us-ascii?q?RRy2NoJFaTkAj568yt4pNt8Dletuw4+cJYXqr0Y6o3TbpDDDQ7KG81/9HktQPC?=
 =?us-ascii?q?TQSU+HQRVHgdnwdSDAjE6BH6WYrxsjf/u+Fg1iSWIdH6QLYpUjm58axlVAHnhz?=
 =?us-ascii?q?sGNz4h8WHYlMpwjL5AoBm8oxBz2pPYbJ2JOPZ7eK7Ses4URXdaXsZJSSNOHp+8?=
 =?us-ascii?q?YYUID+oEJ+lYro/9rEYKoRaxAQSgAeXiwSJKiHDrx603y+ovHgPI3AMvA90Av2?=
 =?us-ascii?q?naosv1OqkRSuC11KvFwC7fb/1U3Dfx9JTEfgwjrPyKQLl+cdDRyU4qFw7djVuf?=
 =?us-ascii?q?tZLqPzWS1uUDs2mQ8ulvVeKxhG4hpAF6vz+ixsYwhYbXgIIVzV7F9CVizYkvIt?=
 =?us-ascii?q?24U1J0bcSlEJtXriyXMZZ9TM0lQ2Ftoik6y7sGtIa0fCgNz5QnyBrfZOKdf4eU?=
 =?us-ascii?q?5RLjUeCcKip7inJ9YL+zmQq+/Ey6xuHhWMS4zkxGojdGn9XQrHwA1h7e5tCaRv?=
 =?us-ascii?q?Z5+kqtwyuD2gTT5+1eP0w5lbbXJ4Q8zrMzlJcet1nIEDXsl0XslqCWc10p+ui2?=
 =?us-ascii?q?5OTjZbXrvoGcN4BqhQHkKKgumdKwAf4+MgcQW2iX4+O81Kfs/UHhQbVKiOM5kr?=
 =?us-ascii?q?XBvZzEOcgWorS1DxJb34o98RqzEjSr3MgCkXQGLl9JYBeHgJLoO1HKLvD4F/C/?=
 =?us-ascii?q?g1G0nTdvxvDGOKDhA5rUInjAjrjhZ7B95FBYyAYqytBe6ZRUBa8bIP/oRE/xu8?=
 =?us-ascii?q?LXDgUjPwy33ennEtN92Z0aWW6VBa+ZKqzSvUeS5u0zO+mMeJMVuDHlJvgh5v7u?=
 =?us-ascii?q?jmE2lUUSfKm0xpYXbHG4HvJ7I0SWe3bsg9EBEXsUsQo6VuDllFqCUTtLbXaoQ6?=
 =?us-ascii?q?08/i07CJ6hDYrbRoCimr2B3DuhEZ1RfGxGCk2MHm3ud4WLQPoMbCOSIsl8kj0L?=
 =?us-ascii?q?T7ShSokh1Q2wuw/+0bZoMu3U+igAv5L5yNd1//HTlQ019TFsDcSd1H+CQ3t3nm?=
 =?us-ascii?q?MPQT822qd/rFd5yleC16h4nvNZGcZS5/NPTgc1K5rcw/ZmBND1XwLLZs2JR0q+?=
 =?us-ascii?q?QtW6HTExSco8zMUVY0Z9HNWijQrP3zCwDL8XjLGLAJ008qTB33n+Pcp9ynDG1L?=
 =?us-ascii?q?U/gFkiWMdAKWqmhqtn/QjJG4HJi1mZl7qtdakE3y7C7mGDwXCKvEFZSgFwV6rF?=
 =?us-ascii?q?UGsbZkvXq9T5+0zDQ6WvCbQhLgtO18qCJrFWZd3uiFVMXO3jN8jGY2Kth2ewAg?=
 =?us-ascii?q?6Fya6WY4r0ZWoRxiXdB1ICkwAI43mGMw8yBiOio2LbCDxjDlbvY0Lq8eljp3K3?=
 =?us-ascii?q?VE40zweWb0J/07q54AIahfuZS/kLxLILpD8hqyloHFa6x9/ZFsCPpxR/c6lGYd?=
 =?us-ascii?q?My+lFH1XnHuAx7JZGgK6FihlgDcwV4pU/u1hN3Cplensgutn8l0A1yKaeA2lNb?=
 =?us-ascii?q?azyYxYzwOqHQKmTq4BCvaqvW2lbC0NaW+qYD8ug4p0/kvAGzEkoi8nNn09ZO3n?=
 =?us-ascii?q?uY55XKChcSUJ3rXkY28Rh6u6/VYi0n64zI0n1sNLG+siXe1NIxGOsl1hGgcs9F?=
 =?us-ascii?q?P6OACgDzHNMVBsi0JOMxhlimcwgLPOZR9K4zIcOrbP+G2K+tPOZ9kzOql2VH4I?=
 =?us-ascii?q?Zh0k2S8ypwUPLH35EAw/uAxAuISy/8jEu9ssDwgY1FZSwSEnCjxiT+BY9RZrd9?=
 =?us-ascii?q?fYAECWq1J823x9N+h4PiWnJC9V6jAU8G19GteRaIc1P92ghQ31wNoXO7gSu40y?=
 =?us-ascii?q?B0kzYxo6qF3SzB3/7tdAAaNW5MXmVii0njIZK1j9wDQEendQwpmwa76kbgwKhb?=
 =?us-ascii?q?or9yL23SQUdOYij3IHtuUqq2trqefcFP7IkkvjlQUOS5eVqaUKLyowMG0yP/GG?=
 =?us-ascii?q?tT3DA6dzCwtpT5hRB6k3+dLHBooXrdeMFwwwrf5dPGSf5Q2DoGWDd3iT3NCleg?=
 =?us-ascii?q?ONmp+M2el43fveCmS2KhSppTfDHpzYyariu75m5qARqlk/CogNLnEgs60S7919?=
 =?us-ascii?q?Z0UyXFtxL8Yojt16SnPuNrZEhoBFng68VkHoFyiJc/hJYV2XICnJWa4WIHkXvv?=
 =?us-ascii?q?MdVcwa//bGACRTkRz97X4Qjl3lZuLnaIx4L/S3WczdFtZ9i8YmMKxC0969pGB7?=
 =?us-ascii?q?uT7LxBhSF1uEa3rRrNYfhhmTcQ0fgu52Qbg+0TuAot0z+SArYdHURDOSzslhKI?=
 =?us-ascii?q?782xralNZWavd6Sw21R6ndy7EL6CpQRcUm7jepg+BS9w8tl/MFXU3X3264Hke8?=
 =?us-ascii?q?PfYcgdtxKKiBfAk/ZaKIgqmfUUnypnNnnwvXkky+49kBxv0ou2vImBK2Vx4q25?=
 =?us-ascii?q?BgRUOSHyZ8MW4jvtl7pRnt6K34CzGZVsAikLXJztTf6yETMdr/LnNxuVED0nq3?=
 =?us-ascii?q?eWAr7fHQ6Z6Ed7oHPDCZGrN3eLJHYHydVuXgWSJEtagAoMRjU1goY5Fhy2xMzm?=
 =?us-ascii?q?aEp2/Soe5ln8qhtR0O5oMwT/X3zbpAepbDc0VZeeIABX7gFE+0faL8ie4vhvEC?=
 =?us-ascii?q?Ff+52rtBaNJXCDZwRUEWEJXVSJB1L5Mbmr+9bA6PKUBvakI/vNfLWOqvFeV/GS?=
 =?us-ascii?q?ypK0yYZm+zeMNsOSPnhtFfE720xDXWxnFMTdgTkAVysXlyfVZc6BuBi84jF3rt?=
 =?us-ascii?q?y48PnzWAPv4paPC6JPMdp1/RC6m7yDN+mWhCZ2MjtY0pIMxXnVyLkQxlISiidu?=
 =?us-ascii?q?dyWzHrQEryLCUKXQmqpPBR4BdyxzLNdI77473gRVOc7UlNL11r17jv40EVtFVk?=
 =?us-ascii?q?bhmsamZcMUOWG9KUjHCV2PNLSHIz3L3s72bbm9Sb1WkOVbqRmwtSyHHE/kOzSJ?=
 =?us-ascii?q?jyPpWAy3MeFQkCGbOwRTt5ugchl2E2jsUtLnZge/MN92ljA2xbw0hnXXNW8TKz?=
 =?us-ascii?q?R8ckVNrqGO4iNcmPlwB2tB7n99J+mehymZ9/XYKooRsfZzHiR0luda7G4mxLdP?=
 =?us-ascii?q?8C5EROJ6mC3Jo95qolGmlPSPyzV9XBpPrDZLmJyEvUF4NarF8ZlAXG7O/AgR4m?=
 =?us-ascii?q?WIFxQKu9xlB8Xvuq9KzNjPkaPzKDFa/NPV/csTHc7UKM2cPXolMBrpHiPUDQQf?=
 =?us-ascii?q?QT6qM2Hfm1JSkPWI+nKJqZg6r8ukpZwVV7UOVEApDuhITQNqBtsfOIwxUTQjnr?=
 =?us-ascii?q?qWysUP4D2y6x7JWMJHosP7UaeKBfziMx6BibBJfF0P27y8ZbwJN4znk2hrZ0Iy?=
 =?us-ascii?q?yJzOEkfLdchJqyB6KAgurxMJuF1zVWwzk2HkbgKr6zdHEPOvnx41iw9/Z+8F+z?=
 =?us-ascii?q?Ll4lNxLV3P8ngeik40zPTujDaWby+5Hqe9W44eXyv/uk42LYLTSgFuZkuzmho3?=
 =?us-ascii?q?Z3//W7tNgu44JihQgwjGtM4KRKdR?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0AKAAAseQBch0O0hNFlGwEBAQEDAQEBB?=
 =?us-ascii?q?wMBAQGBUQYBAQELAQGCaIECJ4NzBogYjAmBaCUUlzAUgRADTCwHDAGHdCI0CQ0?=
 =?us-ascii?q?BAwEBAQEBAQIBEwEBAQgNCQgpIwxCFgGBXQUCAxoHglwBAgMBAiAQGysGCQEBC?=
 =?us-ascii?q?AIYAgImAgIDLiYGAQcGAQQBBBgEgwABggEFCo1Am1CBL4VAhGkFgQuLCxeBf4E?=
 =?us-ascii?q?RJwwTgkyDHgKBLgESAQcBgxsxgiYCixmFBJAGCYIhhF2KNBhfkD2IeIRgjDxsM?=
 =?us-ascii?q?HEzGggkDGUBgkGCUIM4imAyATIQdQEBilohR4F3AQE?=
X-IPAS-Result: =?us-ascii?q?A0AKAAAseQBch0O0hNFlGwEBAQEDAQEBBwMBAQGBUQYBAQE?=
 =?us-ascii?q?LAQGCaIECJ4NzBogYjAmBaCUUlzAUgRADTCwHDAGHdCI0CQ0BAwEBAQEBAQIBE?=
 =?us-ascii?q?wEBAQgNCQgpIwxCFgGBXQUCAxoHglwBAgMBAiAQGysGCQEBCAIYAgImAgIDLiY?=
 =?us-ascii?q?GAQcGAQQBBBgEgwABggEFCo1Am1CBL4VAhGkFgQuLCxeBf4ERJwwTgkyDHgKBL?=
 =?us-ascii?q?gESAQcBgxsxgiYCixmFBJAGCYIhhF2KNBhfkD2IeIRgjDxsMHEzGggkDGUBgkG?=
 =?us-ascii?q?CUIM4imAyATIQdQEBilohR4F3AQE?=
X-IronPort-AV: E=Sophos;i="5.56,296,1539673200"; 
   d="scan'208";a="54328596"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from vger.kernel.org ([209.132.180.67])
  by mtab.intel.com with ESMTP; 29 Nov 2018 15:46:23 -0800
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727166AbeK3Kxe convert rfc822-to-8bit (ORCPT
        <rfc822;like.xu@linux.intel.com> + 23 others);
        Fri, 30 Nov 2018 05:53:34 -0500
Received: from hermes.aosc.io ([199.195.250.187]:52358 "EHLO hermes.aosc.io"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1726406AbeK3Kxe (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Fri, 30 Nov 2018 05:53:34 -0500
Received: from localhost (localhost [127.0.0.1]) (Authenticated sender: icenowy@aosc.io)
        by hermes.aosc.io (Postfix) with ESMTPSA id C1AD611EC13;
        Thu, 29 Nov 2018 23:46:09 +0000 (UTC)
Date: Fri, 30 Nov 2018 07:45:34 +0800
In-Reply-To: <20181129214730.6d6aju4jurai6rmv@plaes.org>
References: <cover.1543443475.git.mesihkilinc@gmail.com> <20181129214730.6d6aju4jurai6rmv@plaes.org>
MIME-Version: 1.0
Content-Type: text/plain;
 charset=utf-8
Content-Transfer-Encoding: 8BIT
Subject: Re: [linux-sunxi] [PATCH v5 00/17] initial support for "suniv" Allwinner new ARM9 SoC
To: plaes@plaes.org, Priit Laes <plaes@plaes.org>,
        Mesih Kilinc <mesihkilinc@gmail.com>
CC: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
        linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org,
        linux-gpio@vger.kernel.org, linux-sunxi@googlegroups.com,
        Maxime Ripard <maxime.ripard@free-electrons.com>,
        Chen-Yu Tsai <wens@csie.org>,
        Russell King <linux@armlinux.org.uk>,
        Daniel Lezcano <daniel.lezcano@linaro.org>,
        Marc Zyngier <marc.zyngier@arm.com>,
        Linus Walleij <linus.walleij@linaro.org>,
        Rob Herring <robh+dt@kernel.org>,
        Julian Calaby <julian.calaby@gmail.com>
From: Icenowy Zheng <icenowy@aosc.io>
Message-ID: <3CE89E4F-BDE2-4715-8B15-B0167273C613@aosc.io>
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org



于 2018年11月30日 GMT+08:00 上午5:47:30, Priit Laes <plaes@plaes.org> 写到:
>On Thu, Nov 29, 2018 at 01:33:10AM +0300, Mesih Kilinc wrote:
>> This is the fifth version of patchset for Allwinner ARMv5 F1C100s
>> SoC. Addressed comments from Maxime Ripard and Rob Herring, added
>signatures.
>
>IIRC, the original author of these patches was Icenowy, what happened
>to this?

I lost interest on maintaining this.

>> 
>> Changes since v4:
>> - Patch "dt-bindings: pinctrl: Add Allwinner suniv F1C100s pinctrl"
>>   - This patch applied for 4.21.
>> - Patch "pinctrl: sunxi: add support for suniv F1C100s (newer
>F-series SoCs)"
>>   - This patch applied for 4.21.
>> - Patch "dt-bindings: clock: Add Allwinner suniv F1C100s CCU"
>>   - Fixed license identifier position
>>   - Added DMA fields.
>> - Patch "clk: sunxi-ng: add support for suniv F1C100s SoC"
>>   - Added DMA reset and clock support.
>> - Patch "ARM: dts: suniv: add initial DTSI file for F1C100s"
>>   - Remove dt-binding headers. 
>>   - Fix uart0 pin label.
>> - Patch "ARM: suniv: f1c100s: add device tree for Lichee Pi Nano"
>>   - Fix uart0 pin label.
>> 
>> Changes since v3:
>> - Patch "ARM: Check ARCH_MULTI_V7 to differentiate ARMv5/v7 Allwinner
>SoCs"
>>   - Remove CONFIG_ARCH_SUNXI_Vx. Use ARCH_MULTI_Vx to differentiate
>SoC's
>>   - Change KConfig ARCH_SUNXI selection: 'select' to 'default'. 
>> - Patch "irqchip/sun4i: Add a struct to hold global variables"
>>   - Split irq_sun4i.c changes to 3 patch.
>> - Patch "pinctrl: sunxi: add support for suniv F1C100s (newer
>F-series SoCs)"
>>   - pinctrl-suniv-f1c100s: remove: disable_strict_mode = true
>> - Patch "ARM: dts: suniv: add initial DTSI file for F1C100s"
>>   - suniv-f1c100s.dtsi: remove unnecessary componenets.
>>   - Instead of patching drivers, add original compatible string with 
>> f1c100s compatibles.
>>   - Add Acked-by signatures.
>> 
>> Changes since v2:
>> - Patch "ARM: sunxi: add Allwinner ARMv5 SoCs"
>>   - Move SUN4I_TIMER option to ARCH_SUNXI
>>   - Added help text for MACH_SUNIV
>> - Patch "irqchip/sun4i: add support for suniv interrupt controller"
>>   - Defined sunxi_irq_chip_data struct and used it to differentiate
>>     registers between different chips.
>> - Patch " ARM: dts: suniv: add initial DTSI file for F1C100s"
>>   - Removed unnecessary fake clock.
>>   - Fixed compatible strings.
>> 
>> Changes since v1:
>> - Patch "ARM: add CONFIG_ARCH_SUNXI_V7 for differentiate ARMv5/v7
>>   Allwinner SoCs"
>>   - Instead of using a common bool config use a common menuconfig. 
>>   - Use ARCH_MULTI_V7 to differentiate V7 SoCs.
>>   - Addressed comment from Julian Calaby
>> - Patch "ARM: sunxi: add Allwinner ARMv5 SoCs"
>>   - Use ARCH_MULTI_V5 to differentiate V5 SoCs.
>>   - removed "allwinner,suniv" board compatible string
>>   - Added dt-bindings
>> - Patch "irqchip/sun4i: add support for suniv interrupt controller"
>>   - Added dt-bindings
>>   - Changed "allwinner,suniv-ic" to "allwinner,suniv-f1c100s-ic"
>> - Patch "clocksource: sun4i: add a compatible for suniv"
>>   - Added dt-bindings
>>   - Changed "allwinner,suniv-timer" to
>"allwinner,suniv-f1c100s-timer"
>> - Patch "pinctrl: sunxi: add support for suniv F1C100s (newer
>F-series SoCs)"
>>   - Added dt-bindings
>>   - Renamed suniv-pinctrl to suniv-f1c100s-pinctrl
>> - Patch "clk: sunxi-ng: add support for suniv F1C100s SoC"
>>   - Added dt-bindings
>>   - Renamed suniv-ccu to suniv-f1c100s-ccu
>> - Patch "ARM: suniv: f1c100s: add device tree for Lichee Pi Nano"
>>   - Addressed comment from Rask Ingemann Lambertsen
>> 
>> Thanks!
>> 
>> Mesih Kilinc (17):
>>   ARM: Check ARCH_MULTI_V7 to differentiate ARMv5/v7 Allwinner SoCs
>>   dt-bindings: arm: Add new Allwinner ARMv5 F1C100s SoC
>>   ARM: sunxi: add Allwinner ARMv5 SoCs
>>   dt-bindings: interrupt-controller: Add suniv interrupt-controller
>>   irqchip/sun4i: Add a struct to hold global variables
>>   irqchip/sun4i: Move IC specific register offsets to struct
>>   irqchip/sun4i: Add support for Allwinner ARMv5 F1C100s
>>   dt-bindings: timer: Add Allwinner suniv timer
>>   clocksource: sun4i: add a compatible for suniv
>>   dt-bindings: pinctrl: Add Allwinner suniv F1C100s pinctrl
>>   pinctrl: sunxi: add support for suniv F1C100s (newer F-series SoCs)
>>   dt-bindings: clock: Add Allwinner suniv F1C100s CCU
>>   clk: sunxi-ng: add support for suniv F1C100s SoC
>>   dt-bindings: sram: Add Allwinner suniv F1C100s
>>   dt-bindings: watchdog: Add Allwinner ARMv5 F1C100s wdt
>>   ARM: dts: suniv: add initial DTSI file for F1C100s
>>   ARM: suniv: f1c100s: add device tree for Lichee Pi Nano
>> 
>>  Documentation/devicetree/bindings/arm/sunxi.txt    |   1 +
>>  .../devicetree/bindings/clock/sunxi-ccu.txt        |   1 +
>>  .../interrupt-controller/allwinner,sun4i-ic.txt    |   4 +-
>>  .../bindings/pinctrl/allwinner,sunxi-pinctrl.txt   |   1 +
>>  .../devicetree/bindings/sram/sunxi-sram.txt        |   4 +
>>  .../bindings/timer/allwinner,sun4i-timer.txt       |   4 +-
>>  .../devicetree/bindings/watchdog/sunxi-wdt.txt     |   1 +
>>  arch/arm/boot/dts/Makefile                         |   2 +
>>  arch/arm/boot/dts/suniv-f1c100s-licheepi-nano.dts  |  26 +
>>  arch/arm/boot/dts/suniv-f1c100s.dtsi               | 147 ++++++
>>  arch/arm/mach-sunxi/Kconfig                        |  19 +-
>>  arch/arm/mach-sunxi/sunxi.c                        |  10 +
>>  drivers/clk/sunxi-ng/Kconfig                       |   5 +
>>  drivers/clk/sunxi-ng/Makefile                      |   1 +
>>  drivers/clk/sunxi-ng/ccu-suniv-f1c100s.c           | 541
>+++++++++++++++++++++
>>  drivers/clk/sunxi-ng/ccu-suniv-f1c100s.h           |  34 ++
>>  drivers/clocksource/sun4i_timer.c                  |   5 +-
>>  drivers/irqchip/irq-sun4i.c                        | 106 ++--
>>  drivers/pinctrl/sunxi/Kconfig                      |   4 +
>>  drivers/pinctrl/sunxi/Makefile                     |   1 +
>>  drivers/pinctrl/sunxi/pinctrl-suniv-f1c100s.c      | 416
>++++++++++++++++
>>  include/dt-bindings/clock/suniv-ccu-f1c100s.h      |  70 +++
>>  include/dt-bindings/reset/suniv-ccu-f1c100s.h      |  38 ++
>>  23 files changed, 1408 insertions(+), 33 deletions(-)
>>  create mode 100644 arch/arm/boot/dts/suniv-f1c100s-licheepi-nano.dts
>>  create mode 100644 arch/arm/boot/dts/suniv-f1c100s.dtsi
>>  create mode 100644 drivers/clk/sunxi-ng/ccu-suniv-f1c100s.c
>>  create mode 100644 drivers/clk/sunxi-ng/ccu-suniv-f1c100s.h
>>  create mode 100644 drivers/pinctrl/sunxi/pinctrl-suniv-f1c100s.c
>>  create mode 100644 include/dt-bindings/clock/suniv-ccu-f1c100s.h
>>  create mode 100644 include/dt-bindings/reset/suniv-ccu-f1c100s.h
>> 
>> -- 
>> 2.7.4
>> 
>> -- 
>> You received this message because you are subscribed to the Google
>Groups "linux-sunxi" group.
>> To unsubscribe from this group and stop receiving emails from it,
>send an email to linux-sunxi+unsubscribe@googlegroups.com.
>> For more options, visit https://groups.google.com/d/optout.
