//===-- MOSAsmPrinter.cpp - MOS LLVM assembly writer ----------------------===//
//
// Part of LLVM-MOS, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file contains a printer that converts from our internal representation
// of machine-dependent LLVM code to GAS-format MOS assembly language.
//
//===----------------------------------------------------------------------===//

#include "MCTargetDesc/MOSAsmBackend.h"
#include "MCTargetDesc/MOSMCExpr.h"
#include "MCTargetDesc/MOSMCTargetDesc.h"
#include "MCTargetDesc/MOSTargetStreamer.h"
#include "MOSMCInstLower.h"
#include "MOSMachineFunctionInfo.h"
#include "MOSRegisterInfo.h"
#include "MOSSubtarget.h"
#include "TargetInfo/MOSTargetInfo.h"

#include "llvm/ADT/StringSet.h"
#include "llvm/BinaryFormat/MOSFlags.h"
#include "llvm/CodeGen/AsmPrinter.h"
#include "llvm/CodeGen/MachineFrameInfo.h"
#include "llvm/CodeGen/MachineJumpTableInfo.h"
#include "llvm/CodeGen/TargetFrameLowering.h"
#include "llvm/CodeGen/TargetSubtargetInfo.h"
#include "llvm/IR/Module.h"
#include "llvm/MC/MCAssembler.h"
#include "llvm/MC/MCStreamer.h"
#include "llvm/MC/TargetRegistry.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/Target/TargetLoweringObjectFile.h"

using namespace llvm;

#define DEBUG_TYPE "asm-printer"

namespace {

class MOSAsmPrinter : public AsmPrinter {
  MOSMCInstLower InstLowering;

public:
  explicit MOSAsmPrinter(TargetMachine &TM,
                         std::unique_ptr<MCStreamer> Streamer)
      : AsmPrinter(TM, std::move(Streamer)), InstLowering(OutContext, *this) {}

  // Generated by TableGen.
  bool emitPseudoExpansionLowering(MCStreamer &OutStreamer,
                                   const MachineInstr *MI);

  // Wrapper needed for tblgenned pseudo lowering.
  void lowerOperand(const MachineOperand &MO, MCOperand &MCOp);

  const MCExpr *lowerConstant(const Constant *CV) override;

  void EmitToStreamer(MCStreamer &S, MCInst &Inst);

  void emitInstruction(const MachineInstr *MI) override;

  bool PrintAsmOperand(const MachineInstr *MI, unsigned OpNo,
                       const char *ExtraCode, raw_ostream &OS) override;

  bool PrintAsmMemoryOperand(const MachineInstr *MI, unsigned OpNo,
                             const char *ExtraCode, raw_ostream &OS) override;

  void emitStartOfAsmFile(Module &M) override;

  void emitJumpTableInfo() override;

  const MCSymbol *getFunctionFrameSymbol(int FI) const override;
};

// Simple pseudo-instructions have their lowering (with expansion to real
// instructions) auto-generated.
#include "MOSGenMCPseudoLowering.inc"

const MCExpr *MOSAsmPrinter::lowerConstant(const Constant *CV) {
  MCContext &Ctx = OutContext;

  const ConstantExpr *CE = dyn_cast<ConstantExpr>(CV);
  if (!CE)
    return AsmPrinter::lowerConstant(CV);

  switch (CE->getOpcode()) {
  case Instruction::AddrSpaceCast:
    return AsmPrinter::lowerConstant(CE->getOperand(0));
  case Instruction::GetElementPtr: {
    unsigned AS = CE->getType()->getPointerAddressSpace();
    if (AS != MOS::AS_ZeroPage)
      return AsmPrinter::lowerConstant(CV);

    // Generate a symbolic expression for the byte address
    APInt OffsetAI(8, 0);
    cast<GEPOperator>(CE)->accumulateConstantOffset(getDataLayout(), OffsetAI);

    const MCExpr *Base = lowerConstant(CE->getOperand(0));
    if (!OffsetAI)
      return Base;

    // Zero page offsets must be zero extended, not sign extended, since
    // otherwise negative 8-bit addresses would escape the zero page.
    int64_t Offset = OffsetAI.getZExtValue();
    return MCBinaryExpr::createAdd(Base, MCConstantExpr::create(Offset, Ctx),
                                   Ctx);
  }
  default:
    return AsmPrinter::lowerConstant(CV);
  }
}

void MOSAsmPrinter::EmitToStreamer(MCStreamer &S, MCInst &Inst) {
  MOSAsmBackend::translateOpcodeToSubtarget(Inst, MF->getSubtarget());
  // If this instruction contains an out-of-range immediate address, perform an
  // early relax.
  MOSAsmBackend::relaxForImmediate(Inst, MF->getSubtarget<MOSSubtarget>());
  AsmPrinter::EmitToStreamer(S, Inst);
}

void MOSAsmPrinter::emitInstruction(const MachineInstr *MI) {
  // Do any auto-generated pseudo lowerings.
  if (emitPseudoExpansionLowering(*OutStreamer, MI))
    return;

  MCInst Inst;
  InstLowering.lower(MI, Inst);
  EmitToStreamer(*OutStreamer, Inst);
}

void MOSAsmPrinter::lowerOperand(const MachineOperand &MO, MCOperand &MCOp) {
  if (!InstLowering.lowerOperand(MO, MCOp))
    llvm_unreachable("Failed to lower operand.");
}

bool MOSAsmPrinter::PrintAsmOperand(const MachineInstr *MI, unsigned OpNo,
                                    const char *ExtraCode, raw_ostream &OS) {
  if (!AsmPrinter::PrintAsmOperand(MI, OpNo, ExtraCode, OS))
    return false;

  const MachineOperand &MO = MI->getOperand(OpNo);
  const MachineFunction &MF = *MO.getParent()->getMF();
  const MOSRegisterInfo &TRI =
      *MF.getSubtarget<MOSSubtarget>().getRegisterInfo();
  const auto &FuncInfo = *MF.getInfo<MOSFunctionInfo>();

  switch (MO.getType()) {
  default:
    errs() << "Unsupported inline asm operand: " << MO << "\n";
    return true;
  case MachineOperand::MO_Immediate:
    OS << MO.getImm();
    break;
  case MachineOperand::MO_GlobalAddress:
    OS << MO.getGlobal()->getName();
    break;
  case MachineOperand::MO_Register: {
    Register Reg = MO.getReg();

    // Some CSRs may have been "spilled" by silently renaming them to zero page
    // locations on the zero page stack. We want to maintain the illusion that
    // these are imaginary registers, so they are rewritten as late as possible.
    auto It = FuncInfo.CSRZPOffsets.find(Reg);
    if (It != FuncInfo.CSRZPOffsets.end()) {
      OS << "mos8(.L" << FuncInfo.ZeroPageStackValue->getName();
      size_t Offset = It->second;
      if (Offset)
        OS << '+' << Offset;
      OS << ")\n";
      break;
    }

    if (MOS::Imag16RegClass.contains(Reg) || MOS::Imag8RegClass.contains(Reg))
      OS << TRI.getImag8SymbolName(Reg);
    else
      OS << TRI.getRegAsmName(Reg);
    break;
  }
  }
  return false;
}

bool MOSAsmPrinter::PrintAsmMemoryOperand(const MachineInstr *MI, unsigned OpNo,
                                          const char *ExtraCode,
                                          raw_ostream &OS) {
  // Memory operands are simply stored in pointer registers; no extra work is
  // required.
  return PrintAsmOperand(MI, OpNo, ExtraCode, OS);
}

void MOSAsmPrinter::emitStartOfAsmFile(Module &M) {
  unsigned ModuleEFlags = 0;

  // Early check to see if module mixes incompatible feature bits.
  for (const Function &F : M) {
    const MOSSubtarget &STI =
        static_cast<const MOSSubtarget &>(*TM.getSubtargetImpl(F));

    const unsigned EFlags = STI.getEFlags();
    if (!MOS::checkEFlagsCompatibility(EFlags, ModuleEFlags)) {
      F.getContext().emitError("Function '" + F.getName() +
                               "' uses bad MOS "
                               "feature combination from rest of module.\n"
                               "Function: " +
                               MOS::makeEFlagsString(EFlags) + "Module: " +
                               MOS::makeEFlagsString(ModuleEFlags));
      report_fatal_error("Bad MOS feature combination");
    }

    ModuleEFlags |= EFlags;
  }

  // Output feature bits in e_flags
  bool SaveFlag = OutStreamer->getUseAssemblerInfoForParsing();
  OutStreamer->setUseAssemblerInfoForParsing(true);
  MCAssembler *Assembler = OutStreamer->getAssemblerPtr();
  OutStreamer->setUseAssemblerInfoForParsing(SaveFlag);
  if (Assembler)
    Assembler->setELFHeaderEFlags(ModuleEFlags);

  auto &MTS =
      *static_cast<MOSTargetStreamer *>(OutStreamer->getTargetStreamer());
  for (int I = 0; I < 32; I++)
    MTS.emitDirectiveZeroPage(OutContext.getOrCreateSymbol("__rc" + Twine(I)));
}

void MOSAsmPrinter::emitJumpTableInfo() {
  const DataLayout &DL = MF->getDataLayout();
  const MachineJumpTableInfo *MJTI = MF->getJumpTableInfo();
  if (!MJTI)
    return;
  assert(MJTI->getEntryKind() == MachineJumpTableInfo::EK_BlockAddress);
  const std::vector<MachineJumpTableEntry> &JT = MJTI->getJumpTables();
  if (JT.empty())
    return;
  const MOSSubtarget &STI = MF->getSubtarget<MOSSubtarget>();

  // Pick the directive to use to print the jump table entries, and switch to
  // the appropriate section.
  const Function &F = MF->getFunction();
  const TargetLoweringObjectFile &TLOF = getObjFileLowering();
  bool JTInDiffSection = !TLOF.shouldPutJumpTableInFunctionSection(
      /*UsesLabelDifference*/ false, F);
  if (JTInDiffSection) {
    // Drop it in the readonly section.
    MCSection *ReadOnlySection = TLOF.getSectionForJumpTable(F, TM);
    OutStreamer->switchSection(ReadOnlySection);
  }

  emitAlignment(Align(MJTI->getEntryAlignment(DL)));

  // Jump tables in code sections are marked with a data_region directive
  // where that's supported.
  if (!JTInDiffSection)
    OutStreamer->emitDataRegion(MCDR_DataRegionJT32);

  for (const auto &JTI : enumerate(JT)) {
    const std::vector<MachineBasicBlock *> &JTBBs = JTI.value().MBBs;

    // If this jump table was deleted, ignore it.
    if (JTBBs.empty())
      continue;

    MCSymbol *JTISymbol = GetJTISymbol(JTI.index());
    OutStreamer->emitLabel(JTISymbol);
    if (STI.hasJMPIdxIndir() && JTBBs.size() <= 128) {
      // Jump tables with 128 entries or less can be instead accessed via
      // indexed-indirect JMP. Emit the array of target addresses as-is.
      for (const MachineBasicBlock *JTBB : JTBBs) {
        OutStreamer->emitValue(
            MCSymbolRefExpr::create(JTBB->getSymbol(), OutContext), 2);
      }
    } else {
      // Emit an array of the low bytes of the target addresses.
      for (const MachineBasicBlock *JTBB : JTBBs) {
        OutStreamer->emitValue(
            MCSymbolRefExpr::create(JTBB->getSymbol(),
                                    MCSymbolRefExpr::VK_MOS_ADDR16_LO,
                                    OutContext),
            1);
      }

      // Emit an array of the high bytes of the target addresses.
      for (const MachineBasicBlock *JTBB : JTBBs) {
        OutStreamer->emitValue(
            MCSymbolRefExpr::create(JTBB->getSymbol(),
                                    MCSymbolRefExpr::VK_MOS_ADDR16_HI,
                                    OutContext),
            1);
      }
    }
  }
  if (!JTInDiffSection)
    OutStreamer->emitDataRegion(MCDR_DataRegionEnd);
}

const MCSymbol *MOSAsmPrinter::getFunctionFrameSymbol(int FI) const {
  MOSFunctionInfo &MFI = *MF->getInfo<MOSFunctionInfo>();
  switch (MF->getFrameInfo().getStackID(FI)) {
  default:
    return AsmPrinter::getFunctionFrameSymbol(FI);
  case TargetStackID::MosStatic:
    return getSymbol(MFI.StaticStackValue);
  case TargetStackID::MosZeroPage:
    return getSymbol(MFI.ZeroPageStackValue);
  }
}

} // namespace

// Force static initialization.
extern "C" LLVM_EXTERNAL_VISIBILITY void LLVMInitializeMOSAsmPrinter() {
  RegisterAsmPrinter<MOSAsmPrinter> X(getTheMOSTarget());
}
