// Seed: 796838276
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  reg id_4 = 1;
  supply0 id_5 = id_2;
  supply1 id_6;
  wire id_7;
  always @(posedge id_2 or posedge 1) begin
    if (1) id_4 <= #1 1 - id_6;
  end
endmodule
module module_1 #(
    parameter id_15 = 32'd88,
    parameter id_16 = 32'd25
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [7:0] id_14;
  assign id_14[1] = id_7;
  module_0(
      id_6, id_11, id_6
  ); defparam id_15.id_16 = id_3;
endmodule
