INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab11/MyALUTrans/MyALUTrans.srcs/sources_1/imports/circuit/AddSub1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab11/MyALUTrans/MyALUTrans.srcs/sources_1/imports/verilog/circuit/AddSub4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab11/MyALUTrans/MyALUTrans.srcs/sources_1/imports/circuit/Adder1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab11/MyALUTrans/MyALUTrans.srcs/sources_1/imports/Mux4to1/Mux4to1.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab11/MyALUTrans/MyALUTrans.srcs/sources_1/imports/Mux4to1/b/Mux4to14b.srcs/sources_1/new/Mux4to14b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to14b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab11/MyALUTrans/MyALUTrans.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
