<root><simulation><result_generated_time />2023-05-12 16:52:38<layer><layer_spec />{'B': 1, 'K': 64, 'C': 192, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />2408448<total_data_size_element />{'W': 12288, 'I': 37632, 'O': 12544}<total_data_reuse />{'W': 196, 'I': 64.0, 'O': 192}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />42/50</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />5040</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [32, 1, 1], 'O': [32, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 32)], [('C', 32)]], [], []]<I />[[[('K', 32)], []], [[], [('C', 32)]], [], []]<O />[[[], [('C', 32)]], [[('K', 32)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 2), ('C', 2), ('OX', 7), ('OY', 14)], [('C', 3), ('K', 2)], []]<I />[[('OX', 2), ('C', 2)], [('OX', 7), ('OY', 14), ('C', 3), ('K', 2)], []]<O />[[('OX', 2), ('C', 2)], [('OX', 7), ('OY', 14), ('C', 3), ('K', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 196, 1, 1], 'I': [32.0, 1.0, 2.0, 1.0], 'O': [32.0, 2, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 98304, 98304], 'I': [32, 301056, 301056], 'O': [16, 100352, 100352], 'O_partial': [16, 100352, 0], 'O_final': [0, 0, 100352]}<actual_mem_utilization_individual />{'W': [0.03, 0.0, 0.0], 'I': [0.06, 0.01, 0.0], 'O': [0.03, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.01, 0.0], 'I': [0.06, 0.01, 0.0], 'O': [0.03, 0.01, 0.0]}<effective_mem_size_bit />{'W': [16, 32768, 98304], 'I': [16, 301056, 301056], 'O': [16, 50176, 100352], 'O_partial': [16, 50176, 0], 'O_final': [0, 0, 100352]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 32, 1, 1], 'O': [1024, 32, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [32, 32, 1, 1], 'O': [32, 32, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1204224, 12288], [12288, 12288], [12288, 0]]<I />[[75264, 75264], [75264, 37632], [37632, 0]]<O />[[(62720, 75264), (37632, 25088)], [(25088, 37632), (12544, 0)], [(0, 12544), (0, 0)]]<O_partial />[[(62720, 75264), (37632, 25088)], [(25088, 37632), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (12544, 0)], [(0, 12544), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[150528, 1536], [192, 192], [48, 0]]<I />[[9408, 9408], [1176, 588], [147, 0]]<O />[[(7840, 9408), (4704, 3136)], [(392, 588), (196, 0)], [(0, 49), (0, 0)]]<O_partial />[([7840, 9408], [4704, 3136]), ([392, 588], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [196, 0]), ([0, 49], [0, 0])]</mem_access_count_word><mac_count><active />2408448<idle />0</mac_count></basic_info><energy><total_energy />5265591.8<mem_energy_breakdown><W />[51.1, 38.1, 63.9]<I />[6.6, 178.4, 195.8]<O />[8.8, 116.5, 65.3]</mem_energy_breakdown><MAC_energy><active_MAC />5264867.3<idle_MAC />0.0<total />5264867.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7505<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.7505<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />3134<latency_cycle_without_data_loading />2352<ideal_computing_cycle />2352<data_loading><load_cycle_total />782<load_cycle_individual />{'W': [32, 192, 0], 'I': [2, 588, 0]}<load_cycle_combined />{'W': 192, 'I': 588}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-2351], [-1960, -1800], [-2352, -2352]], 'I': [[-2351], [-2348, -1174], [-2352, -2352]], 'O': [[-2352], [-2352, -1764], [-2156, -2303]]}<mem_stall_cycle_shared />{'W': [[-2351], [-1960, 0], [0, 0]], 'I': [[-2351], [-2348, 0], [0, 0]], 'O': [[-2352], [-2352, -1764], [-2156, -2303]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 98304, 98304], 'I': [32, 301056, 301056], 'O': [16, 100352, 100352], 'O_partial': [16, 100352, 0], 'O_final': [0, 0, 100352]}<data_size_each_level_total />{'W': [16384, 98304, 98304], 'I': [1024, 301056, 301056], 'O': [512, 100352, 100352]}<loop_cycles_each_level />{'W': [392, 2352, 2352], 'I': [4, 2352, 2352], 'O': [4, 2352, 2352]}<top_ir_loop_size />{'W': [98, 1, 1], 'I': [1, 2, 1], 'O': [2, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [41.8, 41.8], [41.8, 41.8]], 'I': [[8.0, 8.0], [256.0, 128.0], [128.0, 128.0]], 'O': [[8.0, 4.0], [128.0, 42.7], [42.7, 42.7]]}<req_inst_mem_bw />{'W': [[8.0, 4.0], [4096.0, 41.8], [41.8, 41.8]], 'I': [[8.0, 8.0], [256.0, 256.0], [256.0, 128.0]], 'O': [[8.0, 8.0], [256.0, 42.7], [42.7, 42.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [41.8, 41.8], [41.8, 0]], 'I': [[8.0, 8.0], [256.0, 128.0], [128.0, 0]], 'O': [[8.0, 4.0], [128.0, 42.7], [42.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [468.5, 297.8], [169.8, 42.7]], 'I': [[8.0, 8.0], [468.5, 297.8], [169.8, 42.7]], 'O': [[8.0, 4.0], [468.5, 297.8], [169.8, 42.7]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 2352], [392, 392, 6], [2352, 2352, 1]], 'I': [[1, 1, 2352], [4, 4, 588], [2352, 2352, 1]], 'O': [[1, 1, 2352], [4, 4, 588], [2352, 2352, 1]]}<trans_time_real />{'W': [[0, 1, 2352], [[0, 392, 6], [32, 392, 6]], [[192, 2352, 1], [48, 2352, 1]]], 'I': [[0, 1, 2352], [[0, 4, 588], [2, 4, 588]], [[588, 2352, 1], [147, 2352, 1]]], 'O': [[0, 1, 2352], [[0, 4, 588], [1, 4, 588]], [[196, 2352, 1], [49, 2352, 1]]]}<single_stall_cycle />{'W': [[-1], [-392, -360], [-2160, -2304]], 'I': [[-1], [-4, -2], [-1764, -2205]], 'O': [[-1], [-4, -3], [-2156, -2303]]}<single_stall_count />{'W': [2351, 5, 0], 'I': [2351, 587, 0], 'O': [2352, 588, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [160, 0], 'I': [1174, 0], 'O': [588, 196]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [196, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-430, -2352], [-1764, -2156]], 1: [[-2352, -2352], [-2156, -2352]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>