FPGA PRACTICE
=
> Subject: Digital system
>
> Semester: 2024 fall
>
> Env: Vivado 2024.1 ML Edition (Verilog)
>

 * Chapter 1. (9/6/2024)
build NOT, AND, OR gates

 * Lab 1. (9/6/2024)
build XOR, NAND, NOR gates

 * Chapter 2. (9/13/2024)
build half adder, full adder, decoder

* Lab 2. (9/13/2024)
build 4x16 decoder, 4bit ripple carry adder(RCA), 4bit BCD-based RCA

* Chapter 3. (9/20/2024)
build 4x1 MUX

* Lab 3. (9/20/2024)
build 8x1 MUX, 4bit ripple carry add/subtracter, full adder by two 4x1 MUXs






