Running: /mnt/ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/db1086/Desktop/eidmde_git/vhdlstuff/die_stoppuhr__loesung/ise/display_controller_tb_isim_beh.exe -prj /home/db1086/Desktop/eidmde_git/vhdlstuff/die_stoppuhr__loesung/ise/display_controller_tb_beh.prj work.display_controller_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Parsing VHDL file "/home/db1086/Desktop/eidmde_git/vhdlstuff/die_stoppuhr__loesung/ise/../rtl/seven_seg_encoder.vhd" into library work
Parsing VHDL file "/home/db1086/Desktop/eidmde_git/vhdlstuff/die_stoppuhr__loesung/ise/../rtl/display_controller.vhd" into library work
Parsing VHDL file "/home/db1086/Desktop/eidmde_git/vhdlstuff/die_stoppuhr__loesung/ise/../tb/tb_display_controller.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98936 KB
Fuse CPU Usage: 870 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity seven_seg_encoder [seven_seg_encoder_default]
Compiling architecture behavioral of entity display_controller [display_controller_default]
Compiling architecture behavior of entity display_controller_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Built simulation executable /home/db1086/Desktop/eidmde_git/vhdlstuff/die_stoppuhr__loesung/ise/display_controller_tb_isim_beh.exe
Fuse Memory Usage: 936908 KB
Fuse CPU Usage: 1100 ms
GCC CPU Usage: 430 ms
