// Seed: 643371404
module module_0 (
    output tri1 id_0,
    output wire id_1,
    input wire id_2,
    input wand id_3,
    input supply0 id_4
);
  assign id_1 = 1;
  localparam id_6 = !1;
  logic id_7;
  ;
endmodule
module module_1 #(
    parameter id_0  = 32'd6,
    parameter id_12 = 32'd89,
    parameter id_14 = 32'd56,
    parameter id_16 = 32'd47
) (
    input wire _id_0,
    input tri0 id_1,
    input wor id_2,
    output wand id_3,
    input supply0 id_4,
    output uwire id_5,
    input wire id_6,
    input uwire id_7,
    input wor id_8,
    input supply1 id_9,
    output tri0 id_10,
    input wire id_11,
    input uwire _id_12
);
  always @(posedge 1'b0 + id_6) begin : LABEL_0
    $unsigned(25);
    ;
  end
  wire _id_14;
  ;
  wire [1 : -1] id_15;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_8,
      id_8,
      id_6
  );
  wire [(  id_12  )  ==  id_14 : -1 'h0] _id_16;
  xor primCall (id_10, id_1, id_2, id_9, id_15, id_7, id_11, id_4, id_8);
  assign id_15 = id_14;
  wire [-1 : id_16  ^  id_0] id_17;
  tri id_18 = -1;
endmodule
