# Chip Design Level-3
![](https://github.com/p-jyotiswarup/chip_design/blob/main/Front%20page%20pics/VSD-IAT%20pic.jpg)
# This is a repository for the VSD-IAT Chip Design program.
# There are totally 5 Days/Topic in the Level 3 program.
# Titles of the lessons are give below.
# 1- [Inception of open-source EDA, OpenLANE and Sky130 PDK](https://github.com/p-jyotiswarup/chip_design/blob/main/Level3%20Final%20Document%20-%20day%201/Level3%20Final%20Document%20-%20day%201.md)
# 2- [Good floorplan vs bad floorplan and introduction to library cells](https://github.com/p-jyotiswarup/chip_design/blob/main/Level3%20Final%20Document%20-%20day%202/Level3%20Final%20Document%20-%20day%202.md)
# 3- [Design library cell using Magic Layout and ngspice characterization](https://github.com/p-jyotiswarup/chip_design/blob/main/Level3%20Final%20Document%20-%20day%203/Level3%20Final%20Document%20-%20day%203.md)
# 4- [Pre-layout timing analysis and importance of good clock tree](https://github.com/p-jyotiswarup/chip_design/blob/main/Level3%20Final%20Document%20-%20day%204/Level3%20Final%20Document%20-%20day%204.md)
# 5- [Final steps for RTL2GDS using tritonRoute and openSTA](https://github.com/p-jyotiswarup/chip_design/blob/main/Level3%20Final%20Document%20-%20day%205/Level3%20Final%20Document%20-%20day%205.md)


# By P- Jyoti Swarup
# Class 9
# Email- dileep.paruchuri@gmail.com
# Sneak peaks of the project.
![](https://github.com/p-jyotiswarup/chip_design/blob/main/Front%20page%20pics/DAY2-1.jpg)
![](https://github.com/p-jyotiswarup/chip_design/blob/main/Front%20page%20pics/DAY3-1.jpg)
![](https://github.com/p-jyotiswarup/chip_design/blob/main/Front%20page%20pics/Aspose.Words.4d6f6185-8cc3-4232-8510-2db9b746ad11.012.jpeg)
