Release 10.1.03 Map K.39 (nt)
Xilinx Map Application Log File for Design 'senior_project_final_3_9_cw'

Design Information
------------------
Command Line   : map -ise "C:/Documents and
Settings/Danny/Desktop/senior_project_5/netlist_senior_proj_final_3_9_1/senior_p
roject_final_3_9_cw.ise" -intstyle ise -p xc3s500e-fg320-4 -timing -logic_opt
off -ol high -t 1 -register_duplication -cm area -pr off -k 4 -power off -o
senior_project_final_3_9_cw_map.ncd senior_project_final_3_9_cw.ngd
senior_project_final_3_9_cw.pcf 
Target Device  : xc3s500e
Target Package : fg320
Target Speed   : -4
Mapper Version : spartan3e -- $Revision: 1.46.12.2 $
Mapped Date    : Wed Aug 03 15:58:33 2011

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...

Phase 1.1
Phase 1.1 (Checksum:3549a25) REAL time: 29 secs 

Phase 2.7
Phase 2.7 (Checksum:3549a25) REAL time: 29 secs 

Phase 3.31
Phase 3.31 (Checksum:3549a25) REAL time: 29 secs 

Phase 4.2

.....
Phase 4.2 (Checksum:354c589) REAL time: 30 secs 

Phase 5.30
Phase 5.30 (Checksum:354c589) REAL time: 30 secs 

Phase 6.8
........................
.........................................................................................................
..
..................................................................................................
...............
.............................................
Phase 6.8 (Checksum:a7908f4) REAL time: 1 mins 22 secs 

Phase 7.5
Phase 7.5 (Checksum:a7908f4) REAL time: 1 mins 23 secs 

Phase 8.18
Phase 8.18 (Checksum:a7e736a) REAL time: 2 mins 7 secs 

Phase 9.5
Phase 9.5 (Checksum:a7e736a) REAL time: 2 mins 7 secs 

REAL time consumed by placer: 2 mins 8 secs 
CPU  time consumed by placer: 1 mins 23 secs 
Invoking physical synthesis ...
.........................................
Physical synthesis completed.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   43
Logic Utilization:
  Number of Slice Flip Flops:         5,971 out of   9,312   64%
  Number of 4 input LUTs:             4,249 out of   9,312   45%
Logic Distribution:
  Number of occupied Slices:          3,184 out of   4,656   68%
    Number of Slices containing only related logic:   3,184 out of   3,184 100%
    Number of Slices containing unrelated logic:          0 out of   3,184   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       4,507 out of   9,312   48%
    Number used as logic:             3,775
    Number used as a route-thru:        258
    Number used as Shift registers:     474
  Number of bonded IOBs:                 38 out of     232   16%
    IOB Flip Flops:                       3
  Number of RAMB16s:                      1 out of      20    5%
  Number of BUFGMUXs:                     1 out of      24    4%
  Number of MULT18X18SIOs:                8 out of      20   40%

  Number of RPM macros:            1
Peak Memory Usage:  315 MB
Total REAL time to MAP completion:  3 mins 14 secs 
Total CPU time to MAP completion:   2 mins 4 secs 

Mapping completed.
See MAP report file "senior_project_final_3_9_cw_map.mrp" for details.
