{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713180292080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713180292080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 15 19:24:51 2024 " "Processing started: Mon Apr 15 19:24:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713180292080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713180292080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=on --write_settings_files=off DWT_Algo -c DWT_Algo " "Command: quartus_pow --read_settings_files=on --write_settings_files=off DWT_Algo -c DWT_Algo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713180292080 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1713180294560 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1713180294560 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DWT_Algo.sdc " "Synopsys Design Constraints File file not found: 'DWT_Algo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1713180297810 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1713180297825 "|DWT_Algo|clk"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1713180297830 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1713180297930 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1713180297930 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1713180298080 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Quartus II" 0 -1 1713180298091 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1713180298650 ""}
{ "Critical Warning" "WPAN_PAN_HPS_EXISTS_AND_IS_NOT_ENABLED" "" "HPS power is being analyzed for a device with an HPS without HPS power." {  } {  } 1 215050 "HPS power is being analyzed for a device with an HPS without HPS power." 0 0 "Quartus II" 0 -1 1713180298865 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Quartus II" 0 -1 1713180299192 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1713180299470 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C6 " "Timing characteristics of device 5CSXFC6D6F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1713180299470 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1713180303485 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon1:u_1st_Level_Recon1\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307360 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Recon1:u_1st_Level_Recon1\|Mult0~8 " "Input register \"AY\" of \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307360 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Even_block:u_LoR_Even\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Even_block:u_LoR_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307360 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Even_block:u_LoR_Even\|Mult0~8 " "Input register \"AY\" of \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Even_block:u_LoR_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307360 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Even_block:u_LoR_Even\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Even_block:u_LoR_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307360 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Even_block:u_LoR_Even\|Mult1~8 " "Input register \"AY\" of \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Even_block:u_LoR_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307360 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Odd_block:u_LoR_Odd\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Odd_block:u_LoR_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307365 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Odd_block:u_LoR_Odd\|Mult0~8 " "Input register \"AY\" of \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Odd_block:u_LoR_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307365 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon:u_1st_Level_Recon\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Recon:u_1st_Level_Recon\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307365 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Recon:u_1st_Level_Recon\|Mult0~8 " "Input register \"AY\" of \"alpha1st_Level_Recon:u_1st_Level_Recon\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307365 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Even_block:u_HiR_Even\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Even_block:u_HiR_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307365 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Even_block:u_HiR_Even\|Mult0~8 " "Input register \"AY\" of \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Even_block:u_HiR_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307365 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Odd_block:u_LoR_Odd\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Odd_block:u_LoR_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307365 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Odd_block:u_LoR_Odd\|Mult1~8 " "Input register \"AY\" of \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Odd_block:u_LoR_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307365 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Even_block:u_HiR_Even\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Even_block:u_HiR_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307365 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Even_block:u_HiR_Even\|Mult1~8 " "Input register \"AY\" of \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Even_block:u_HiR_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307365 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Odd_block:u_HiR_Odd\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Odd_block:u_HiR_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307370 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Odd_block:u_HiR_Odd\|Mult0~8 " "Input register \"AY\" of \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Odd_block:u_HiR_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307370 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Odd_block:u_HiR_Odd\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Odd_block:u_HiR_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307370 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Odd_block:u_HiR_Odd\|Mult1~8 " "Input register \"AY\" of \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Odd_block:u_HiR_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307370 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY Soft_Thresholding:u_Soft_Thresholding\|Mult1~8 " "Input register \"AY\" of \"Soft_Thresholding:u_Soft_Thresholding\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307370 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Even:u_HiR_Even\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Even:u_HiR_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307370 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Even:u_HiR_Even\|Mult0~8 " "Input register \"AY\" of \"alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Even:u_HiR_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307370 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Even:u_HiR_Even\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Even:u_HiR_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307370 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Even:u_HiR_Even\|Mult1~8 " "Input register \"AY\" of \"alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Even:u_HiR_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307370 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Odd:u_HiR_Odd\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Odd:u_HiR_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307370 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Odd:u_HiR_Odd\|Mult0~8 " "Input register \"AY\" of \"alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Odd:u_HiR_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307370 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX Soft_Thresholding:u_Soft_Thresholding\|Mult0~8 " "Input register \"AX\" of \"Soft_Thresholding:u_Soft_Thresholding\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307370 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY Soft_Thresholding:u_Soft_Thresholding\|Mult0~8 " "Input register \"AY\" of \"Soft_Thresholding:u_Soft_Thresholding\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307370 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Odd:u_HiR_Odd\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Odd:u_HiR_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307376 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Odd:u_HiR_Odd\|Mult1~8 " "Input register \"AY\" of \"alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Odd:u_HiR_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307376 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX Threshold_Estimator:u_Threshold_Estimator\|Mult0~8 " "Input register \"AX\" of \"Threshold_Estimator:u_Threshold_Estimator\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307376 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY Threshold_Estimator:u_Threshold_Estimator\|Mult0~8 " "Input register \"AY\" of \"Threshold_Estimator:u_Threshold_Estimator\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307376 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY Soft_Thresholding1:u_Soft_Thresholding1\|Mult1~8 " "Input register \"AY\" of \"Soft_Thresholding1:u_Soft_Thresholding1\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307376 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX Soft_Thresholding1:u_Soft_Thresholding1\|Mult0~8 " "Input register \"AX\" of \"Soft_Thresholding1:u_Soft_Thresholding1\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307376 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY Soft_Thresholding1:u_Soft_Thresholding1\|Mult0~8 " "Input register \"AY\" of \"Soft_Thresholding1:u_Soft_Thresholding1\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307376 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Even:u_LoR_Even\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Even:u_LoR_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307376 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Even:u_LoR_Even\|Mult0~8 " "Input register \"AY\" of \"alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Even:u_LoR_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307376 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Odd:u_LoR_Odd\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Odd:u_LoR_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307376 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Odd:u_LoR_Odd\|Mult0~8 " "Input register \"AY\" of \"alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Odd:u_LoR_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307380 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Even:u_LoR_Even\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Even:u_LoR_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307380 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Even:u_LoR_Even\|Mult1~8 " "Input register \"AY\" of \"alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Even:u_LoR_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307380 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Odd:u_LoR_Odd\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Odd:u_LoR_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307380 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Odd:u_LoR_Odd\|Mult1~8 " "Input register \"AY\" of \"alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Odd:u_LoR_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307380 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307380 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|Mult1~8 " "Input register \"AY\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307380 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307380 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|Mult0~8 " "Input register \"AY\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307380 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Odd_block:u_HiD_Odd\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Odd_block:u_HiD_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307380 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Odd_block:u_HiD_Odd\|Mult0~8 " "Input register \"AY\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Odd_block:u_HiD_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307380 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Odd_block:u_LoD_Odd\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Odd_block:u_LoD_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307385 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Odd_block:u_LoD_Odd\|Mult0~8 " "Input register \"AY\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Odd_block:u_LoD_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307385 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Even_block:u_LoD_Even\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Even_block:u_LoD_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307385 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Even_block:u_LoD_Even\|Mult1~8 " "Input register \"AY\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Even_block:u_LoD_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307385 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Even_block:u_LoD_Even\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Even_block:u_LoD_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307385 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Even_block:u_LoD_Even\|Mult0~8 " "Input register \"AY\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Even_block:u_LoD_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307385 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Even_block:u_HiD_Even\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Even_block:u_HiD_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307385 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Even_block:u_HiD_Even\|Mult0~8 " "Input register \"AY\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Even_block:u_HiD_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307385 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Odd_block:u_LoD_Odd\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Odd_block:u_LoD_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307385 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Odd_block:u_LoD_Odd\|Mult1~8 " "Input register \"AY\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Odd_block:u_LoD_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307385 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Even_block:u_HiD_Even\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Even_block:u_HiD_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307385 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Even_block:u_HiD_Even\|Mult1~8 " "Input register \"AY\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Even_block:u_HiD_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307385 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Odd_block:u_HiD_Odd\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Odd_block:u_HiD_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307390 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Odd_block:u_HiD_Odd\|Mult1~8 " "Input register \"AY\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Odd_block:u_HiD_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307390 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX Threshold_Estimator:u_Threshold_Estimator\|Absolute_Value1:u_Absolute_Value1\|Mult0~8 " "Input register \"AX\" of \"Threshold_Estimator:u_Threshold_Estimator\|Absolute_Value1:u_Absolute_Value1\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307390 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY Threshold_Estimator:u_Threshold_Estimator\|Absolute_Value1:u_Absolute_Value1\|Mult0~8 " "Input register \"AY\" of \"Threshold_Estimator:u_Threshold_Estimator\|Absolute_Value1:u_Absolute_Value1\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307390 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp:u_1st_Level_Decomp\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307392 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Decomp:u_1st_Level_Decomp\|Mult1~8 " "Input register \"AY\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307392 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Odd:u_LoD_Odd\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Odd:u_LoD_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307392 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Odd:u_LoD_Odd\|Mult0~8 " "Input register \"AY\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Odd:u_LoD_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307392 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Even:u_LoD_Even\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Even:u_LoD_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307392 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Even:u_LoD_Even\|Mult1~8 " "Input register \"AY\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Even:u_LoD_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307392 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Odd:u_LoD_Odd\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Odd:u_LoD_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307395 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Odd:u_LoD_Odd\|Mult1~8 " "Input register \"AY\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Odd:u_LoD_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307395 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Even:u_LoD_Even\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Even:u_LoD_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307395 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Even:u_LoD_Even\|Mult0~8 " "Input register \"AY\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Even:u_LoD_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307395 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp:u_1st_Level_Decomp\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307395 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Decomp:u_1st_Level_Decomp\|Mult0~8 " "Input register \"AY\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307395 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Odd:u_HiD_Odd\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Odd:u_HiD_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307395 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Odd:u_HiD_Odd\|Mult0~8 " "Input register \"AY\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Odd:u_HiD_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307395 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Even:u_HiD_Even\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Even:u_HiD_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307395 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Even:u_HiD_Even\|Mult0~8 " "Input register \"AY\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Even:u_HiD_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307395 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Even:u_HiD_Even\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Even:u_HiD_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307395 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Even:u_HiD_Even\|Mult1~8 " "Input register \"AY\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Even:u_HiD_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307395 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Odd:u_HiD_Odd\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Odd:u_HiD_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307400 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Odd:u_HiD_Odd\|Mult1~8 " "Input register \"AY\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Odd:u_HiD_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713180307400 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Quartus II" 0 -1 1713180309320 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "419.90 mW " "Total thermal power estimate for the design is 419.90 mW" {  } { { "c:/altera/13.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/altera/13.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Quartus II" 0 -1 1713180309398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 92 s Quartus II 64-Bit " "Quartus II 64-Bit PowerPlay Power Analyzer was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4986 " "Peak virtual memory: 4986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713180310045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 15 19:25:10 2024 " "Processing ended: Mon Apr 15 19:25:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713180310045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713180310045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713180310045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713180310045 ""}
