Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec  8 22:50:57 2021
| Host         : DESKTOP-VV69JL5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: I_num[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: I_num[4] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.700        0.000                      0                 2166        0.126        0.000                      0                 2166        3.000        0.000                       0                   241  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
I_clk_100M          {0.000 5.000}      10.000          100.000         
  clk_out1_clk_25m  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_25m  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
I_clk_100M                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_clk_25m       20.700        0.000                      0                 2166        0.126        0.000                      0                 2166       19.500        0.000                       0                   237  
  clkfbout_clk_25m                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  I_clk_100M
  To Clock:  I_clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I_clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { I_clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_25m/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_25m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_25m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_25m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_25m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_25m/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25m
  To Clock:  clk_out1_clk_25m

Setup :            0  Failing Endpoints,  Worst Slack       20.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.700ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.847ns  (logic 6.732ns (35.718%)  route 12.115ns (64.282%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 38.744 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         1.629    -0.855    vga_inst/clk_out1
    SLICE_X69Y90         FDCE                                         r  vga_inst/R_v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.399 r  vga_inst/R_v_cnt_reg[0]/Q
                         net (fo=21, routed)          1.500     1.102    vga_inst/R_v_cnt_reg_n_0_[0]
    SLICE_X64Y91         LUT6 (Prop_lut6_I1_O)        0.124     1.226 r  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=25, routed)          0.966     2.192    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.150     2.342 r  vga_inst/O_read_addr_i_31/O
                         net (fo=8, routed)           0.608     2.949    vga_inst/O_read_addr_i_31_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I0_O)        0.326     3.275 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.480     3.756    vga_inst/W_pixel_y[0]
    SLICE_X68Y93         LUT3 (Prop_lut3_I1_O)        0.124     3.880 r  vga_inst/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.880    pctrl_inst/ptran_inst/R_v_cnt_reg[7][1]
    SLICE_X68Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.430 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.430    pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry_n_0
    SLICE_X68Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.652 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.832     5.483    vga_inst/O_pixel_y21_in[4]
    SLICE_X67Y93         LUT6 (Prop_lut6_I0_O)        0.299     5.782 f  vga_inst/O_read_addr_i_43/O
                         net (fo=1, routed)           0.000     5.782    vga_inst/O_read_addr_i_43_n_0
    SLICE_X67Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     5.999 f  vga_inst/O_read_addr_i_25/O
                         net (fo=2, routed)           0.809     6.808    vga_inst/O_read_addr_i_25_n_0
    SLICE_X62Y87         LUT2 (Prop_lut2_I1_O)        0.299     7.107 r  vga_inst/O_read_addr_i_2/O
                         net (fo=1, routed)           0.767     7.874    pctrl_inst/pixel_y_tran[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[14])
                                                      3.841    11.715 f  pctrl_inst/O_read_addr/P[14]
                         net (fo=58, routed)          5.811    17.526    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/addrb[14]
    SLICE_X62Y47         LUT6 (Prop_lut6_I1_O)        0.124    17.650 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.343    17.992    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0
    RAMB36_X1Y9          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000    40.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    35.313 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    36.943    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         1.709    38.744    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.489    39.233    
                         clock uncertainty           -0.098    39.135    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.692    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.692    
                         arrival time                         -17.992    
  -------------------------------------------------------------------
                         slack                                 20.700    

Slack (MET) :             20.811ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.725ns  (logic 6.732ns (35.951%)  route 11.993ns (64.049%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.267ns = ( 38.733 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         1.629    -0.855    vga_inst/clk_out1
    SLICE_X69Y90         FDCE                                         r  vga_inst/R_v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.399 r  vga_inst/R_v_cnt_reg[0]/Q
                         net (fo=21, routed)          1.500     1.102    vga_inst/R_v_cnt_reg_n_0_[0]
    SLICE_X64Y91         LUT6 (Prop_lut6_I1_O)        0.124     1.226 r  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=25, routed)          0.966     2.192    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.150     2.342 r  vga_inst/O_read_addr_i_31/O
                         net (fo=8, routed)           0.608     2.949    vga_inst/O_read_addr_i_31_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I0_O)        0.326     3.275 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.480     3.756    vga_inst/W_pixel_y[0]
    SLICE_X68Y93         LUT3 (Prop_lut3_I1_O)        0.124     3.880 r  vga_inst/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.880    pctrl_inst/ptran_inst/R_v_cnt_reg[7][1]
    SLICE_X68Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.430 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.430    pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry_n_0
    SLICE_X68Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.652 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.832     5.483    vga_inst/O_pixel_y21_in[4]
    SLICE_X67Y93         LUT6 (Prop_lut6_I0_O)        0.299     5.782 f  vga_inst/O_read_addr_i_43/O
                         net (fo=1, routed)           0.000     5.782    vga_inst/O_read_addr_i_43_n_0
    SLICE_X67Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     5.999 f  vga_inst/O_read_addr_i_25/O
                         net (fo=2, routed)           0.809     6.808    vga_inst/O_read_addr_i_25_n_0
    SLICE_X62Y87         LUT2 (Prop_lut2_I1_O)        0.299     7.107 r  vga_inst/O_read_addr_i_2/O
                         net (fo=1, routed)           0.767     7.874    pctrl_inst/pixel_y_tran[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[14])
                                                      3.841    11.715 f  pctrl_inst/O_read_addr/P[14]
                         net (fo=58, routed)          5.342    17.057    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/addrb[14]
    SLICE_X62Y39         LUT6 (Prop_lut6_I1_O)        0.124    17.181 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19/O
                         net (fo=1, routed)           0.689    17.870    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19_n_0
    RAMB36_X1Y6          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000    40.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    35.313 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    36.943    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         1.698    38.733    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.489    39.222    
                         clock uncertainty           -0.098    39.124    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.681    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.681    
                         arrival time                         -17.870    
  -------------------------------------------------------------------
                         slack                                 20.811    

Slack (MET) :             20.862ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.669ns  (logic 6.732ns (36.061%)  route 11.937ns (63.939%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 38.727 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         1.629    -0.855    vga_inst/clk_out1
    SLICE_X69Y90         FDCE                                         r  vga_inst/R_v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.399 r  vga_inst/R_v_cnt_reg[0]/Q
                         net (fo=21, routed)          1.500     1.102    vga_inst/R_v_cnt_reg_n_0_[0]
    SLICE_X64Y91         LUT6 (Prop_lut6_I1_O)        0.124     1.226 r  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=25, routed)          0.966     2.192    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.150     2.342 r  vga_inst/O_read_addr_i_31/O
                         net (fo=8, routed)           0.608     2.949    vga_inst/O_read_addr_i_31_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I0_O)        0.326     3.275 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.480     3.756    vga_inst/W_pixel_y[0]
    SLICE_X68Y93         LUT3 (Prop_lut3_I1_O)        0.124     3.880 r  vga_inst/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.880    pctrl_inst/ptran_inst/R_v_cnt_reg[7][1]
    SLICE_X68Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.430 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.430    pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry_n_0
    SLICE_X68Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.652 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.832     5.483    vga_inst/O_pixel_y21_in[4]
    SLICE_X67Y93         LUT6 (Prop_lut6_I0_O)        0.299     5.782 f  vga_inst/O_read_addr_i_43/O
                         net (fo=1, routed)           0.000     5.782    vga_inst/O_read_addr_i_43_n_0
    SLICE_X67Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     5.999 f  vga_inst/O_read_addr_i_25/O
                         net (fo=2, routed)           0.809     6.808    vga_inst/O_read_addr_i_25_n_0
    SLICE_X62Y87         LUT2 (Prop_lut2_I1_O)        0.299     7.107 r  vga_inst/O_read_addr_i_2/O
                         net (fo=1, routed)           0.767     7.874    pctrl_inst/pixel_y_tran[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[13])
                                                      3.841    11.715 f  pctrl_inst/O_read_addr/P[13]
                         net (fo=58, routed)          5.224    16.939    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/addrb[13]
    SLICE_X62Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.063 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11/O
                         net (fo=1, routed)           0.751    17.814    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000    40.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    35.313 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    36.943    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         1.692    38.727    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.489    39.216    
                         clock uncertainty           -0.098    39.118    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.675    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.675    
                         arrival time                         -17.814    
  -------------------------------------------------------------------
                         slack                                 20.862    

Slack (MET) :             20.912ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.635ns  (logic 6.732ns (36.125%)  route 11.903ns (63.875%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         1.629    -0.855    vga_inst/clk_out1
    SLICE_X69Y90         FDCE                                         r  vga_inst/R_v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.399 r  vga_inst/R_v_cnt_reg[0]/Q
                         net (fo=21, routed)          1.500     1.102    vga_inst/R_v_cnt_reg_n_0_[0]
    SLICE_X64Y91         LUT6 (Prop_lut6_I1_O)        0.124     1.226 r  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=25, routed)          0.966     2.192    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.150     2.342 r  vga_inst/O_read_addr_i_31/O
                         net (fo=8, routed)           0.608     2.949    vga_inst/O_read_addr_i_31_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I0_O)        0.326     3.275 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.480     3.756    vga_inst/W_pixel_y[0]
    SLICE_X68Y93         LUT3 (Prop_lut3_I1_O)        0.124     3.880 r  vga_inst/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.880    pctrl_inst/ptran_inst/R_v_cnt_reg[7][1]
    SLICE_X68Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.430 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.430    pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry_n_0
    SLICE_X68Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.652 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.832     5.483    vga_inst/O_pixel_y21_in[4]
    SLICE_X67Y93         LUT6 (Prop_lut6_I0_O)        0.299     5.782 f  vga_inst/O_read_addr_i_43/O
                         net (fo=1, routed)           0.000     5.782    vga_inst/O_read_addr_i_43_n_0
    SLICE_X67Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     5.999 f  vga_inst/O_read_addr_i_25/O
                         net (fo=2, routed)           0.809     6.808    vga_inst/O_read_addr_i_25_n_0
    SLICE_X62Y87         LUT2 (Prop_lut2_I1_O)        0.299     7.107 r  vga_inst/O_read_addr_i_2/O
                         net (fo=1, routed)           0.767     7.874    pctrl_inst/pixel_y_tran[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      3.841    11.715 f  pctrl_inst/O_read_addr/P[17]
                         net (fo=58, routed)          5.500    17.215    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addrb[17]
    SLICE_X82Y57         LUT6 (Prop_lut6_I0_O)        0.124    17.339 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25/O
                         net (fo=1, routed)           0.441    17.780    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25_n_0
    RAMB36_X3Y11         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000    40.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    35.313 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    36.943    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         1.637    38.671    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.561    39.232    
                         clock uncertainty           -0.098    39.135    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.692    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.692    
                         arrival time                         -17.780    
  -------------------------------------------------------------------
                         slack                                 20.912    

Slack (MET) :             20.975ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.570ns  (logic 6.732ns (36.252%)  route 11.838ns (63.748%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 38.742 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         1.629    -0.855    vga_inst/clk_out1
    SLICE_X69Y90         FDCE                                         r  vga_inst/R_v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.399 r  vga_inst/R_v_cnt_reg[0]/Q
                         net (fo=21, routed)          1.500     1.102    vga_inst/R_v_cnt_reg_n_0_[0]
    SLICE_X64Y91         LUT6 (Prop_lut6_I1_O)        0.124     1.226 r  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=25, routed)          0.966     2.192    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.150     2.342 r  vga_inst/O_read_addr_i_31/O
                         net (fo=8, routed)           0.608     2.949    vga_inst/O_read_addr_i_31_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I0_O)        0.326     3.275 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.480     3.756    vga_inst/W_pixel_y[0]
    SLICE_X68Y93         LUT3 (Prop_lut3_I1_O)        0.124     3.880 r  vga_inst/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.880    pctrl_inst/ptran_inst/R_v_cnt_reg[7][1]
    SLICE_X68Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.430 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.430    pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry_n_0
    SLICE_X68Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.652 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.832     5.483    vga_inst/O_pixel_y21_in[4]
    SLICE_X67Y93         LUT6 (Prop_lut6_I0_O)        0.299     5.782 f  vga_inst/O_read_addr_i_43/O
                         net (fo=1, routed)           0.000     5.782    vga_inst/O_read_addr_i_43_n_0
    SLICE_X67Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     5.999 f  vga_inst/O_read_addr_i_25/O
                         net (fo=2, routed)           0.809     6.808    vga_inst/O_read_addr_i_25_n_0
    SLICE_X62Y87         LUT2 (Prop_lut2_I1_O)        0.299     7.107 r  vga_inst/O_read_addr_i_2/O
                         net (fo=1, routed)           0.767     7.874    pctrl_inst/pixel_y_tran[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      3.841    11.715 r  pctrl_inst/O_read_addr/P[17]
                         net (fo=58, routed)          5.533    17.249    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/addrb[17]
    SLICE_X62Y42         LUT6 (Prop_lut6_I0_O)        0.124    17.373 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           0.343    17.715    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0
    RAMB36_X1Y8          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000    40.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    35.313 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    36.943    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         1.707    38.742    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.489    39.231    
                         clock uncertainty           -0.098    39.133    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.690    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.690    
                         arrival time                         -17.715    
  -------------------------------------------------------------------
                         slack                                 20.975    

Slack (MET) :             21.025ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.518ns  (logic 6.732ns (36.355%)  route 11.786ns (63.645%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 38.739 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         1.629    -0.855    vga_inst/clk_out1
    SLICE_X69Y90         FDCE                                         r  vga_inst/R_v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.399 r  vga_inst/R_v_cnt_reg[0]/Q
                         net (fo=21, routed)          1.500     1.102    vga_inst/R_v_cnt_reg_n_0_[0]
    SLICE_X64Y91         LUT6 (Prop_lut6_I1_O)        0.124     1.226 r  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=25, routed)          0.966     2.192    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.150     2.342 r  vga_inst/O_read_addr_i_31/O
                         net (fo=8, routed)           0.608     2.949    vga_inst/O_read_addr_i_31_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I0_O)        0.326     3.275 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.480     3.756    vga_inst/W_pixel_y[0]
    SLICE_X68Y93         LUT3 (Prop_lut3_I1_O)        0.124     3.880 r  vga_inst/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.880    pctrl_inst/ptran_inst/R_v_cnt_reg[7][1]
    SLICE_X68Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.430 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.430    pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry_n_0
    SLICE_X68Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.652 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.832     5.483    vga_inst/O_pixel_y21_in[4]
    SLICE_X67Y93         LUT6 (Prop_lut6_I0_O)        0.299     5.782 f  vga_inst/O_read_addr_i_43/O
                         net (fo=1, routed)           0.000     5.782    vga_inst/O_read_addr_i_43_n_0
    SLICE_X67Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     5.999 f  vga_inst/O_read_addr_i_25/O
                         net (fo=2, routed)           0.809     6.808    vga_inst/O_read_addr_i_25_n_0
    SLICE_X62Y87         LUT2 (Prop_lut2_I1_O)        0.299     7.107 r  vga_inst/O_read_addr_i_2/O
                         net (fo=1, routed)           0.767     7.874    pctrl_inst/pixel_y_tran[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[14])
                                                      3.841    11.715 f  pctrl_inst/O_read_addr/P[14]
                         net (fo=58, routed)          5.332    17.047    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/addrb[14]
    SLICE_X62Y39         LUT6 (Prop_lut6_I1_O)        0.124    17.171 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15/O
                         net (fo=1, routed)           0.491    17.663    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000    40.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    35.313 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    36.943    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         1.704    38.739    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.489    39.228    
                         clock uncertainty           -0.098    39.130    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.687    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.687    
                         arrival time                         -17.663    
  -------------------------------------------------------------------
                         slack                                 21.025    

Slack (MET) :             21.121ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.423ns  (logic 6.732ns (36.540%)  route 11.691ns (63.460%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 38.669 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         1.629    -0.855    vga_inst/clk_out1
    SLICE_X69Y90         FDCE                                         r  vga_inst/R_v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.399 r  vga_inst/R_v_cnt_reg[0]/Q
                         net (fo=21, routed)          1.500     1.102    vga_inst/R_v_cnt_reg_n_0_[0]
    SLICE_X64Y91         LUT6 (Prop_lut6_I1_O)        0.124     1.226 r  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=25, routed)          0.966     2.192    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.150     2.342 r  vga_inst/O_read_addr_i_31/O
                         net (fo=8, routed)           0.608     2.949    vga_inst/O_read_addr_i_31_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I0_O)        0.326     3.275 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.480     3.756    vga_inst/W_pixel_y[0]
    SLICE_X68Y93         LUT3 (Prop_lut3_I1_O)        0.124     3.880 r  vga_inst/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.880    pctrl_inst/ptran_inst/R_v_cnt_reg[7][1]
    SLICE_X68Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.430 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.430    pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry_n_0
    SLICE_X68Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.652 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.832     5.483    vga_inst/O_pixel_y21_in[4]
    SLICE_X67Y93         LUT6 (Prop_lut6_I0_O)        0.299     5.782 f  vga_inst/O_read_addr_i_43/O
                         net (fo=1, routed)           0.000     5.782    vga_inst/O_read_addr_i_43_n_0
    SLICE_X67Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     5.999 f  vga_inst/O_read_addr_i_25/O
                         net (fo=2, routed)           0.809     6.808    vga_inst/O_read_addr_i_25_n_0
    SLICE_X62Y87         LUT2 (Prop_lut2_I1_O)        0.299     7.107 r  vga_inst/O_read_addr_i_2/O
                         net (fo=1, routed)           0.767     7.874    pctrl_inst/pixel_y_tran[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      3.841    11.715 f  pctrl_inst/O_read_addr/P[17]
                         net (fo=58, routed)          5.288    17.003    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addrb[17]
    SLICE_X82Y62         LUT6 (Prop_lut6_I0_O)        0.124    17.127 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13/O
                         net (fo=1, routed)           0.441    17.568    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13_n_0
    RAMB36_X3Y12         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000    40.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    35.313 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    36.943    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         1.635    38.669    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.561    39.230    
                         clock uncertainty           -0.098    39.133    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.690    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.690    
                         arrival time                         -17.568    
  -------------------------------------------------------------------
                         slack                                 21.121    

Slack (MET) :             21.160ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.304ns  (logic 6.608ns (36.101%)  route 11.696ns (63.899%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.216ns = ( 38.784 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         1.629    -0.855    vga_inst/clk_out1
    SLICE_X69Y90         FDCE                                         r  vga_inst/R_v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.399 r  vga_inst/R_v_cnt_reg[0]/Q
                         net (fo=21, routed)          1.500     1.102    vga_inst/R_v_cnt_reg_n_0_[0]
    SLICE_X64Y91         LUT6 (Prop_lut6_I1_O)        0.124     1.226 r  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=25, routed)          0.966     2.192    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.150     2.342 r  vga_inst/O_read_addr_i_31/O
                         net (fo=8, routed)           0.608     2.949    vga_inst/O_read_addr_i_31_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I0_O)        0.326     3.275 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.480     3.756    vga_inst/W_pixel_y[0]
    SLICE_X68Y93         LUT3 (Prop_lut3_I1_O)        0.124     3.880 r  vga_inst/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.880    pctrl_inst/ptran_inst/R_v_cnt_reg[7][1]
    SLICE_X68Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.430 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.430    pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry_n_0
    SLICE_X68Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.652 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.832     5.483    vga_inst/O_pixel_y21_in[4]
    SLICE_X67Y93         LUT6 (Prop_lut6_I0_O)        0.299     5.782 f  vga_inst/O_read_addr_i_43/O
                         net (fo=1, routed)           0.000     5.782    vga_inst/O_read_addr_i_43_n_0
    SLICE_X67Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     5.999 f  vga_inst/O_read_addr_i_25/O
                         net (fo=2, routed)           0.809     6.808    vga_inst/O_read_addr_i_25_n_0
    SLICE_X62Y87         LUT2 (Prop_lut2_I1_O)        0.299     7.107 r  vga_inst/O_read_addr_i_2/O
                         net (fo=1, routed)           0.767     7.874    pctrl_inst/pixel_y_tran[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[9])
                                                      3.841    11.715 r  pctrl_inst/O_read_addr/P[9]
                         net (fo=57, routed)          5.734    17.449    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[9]
    RAMB36_X2Y6          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000    40.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    35.313 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    36.943    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         1.749    38.784    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.489    39.273    
                         clock uncertainty           -0.098    39.175    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    38.609    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.609    
                         arrival time                         -17.449    
  -------------------------------------------------------------------
                         slack                                 21.160    

Slack (MET) :             21.225ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.305ns  (logic 6.732ns (36.777%)  route 11.573ns (63.223%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.654 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         1.629    -0.855    vga_inst/clk_out1
    SLICE_X69Y90         FDCE                                         r  vga_inst/R_v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.399 r  vga_inst/R_v_cnt_reg[0]/Q
                         net (fo=21, routed)          1.500     1.102    vga_inst/R_v_cnt_reg_n_0_[0]
    SLICE_X64Y91         LUT6 (Prop_lut6_I1_O)        0.124     1.226 r  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=25, routed)          0.966     2.192    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.150     2.342 r  vga_inst/O_read_addr_i_31/O
                         net (fo=8, routed)           0.608     2.949    vga_inst/O_read_addr_i_31_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I0_O)        0.326     3.275 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.480     3.756    vga_inst/W_pixel_y[0]
    SLICE_X68Y93         LUT3 (Prop_lut3_I1_O)        0.124     3.880 r  vga_inst/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.880    pctrl_inst/ptran_inst/R_v_cnt_reg[7][1]
    SLICE_X68Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.430 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.430    pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry_n_0
    SLICE_X68Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.652 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.832     5.483    vga_inst/O_pixel_y21_in[4]
    SLICE_X67Y93         LUT6 (Prop_lut6_I0_O)        0.299     5.782 f  vga_inst/O_read_addr_i_43/O
                         net (fo=1, routed)           0.000     5.782    vga_inst/O_read_addr_i_43_n_0
    SLICE_X67Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     5.999 f  vga_inst/O_read_addr_i_25/O
                         net (fo=2, routed)           0.809     6.808    vga_inst/O_read_addr_i_25_n_0
    SLICE_X62Y87         LUT2 (Prop_lut2_I1_O)        0.299     7.107 r  vga_inst/O_read_addr_i_2/O
                         net (fo=1, routed)           0.767     7.874    pctrl_inst/pixel_y_tran[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841    11.715 f  pctrl_inst/O_read_addr/P[15]
                         net (fo=58, routed)          5.169    16.885    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[15]
    SLICE_X82Y77         LUT6 (Prop_lut6_I3_O)        0.124    17.009 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28/O
                         net (fo=1, routed)           0.441    17.450    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28_n_0
    RAMB36_X3Y15         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000    40.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    35.313 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    36.943    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         1.620    38.654    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.561    39.215    
                         clock uncertainty           -0.098    39.118    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.675    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.675    
                         arrival time                         -17.450    
  -------------------------------------------------------------------
                         slack                                 21.225    

Slack (MET) :             21.267ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.269ns  (logic 6.732ns (36.849%)  route 11.537ns (63.151%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 38.660 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         1.629    -0.855    vga_inst/clk_out1
    SLICE_X69Y90         FDCE                                         r  vga_inst/R_v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.399 r  vga_inst/R_v_cnt_reg[0]/Q
                         net (fo=21, routed)          1.500     1.102    vga_inst/R_v_cnt_reg_n_0_[0]
    SLICE_X64Y91         LUT6 (Prop_lut6_I1_O)        0.124     1.226 r  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=25, routed)          0.966     2.192    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.150     2.342 r  vga_inst/O_read_addr_i_31/O
                         net (fo=8, routed)           0.608     2.949    vga_inst/O_read_addr_i_31_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I0_O)        0.326     3.275 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.480     3.756    vga_inst/W_pixel_y[0]
    SLICE_X68Y93         LUT3 (Prop_lut3_I1_O)        0.124     3.880 r  vga_inst/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.880    pctrl_inst/ptran_inst/R_v_cnt_reg[7][1]
    SLICE_X68Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.430 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.430    pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry_n_0
    SLICE_X68Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.652 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.832     5.483    vga_inst/O_pixel_y21_in[4]
    SLICE_X67Y93         LUT6 (Prop_lut6_I0_O)        0.299     5.782 f  vga_inst/O_read_addr_i_43/O
                         net (fo=1, routed)           0.000     5.782    vga_inst/O_read_addr_i_43_n_0
    SLICE_X67Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     5.999 f  vga_inst/O_read_addr_i_25/O
                         net (fo=2, routed)           0.809     6.808    vga_inst/O_read_addr_i_25_n_0
    SLICE_X62Y87         LUT2 (Prop_lut2_I1_O)        0.299     7.107 r  vga_inst/O_read_addr_i_2/O
                         net (fo=1, routed)           0.767     7.874    pctrl_inst/pixel_y_tran[8]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841    11.715 f  pctrl_inst/O_read_addr/P[15]
                         net (fo=58, routed)          5.133    16.849    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/addrb[15]
    SLICE_X82Y72         LUT6 (Prop_lut6_I3_O)        0.124    16.973 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20/O
                         net (fo=1, routed)           0.441    17.414    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20_n_0
    RAMB36_X3Y14         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000    40.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    35.313 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    36.943    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         1.626    38.660    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.561    39.221    
                         clock uncertainty           -0.098    39.124    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.681    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.681    
                         arrival time                         -17.414    
  -------------------------------------------------------------------
                         slack                                 21.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rx_inst/RxD_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.575%)  route 0.339ns (67.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         0.565    -0.538    rx_inst/CLK
    SLICE_X58Y97         FDRE                                         r  rx_inst/RxD_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  rx_inst/RxD_data_reg[7]/Q
                         net (fo=58, routed)          0.339    -0.034    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y19         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         0.880    -0.732    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.276    -0.456    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.160    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rx_inst/RxD_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.904%)  route 0.425ns (75.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         0.564    -0.539    rx_inst/CLK
    SLICE_X61Y96         FDRE                                         r  rx_inst/RxD_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  rx_inst/RxD_data_reg[5]/Q
                         net (fo=58, routed)          0.425     0.028    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y17         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         0.877    -0.735    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.276    -0.459    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296    -0.163    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rx_inst/RxD_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.141ns (24.598%)  route 0.432ns (75.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         0.564    -0.539    rx_inst/CLK
    SLICE_X61Y96         FDRE                                         r  rx_inst/RxD_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  rx_inst/RxD_data_reg[3]/Q
                         net (fo=58, routed)          0.432     0.035    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y17         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         0.877    -0.735    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.276    -0.459    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.163    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rx_inst/RxD_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.141ns (17.304%)  route 0.674ns (82.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         0.564    -0.539    rx_inst/CLK
    SLICE_X61Y96         FDRE                                         r  rx_inst/RxD_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  rx_inst/RxD_data_reg[4]/Q
                         net (fo=58, routed)          0.674     0.276    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y20         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         0.884    -0.728    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.510    -0.218    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.078    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/O_pixel_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.259ns (72.640%)  route 0.098ns (27.360%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         0.558    -0.545    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X71Y80         FDRE                                         r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.098    -0.306    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[5]
    SLICE_X70Y80         LUT6 (Prop_lut6_I2_O)        0.045    -0.261 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.261    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X70Y80         MUXF7 (Prop_muxf7_I0_O)      0.073    -0.188 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.000    -0.188    imc_inst/W_read_data[5]
    SLICE_X70Y80         FDCE                                         r  imc_inst/O_pixel_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         0.828    -0.784    imc_inst/CLK
    SLICE_X70Y80         FDCE                                         r  imc_inst/O_pixel_data_reg[5]/C
                         clock pessimism              0.253    -0.532    
    SLICE_X70Y80         FDCE (Hold_fdce_C_D)         0.134    -0.398    imc_inst/O_pixel_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/O_pixel_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.231ns (64.211%)  route 0.129ns (35.789%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         0.558    -0.545    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X71Y80         FDRE                                         r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=8, routed)           0.129    -0.275    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X70Y81         MUXF7 (Prop_muxf7_S_O)       0.090    -0.185 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.000    -0.185    imc_inst/W_read_data[2]
    SLICE_X70Y81         FDCE                                         r  imc_inst/O_pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         0.829    -0.783    imc_inst/CLK
    SLICE_X70Y81         FDCE                                         r  imc_inst/O_pixel_data_reg[2]/C
                         clock pessimism              0.254    -0.530    
    SLICE_X70Y81         FDCE (Hold_fdce_C_D)         0.134    -0.396    imc_inst/O_pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rx_inst/RxD_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.164ns (27.848%)  route 0.425ns (72.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         0.565    -0.538    rx_inst/CLK
    SLICE_X58Y97         FDRE                                         r  rx_inst/RxD_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  rx_inst/RxD_data_reg[7]/Q
                         net (fo=58, routed)          0.425     0.051    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y18         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         0.879    -0.733    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.276    -0.457    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.161    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 imc_inst/R_write_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.148ns (22.428%)  route 0.512ns (77.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         0.564    -0.539    imc_inst/CLK
    SLICE_X60Y95         FDCE                                         r  imc_inst/R_write_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDCE (Prop_fdce_C_Q)         0.148    -0.391 r  imc_inst/R_write_addr_reg[8]/Q
                         net (fo=59, routed)          0.512     0.121    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y21         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         0.876    -0.736    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.510    -0.226    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129    -0.097    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rx_inst/RxD_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.141ns (23.593%)  route 0.457ns (76.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         0.564    -0.539    rx_inst/CLK
    SLICE_X61Y96         FDRE                                         r  rx_inst/RxD_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  rx_inst/RxD_data_reg[4]/Q
                         net (fo=58, routed)          0.457     0.059    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y19         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         0.880    -0.732    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.276    -0.456    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296    -0.160    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         0.564    -0.539    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y103        FDRE                                         r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.258    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X62Y103        FDRE                                         r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  clk_25m/inst/clkout1_buf/O
                         net (fo=235, routed)         0.834    -0.777    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y103        FDRE                                         r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.539    
    SLICE_X62Y103        FDRE (Hold_fdre_C_D)         0.059    -0.480    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_25m
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_25m/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y20     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y20     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y22     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y22     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y16     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y16     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y15     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y15     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  clk_25m/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y97     rx_inst/FSM_sequential_RxD_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y97     rx_inst/FSM_sequential_RxD_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y97     rx_inst/FSM_sequential_RxD_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y97     rx_inst/FSM_sequential_RxD_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y97     rx_inst/Filter_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y97     rx_inst/Filter_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y97     rx_inst/RxD_bit_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y97     rx_inst/RxD_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y97     rx_inst/RxD_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X70Y81     imc_inst/O_pixel_data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X74Y89     gamectrl_inst/O_pos_b_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X75Y89     gamectrl_inst/O_pos_c_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X75Y89     gamectrl_inst/O_pos_c_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y97     rx_inst/Filter_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y97     rx_inst/Filter_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y97     rx_inst/RxD_bit_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X72Y80     imc_inst/O_pixel_data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X70Y80     imc_inst/O_pixel_data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X70Y81     imc_inst/O_pixel_data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X72Y82     imc_inst/O_pixel_data_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_25m
  To Clock:  clkfbout_clk_25m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_25m
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_25m/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_25m/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_25m/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_25m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_25m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clk_25m/inst/mmcm_adv_inst/CLKFBOUT



