module keyshape(
    input   wire           clk,
    input   wire           rst,
    input   wire           key_in,
    output  wire           keyv
);

parameter MS_MAX = 20'd499_999;

reg [19:0]  ms_count;

always@(posedge clk) begin
    if(rst)ms_count <= 0;
    else if (~key_in)ms_count <= 0;
    else if(ms_count < MS_MAX)ms_count <= ms_count + 1;    
end

reg keyvr,keyvrr;
always@(posedge clk) begin
    if(rst)keyvr<=0;
	else if(ms_count == MS_MAX - 1)keyvr<=key_in;
	else if(~key_in)keyvr <= 0;
end

//é€šè¿‡keyvrræŠ“å–æŒ‰é”®çš„å•æ¬¡è§¦å‘ï¼Œå³æŒ‰ä¸‹æŒ‰é”®äº§ç”Ÿå•ä¸ªæ—¶é’Ÿå‘¨æœŸçš„è„‰å†²æ¥å¯åŠ¨FPGAå†…éƒ¨å…¶ä»–äº‹ä»¶
//å¦‚æœè¦å®ç°çš„æ˜¯æŒ‰é”®æŒ‰ä¸‹ä¸ºå¯åŠ¨ï¼Œæ¾å¼?ä¸ºåœæ­¢ï¼Œåˆ é™¤ä¸keyvrrç›¸å…³çš„æ‰€æœ‰è¯­å¥ï¼Œå°†å…¨éƒ¨keyvræ¢æˆkeyv,ä»¥åŠoutput reg keyv
always@(posedge clk) begin
    if(rst)keyvrr<=0;
	else keyvrr<=keyvr;
end

assign  keyv=(~keyvrr)&keyvr;

endmodule