--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Apr 23 16:29:02 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     i2s_mask
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets current_bit_index_11__N_47]
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 979.525ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1D     CK             i931  (from current_bit_index_11__N_47 +)
   Destination:    FD1S1D     CD             i739  (to current_bit_index_11__N_47 +)

   Delay:                  20.315ns  (42.0% logic, 58.0% route), 18 logic levels.

 Constraint Details:

     20.315ns data_path i931 to i739 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 979.525ns

 Path Details: i931 to i739

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              i931 (from current_bit_index_11__N_47)
Route         3   e 1.315                                  i2s_clk_c_enable_4
LUT4        ---     0.493              C to Z              i934_3_lut
Route        29   e 2.034                                  num_modules_x[1]
LUT4        ---     0.493              D to Z              i655_2_lut_rep_146_4_lut
Route        12   e 1.657                                  n3781
LUT4        ---     0.493              B to Z              i1637_4_lut_3_lut_rep_122_4_lut
Route         2   e 1.141                                  n3757
LUT4        ---     0.493              B to Z              i1656_2_lut_4_lut
Route         1   e 0.941                                  n3189
A1_TO_FCO   ---     0.827           B[2] to COUT           add_562_7
Route         1   e 0.020                                  n3253
FCI_TO_F    ---     0.598            CIN to S[2]           add_562_9
Route         2   e 1.486                                  led_clk_en_N_672[9]
A1_TO_FCO   ---     0.827           A[2] to COUT           add_563_9
Route         1   e 0.020                                  n3248
FCI_TO_FCO  ---     0.157            CIN to COUT           add_563_11
Route         1   e 0.020                                  n3249
FCI_TO_F    ---     0.598            CIN to S[2]           add_563_cout
Route         1   e 0.020                                  led_clk_en_N_705[13]
A1_TO_FCO   ---     0.827           A[2] to COUT           equal_592_0
Route         1   e 0.020                                  n2865
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_592_10
Route         1   e 0.020                                  n2866
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_592_12
Route         1   e 0.020                                  n2867
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_592_14_1361
Route         1   e 0.020                                  n2868
FCI_TO_F    ---     0.598            CIN to S[2]           equal_592_14
Route         1   e 0.941                                  led_clk_en_N_704
LUT4        ---     0.493              B to Z              i79_4_lut
Route         1   e 0.020                                  n69
MUXL5       ---     0.233           BLUT to Z              i1266
Route         2   e 1.141                                  n2754
LUT4        ---     0.493              B to Z              i1_2_lut
Route         1   e 0.941                                  led_clk_en_N_738
                  --------
                   20.315  (42.0% logic, 58.0% route), 18 logic levels.


Passed:  The following path meets requirements by 979.525ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1D     CK             i931  (from current_bit_index_11__N_47 +)
   Destination:    FD1S1D     CD             i739  (to current_bit_index_11__N_47 +)

   Delay:                  20.315ns  (42.0% logic, 58.0% route), 18 logic levels.

 Constraint Details:

     20.315ns data_path i931 to i739 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 979.525ns

 Path Details: i931 to i739

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              i931 (from current_bit_index_11__N_47)
Route         3   e 1.315                                  i2s_clk_c_enable_4
LUT4        ---     0.493              C to Z              i934_3_lut
Route        29   e 2.034                                  num_modules_x[1]
LUT4        ---     0.493              D to Z              i655_2_lut_rep_146_4_lut
Route        12   e 1.657                                  n3781
LUT4        ---     0.493              B to Z              i1637_4_lut_3_lut_rep_122_4_lut
Route         2   e 1.141                                  n3757
LUT4        ---     0.493              B to Z              i1656_2_lut_4_lut
Route         1   e 0.941                                  n3189
A1_TO_FCO   ---     0.827           B[2] to COUT           add_562_7
Route         1   e 0.020                                  n3253
FCI_TO_FCO  ---     0.157            CIN to COUT           add_562_9
Route         1   e 0.020                                  n3254
FCI_TO_F    ---     0.598            CIN to S[2]           add_562_11
Route         2   e 1.486                                  led_clk_en_N_672[12]
A1_TO_FCO   ---     0.827           A[2] to COUT           add_563_11
Route         1   e 0.020                                  n3249
FCI_TO_F    ---     0.598            CIN to S[2]           add_563_cout
Route         1   e 0.020                                  led_clk_en_N_705[13]
A1_TO_FCO   ---     0.827           A[2] to COUT           equal_592_0
Route         1   e 0.020                                  n2865
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_592_10
Route         1   e 0.020                                  n2866
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_592_12
Route         1   e 0.020                                  n2867
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_592_14_1361
Route         1   e 0.020                                  n2868
FCI_TO_F    ---     0.598            CIN to S[2]           equal_592_14
Route         1   e 0.941                                  led_clk_en_N_704
LUT4        ---     0.493              B to Z              i79_4_lut
Route         1   e 0.020                                  n69
MUXL5       ---     0.233           BLUT to Z              i1266
Route         2   e 1.141                                  n2754
LUT4        ---     0.493              B to Z              i1_2_lut
Route         1   e 0.941                                  led_clk_en_N_738
                  --------
                   20.315  (42.0% logic, 58.0% route), 18 logic levels.


Passed:  The following path meets requirements by 979.525ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1D     CK             i931  (from current_bit_index_11__N_47 +)
   Destination:    FD1S1D     CD             i739  (to current_bit_index_11__N_47 +)

   Delay:                  20.315ns  (42.0% logic, 58.0% route), 18 logic levels.

 Constraint Details:

     20.315ns data_path i931 to i739 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 979.525ns

 Path Details: i931 to i739

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              i931 (from current_bit_index_11__N_47)
Route         3   e 1.315                                  i2s_clk_c_enable_4
LUT4        ---     0.493              C to Z              i934_3_lut
Route        29   e 2.034                                  num_modules_x[1]
LUT4        ---     0.493              D to Z              i655_2_lut_rep_146_4_lut
Route        12   e 1.657                                  n3781
LUT4        ---     0.493              B to Z              i1637_4_lut_3_lut_rep_122_4_lut
Route         2   e 1.141                                  n3757
LUT4        ---     0.493              B to Z              i1656_2_lut_4_lut
Route         1   e 0.941                                  n3189
A1_TO_FCO   ---     0.827           B[2] to COUT           add_562_7
Route         1   e 0.020                                  n3253
FCI_TO_F    ---     0.598            CIN to S[2]           add_562_9
Route         2   e 1.486                                  led_clk_en_N_672[10]
A1_TO_FCO   ---     0.827           A[2] to COUT           add_563_9
Route         1   e 0.020                                  n3248
FCI_TO_FCO  ---     0.157            CIN to COUT           add_563_11
Route         1   e 0.020                                  n3249
FCI_TO_F    ---     0.598            CIN to S[2]           add_563_cout
Route         1   e 0.020                                  led_clk_en_N_705[13]
A1_TO_FCO   ---     0.827           A[2] to COUT           equal_592_0
Route         1   e 0.020                                  n2865
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_592_10
Route         1   e 0.020                                  n2866
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_592_12
Route         1   e 0.020                                  n2867
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_592_14_1361
Route         1   e 0.020                                  n2868
FCI_TO_F    ---     0.598            CIN to S[2]           equal_592_14
Route         1   e 0.941                                  led_clk_en_N_704
LUT4        ---     0.493              B to Z              i79_4_lut
Route         1   e 0.020                                  n69
MUXL5       ---     0.233           BLUT to Z              i1266
Route         2   e 1.141                                  n2754
LUT4        ---     0.493              B to Z              i1_2_lut
Route         1   e 0.941                                  led_clk_en_N_738
                  --------
                   20.315  (42.0% logic, 58.0% route), 18 logic levels.

Report: 20.475 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets i2s_clk_c]
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 979.325ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1D     CK             i931  (from current_bit_index_11__N_47 +)
   Destination:    FD1S3BX    PD             led_clk_en_108_740_741_set  (to i2s_clk_c +)

   Delay:                  20.515ns  (41.6% logic, 58.4% route), 18 logic levels.

 Constraint Details:

     20.515ns data_path i931 to led_clk_en_108_740_741_set meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 979.325ns

 Path Details: i931 to led_clk_en_108_740_741_set

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              i931 (from current_bit_index_11__N_47)
Route         3   e 1.315                                  i2s_clk_c_enable_4
LUT4        ---     0.493              C to Z              i934_3_lut
Route        29   e 2.034                                  num_modules_x[1]
LUT4        ---     0.493              D to Z              i655_2_lut_rep_146_4_lut
Route        12   e 1.657                                  n3781
LUT4        ---     0.493              B to Z              i1637_4_lut_3_lut_rep_122_4_lut
Route         2   e 1.141                                  n3757
LUT4        ---     0.493              B to Z              i1656_2_lut_4_lut
Route         1   e 0.941                                  n3189
A1_TO_FCO   ---     0.827           B[2] to COUT           add_562_7
Route         1   e 0.020                                  n3253
FCI_TO_F    ---     0.598            CIN to S[2]           add_562_9
Route         2   e 1.486                                  led_clk_en_N_672[9]
A1_TO_FCO   ---     0.827           A[2] to COUT           add_563_9
Route         1   e 0.020                                  n3248
FCI_TO_FCO  ---     0.157            CIN to COUT           add_563_11
Route         1   e 0.020                                  n3249
FCI_TO_F    ---     0.598            CIN to S[2]           add_563_cout
Route         1   e 0.020                                  led_clk_en_N_705[13]
A1_TO_FCO   ---     0.827           A[2] to COUT           equal_592_0
Route         1   e 0.020                                  n2865
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_592_10
Route         1   e 0.020                                  n2866
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_592_12
Route         1   e 0.020                                  n2867
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_592_14_1361
Route         1   e 0.020                                  n2868
FCI_TO_F    ---     0.598            CIN to S[2]           equal_592_14
Route         1   e 0.941                                  led_clk_en_N_704
LUT4        ---     0.493              B to Z              i79_4_lut
Route         1   e 0.020                                  n69
MUXL5       ---     0.233           BLUT to Z              i1266
Route         2   e 1.141                                  n2754
LUT4        ---     0.493              B to Z              i2043_2_lut
Route         2   e 1.141                                  led_clk_en_N_463
                  --------
                   20.515  (41.6% logic, 58.4% route), 18 logic levels.


Passed:  The following path meets requirements by 979.325ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1D     CK             i931  (from current_bit_index_11__N_47 +)
   Destination:    FD1S3BX    PD             led_clk_en_108_740_741_set  (to i2s_clk_c +)

   Delay:                  20.515ns  (41.6% logic, 58.4% route), 18 logic levels.

 Constraint Details:

     20.515ns data_path i931 to led_clk_en_108_740_741_set meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 979.325ns

 Path Details: i931 to led_clk_en_108_740_741_set

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              i931 (from current_bit_index_11__N_47)
Route         3   e 1.315                                  i2s_clk_c_enable_4
LUT4        ---     0.493              C to Z              i934_3_lut
Route        29   e 2.034                                  num_modules_x[1]
LUT4        ---     0.493              D to Z              i655_2_lut_rep_146_4_lut
Route        12   e 1.657                                  n3781
LUT4        ---     0.493              B to Z              i1637_4_lut_3_lut_rep_122_4_lut
Route         2   e 1.141                                  n3757
LUT4        ---     0.493              B to Z              i1656_2_lut_4_lut
Route         1   e 0.941                                  n3189
A1_TO_FCO   ---     0.827           B[2] to COUT           add_562_7
Route         1   e 0.020                                  n3253
FCI_TO_F    ---     0.598            CIN to S[2]           add_562_9
Route         2   e 1.486                                  led_clk_en_N_672[10]
A1_TO_FCO   ---     0.827           A[2] to COUT           add_563_9
Route         1   e 0.020                                  n3248
FCI_TO_FCO  ---     0.157            CIN to COUT           add_563_11
Route         1   e 0.020                                  n3249
FCI_TO_F    ---     0.598            CIN to S[2]           add_563_cout
Route         1   e 0.020                                  led_clk_en_N_705[13]
A1_TO_FCO   ---     0.827           A[2] to COUT           equal_592_0
Route         1   e 0.020                                  n2865
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_592_10
Route         1   e 0.020                                  n2866
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_592_12
Route         1   e 0.020                                  n2867
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_592_14_1361
Route         1   e 0.020                                  n2868
FCI_TO_F    ---     0.598            CIN to S[2]           equal_592_14
Route         1   e 0.941                                  led_clk_en_N_704
LUT4        ---     0.493              B to Z              i79_4_lut
Route         1   e 0.020                                  n69
MUXL5       ---     0.233           BLUT to Z              i1266
Route         2   e 1.141                                  n2754
LUT4        ---     0.493              B to Z              i2043_2_lut
Route         2   e 1.141                                  led_clk_en_N_463
                  --------
                   20.515  (41.6% logic, 58.4% route), 18 logic levels.


Passed:  The following path meets requirements by 979.325ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1D     CK             i931  (from current_bit_index_11__N_47 +)
   Destination:    FD1S3BX    PD             led_clk_en_108_740_741_set  (to i2s_clk_c +)

   Delay:                  20.515ns  (41.6% logic, 58.4% route), 18 logic levels.

 Constraint Details:

     20.515ns data_path i931 to led_clk_en_108_740_741_set meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 979.325ns

 Path Details: i931 to led_clk_en_108_740_741_set

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              i931 (from current_bit_index_11__N_47)
Route         3   e 1.315                                  i2s_clk_c_enable_4
LUT4        ---     0.493              C to Z              i934_3_lut
Route        29   e 2.034                                  num_modules_x[1]
LUT4        ---     0.493              D to Z              i655_2_lut_rep_146_4_lut
Route        12   e 1.657                                  n3781
LUT4        ---     0.493              B to Z              i1637_4_lut_3_lut_rep_122_4_lut
Route         2   e 1.141                                  n3757
LUT4        ---     0.493              B to Z              i1656_2_lut_4_lut
Route         1   e 0.941                                  n3189
A1_TO_FCO   ---     0.827           B[2] to COUT           add_562_7
Route         1   e 0.020                                  n3253
FCI_TO_FCO  ---     0.157            CIN to COUT           add_562_9
Route         1   e 0.020                                  n3254
FCI_TO_F    ---     0.598            CIN to S[2]           add_562_11
Route         2   e 1.486                                  led_clk_en_N_672[12]
A1_TO_FCO   ---     0.827           A[2] to COUT           add_563_11
Route         1   e 0.020                                  n3249
FCI_TO_F    ---     0.598            CIN to S[2]           add_563_cout
Route         1   e 0.020                                  led_clk_en_N_705[13]
A1_TO_FCO   ---     0.827           A[2] to COUT           equal_592_0
Route         1   e 0.020                                  n2865
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_592_10
Route         1   e 0.020                                  n2866
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_592_12
Route         1   e 0.020                                  n2867
FCI_TO_FCO  ---     0.157            CIN to COUT           equal_592_14_1361
Route         1   e 0.020                                  n2868
FCI_TO_F    ---     0.598            CIN to S[2]           equal_592_14
Route         1   e 0.941                                  led_clk_en_N_704
LUT4        ---     0.493              B to Z              i79_4_lut
Route         1   e 0.020                                  n69
MUXL5       ---     0.233           BLUT to Z              i1266
Route         2   e 1.141                                  n2754
LUT4        ---     0.493              B to Z              i2043_2_lut
Route         2   e 1.141                                  led_clk_en_N_463
                  --------
                   20.515  (41.6% logic, 58.4% route), 18 logic levels.

Report: 20.675 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets                          |             |             |
current_bit_index_11__N_47]             |  1000.000 ns|    20.475 ns|    18  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets i2s_clk_c]               |  1000.000 ns|    20.675 ns|    18  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  86835 paths, 642 nets, and 1689 connections (85.5% coverage)


Peak memory: 87957504 bytes, TRCE: 21856256 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
