<?xml version="1.0" ?>
<FitData version="" layout_name="Intel(R) AlderLake S Chipset - Consumer - SPI - B0">
   <BuildSettings label="Build Settings">
      <BuildResults label="Build Results">
         <MeuToolPath value="" label="Intel(R) Manifest Extension Utility Path" help_text="" key="ManifestSigningUtilPlugin:SigningContainer:MeuToolPath"/>
         <OpenSSLToolPath value="" label="Open SSL Signing Tool Path" help_text="" key="ManifestSigningUtilPlugin:SigningContainer:OpenSSLToolPath"/>
         <SigningEnabled value="Disabled" value_list="['Disabled', 'Enabled']" label="Signing Enabled" help_text="" key="ManifestSigningUtilPlugin:SigningContainer:SigningEnabled"/>
         <DescSigningKey value="" label="Descriptor Debug Signing Key" help_text="This is the path to the private debug key used to sign the Descriptor, while public key hash of it is included in the OEM hash manifest.  This setting is operative only when Flash Descriptor Verification is enabled (See DescConfiguration/FdvEnabled)." key="DescriptorPlugin:FdvManifest:DescSigningKey"/>
         <Sku value="No Emulation" value_list="['No Emulation', 'Q670', 'W680', 'Z690', 'H670', 'B660', 'H610', 'R680E', 'Q670E', 'H610E', 'HM670', 'WM690', 'B760', 'H770', 'Z790', 'HM770', 'WM790']" label="Sku" help_text="SKU Emulation" key="CsePlugin:HVMP:hvmp_sku"/>
         <DataRestoreStatus value="Disabled" value_list="['Disabled', 'Enabled']" label="Factory Defaults Restoration Status" help_text="Enable data restore to manufacturing defaults" key="CsePlugin:FDCR:DataRestoreStatus"/>
         <RegionOrder value="53241" label="Region Order" help_text="1=BiosRegion, 2=CseRegion, 3=GbeRegion, 4=PdrRegion, 5=EcRegion" key="GlobalData:ImageInfoDataBucket:RegionOrder"/>
         <BuildOutputFilename value="$DestDir$\image.bin" label="Output Path" help_text="Name of the output binary file. In case of multiple binaries, their names will be exactly as the name of the first binary with a suffix number, for example: image.bin (1st binary) ,image1.bin, image2.bin etc." key="GlobalData:ImageInfoDataBucket:BuildOutputFilename"/>
         <OutputConfigXmlFileName value="$DestDir$\Untitled.xml" label="Output Config XML Path" help_text="" key="GlobalData:ImageInfoDataBucket:OutputConfigXmlFileName"/>
         <NumberOfFlashComponents value="1" label="Number of Flash Components" help_text="Number of output binaries. In case of multiple binaries, their names will be exactly as the name of the first binary with a suffix number, for example: image.bin (1st binary) ,image1.bin, image2.bin etc." key="GlobalData:ImageInfoDataBucket:NumberOfFlashComponents"/>
         <FlashComponentsSizes value="32" label="Flash Components Sizes" help_text="Size of each output binary, the values should be separated by ',' (comma). For example if Number of Flash Components is 2 then a possible value would be '32,8'. Use NA to build without size restriction and set NumberOfFlashComponents to 1." key="GlobalData:ImageInfoDataBucket:FlashComponentsSizes"/>
         <FlashComponentsSizesUnit value="MB" value_list="['Bytes', 'KB', 'MB', 'GB']" label="Flash Components Sizes Unit" help_text="Units for output binaries sizes" key="GlobalData:ImageInfoDataBucket:FlashComponentsSizesUnit"/>
         <IfwiRedundancyEnabled value="false" value_list="['false', 'true']" label="Redundancy Enabled" help_text="Enable Redundancy support for critical layout components" key="GlobalData:ImageInfoDataBucket:IfwiRedundancyEnabled"/>
         <IfwiBuildVersion value="0x0" label="Ifwi Image Version" help_text="32-bit value to use as the IFWI build version number" key="GlobalData:ImageInfoDataBucket:IfwiBuildVersion"/>
      </BuildResults>
      <HarnessGlobalData label="Harness Global Data">
         <HarnessProject value="ADP-S PCH B0 / B1 (w/ADL-S and RPL-S CPUs) RDL v1.0.1.8" label="Harness Project" help_text="" key="DescriptorPlugin:HarnessGlobalData:HarnessProject"/>
         <HarnessLabel value="v0.97 ADP-S B0 w/ADL-S and RPL-S (Harness #100)" label="Harness Label" help_text="" key="DescriptorPlugin:HarnessGlobalData:HarnessLabel"/>
         <HarnessRevision value="#100" label="Harness Revision" help_text="" key="DescriptorPlugin:HarnessGlobalData:HarnessRevision"/>
         <SelectedRvp value="ADL-S DDR4 UDIMM (ADP-S + ADL-S) S03 Fab1_Fab2" value_list="['Simics', 'ADL-S DDR4 UDIMM (ADP-S + ADL-S)', 'ADL-S DDR5 UDIMM (ADP-S + ADL-S)', 'ADL-S SKU S7 UDIMM (ADP-S + ADL-S)', 'ADL-S DDR4 UDIMM (ADP-S + ADL-S) S03 Fab1_Fab2', 'ADL-S DDR5 UDIMM (ADP-S + ADL-S) S03 S06 Fab1', 'ADL-S DDR5 UDIMM (ADP-S + ADL-S) S03 S06 Fab2', 'ADL-S BGA RVP3 DDR4 SODIMM (ADP-S + ADL-S BGA)', 'ADL-S BGA RVP1 DDR5 SODIMM (ADP-S + ADL-S BGA)', 'RPL-S DDR5 SODIMM S17 (ADP-S + RPL-S)', 'RPL-S DDR5 UDIMM S-14 (ADP-S + RPL-S)', 'RPL-S DDR5 UDIMM S-20 (ADP-S + RPL-S)', 'RPL-S DDR4 UDIMM (ADP-S + RPL-S)', 'RPL-S SKU S7 UDIMM (ADP-S + RPL-S)', 'RPL-S BGA RVP1 DDR5 SODIMM (ADP-S + RPL-S BGA)', 'RPL-S DDR5 UDIMM S-18 (ADP-S + RPL-S)', 'RPL-S RVP3 DDR4 SODIMM (ADP-S + RPL-S)', 'RPL-S DDR5 UDIMM (ADP-S + RPL-S)', 'RPL-S DDR5 UDIMM S19 (ADP-S + RPL-S)', 'ADL-S BGA Dock', 'ADL-S BGA RVP1 DDR5 SODIMM (RPP-S + ADL-S BGA)', 'ADL-S BGA RVP3 DDR4 SODIMM (RPP-S + ADL-S BGA)', 'ADL-S DDR4 UDIMM (RPP-S + ADL-S)', 'ADL-S DDR5 UDIMM (RPP-S + ADL-S)', 'RPL-S BGA RVP1 DDR5 SODIMM (RPP-S + RPL-S BGA)', 'RPL-S DDR5 SODIMM S17 (RPP-S + RPL-S)', 'RPL-S DDR5 UDIMM (RPP-S + RPL-S)', 'RPL-S DDR5 UDIMM S-14 (RPP-S + RPL-S)', 'RPL-S DDR5 UDIMM S-18 (RPP-S + RPL-S)', 'RPL-S DDR5 UDIMM S-20 (RPP-S + RPL-S)', 'RPL-S DDR5 UDIMM S19 (RPP-S + RPL-S)']" label="Selected Platform" help_text="Specify platform RVP for getting Soft Straps default values." key="DescriptorPlugin:HarnessGlobalData:SelectedRvp"/>
      </HarnessGlobalData>
      <PathVars label="Path Vars">
         <WorkingDir value="." label="$WorkingDir$" help_text="Path for environment variable $WorkingDir$" key="GlobalData:EnvironmentVariablesDataBucket:WorkingDir"/>
         <SourceDir value="." label="$SourceDir$" help_text="Path for environment variable $SourceDir$" key="GlobalData:EnvironmentVariablesDataBucket:SourceDir"/>
         <DestDir value="." label="$DestDir$" help_text="Path for environment variable $DestDir$" key="GlobalData:EnvironmentVariablesDataBucket:DestDir"/>
         <UserVar1 value="." label="$UserVar1$" help_text="Path for environment variable $UserVar1$" key="GlobalData:EnvironmentVariablesDataBucket:UserVar1"/>
         <UserVar2 value="." label="$UserVar2$" help_text="Path for environment variable $UserVar2$" key="GlobalData:EnvironmentVariablesDataBucket:UserVar2"/>
         <UserVar3 value="." label="$UserVar3$" help_text="Path for environment variable $UserVar3$" key="GlobalData:EnvironmentVariablesDataBucket:UserVar3"/>
      </PathVars>
   </BuildSettings>
   <FlashLayout label="Flash Layout">
      <DescriptorRegion label="Descriptor Region">
         <OemBinary value="C:\Users\achourey\can_mod_ifwi\temp2\ADL_SR03_C2B1-ADPSXXX_CPSF_SEP5_000000_FP_TypeA_dtpmenbld_2022WW51.1.0\Decompose\DescriptorPlugin#OEM.bin" label="OEM Section Binary" help_text="This loads the OEM Section binary that will be merged into the output image generated by the Intel(R) FIT tool." key="DescriptorPlugin:OEM:input_file_path"/>
      </DescriptorRegion>
      <BiosRegion label="BIOS Region">
         <InputFile value="C:\Users\achourey\can_mod_ifwi\temp2\ADL_SR03_C2B1-ADPSXXX_CPSF_SEP5_000000_FP_TypeA_dtpmenbld_2022WW51.1.0\Decompose\BiosPlugin#BiosRegion.bin" label="BIOS Binary File" help_text="This loads the BIOS binary that will be merged into the output image generated by the Intel (R) FIT tool." key="BiosPlugin:BiosRegion:input_file_path"/>
         <Length value="0x0" label="BIOS Length" help_text="" key="BiosPlugin:BiosRegion:length"/>
      </BiosRegion>
      <Ifwi_IntelMePmcRegion label="Ifwi: Intel(R) Me and Pmc Region">
         <MeRegionFile value="C:\Users\achourey\can_mod_ifwi\temp2\ADL_SR03_C2B1-ADPSXXX_CPSF_SEP5_000000_FP_TypeA_dtpmenbld_2022WW51.1.0\Decompose\ME Sub Partition.bin" label="Intel(R) ME Binary File" help_text="This loads the Intel(R) ME binary that will be merged into the output image generated by the Intel(R) FIT tool." key="CsePlugin:CseRegion:MeRegionFile"/>
         <Length value="0x0" label="Length" help_text="" key="CsePlugin:CseRegion:Length"/>
         <PmcBinary value="C:\Users\achourey\can_mod_ifwi\temp2\ADL_SR03_C2B1-ADPSXXX_CPSF_SEP5_000000_FP_TypeA_dtpmenbld_2022WW51.1.0\Decompose\CsePlugin#PMC.bin" label="PMC Binary File" help_text="This loads the PMC binary that will be merged into the output image generated by Intel(R) FIT tool." key="CsePlugin:PMC:PmcBinary_path"/>
         <ChipInitBinary value="" label="Chipset Initialization Binary" help_text="This loads the Chipset Initialization binary that will be merged into the output image generated by the Intel(R) FIT tool." key="CsePlugin:ChipsetInit:MphyTable#ChipInitBinary"/>
         <ResizeNftpForFtpr value="Enabled" value_list="['Disabled', 'Enabled']" label="Enables NFTP resize for FTPR loading" help_text="Used to enable NFTP resize for FTPR loading to perform FWU process. Disable for SKU's and platforms with limited image size, without FWU support only." key="CsePlugin:NFTP:ResizeNftpForFtpr"/>
      </Ifwi_IntelMePmcRegion>
      <EcRegion label="EC Region">
         <EcRegionPointer value="C:\Users\achourey\can_mod_ifwi\temp2\ADL_SR03_C2B1-ADPSXXX_CPSF_SEP5_000000_FP_TypeA_dtpmenbld_2022WW51.1.0\Decompose\DescriptorPlugin#EcRegionPointer.bin" label="EC Region Pointer File" help_text="This loads a binary containing the 16 byte value to be written in the Embedded Controller Pointer region." key="DescriptorPlugin:EcRegionPointer:input_file_path"/>
         <InputFile value="C:\Users\achourey\can_mod_ifwi\temp2\ADL_SR03_C2B1-ADPSXXX_CPSF_SEP5_000000_FP_TypeA_dtpmenbld_2022WW51.1.0\Decompose\EcPlugin#EcRegion.bin" label="EC Binary File" help_text="This loads the Embedded Controller binary used for eSPI that will be merged into the output image generated by the Intel (R) FIT tool." key="EcPlugin:EcRegion:input_file_path"/>
         <Enabled value="Enabled" value_list="['Disabled', 'Enabled']" label="EC Region Enable" help_text="This option allows the user to enable or disable the Embedded Controller Data Region." key="EcPlugin:EcRegion:enabled"/>
         <Length value="0x0" label="EC Length" help_text="" key="EcPlugin:EcRegion:length"/>
      </EcRegion>
      <GbeRegion label="GbE Region">
         <InputFile value="C:\Users\achourey\can_mod_ifwi\temp2\ADL_SR03_C2B1-ADPSXXX_CPSF_SEP5_000000_FP_TypeA_dtpmenbld_2022WW51.1.0\Decompose\GbePlugin#GbeRegion.bin" label="GbE Binary File" help_text="This loads the Intel(R) Integrated LAN binary that will be merged into the output image generated by the Intel (R) FIT tool." key="GbePlugin:GbeRegion:input_file_path"/>
         <Enabled value="Enabled" value_list="['Disabled', 'Enabled']" label="GbE Region Enable" help_text="This option allows the user to enable or disable the GbE Region" key="GbePlugin:GbeRegion:enabled"/>
         <Length value="0x0" label="GbE Length" help_text="" key="GbePlugin:GbeRegion:length"/>
      </GbeRegion>
      <PdrRegion label="PDR Region">
         <InputFile value="" label="PDR Binary File" help_text="This loads the Platform Data region binary that will be merged into the output image generated by the Intel (R) FIT tool." key="PdrPlugin:PdrRegion:input_file_path"/>
         <Enabled value="Disabled" value_list="['Disabled', 'Enabled']" label="PDR Region Enable" help_text="This option allows the user to enable or disable the Platform Data Region." key="PdrPlugin:PdrRegion:enabled"/>
         <Length value="0x0" label="PDR Length" help_text="" key="PdrPlugin:PdrRegion:length"/>
      </PdrRegion>
      <SubPartitions label="Sub Partitions">
         <PchcSubPartitionData label="PCH Configuration Sub-Partition">
            <InputFile value="C:\Users\achourey\can_mod_ifwi\temp2\ADL_SR03_C2B1-ADPSXXX_CPSF_SEP5_000000_FP_TypeA_dtpmenbld_2022WW51.1.0\Decompose\CsePlugin#PCHC.bin" label="PCH Configuration File" help_text="This loads the PCH Configuration binary that will be merged into the output image generated by Intel(R) FIT tool." key="CsePlugin:PCHC:InputFile_path"/>
         </PchcSubPartitionData>
      </SubPartitions>
   </FlashLayout>
   <FlashSettings label="Flash Settings">
      <FlashComponents label="Flash Components">
         <SpiResHldDelay value="4us" value_list="['0us', '2us', '4us', '6us', '8us', '10us', '12us', '14us']" label="SPI Resume Hold-off Delay" help_text="Specifies the time after the completion of a pri_op before the flash controller sends the resume instruction. If a new pri_op is eligible &lt;br /&gt;to be issued prior to the end of this delay time then the pri_op is issued and the timer is reinitialized to tRHD. 3-bit field encodes count &lt;br /&gt;with range 0-7. tRHD = count * 2us." key="DescriptorPlugin:PchStraps:PCH_Strap_SPI_spi_resume_holdoff_delay"/>
         <SpiSusResEn value="No" value_list="['Yes', 'No']" label="SPI Suspend / Resume Enabled" help_text="When this setting is enabled writes and erases may be suspended to allow a read to be issued on the flash device. When this setting is &lt;br /&gt;disabled no transaction will be allowed to the busy flash device." key="DescriptorPlugin:PchStraps:PCH_Strap_SPI_spi_suspend_resume_disable"/>
         <SpiOooEnable value="Yes" value_list="['Yes', 'No']" label="SPI Out of Order operation Enabled" help_text="When this setting is enabled priority operations may be issued while waiting for write / erase operations to complete on the flash device. &lt;br /&gt;When this setting is disabled all write / erase type operations in order." key="DescriptorPlugin:PchStraps:PCH_Strap_SPI_spi_ooo_disable"/>
         <SpiMxWrErResSusInt value="No Ceiling" value_list="['128us', '256us', '512us', 'No Ceiling']" label="SPI Max write / erase Resume to  Suspend intervals" help_text="This setting specifies the maximum value for the write and erase Resume to Suspend intervals." key="DescriptorPlugin:PchStraps:PCH_Strap_SPI_spi_resume_to_suspend_ceiling"/>
         <SpiIdlDpdwntimeout value="0x5" label="SPI Idle to Deep Power Down Timeout" help_text="SPI Idle to Deep Power Down Timeout Default Specifies the time in microseconds that the Flash Controller waits after all activity is idle before commanding the flash devices to Deep Power down, time = 2^N microseconds." key="DescriptorPlugin:PchStraps:PCH_Strap_SPI_SPI_IDLE_DEEP_PWRDN_DEFAULT_TIME"/>
         <SpiGblProtRng value="0x0" label="SPI Global Protected Range" help_text="Sets the default value of the Global Protected Range register in the SPI Flash Controller." key="DescriptorPlugin:PchStraps:PCH_Strap_SPI_GLOBAL_PROTECTED_RNG_DEF"/>
         <SoftReBindEnable value="No" value_list="['No', 'Yes']" label="Software Re-Binding Enabled" help_text="When enabled this settings will allow for SPI re-binding to a new PCH during manufacturing and remanufacturing flows prior to platform EOM. &lt;br /&gt;Note: Re-binding to a replacement PCH can only be done a maximum of 5 times before the SPI part needs to be re-flashed." key="DescriptorPlugin:PchStraps:PCH_Strap_CSME_CSE_SW_BIND_EN"/>
      </FlashComponents>
      <HostCpuBiosMasterAccess label="Host CPU / BIOS Master Access">
         <HostCpuWriteAccessIntelRecommended value="0xFFFF" value_list="['0xFFFF', '0x011A', '0x000A', '0x010A', '0x001A', 'Custom']" label="Host CPU / BIOS Write Access Intel Recommended" help_text="This setting determines Host CPU / BIOS write access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see the SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:host_cpu_write_access_intel_recommended"/>
         <HostCpuWriteAccessCustom value="0x0000" label="Host CPU / BIOS Write Access Custom" help_text="This setting determines Host CPU / BIOS write access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see the SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:host_cpu_write_access_custom"/>
         <HostCpuReadAccessIntelRecommended value="0xFFFF" value_list="['0xFFFF', '0x000F', '0x010F', '0x001F', '0x011F', '0x020F', '0x030F', '0x021F', '0x031F', 'Custom']" label="Host CPU / BIOS Read Access Intel Recommended" help_text="This setting determines Host CPU / BIOS read access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see the SPI Programming guide. It is important to note that in some cases, an extra padding region (Region 9) will be created within the IFWI. With that, new Master Access values have been enlisted to allow Host read access to this region." key="DescriptorPlugin:MasterAccessPermissions:host_cpu_read_access_intel_recommended"/>
         <HostCpuReadAccessCustom value="0x0000" label="Host CPU / BIOS Read Access Custom" help_text="This setting determines Host CPU / BIOS read access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see the SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:host_cpu_read_access_custom"/>
      </HostCpuBiosMasterAccess>
      <IntelMeMasterAccess label="Intel(R) ME Master Access">
         <MeWriteAccessIntelRecommended value="0xFFFF" value_list="['0xFFFF', '0x0004', 'Custom']" label="Intel(R) ME Write Access Intel Recommended" help_text="This setting determines ME write access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:me_write_access_intel_recommended"/>
         <MeWriteAccessCustom value="0x0000" label="Intel(R) ME Write Access Custom" help_text="This setting determines ME write access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:me_write_access_custom"/>
         <MeReadAccessIntelRecommended value="0xFFFF" value_list="['0xFFFF', '0x000D', 'Custom']" label="Intel(R) ME Read Access Intel Recommended" help_text="This setting determines ME read access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:me_read_access_intel_recommended"/>
         <MeReadAccessCustom value="0x0000" label="Intel(R) ME Read Access Custom" help_text="This setting determines ME read access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:me_read_access_custom"/>
      </IntelMeMasterAccess>
      <GbeMasterAccess label="GbE Master Access">
         <GbeWriteAccessIntelRecommended value="0xFFFF" value_list="['0xFFFF', '0x0008', 'Custom']" label="GbE Write Access Intel Recommended" help_text="This setting determines GBE region write access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:gbe_write_access_intel_recommended"/>
         <GbeWriteAccessCustom value="0x0000" label="GbE Write Access Custom" help_text="This setting determines GBE region write access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:gbe_write_access_custom"/>
         <GbeReadAccessIntelRecommended value="0xFFFF" value_list="['0xFFFF', '0x0009', 'Custom']" label="GbE Read Access Intel Recommended" help_text="This setting determines GBE region read access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:gbe_read_access_intel_recommended"/>
         <GbeReadAccessCustom value="0x0000" label="GbE Read Access Custom" help_text="This setting determines GBE region read access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:gbe_read_access_custom"/>
      </GbeMasterAccess>
      <EcMasterAccess label="EC Master Access">
         <EcWriteAccessIntelRecommended value="0xFFFF" value_list="['0xFFFF', '0x0100', 'Custom']" label="Embedded Controller Write Access Intel Recommended" help_text="This setting determines Embedded Controller region write access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:ec_write_access_intel_recommended"/>
         <EcWriteAccessCustom value="0x0000" label="Embedded Controller Write Access Custom" help_text="This setting determines Embedded Controller region write access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:ec_write_access_custom"/>
         <EcReadAccessIntelRecommended value="0xFFFF" value_list="['0xFFFF', '0x0101', '0x0103', 'Custom']" label="Embedded Controller Read Access Intel Recommended" help_text="This setting determines Embedded Controller region read access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:ec_read_access_intel_recommended"/>
         <EcReadAccessCustom value="0x0000" label="Embedded Controller Read Access Custom" help_text="This setting determines Embedded Controller region read access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:ec_read_access_custom"/>
      </EcMasterAccess>
      <FlashConfiguration label="Flash Configuration">
         <SpiDualOutReadEnable value="Yes" value_list="['No', 'Yes']" label="Dual I/O Read Enable" help_text="This soft-strap only has effect if Dual I/O Read is discovered as supported via the SFDP." key="DescriptorPlugin:FLCOMP:spi_dual_out_read_enable"/>
         <SpiDualIoReadEnable value="Yes" value_list="['No', 'Yes']" label="Dual Output Read Enable" help_text="This soft-strap only has effect if Dual I/O Read is discovered as supported via the SFDP." key="DescriptorPlugin:FLCOMP:spi_dual_io_read_enable"/>
         <QuadOutReadEnable value="No" value_list="['No', 'Yes']" label="Quad Output Read Enable" help_text="This soft-strap only has effect if Quad Output Read is discovered as supported via the SFDP." key="DescriptorPlugin:FLCOMP:quad_out_read_enable"/>
         <QuadIoReadEnable value="No" value_list="['No', 'Yes']" label="Quad I/O Read Enable" help_text="This soft-strap only has effect if Quad I/O Read is discovered as supported via the SFDP." key="DescriptorPlugin:FLCOMP:quad_io_read_enable"/>
         <FastReadSupport value="Yes" value_list="['No', 'Yes']" label="Fast Read Supported" help_text="This setting allows customers to enable support for Fast Read capabilities for flash components. See SPI and SMIP Programming guide further details. Note: This setting needs to be enabled when using Dual / Quad enabled components." key="DescriptorPlugin:FLCOMP:fast_read_support"/>
         <FastReadClockFreq value="50MHz" value_list="['100MHz', '50MHz', '33MHz', '25MHz', '14MHz']" label="Fast Read Clock Frequency" help_text="This setting allows customers to configure the flash component clock frequency setting for Fast Read. See SPI Programming guide further details." key="DescriptorPlugin:FLCOMP:fast_read_clock_freq"/>
         <WriteEraseClockFreq value="50MHz" value_list="['100MHz', '50MHz', '33MHz', '25MHz', '14MHz']" label="Write and Erase Clock Frequency" help_text="This setting allows customers to configure the flash component clock frequency setting for Write and Erase. See SPI Programming guide further details." key="DescriptorPlugin:FLCOMP:write_erase_clock_freq"/>
         <ReadIdAndReadStatClkFreq value="50MHz" value_list="['100MHz', '50MHz', '33MHz', '25MHz', '14MHz']" label="Read ID and Read Status Clock Frequency" help_text="This setting allows customers to configure the flash component clock frequency setting for Read ID and Read Status. See SPI Programming guide further details." key="DescriptorPlugin:FLCOMP:read_id_and_read_stat_clk_freq"/>
         <InvalidInstruction0 value="0x21" label="Invalid Instruction 0" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." key="DescriptorPlugin:FLIL:invalid_instruction_0"/>
         <InvalidInstruction1 value="0x42" label="Invalid Instruction 1" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." key="DescriptorPlugin:FLIL:invalid_instruction_1"/>
         <InvalidInstruction2 value="0x60" label="Invalid Instruction 2" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." key="DescriptorPlugin:FLIL:invalid_instruction_2"/>
         <InvalidInstruction3 value="0xAD" label="Invalid Instruction 3" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." key="DescriptorPlugin:FLIL:invalid_instruction_3"/>
         <InvalidInstruction4 value="0xB7" label="Invalid Instruction 4" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." key="DescriptorPlugin:FLIL:invalid_instruction_4"/>
         <InvalidInstruction5 value="0xB9" label="Invalid Instruction 5" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." key="DescriptorPlugin:FLIL:invalid_instruction_5"/>
         <InvalidInstruction6 value="0xC4" label="Invalid Instruction 6" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." key="DescriptorPlugin:FLIL:invalid_instruction_6"/>
         <InvalidInstruction7 value="0xC7" label="Invalid Instruction 7" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." key="DescriptorPlugin:FLIL:invalid_instruction_7"/>
      </FlashConfiguration>
      <VsccTable label="VSCC Table">
         <VsccEntries label="VSCC Entries">
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="true" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:0/VsccEntryActive"/>
               <VsccEntryName value="VsccEntry0" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:0/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:0/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:0/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:0/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:1/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:1/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:1/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:1/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:1/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:2/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:2/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:2/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:2/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:2/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:3/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:3/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:3/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:3/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:3/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:4/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:4/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:4/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:4/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:4/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:5/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:5/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:5/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:5/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:5/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:6/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:6/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:6/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:6/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:6/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:7/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:7/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:7/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:7/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:7/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:8/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:8/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:8/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:8/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:8/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:9/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:9/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:9/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:9/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:9/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:10/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:10/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:10/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:10/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:10/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:11/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:11/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:11/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:11/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:11/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:12/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:12/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:12/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:12/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:12/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:13/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:13/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:13/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:13/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:13/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:14/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:14/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:14/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:14/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:14/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:15/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:15/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:15/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:15/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:15/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:16/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:16/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:16/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:16/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:16/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:17/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:17/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:17/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:17/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:17/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:18/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:18/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:18/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:18/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:18/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:19/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:19/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:19/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:19/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:19/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:20/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:20/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:20/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:20/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:20/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:21/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:21/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:21/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:21/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:21/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:22/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:22/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:22/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:22/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:22/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:23/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:23/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:23/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:23/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:23/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:24/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:24/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:24/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:24/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:24/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:25/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:25/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:25/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:25/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:25/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:26/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:26/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:26/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:26/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:26/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:27/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:27/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:27/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:27/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:27/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:28/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:28/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:28/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:28/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:28/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:29/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:29/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:29/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:29/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:29/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:30/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:30/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:30/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:30/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:30/VsccEntryDeviceId1"/>
            </VsccEntry>
            <VsccEntry label="VSCC Entry">
               <VsccEntryActive value="false" value_list="['false', 'true']" label="Active" help_text="" key="DescriptorPlugin:VsccTable:31/VsccEntryActive"/>
               <VsccEntryName value="ATF26DF321" label="Part Name" help_text="This setting allow the OEM input a name designation for each flash component being used. Note: This is a free form entry field it does not affect actual flash component operation." key="DescriptorPlugin:VsccTable:31/VsccEntryName"/>
               <VsccEntryVendorId value="0x1F" label="Vendor ID" help_text="This configures the JEDEC vendor specific byte ID of the SPI flash &amp;lt;br /&amp;gt;Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:31/VsccEntryVendorId"/>
               <VsccEntryDeviceId0 value="0x47" label="Device ID 0" help_text="This configures the JEDEC device specific byte ID 0 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:31/VsccEntryDeviceId0"/>
               <VsccEntryDeviceId1 value="0x0" label="Device ID 1" help_text="This configures the JEDEC device specific byte ID 1 of the SPI flash Component see Canonlake H / LP SPI Programming guide for further details." key="DescriptorPlugin:VsccTable:31/VsccEntryDeviceId1"/>
            </VsccEntry>
         </VsccEntries>
      </VsccTable>
      <BiosConfiguration label="BIOS Configuration">
         <TopSwapOverride value="4MB" value_list="['64KB', '128KB', '256KB', '512KB', '1MB', '2MB', '4MB', '8MB']" label="Top Swap Block Size" help_text="This configures the Top Swap Block size for the platform. For further details see Alder Lake Platform Controller Hub EDS." key="DescriptorPlugin:PchStraps:PCH_Strap_SPI_BOOT_BLOCK_SIZE"/>
         <BiosRedAssistance value="Disabled" value_list="['Disabled', 'Enabled']" label="BIOS Redundancy Assistance" help_text="In case of BIOS boot failure, CSME will configure the platform to boot with backup BIOS using Top Swap. Note: This option is only available when Boot Guard is enabled." key="CsePlugin:AutoNvars:BrmEn#BiosRedAssistance"/>
      </BiosConfiguration>
      <FPFConfiguration label="FPF Configuration">
         <HwBindingEn value="Disabled" value_list="['Disabled', 'Enabled']" label="Hardware Binding Enabled" help_text="This setting configures the FPF Hardware and RPMC / RPMB binding behavior for the platform image. If this setting is enabled FPF Hardware and RPMC / RPMB binding behavior will occur when platform close manufacturing flow is executed with Intel(R) FPT.  " key="CsePlugin:AutoNvars:HwBinding#HwBindingEn"/>
      </FPFConfiguration>
      <RpmcConfiguration label="RPMC Configuration">
         <RpmcSupported value="Yes" value_list="['No', 'Yes']" label="RPMC Supported" help_text="This setting determines if RPMC is enabled. Note: The SPI parts being used need to support RPMC In order to use this feature." key="CsePlugin:UEP:RpmcSupported"/>
         <RpmcRebindEn value="Yes" value_list="['No', 'Yes']" label="RPMC Rebinding Enabled" help_text="This setting determines if Rebinding of RPMC enabled SPI parts is enabled." key="CsePlugin:UEP:RpmcRebindEn"/>
      </RpmcConfiguration>
   </FlashSettings>
   <IntelMeKernel label="Intel Me Kernel">
      <Processor label="Processor">
         <ProcEmulation value="No Emulation" value_list="['No Emulation', 'EMULATE Intel (R) vPro (TM) capable Processor', 'EMULATE Intel (R) Core (TM) branded Processor', 'EMULATE Intel (R) Celeron (R) branded Processor', 'EMULATE Intel (R) Pentium (R) branded Processor', 'EMULATE Intel (R) Xeon E (R) branded Processor', 'EMULATE Intel (R) Xeon W (R) Manageability capable Processor']" label="Processor Emulation" help_text="This setting determines processor type to be emulated on pre-production silicon." key="CsePlugin:AutoNvars:ME_CONF_WRK#ProcEmulation"/>
      </Processor>
      <IntelMeFirmwareUpdate label="Intel(R) ME Firmware Update">
         <HideMEBxFwUpdCtrl value="No" value_list="['No', 'Yes']" label="Hide MEBx Firmware Update Control" help_text="This setting allows customers to hide the Firmware Update option in the MEBx interface." key="CsePlugin:AutoNvars:ME_CONF_WRK#HideMEBxFwUpdCtrl"/>
         <FwUpdateOemId value="00000000-0000-0000-0000-000000000000" label="Firmware Update OEM ID" help_text="This setting allows configuration of an OEM unique ID to ensure that customers can only update their platform with images from the OEM of the platform." key="CsePlugin:AutoNvars:OEM_ID_STRING#FwUpdateOemId"/>
         <OemFwVersion value="0x0" label="OEM FW Version" help_text="This setting contains the OEM IP version" key="CsePlugin:AutoNvars:EOM_VERSION#OemFwVersion"/>
         <HmrfpoEnable value="No" value_list="['No', 'Yes']" label="Intel(R) ME Region Flash Protection Override" help_text="This setting enables descriptor unlock of the ME Region when the HMRFPO message is sent to firmware prior to BIOS End of POST." key="CsePlugin:HmrfpoNvar:HMRFPO_OEM_Enabled#HmrfpoEnable"/>
      </IntelMeFirmwareUpdate>
      <ImageIdentification label="Image Identification">
         <OemTag value="0x0" label="OEM Tag" help_text="This is a free form 32bit field that allows the OEM to configure their own unique identifier in the firmware image." key="CsePlugin:AutoNvars:ME_CONF_WRK#OemTag"/>
      </ImageIdentification>
      <FirmwareDiagnostics label="Firmware Diagnostics">
         <FwAutoBist value="Disabled" value_list="['Disabled', 'Enabled']" label="Automatic Built in Self Test" help_text="This setting enables the firmware Automatic Built in Self Test which is executed during first platform boot after initial image flashing." key="CsePlugin:AutoNvars:BistMeAutoBistConfAndStatus#FwAutoBist"/>
      </FirmwareDiagnostics>
      <EndofManufacturingConfiguration label="End of Manufacturing Configuration">
         <FlexibleEomSettings value="Lock Descriptor and OEM Configs" value_list="['Lock Descriptor and OEM Configs', 'Lock OEM Configs Only', 'Lock Descriptor Only', 'Do not lock Descriptor and OEM Configs']" label="Flexible EOM setting options" help_text="This setting deteremines which settings will be automatically commited during End of Manufacturing flows. Note: The FPFs, RPMB / RPMC and set manufacturing mode settings are mandatory and cannot be overridden revenue parts. Simulation can be done on non-revenue part with the Hardware binding set to disabled." key="CsePlugin:EomNvar:EOM_Config#FlexibleEomSettings"/>
         <EomFirstBootEnabled value="No" value_list="['No', 'Yes']" label="EOM on First Boot Enabled" help_text="This setting determines if End of Manufacturing will be triggered on first boot of the platform after flashing. Note: When this setting is enabled Intel(R) CSME will enter End of Manufacturing regardless of the descriptor settings." key="CsePlugin:EomNvar:EOM#EomFirstBootEnabled"/>
      </EndofManufacturingConfiguration>
      <MctpConfiguration label="MCTP Configuration">
         <MctpDevicePortEc value="0x2" label="MctpDevicePortEc" help_text="" key="CsePlugin:AutoNvars:MctpDevicePorts#MctpDevicePortEc"/>
         <MctpDevicePortSio value="0x0" label="MctpDevicePortSio" help_text="" key="CsePlugin:AutoNvars:MctpDevicePorts#MctpDevicePortSio"/>
         <MctpDevicePortIsh value="0x0" label="MctpDevicePortIsh" help_text="" key="CsePlugin:AutoNvars:MctpDevicePorts#MctpDevicePortIsh"/>
         <MctpDevicePortBmc value="0x0" label="MctpDevicePortBmc" help_text="" key="CsePlugin:AutoNvars:MctpDevicePorts#MctpDevicePortBmc"/>
      </MctpConfiguration>
      <IntelMeBootConfiguration label="Intel(R) ME Boot Configuration">
         <PrtcBackupPower value="Exists" value_list="['Exists', 'None']" label="Persistent PRTC Backup Power" help_text="FPF that indicates if the device is designed such that it may lose PRTC power more than 10 times throughout the normal lifecycle of the product and hence has no persistent time or AR protection. At EOM, this value is burned to an FPF, and can never be changed." key="CsePlugin:UEP:PrtcBackupPower"/>
      </IntelMeBootConfiguration>
      <IntelMeMeasuredBootConfiguration label="Intel (R) Me Measured Boot Configuration">
         <MeMeasuredBootState value="Disabled" value_list="['Disabled', 'Enabled']" label="Intel(R) ME Measured Boot State" help_text="When measured boot is enabled firmware will use additional extended registers for all IUPs and Key Manifests that firmware loads and verifies from flash.  Note: When measured boot is enabled any IUPs or firmware updates will require a global reset" key="CsePlugin:AutoNvars:MeasurmentSupport#MeMeasuredBootState"/>
      </IntelMeMeasuredBootConfiguration>
      <Reserved label="Reserved">
         <Reserved value="No" value_list="['No', 'Yes']" label="Reserved" help_text="" key="DescriptorPlugin:PchStraps:PCH_Strap_CSME_CSE_Reserved_Softstrap_16"/>
      </Reserved>
   </IntelMeKernel>
   <PlatformProtection label="Platform Protection">
      <ContentProtection label="Content Protection">
         <PavpSupported value="Yes" value_list="['No', 'Yes']" label="PAVP Supported" help_text="This setting determines if the Protected Audio Video Path (PAVP) feature will be permanently disabled in the FW image." key="CsePlugin:ConfigRulesNvar:ME_CONF_WRK#PavpSupported"/>
         <Hdcp5kedisp1 value="PortA" value_list="['None', 'PortA', 'PortB', 'PortC']" label="HDCP Internal Display Port 1 - 5K" help_text="This setting determines which port is connected to internal display 1" key="CsePlugin:PavpHdcpNvar:PavpHdcp#Hdcp5kedisp1"/>
         <Hdcp5kedisp2 value="None" value_list="['None', 'PortA', 'PortB', 'PortC']" label="HDCP Internal Display Port 2 - 5K" help_text="This setting determines which port is connected to internal display 2" key="CsePlugin:PavpHdcpNvar:PavpHdcp#Hdcp5kedisp2"/>
      </ContentProtection>
      <PlatformIntegrity label="Hash Key Configuration for Bootguard / ISH">
         <SkipOemKeysCheck value="No" value_list="['No', 'Yes']" label="Skip OEM Keys Check" help_text="This is meant for debugging purposes only. Enabling this parameter impacts image creation procedure in FIT tool only." key="CsePlugin:CseRegion:SkipOemKeysCheck"/>
         <OemExtInputFile value="C:\Users\achourey\can_mod_ifwi\temp2\ADL_SR03_C2B1-ADPSXXX_CPSF_SEP5_000000_FP_TypeA_dtpmenbld_2022WW51.1.0\Decompose\CsePlugin#OEM_KM.bin" label="OEM Key Manifest Binary" help_text="Signed manifest file containing hashes of keys used for signing  components of image. This setting is only configurable when OEM signing is enabled (See Hash Key Configuration for Bootguard/ISH/OemPublicKeyHash)." key="CsePlugin:OEM_KM:OemExtInputFile_path"/>
         <OemKeyRevEnable value="No" value_list="['No', 'Yes']" label="Oem Key Revocation Enable" help_text="Enabling the OEM key revocation mechanism requires 'OEM Public Key Hash' and 'Second OEM key hash' to be configured." key="CsePlugin:UEP:OemKeyRevEnable"/>
         <OemPublicKeyHash value="F8 F0 E3 69 15 81 76 99 0A 54 9E D4 C3 6D 1A 86 39 D8 87 3D EF F7 ED 2D E3 4C B4 1B CC B3 04 76 CE 0A A0 63 BC 5B 7A AC FF D9 50 9E 96 40 C6 99" label="OEM Public Key Hash" help_text="Raw hash string for the SHA-384 hash of the OEM public key corresponding to the private key used to sign the OEM Key hash manifest. When manufacture is completed, this hash value is burned into an FPF, and is permament. This value is used to verify the OEM Key hash, and also DnX images. OEM signing is disabled when this hash is set to all 0s." key="CsePlugin:UEP:OemPublicKeyHash"/>
         <SecondOemPublicKeyHash value="00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00" label="Second OEM key hash" help_text="" key="CsePlugin:UEP:SecondOemPublicKeyHash"/>
      </PlatformIntegrity>
      <DescConfiguration label="Descriptor Configuration">
         <excludeMasterAccsess value="Yes" value_list="['No', 'Yes']" label="Exclude master access in the signature" help_text="include/exclude master access in the signature." key="DescriptorPlugin:HashDescriptorManifestExt:exclude_master_accsess"/>
         <FdvEnabled value="No" value_list="['No', 'Yes']" label="Flash Descriptor Verification Enabled" help_text="" key="CsePlugin:UEP:FdvEnabled"/>
      </DescConfiguration>
      <ExclusionRanges label="Exclusion Ranges">
         <Range1Offset value="0x800" label="Range 1 offset" help_text="Range 1 offset covers manifest, cannot be changed" key="DescriptorPlugin:HashDescriptorManifestExt:range_1_offset"/>
         <Range1Size value="0x400" label="Range 1 size" help_text="Range 1 size covers manifest, cannot be changed" key="DescriptorPlugin:HashDescriptorManifestExt:range_1_size"/>
         <Range2Offset value="0x80" label="Range 2 offset" help_text="Range 2 offset covers master accsess ofsset" key="DescriptorPlugin:HashDescriptorManifestExt:range_2_offset"/>
         <Range2Size value="0x20" label="Range 2 size" help_text="Range 2 size covers master accsess size" key="DescriptorPlugin:HashDescriptorManifestExt:range_2_size"/>
         <Range3Offset value="0x0" label="Range 3 offset" help_text="Range 3 offset covers OEM defined unprotected range start" key="DescriptorPlugin:HashDescriptorManifestExt:range_3_offset"/>
         <Range3Size value="0x0" label="Range 3 size" help_text="Range 3 size covers OEM defined unprotected range length" key="DescriptorPlugin:HashDescriptorManifestExt:range_3_size"/>
         <Range4Offset value="0x0" label="Range 4 offset" help_text="Range 4 offset covers OEM defined unprotected range start" key="DescriptorPlugin:HashDescriptorManifestExt:range_4_offset"/>
         <Range4Size value="0x0" label="Range 4 size" help_text="Range 4 size covers OEM defined unprotected range length" key="DescriptorPlugin:HashDescriptorManifestExt:range_4_size"/>
         <Range5Offset value="0x0" label="Range 5 offset" help_text="Range 5 offset covers OEM defined unprotected range start" key="DescriptorPlugin:HashDescriptorManifestExt:range_5_offset"/>
         <Range5Size value="0x0" label="Range 5 size" help_text="Range 5 size covers OEM defined unprotected range length" key="DescriptorPlugin:HashDescriptorManifestExt:range_5_size"/>
         <Range6Offset value="0x0" label="Range 6 offset" help_text="Range 6 offset covers OEM defined unprotected range start" key="DescriptorPlugin:HashDescriptorManifestExt:range_6_offset"/>
         <Range6Size value="0x0" label="Range 6 size" help_text="Range 6 size covers OEM defined unprotected range length" key="DescriptorPlugin:HashDescriptorManifestExt:range_6_size"/>
         <Range7Offset value="0x0" label="Range 7 offset" help_text="Range 7 offset covers OEM defined unprotected range start" key="DescriptorPlugin:HashDescriptorManifestExt:range_7_offset"/>
         <Range7Size value="0x0" label="Range 7 size" help_text="Range 7 size covers OEM defined unprotected range length" key="DescriptorPlugin:HashDescriptorManifestExt:range_7_size"/>
         <Range8Offset value="0x0" label="Range 8 offset" help_text="Range 8 offset covers OEM defined unprotected range start" key="DescriptorPlugin:HashDescriptorManifestExt:range_8_offset"/>
         <Range8Size value="0x0" label="Range 8 size" help_text="Range 8 size covers OEM defined unprotected range length" key="DescriptorPlugin:HashDescriptorManifestExt:range_8_size"/>
      </ExclusionRanges>
      <BootGuardConfiguration label="Boot Guard Configuration">
         <BtGuardCpuDebugEnable value="Disabled" value_list="['Enabled', 'Disabled']" label="CPU Debugging" help_text="This setting determines if CPU debug modes will be displayed.  When set to 'Yes' CPU debugging is enabled." key="CsePlugin:UEP:BtGuardCpuDebugEnable"/>
         <BtGuardBspInitEnable value="Enabled" value_list="['Enabled', 'Disabled']" label="BSP Initialization" help_text="his setting determines bsp behavior when it receives an init signal. when set to 'enabled' (enable is dbi bit = 0). when bsp receives an init. bsp will signal an error to the bss register and enter unrecoverable shutdown (disable is dbi bit = 1)." key="CsePlugin:UEP:BtGuardBspInitEnable"/>
         <BtGuardKeyManifestId value="0x1" label="Key Manifest ID" help_text="ODM identifier used during the Key manifest authentication process. This setting is only configurable, and must be non-0, when OEM Public Key Hash is set (See PlatformIntegrity/OemPublicKeyHash)." key="CsePlugin:UEP:BtGuardKeyManifestId"/>
         <BtGuardProfileConfig value="Boot Guard Profile 5 - FVME" value_list="['Boot Guard Profile 0 - No_FVME', 'Boot Guard Profile 3 - VM', 'Boot Guard Profile 4 - FVE', 'Boot Guard Profile 5 - FVME']" label="Boot Guard Profile Configuration" help_text="This option configures the which boot guard policy profile will be used. Note: all profiles with the exception of profile 0 - fvme support txt being enabled." key="CsePlugin:UEP:BtGuardProfileConfig"/>
      </BootGuardConfiguration>
      <IntelPttConfiguration label="Intel(R) PTT Configuration">
         <SmxSupport value="Enabled" value_list="['Enabled', 'Disabled']" label="SMx State" help_text="" key="CsePlugin:AutoNvars:PttSmxSupport#SmxSupport"/>
         <Rsa1KSupport value="Disabled" value_list="['Enabled', 'Disabled']" label="Rsa 1K State" help_text="" key="CsePlugin:AutoNvars:PttSmxSupport#Rsa1KSupport"/>
         <PttSupported value="Yes" value_list="['No', 'Yes']" label="Intel(R) PTT Supported" help_text="This setting permanently disables Intel(R) PTT in the firmware image." key="CsePlugin:ConfigRulesNvar:ME_CONF_WRK#PttSupported"/>
         <PttPwrUpState value="Enabled" value_list="['Disabled', 'Enabled']" label="Intel(R) PTT initial power-up state" help_text="This setting determines if Intel(R) PTT is enabled on platform power-up." key="CsePlugin:ConfigRulesNvar:ME_CONF_WRK#PttPwrUpState"/>
         <PttSupportedFpf value="Yes" value_list="['No', 'Yes']" label="Intel(R) PTT Supported [FPF]" help_text="This setting will permanently disable Intel(R) PTT through platform FPFs.  Caution: Using this option will permanently disable Intel(R) PTT on the platform hardware." key="CsePlugin:UEP:PttSupportedFpf"/>
      </IntelPttConfiguration>
      <TpmOverSpiBusConfiguration label="TPM Over SPI Bus Configuration">
         <SpiOverTpmClkFreq value="14MHz" value_list="['14MHz', '25MHz', '48MHz']" label="TPM Clock Frequency" help_text="This setting determines the clock frequency setting to be used for the TPM over SPI bus." key="DescriptorPlugin:PchStraps:PCH_Strap_SPI_STCF"/>
         <SpiOverTpmBusEnable value="Yes" value_list="['No', 'Yes']" label="TPM Over SPI Bus Enabled" help_text="This setting determines the clock frequency setting to be used for the TPM over SPI bus." key="DescriptorPlugin:PchStraps:PCH_Strap_LPC_spi_strap_tos"/>
      </TpmOverSpiBusConfiguration>
      <BiosGuardConfiguration label="BIOS Guard Configuration">
         <BiosGrdProtOvrdEn value="Yes" value_list="['No', 'Yes']" label="BIOS Guard Protection Override Enabled" help_text="This setting allows BIOS Guard to bypass SPI flash controller protections (i.e. Protected Range Registers and Top Swap)." key="DescriptorPlugin:PchStraps:PCH_Strap_LPC_spi_strap_prr_ts_ovr"/>
      </BiosGuardConfiguration>
      <TxtConfiguration label="TXT Configuration">
         <TxtSupported value="No" value_list="['No', 'Yes']" label="TXT Supported" help_text="With the introduction of Converged Boot Guard &amp; Intel TXT(CBnT), this configuration setting determines if TXT is supported on the platform for the ACM module. No = Intel Boot Guard Only Support (Client). Used if TXT is not going to be supported (non-vPro). Yes = Support Intel TXT on platform (Intel(R) vPro). Note: This setting will be permanently set in the FPFs at close of manufacturing." key="CsePlugin:UEP:TxtSupported"/>
      </TxtConfiguration>
      <CryptoHardwareSupport label="Crypto Hardware Support">
         <CryptoHwSupport value="Yes" value_list="['Yes', 'No']" label="Crypto HW Support" help_text="This setting can be used to disable crypto funtionality. This settings disables all crypto dependent features." key="CsePlugin:AutoNvars:ME_CONF_WRK#CryptoHwSupport"/>
      </CryptoHardwareSupport>
      <TrustedDeviceSetup label="Trusted Device Setup">
         <EnableTDS value="No" value_list="['No', 'Yes']" label="Enable TDS Capabilities" help_text="This setting enables Intel(R) Trusted Device Setup on the platform" key="CsePlugin:AutoNvars:ME_CONF_WRK#EnableTDS"/>
      </TrustedDeviceSetup>
   </PlatformProtection>
   <Icc label="Integrated Clock Controller">
      <IccPolicies label="Integrated Clock Controller Policies">
         <BootProfile value="Profile 0" value_list="['Profile 0']" label="Boot Profile" help_text="Profile applied during each boot." key="CsePlugin:Icc:BootProfile"/>
         <FailsafeBootProfile value="Profile 0" value_list="['Profile 0']" label="Failsafe Boot Profile" help_text="Boot profile used when system instability is detected." key="CsePlugin:Icc:FailsafeBootProfile"/>
         <ProfileChangeable value="true" value_list="['false', 'true']" label="Profile Changeable" help_text="True = Allows user to change boot profile via BIOS menu or 3rd party application False = Prevents user from changing boot profile via BIOS or 3rd party application.  Note: When false, Failsafe Boot Profile must be the same as Boot Profile." key="CsePlugin:Icc:ProfileChangeable"/>
         <ExternalPegDmiClockConfiguration label="External Peg Dmi Clock Configuration">
            <PegDmiClockConfig value="Disabled" value_list="['Disabled', 'Enabled']" label="External Clock Mode" help_text="This setting determines if the PEG / DMI clock source is from ICC or from an external discrete oscillator." key="DescriptorPlugin:PmcStraps:PMC_Strap_PEG_DMI_CFG"/>
         </ExternalPegDmiClockConfiguration>
         <ExternalClockModeConfiguration label="External Clock Mode Configuration">
            <BclkModeConfiguration value="Integrated CPU BCLK" value_list="['Integrated CPU BCLK', 'Discrete External BCLK']" label="BCLK Mode Configuration" help_text="This setting determines which mode CPU BCLK PLL will be using on board CPU BCLK (Integrated) or Discrete BCLK (External)." key="DescriptorPlugin:PmcStraps:PMC_Strap_DEF_CPU_BCLK_CFG"/>
         </ExternalClockModeConfiguration>
         <Profiles label="Profiles">
            <Profile label="Profile">
               <Active value="true" value_list="['false', 'true']" label="Profile Active State" help_text="" key="CsePlugin:Icc:0/Active"/>
               <ProfileName value="Profile 0" label="Profile Name" help_text="Editable text string stored with the profile for easy identification." key="CsePlugin:Icc:0/ProfileName"/>
               <ClockOutputConfiguration label="Clock Output Configuration">
                  <PhyRefclkExt value="Internal" value_list="['Internal', 'External']" label="PHY_REFCLK_EXTINJ" help_text="PHY clock source selection (external versus internal)" key="CsePlugin:Icc:0/PhyRefclkExt"/>
                  <Sscen value="Enabled" value_list="['Disabled', 'Enabled']" label="SSCEN" help_text="SSC Control for 100MHz Refclock" key="CsePlugin:Icc:0/Sscen"/>
                  <Cpunssc2 value="Disabled" value_list="['Disabled', 'Enabled']" label="CPUNSSC2" help_text="Second CPUNSSC Configuration" key="CsePlugin:Icc:0/Cpunssc2"/>
                  <Cpunssc2SrcMapping value="SRC1" value_list="['SRC0', 'SRC1', 'SRC2', 'SRC3', 'SRC4', 'SRC5', 'SRC6', 'SRC7', 'SRC8', 'SRC9', 'SRC10', 'SRC11', 'SRC12', 'SRC13', 'SRC14', 'SRC15', 'SRC16', 'SRC17']" label="CPUNSSC2 SRC Mapping" help_text="Second CPUNSSC Configuration" key="CsePlugin:Icc:0/Cpunssc2SrcMapping"/>
                  <Cpubclk2 value="Disables 2nd CPUBCLK" value_list="['Disables 2nd CPUBCLK', 'Enables 2nd CPUBCLK']" label="CPUBCLK2" help_text="Second CPUBCLK Configuration" key="CsePlugin:Icc:0/Cpubclk2"/>
                  <ClkoutSRC0 value="Enabled" value_list="['Disabled', 'Enabled']" label="SRC0" help_text="Enable/Disable the CLKOUT_SRC0 differential output buffer." key="CsePlugin:Icc:0/ClkoutSRC0"/>
                  <ClkoutSRC1 value="Enabled" value_list="['Disabled', 'Enabled']" label="SRC1" help_text="Enable/Disable the CLKOUT_SRC1 differential output buffer." key="CsePlugin:Icc:0/ClkoutSRC1"/>
                  <ClkoutSRC2 value="Enabled" value_list="['Disabled', 'Enabled']" label="SRC2" help_text="Enable/Disable the CLKOUT_SRC2 differential output buffer." key="CsePlugin:Icc:0/ClkoutSRC2"/>
                  <ClkoutSRC3 value="Enabled" value_list="['Disabled', 'Enabled']" label="SRC3" help_text="Enable/Disable the CLKOUT_SRC3 differential output buffer." key="CsePlugin:Icc:0/ClkoutSRC3"/>
                  <ClkoutSRC4 value="Enabled" value_list="['Disabled', 'Enabled']" label="SRC4" help_text="Enable/Disable the CLKOUT_SRC4 differential output buffer." key="CsePlugin:Icc:0/ClkoutSRC4"/>
                  <ClkoutSRC5 value="Enabled" value_list="['Disabled', 'Enabled']" label="SRC5" help_text="Enable/Disable the CLKOUT_SRC5 differential output buffer." key="CsePlugin:Icc:0/ClkoutSRC5"/>
                  <ClkoutSRC6 value="Enabled" value_list="['Disabled', 'Enabled']" label="SRC6" help_text="Enable/Disable the CLKOUT_SRC6 differential output buffer." key="CsePlugin:Icc:0/ClkoutSRC6"/>
                  <ClkoutSRC7 value="Enabled" value_list="['Disabled', 'Enabled']" label="SRC7" help_text="Enable/Disable the CLKOUT_SRC7 differential output buffer." key="CsePlugin:Icc:0/ClkoutSRC7"/>
                  <ClkoutSRC8 value="Enabled" value_list="['Disabled', 'Enabled']" label="SRC8" help_text="Enable/Disable the CLKOUT_SRC78 differential output buffer." key="CsePlugin:Icc:0/ClkoutSRC8"/>
                  <ClkoutSRC9 value="Enabled" value_list="['Disabled', 'Enabled']" label="SRC9" help_text="Enable/Disable the CLKOUT_SRC9 differential output buffer." key="CsePlugin:Icc:0/ClkoutSRC9"/>
                  <ClkoutSRC10 value="Enabled" value_list="['Disabled', 'Enabled']" label="SRC10" help_text="Enable/Disable the CLKOUT_SRC10 differential output buffer." key="CsePlugin:Icc:0/ClkoutSRC10"/>
                  <ClkoutSRC11 value="Enabled" value_list="['Disabled', 'Enabled']" label="SRC11" help_text="Enable/Disable the CLKOUT_SRC11 differential output buffer." key="CsePlugin:Icc:0/ClkoutSRC11"/>
                  <ClkoutSRC12 value="Enabled" value_list="['Disabled', 'Enabled']" label="SRC12" help_text="Enable/Disable the CLKOUT_SRC12 differential output buffer." key="CsePlugin:Icc:0/ClkoutSRC12"/>
                  <ClkoutSRC13 value="Enabled" value_list="['Disabled', 'Enabled']" label="SRC13" help_text="Enable/Disable the CLKOUT_SRC13 differential output buffer." key="CsePlugin:Icc:0/ClkoutSRC13"/>
                  <ClkoutSRC14 value="Enabled" value_list="['Disabled', 'Enabled']" label="SRC14" help_text="Enable/Disable the CLKOUT_SRC14 differential output buffer." key="CsePlugin:Icc:0/ClkoutSRC14"/>
                  <ClkoutSRC15 value="Enabled" value_list="['Disabled', 'Enabled']" label="SRC15" help_text="Enable/Disable the CLKOUT_SRC15 differential output buffer." key="CsePlugin:Icc:0/ClkoutSRC15"/>
                  <ClkoutSRC16 value="Enabled" value_list="['Disabled', 'Enabled']" label="SRC16" help_text="Enable/Disable the CLKOUT_SRC16 differential output buffer." key="CsePlugin:Icc:0/ClkoutSRC16"/>
                  <ClkoutSRC17 value="Enabled" value_list="['Disabled', 'Enabled']" label="SRC17" help_text="Enable/Disable the CLKOUT_SRC17 differential output buffer." key="CsePlugin:Icc:0/ClkoutSRC17"/>
               </ClockOutputConfiguration>
               <PwrManagementConfiguration label="Power Management Configuration">
                  <ClkreqMapSRC0 value="GPP_D_0" value_list="['GPP_D_0', 'GPP_D_1', 'GPP_D_2', 'GPP_D_3', 'GPP_D_11', 'GPP_D_12', 'GPP_D_13', 'GPP_D_14', 'GPP_H_2', 'GPP_H_3', 'GPP_H_4', 'GPP_H_5', 'GPP_H_6', 'GPP_H_7', 'GPP_H_8', 'GPP_H_9', 'GPP_J_8', 'GPP_J_9']" label="SRC0 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC0. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." key="CsePlugin:Icc:0/ClkreqMapSRC0"/>
                  <ClkreqMapSRC1 value="GPP_D_1" value_list="['GPP_D_0', 'GPP_D_1', 'GPP_D_2', 'GPP_D_3', 'GPP_D_11', 'GPP_D_12', 'GPP_D_13', 'GPP_D_14', 'GPP_H_2', 'GPP_H_3', 'GPP_H_4', 'GPP_H_5', 'GPP_H_6', 'GPP_H_7', 'GPP_H_8', 'GPP_H_9', 'GPP_J_8', 'GPP_J_9']" label="SRC1 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC1. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." key="CsePlugin:Icc:0/ClkreqMapSRC1"/>
                  <ClkreqMapSRC2 value="GPP_H_5" value_list="['GPP_D_0', 'GPP_D_1', 'GPP_D_2', 'GPP_D_3', 'GPP_D_11', 'GPP_D_12', 'GPP_D_13', 'GPP_D_14', 'GPP_H_2', 'GPP_H_3', 'GPP_H_4', 'GPP_H_5', 'GPP_H_6', 'GPP_H_7', 'GPP_H_8', 'GPP_H_9', 'GPP_J_8', 'GPP_J_9']" label="SRC2 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC2. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." key="CsePlugin:Icc:0/ClkreqMapSRC2"/>
                  <ClkreqMapSRC3 value="GPP_D_3" value_list="['GPP_D_0', 'GPP_D_1', 'GPP_D_2', 'GPP_D_3', 'GPP_D_11', 'GPP_D_12', 'GPP_D_13', 'GPP_D_14', 'GPP_H_2', 'GPP_H_3', 'GPP_H_4', 'GPP_H_5', 'GPP_H_6', 'GPP_H_7', 'GPP_H_8', 'GPP_H_9', 'GPP_J_8', 'GPP_J_9']" label="SRC3 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC3. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." key="CsePlugin:Icc:0/ClkreqMapSRC3"/>
                  <ClkreqMapSRC4 value="GPP_H_4" value_list="['GPP_D_0', 'GPP_D_1', 'GPP_D_2', 'GPP_D_3', 'GPP_D_11', 'GPP_D_12', 'GPP_D_13', 'GPP_D_14', 'GPP_H_2', 'GPP_H_3', 'GPP_H_4', 'GPP_H_5', 'GPP_H_6', 'GPP_H_7', 'GPP_H_8', 'GPP_H_9', 'GPP_J_8', 'GPP_J_9']" label="SRC4 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC4. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." key="CsePlugin:Icc:0/ClkreqMapSRC4"/>
                  <ClkreqMapSRC5 value="GPP_D_12" value_list="['GPP_D_0', 'GPP_D_1', 'GPP_D_2', 'GPP_D_3', 'GPP_D_11', 'GPP_D_12', 'GPP_D_13', 'GPP_D_14', 'GPP_H_2', 'GPP_H_3', 'GPP_H_4', 'GPP_H_5', 'GPP_H_6', 'GPP_H_7', 'GPP_H_8', 'GPP_H_9', 'GPP_J_8', 'GPP_J_9']" label="SRC5 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC5. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." key="CsePlugin:Icc:0/ClkreqMapSRC5"/>
                  <ClkreqMapSRC6 value="GPP_H_7" value_list="['GPP_D_0', 'GPP_D_1', 'GPP_D_2', 'GPP_D_3', 'GPP_D_11', 'GPP_D_12', 'GPP_D_13', 'GPP_D_14', 'GPP_H_2', 'GPP_H_3', 'GPP_H_4', 'GPP_H_5', 'GPP_H_6', 'GPP_H_7', 'GPP_H_8', 'GPP_H_9', 'GPP_J_8', 'GPP_J_9']" label="SRC6 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC6. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." key="CsePlugin:Icc:0/ClkreqMapSRC6"/>
                  <ClkreqMapSRC7 value="GPP_H_6" value_list="['GPP_D_0', 'GPP_D_1', 'GPP_D_2', 'GPP_D_3', 'GPP_D_11', 'GPP_D_12', 'GPP_D_13', 'GPP_D_14', 'GPP_H_2', 'GPP_H_3', 'GPP_H_4', 'GPP_H_5', 'GPP_H_6', 'GPP_H_7', 'GPP_H_8', 'GPP_H_9', 'GPP_J_8', 'GPP_J_9']" label="SRC7 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC7. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." key="CsePlugin:Icc:0/ClkreqMapSRC7"/>
                  <ClkreqMapSRC8 value="GPP_H_2" value_list="['GPP_D_0', 'GPP_D_1', 'GPP_D_2', 'GPP_D_3', 'GPP_D_11', 'GPP_D_12', 'GPP_D_13', 'GPP_D_14', 'GPP_H_2', 'GPP_H_3', 'GPP_H_4', 'GPP_H_5', 'GPP_H_6', 'GPP_H_7', 'GPP_H_8', 'GPP_H_9', 'GPP_J_8', 'GPP_J_9']" label="SRC8 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC8. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." key="CsePlugin:Icc:0/ClkreqMapSRC8"/>
                  <ClkreqMapSRC9 value="GPP_H_5" value_list="['GPP_D_0', 'GPP_D_1', 'GPP_D_2', 'GPP_D_3', 'GPP_D_11', 'GPP_D_12', 'GPP_D_13', 'GPP_D_14', 'GPP_H_2', 'GPP_H_3', 'GPP_H_4', 'GPP_H_5', 'GPP_H_6', 'GPP_H_7', 'GPP_H_8', 'GPP_H_9', 'GPP_J_8', 'GPP_J_9']" label="SRC9 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC9. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." key="CsePlugin:Icc:0/ClkreqMapSRC9"/>
                  <ClkreqMapSRC10 value="GPP_D_11" value_list="['GPP_D_0', 'GPP_D_1', 'GPP_D_2', 'GPP_D_3', 'GPP_D_11', 'GPP_D_12', 'GPP_D_13', 'GPP_D_14', 'GPP_H_2', 'GPP_H_3', 'GPP_H_4', 'GPP_H_5', 'GPP_H_6', 'GPP_H_7', 'GPP_H_8', 'GPP_H_9', 'GPP_J_8', 'GPP_J_9']" label="SRC10 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC10. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." key="CsePlugin:Icc:0/ClkreqMapSRC10"/>
                  <ClkreqMapSRC11 value="GPP_H_3" value_list="['GPP_D_0', 'GPP_D_1', 'GPP_D_2', 'GPP_D_3', 'GPP_D_11', 'GPP_D_12', 'GPP_D_13', 'GPP_D_14', 'GPP_H_2', 'GPP_H_3', 'GPP_H_4', 'GPP_H_5', 'GPP_H_6', 'GPP_H_7', 'GPP_H_8', 'GPP_H_9', 'GPP_J_8', 'GPP_J_9']" label="SRC11 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC11. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." key="CsePlugin:Icc:0/ClkreqMapSRC11"/>
                  <ClkreqMapSRC12 value="GPP_D_14" value_list="['GPP_D_0', 'GPP_D_1', 'GPP_D_2', 'GPP_D_3', 'GPP_D_11', 'GPP_D_12', 'GPP_D_13', 'GPP_D_14', 'GPP_H_2', 'GPP_H_3', 'GPP_H_4', 'GPP_H_5', 'GPP_H_6', 'GPP_H_7', 'GPP_H_8', 'GPP_H_9', 'GPP_J_8', 'GPP_J_9']" label="SRC12 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC12. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." key="CsePlugin:Icc:0/ClkreqMapSRC12"/>
                  <ClkreqMapSRC13 value="GPP_D_13" value_list="['GPP_D_0', 'GPP_D_1', 'GPP_D_2', 'GPP_D_3', 'GPP_D_11', 'GPP_D_12', 'GPP_D_13', 'GPP_D_14', 'GPP_H_2', 'GPP_H_3', 'GPP_H_4', 'GPP_H_5', 'GPP_H_6', 'GPP_H_7', 'GPP_H_8', 'GPP_H_9', 'GPP_J_8', 'GPP_J_9']" label="SRC13 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC13. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." key="CsePlugin:Icc:0/ClkreqMapSRC13"/>
                  <ClkreqMapSRC14 value="GPP_J_8" value_list="['GPP_D_0', 'GPP_D_1', 'GPP_D_2', 'GPP_D_3', 'GPP_D_11', 'GPP_D_12', 'GPP_D_13', 'GPP_D_14', 'GPP_H_2', 'GPP_H_3', 'GPP_H_4', 'GPP_H_5', 'GPP_H_6', 'GPP_H_7', 'GPP_H_8', 'GPP_H_9', 'GPP_J_8', 'GPP_J_9']" label="SRC14 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC14. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." key="CsePlugin:Icc:0/ClkreqMapSRC14"/>
                  <ClkreqMapSRC15 value="GPP_H_9" value_list="['GPP_D_0', 'GPP_D_1', 'GPP_D_2', 'GPP_D_3', 'GPP_D_11', 'GPP_D_12', 'GPP_D_13', 'GPP_D_14', 'GPP_H_2', 'GPP_H_3', 'GPP_H_4', 'GPP_H_5', 'GPP_H_6', 'GPP_H_7', 'GPP_H_8', 'GPP_H_9', 'GPP_J_8', 'GPP_J_9']" label="SRC15 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC15. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." key="CsePlugin:Icc:0/ClkreqMapSRC15"/>
                  <ClkreqMapSRC16 value="GPP_H_8" value_list="['GPP_D_0', 'GPP_D_1', 'GPP_D_2', 'GPP_D_3', 'GPP_D_11', 'GPP_D_12', 'GPP_D_13', 'GPP_D_14', 'GPP_H_2', 'GPP_H_3', 'GPP_H_4', 'GPP_H_5', 'GPP_H_6', 'GPP_H_7', 'GPP_H_8', 'GPP_H_9', 'GPP_J_8', 'GPP_J_9']" label="SRC16 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC15. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." key="CsePlugin:Icc:0/ClkreqMapSRC16"/>
                  <ClkreqMapSRC17 value="GPP_D_2" value_list="['GPP_D_0', 'GPP_D_1', 'GPP_D_2', 'GPP_D_3', 'GPP_D_11', 'GPP_D_12', 'GPP_D_13', 'GPP_D_14', 'GPP_H_2', 'GPP_H_3', 'GPP_H_4', 'GPP_H_5', 'GPP_H_6', 'GPP_H_7', 'GPP_H_8', 'GPP_H_9', 'GPP_J_8', 'GPP_J_9']" label="SRC17 CLKREQ# Mapping" help_text="Assign the CLKREQ# signal associated with CLKOUT_SRC15. Please note that remapping of any SRC CLKREQ# would require swapping the relevant status of SRC# under Clock Output Configuration to match the remapping." key="CsePlugin:Icc:0/ClkreqMapSRC17"/>
               </PwrManagementConfiguration>
               <HybridStorageConfiguration label="Hybrid Storage Configuration">
                  <HybridStrgMap value="CLKOUT_SRC_P/N_0" value_list="['CLKOUT_SRC_P/N_0', 'CLKOUT_SRC_P/N_1', 'CLKOUT_SRC_P/N_2', 'CLKOUT_SRC_P/N_3', 'CLKOUT_SRC_P/N_4', 'CLKOUT_SRC_P/N_5', 'CLKOUT_SRC_P/N_6', 'CLKOUT_SRC_P/N_7', 'CLKOUT_SRC_P/N_8', 'CLKOUT_SRC_P/N_9', 'CLKOUT_SRC_P/N_10', 'CLKOUT_SRC_P/N_11', 'CLKOUT_SRC_P/N_12', 'CLKOUT_SRC_P/N_13', 'CLKOUT_SRC_P/N_14', 'CLKOUT_SRC_P/N_15', 'CLKOUT_SRC_P/N_16', 'CLKOUT_SRC_P/N_17']" label="Hybrid Storage CLKREQ# Mapping (SRCCLKREQB_18)" help_text="Hybrid Storage Power Management Configuration" key="CsePlugin:Icc:0/HybridStrgMap"/>
                  <HybridStrgEn value="Disabled" value_list="['Disabled', 'Enabled']" label="Hybrid Storage Enable" help_text="Hbyrid Storage Enable Configuration" key="CsePlugin:Icc:0/HybridStrgEn"/>
               </HybridStorageConfiguration>
            </Profile>
         </Profiles>
      </IccPolicies>
   </Icc>
   <NetworkingConnectivity label="Networking and Connectivity">
      <WiredLanConfiguration label="Wired Lan Configuration">
         <LanPhyPwrCtrlGpd11Config value="Enable as LANPHYPC" value_list="['Enable as GPD11', 'Enable as LANPHYPC']" label="LAN PHY Power Control GPD11 Signal Configuration" help_text="This setting allows the user to assign the LAN PHY Power Control signal to GbE or as GDP11. Note: If using Intel(R) Integrated LAN this setting should be set to &quot;&quot;Enable as LANPHYPC&quot;&quot;." key="DescriptorPlugin:PchStraps:PCH_Strap_GPCOM2_gpio_sstrap_gpd_11_lanphypc_sel"/>
         <GbeMacSmbAddrs value="0x70" label="GbE MAC SMBus Address" help_text="This setting configures Intel(R) Integrated Wired LAN MAC SMBus address to accept SMBus cycles from the PHY. Note: Recommended setting is 70h." key="DescriptorPlugin:PchStraps:PCH_Strap_CSME_SMS1_GbE_ADDR"/>
         <GbeMacSmbAddrsEn value="Yes" value_list="['No', 'Yes']" label="GbE MAC SMBus Address Enabled" help_text="This enables the Intel(R) Integrated Wired LAN MAC SMBus address. Note: This setting must be enabled if using Intel(R) Integrated LAN." key="DescriptorPlugin:PchStraps:PCH_Strap_CSME_SMS1_GBE_EN"/>
         <GbePHYSmbAddrs value="0x64" label="GbE PHY SMBus Address" help_text="This is the Intel PHY SMBus address. &lt;br /&gt;This field must be programmed to 64h. &lt;br /&gt;GbE PHY SMBus Address and GbE MAC address have to be programmed to 64h and 70h in &lt;br /&gt;order to ensure proper arbitration of SMBus communication between the Intel integrated MAC and PHY." key="DescriptorPlugin:PchStraps:PCH_Strap_CSME_SMS2_GbE_ADDR"/>
         <PhyConnected value="PHY on SMLink0" value_list="['No PHY Connected', 'PHY on SMBus', 'PHY on SMLink0', 'PHY on SMLink1']" label="PHY Connection" help_text="This selects which SMBus network is used to connect GbE PHY to MAC/PCH." key="DescriptorPlugin:PchStraps:PCH_Strap_GBE_Phy_Connected_PHYCON"/>
         <GbePCIePortSelect value="Port7" value_list="['None', 'Port3', 'Port7', 'Port15']" label="GbE PCIe Port Select" help_text="This setting allows customers to configure the PCIe Port that will Intel(R) Integrated LAN will operate on." key="DescriptorPlugin:PchStraps:GbePCIePortSelect"/>
         <LanPhyPwrUpTime value="100ms" value_list="['100ms', '50ms']" label="LAN PHY Power Up Time" help_text="This bit determines how long the delay for LAN PHY to power up after de-assertion of &lt;br /&gt;SLP_LAN#" key="DescriptorPlugin:PmcStraps:PMC_Strap_LAN_PHY_PU_TIME"/>
         <LanEnable value="Yes" value_list="['Yes', 'No']" label="Intel(R) Integrated Wired LAN Enabled" help_text="This setting allows customers to enable / disable Intel(R) Integrated LAN operation over the PCIe Port selected by the GbE PCIe Port Select option." key="DescriptorPlugin:PmcStraps:PMC_Strap_GBE_DIS_STRAP"/>
         <MELanPowerWell value="SLP_LAN#" value_list="['Core Well', 'SUS Well', 'ME Well', 'SLP_LAN#']" label="LAN Power Well" help_text="This setting allows the customer to configure the powerwell that will be used by Intel(R) Integrated LAN.  Note: Recommended setting is SLP_LAN#." key="CsePlugin:AutoNvars:ME_CONF_WRK#MELanPowerWell"/>
      </WiredLanConfiguration>
      <WirelessLanConfiguration label="Wireless Lan Configuration">
         <SlpWlanGdp9Config value="Enable as SLP_WLAN#" value_list="['Enable as SLP_WLAN#', 'Enable as GPD9']" label="SLP_WLAN# / GDP9 Signal Configuration" help_text="This setting allows user the to assign the WLAN Power Control signal to WLAN or as GDP9. Note: If using Intel(R) Wireless LAN this setting should be set to &quot;&quot;Enable as SLP_WLAN#&quot;&quot;." key="DescriptorPlugin:PchStraps:PCH_Strap_GPCOM2_gpio_sstrap_gpd_9_slp_wlanb_sel"/>
         <CnviWlanCrdEn value="Enabled" value_list="['Enabled', 'Disabled']" label="CNVi WLAN Card Enabled" help_text="This setting determine whether the platform support CNVi based WLAN card or not.  &lt;br /&gt;Note: This setting should be set to enabled on either Corporate or Consumer planforms to avoid issues if WLAN card is changed in the future." key="DescriptorPlugin:PmcStraps:PMC_Strap_CNVI_DIS_STRAP"/>
         <MeClinkEnable value="Yes" value_list="['No', 'Yes']" label="Intel(R) ME CLINK Signal Enabled" help_text="This setting allows customers to enable / disable the Wireless LAN CLINK signal through Intel(R) ME firmware.  Note: For using Intel(R) vPro Wireless solutions this should be set to Yes." key="CsePlugin:AutoNvars:ME_CONF_WRK#MeClinkEnable"/>
         <MEWlanPowerWell value="SLP_WLAN#" value_list="['Disabled', 'Core Well || SLP_S3#', 'Primary Well || SLP_SUS#', 'SLP_A#', 'SLP_WLAN#']" label="WLAN Power Well" help_text="This setting allow the customer to configure the powerwell that will be used by Intel(R) wireless lan. note: recommended setting is slp_wlan#" key="CsePlugin:AutoNvars:ME_CONF_WRK#MEWlanPowerWell"/>
      </WirelessLanConfiguration>
      <TimeSensitiveNetworkingConfiguration label="Time Sensitive Networking Configuration">
         <TsnSpeedSelect value="TSN 1 and TSN 2 1 Gig" value_list="['TSN 1 and TSN 2 1 Gig', 'TSN 1 1 Gig and TSN 2 2.5 Gig', 'TSN 1 2.5 Gig and TSN 2 1 Gig', 'TSN 1 and TSN 2 2.5 Gig']" label="Time Sensitive Networking Link Speed Select" help_text="This setting determines the Link speed of TSN ports 1 and 2." key="DescriptorPlugin:PchStraps:PCH_Strap_MGBE_mgbe_soc_specific"/>
         <TsnEnabled value="TSN 1 and 2 Disabled" value_list="['TSN 1 and 2 Disabled', 'TSN  1 Enabled TSN 2 Disabled', 'TSN  1 Disabled TSN 2 Enabled', 'TSN  1 and TSN 2 Enabled']" label="Time Sensitive Networking" help_text="This setting allows customers to enable / disable Time Sensitive Networking controller on the platform." key="DescriptorPlugin:PmcStraps:TsnEnabled"/>
      </TimeSensitiveNetworkingConfiguration>
   </NetworkingConnectivity>
   <InternalPchBuses label="Internal PCH Buses">
      <PchTimerConfiguration label="PCH Timer Configuration">
         <t573TimingConfig value="100ms" value_list="['100ms', '50ms', '5ms', '1ms']" label="PCH clock output stable to PROCPWRGD high (tPCH45)" help_text="This setting configures the minimum timing from XCK_PLL locked to CPUPWRGD high. For further details see AlderLake Platform Controller Hub EDS." key="DescriptorPlugin:PmcStraps:PMC_Strap_T573_TIMING"/>
         <t1001TimingConfig value="1ms" value_list="['1ms', '5ms', '2ms']" label="PROCPWRGD and SYS_PWROK high to SUS_STAT# de-assertion (tPCH46)" help_text="This setting configures the minimum timing from CPUPWRGD assertion to SUS_STAT#. For further details see Alder Lake Controller Hub EDS." key="DescriptorPlugin:PmcStraps:PMC_Strap_T1001_TIMING"/>
         <OcWdtSsEnable value="OC WDT Disabled" value_list="['OC WDT Disabled', 'OC WDT 3 Second Timeout', 'OC WDT 5 Second Timeout', 'OC WDT 10 Second Timeout', 'OC WDT 15 Second Timeout', 'OC WDT 30 Second Timeout', 'OC WDT 45 Second Timeout', 'OC WDT 60 Second Timeout']" label="Over Clocking Watchdog Self Start Enable" help_text="This setting affect whether the Over Clocking Watchdog Timer is enabled to automatically start on Host power cycle." key="DescriptorPlugin:PmcStraps:PMC_Strap_OC_WDT_SS_EN"/>
         <ApwrokTiming value="2ms" value_list="['2ms', '4ms', '8ms', '15ms']" label="APWROK Timing" help_text="This soft strap determines the timing between the SLP_A# pin de-asserting and the APWROK timer expiration." key="DescriptorPlugin:PmcStraps:PMC_Strap_APWROK_TIMING"/>
         <t36TimerEnable value="Disabled" value_list="['Disabled', 'Enabled']" label="PCIe Power Stable Timer (tPCH33)" help_text="This setting configures the enables / disables the tPCH33 timer. When enabled PCH will count 99ms from PWROK assertion before PLTRST# is de-asserted. Note: The recommended setting is &quot;&quot;Disabled&quot;&quot;" key="DescriptorPlugin:PmcStraps:PMC_Strap_T36_ENABLE"/>
      </PchTimerConfiguration>
      <SmbusSmlinkConfiguration label="SMBus / SMLink Configuration">
         <SmbAlrtModeConfig value="Enable as GPP_C2" value_list="['Enable as GPP_C2', 'Enable as Intel(R) SMBus ASD']" label="Intel(R) SMBus ASD Mode Configuration" help_text="This setting determines the native mode of operation for the Intel(R) SMBus ASD signal." key="DescriptorPlugin:PchStraps:PCH_Strap_GPCOM3_gpio_sstrap_smbalertb"/>
         <SMBusTcoSlaveSelect value="Intel(R) SMBus" value_list="['Intel(R) SMBus', 'SMLink 0']" label="SMBus / SMLink TCO Slave Connection" help_text="This setting configures the TCO Slave connection to ether the Intel(R) SMBus or SMLink0. For further details see Alder Lake Platform Controller Hub EDS." key="DescriptorPlugin:PchStraps:PCH_Strap_CSME_SMT1_TCOSSEL"/>
         <SMBusI2cAddress value="0x0" label="Intel(R) SMBus I2C Address" help_text="This setting configures the Intel(R) SMBus I2C Address. Note: This setting is only used for testing purposes. The recommended setting is &quot;&quot;0000000&quot;&quot;" key="DescriptorPlugin:PchStraps:PCH_Strap_CSME_SMT1_I2C_ADDR"/>
         <SMBusAsdAddress value="0x0" label="Intel(R) SMBus ASD Address" help_text="This setting configures the Intel(R) SMBus Alert Sending Device Address. For details see Alder Lake SPI Programming guide further details." key="DescriptorPlugin:PchStraps:PCH_Strap_CSME_SMT1_ASD_ADDR"/>
         <SMBusI2cEnable value="No" value_list="['No', 'Yes']" label="Intel(R) SMBus I2C Address Enabled" help_text="This setting enables / disables the Intel(R) SMBus I2C Address. Note: This setting is only used for testing purposes. The recommended setting is &quot;&quot;No&quot;&quot;" key="DescriptorPlugin:PchStraps:PCH_Strap_CSME_SMT1_I2C_EN"/>
         <SMBusAsdEnable value="No" value_list="['No', 'Yes']" label="Intel(R) SMBus ASD Address Enabled" help_text="This setting enables / disables the Intel(R) SMBus Alert Sending Device. For details see Alder Lake SPI Programming guide further details." key="DescriptorPlugin:PchStraps:PCH_Strap_CSME_SMT1_ASD_EN"/>
         <SMBusAsfId value="0x0" label="Intel(R) SMBus Subsystem Vendor and Device ID for ASF" help_text="This setting configures the Intel(R) SMBus Subsystem Vendor and Device ID for ASF. For details see Alder Lake SPI Programming guide further details." key="DescriptorPlugin:PchStraps:PCH_Strap_CSME_SMT1_AUDIDB118"/>
         <SLink0Enable value="Yes" value_list="['No', 'Yes']" label="SMLink0 Enabled" help_text="This setting enables / disables SMLink0 interface. For further details see Alder Lake Platform Controller Hub EDS. Note: If using Intel(R) NFC this setting must be set to &quot;&quot;Yes&quot;&quot;." key="DescriptorPlugin:PchStraps:PCH_Strap_CSME_SMT2_SMTEN"/>
         <SLink0MctpAddress value="0x0" label="Intel(R) SMLink0 MCTP Address" help_text="This setting configures the Intel(R) SMLink0 MCTP Address.  &lt;br /&gt;Note: This setting is only used for testing." key="DescriptorPlugin:PchStraps:PCH_Strap_CSME_SMT2_MCTP_ADDR"/>
         <SLink0MctpEnable value="No" value_list="['No', 'Yes']" label="Intel(R) SMLink0 MCTP Address Enabled" help_text="This setting enables / disables the Intel(R) SMLink0 MCTP Address.  &lt;br /&gt;Note: This setting is only used for testing purposes." key="DescriptorPlugin:PchStraps:PCH_Strap_CSME_SMT2_MCTP_EN"/>
         <SLink0freq value="1 MHz" value_list="['100 KHz', '400 KHz', '1 MHz']" label="SMLink0 Frequency" help_text="This setting determines the frequency at which the SMLink0 will operate. Note: The recommended setting is &quot;&quot;1MHz&quot;&quot;" key="DescriptorPlugin:PchStraps:PCH_Strap_CSME_SMT2_SPD"/>
         <SLink1Enable value="Yes" value_list="['No', 'Yes']" label="SMLink1 Enabled" help_text="This setting enables / disables SMLink1 interface. For further details see Alder Lake Platform Controller Hub EDS.  &lt;br /&gt;Note: This setting must be set to &quot;Yes&quot; if using PCH / MCP Thermal reporting." key="DescriptorPlugin:PchStraps:PCH_Strap_CSME_SMT3_SMTEN"/>
         <SLink1GPTargetEnable value="No" value_list="['No', 'Yes']" label="SMLink1 GP Target Address Enabled" help_text="This setting enables / disables SMLink1 GP Target Address interface. For further details see Alder Lake Platform Controller Hub EDS. Note: This setting must be set to &quot;&quot;Yes&quot;&quot; if using PCH / MCP Thermal reporting." key="DescriptorPlugin:PchStraps:PCH_Strap_CSME_SMT3_SML1GPAEN"/>
         <SLink1GPTargetAddress value="0x0" label="SMLink1 GP Target Address" help_text="This setting configures SMLink1 GP Target Address. For further details see Alder Lake Platform Controller Hub EDS." key="DescriptorPlugin:PchStraps:PCH_Strap_CSME_SMT3_SML1GPA"/>
         <SLink1I2cAddress value="0x0" label="SMLink1 I2C Target Address" help_text="This setting configures SMLink1 I2C Target Address. For further details see Alder Lake Platform Controller Hub EDS." key="DescriptorPlugin:PchStraps:PCH_Strap_CSME_SMT3_I2C_ADDR"/>
         <SLink1I2cEnable value="No" value_list="['No', 'Yes']" label="SMLink1 I2C Target Address Enabled" help_text="This setting configures SMLink1 I2C Target Address. For further details see Alder Lake Platform Controller Hub EDS." key="DescriptorPlugin:PchStraps:PCH_Strap_CSME_SMT3_I2C_EN"/>
         <SLink1freq value="100 KHz" value_list="['100 KHz', '400 KHz', '1 MHz']" label="SMLink1 Frequency" help_text="This setting determines the frequency at which the SMLink1 will operate. Note: The recommended setting is &quot;&quot;100KHz&quot;&quot;" key="DescriptorPlugin:PchStraps:PCH_Strap_CSME_SMT3_SPD"/>
      </SmbusSmlinkConfiguration>
      <EspiConfiguration label="eSPI Configuration">
         <EspiEcBusfreq value="20MHz" value_list="['20MHz', '25MHz', '33MHz', '50MHz']" label="eSPI / EC Bus Frequency" help_text="Indicates the maximum frequency of the eSPI bus that is supported by the eSPI Master and platform configuration (trace length, number of Slaves, etc.). The actual frequency of the eSPI bus will be the minimum of this field and the Slave's maximum frequency advertised in its General Capabilities register." key="DescriptorPlugin:PchStraps:PCH_Strap_SPI_ec_max_freq"/>
         <EspiEcCrcCheckEnable value="Yes" value_list="['Yes', 'No']" label="eSPI / EC CRC Check Enabled" help_text="This setting enables CRC checking on eSPI Slave 0 channel." key="DescriptorPlugin:PchStraps:PCH_Strap_SPI_ec_crcchk_dis"/>
         <EspiEcMaxIoMode value="Single" value_list="['Single', 'Single and Dual', 'Single and Quad', 'Single, Dual and Quad']" label="eSPI / EC Maximum I/O Mode" help_text="Indicates the maximum IO Mode (Single/Dual/Quad) of the eSPI bus that is supported by the eSPI &lt;br /&gt;Master and specific platform configuration. The actual IO Mode of the eSPI bus will be the minimum &lt;br /&gt;of this field and the Slave's maximum IO Mode advertised in its General Capabilities register." key="DescriptorPlugin:PchStraps:PCH_Strap_SPI_ec_max_io_mode"/>
         <EspiEcSlave1DeviceEn value="No" value_list="['No', 'Yes']" label="eSPI / EC Slave 1 Device Enabled" help_text="This setting enables the Slave device on the eSPI interface." key="DescriptorPlugin:PchStraps:PCH_Strap_SPI_cs1_en"/>
         <EspiEcSlv1DevBusfreq value="50MHz" value_list="['20MHz', '25MHz', '33MHz', '50MHz']" label="eSPI / EC Slave 1 Device Bus Frequency" help_text="This setting configures the maximum operating frequency of the Slave device." key="DescriptorPlugin:PchStraps:PCH_Strap_SPI_cs1_max_freq"/>
         <EspiEcSlv1DevMaxIoMode value="Single, Dual and Quad" value_list="['Single', 'Single and Duel', 'Single and Quad', 'Single, Dual and Quad']" label="eSPI / EC Slave 1 Device Maximum I/O Mode" help_text="This setting configures the maximum I/O mode of the Slave device." key="DescriptorPlugin:PchStraps:PCH_Strap_SPI_cs1_max_io_mode"/>
         <EspiEcSlve1CrcChkEn value="Yes" value_list="['Yes', 'No']" label="eSPI / EC Slave 1 Device CRC Check Enable" help_text="This setting determines if CRC checking is enabled on the eSPI / EC Slave 1 Device channel." key="DescriptorPlugin:PchStraps:PCH_Strap_SPI_cs1_crcchk_dis"/>
         <EspiEcSlvAtchdFlshMor value="Single Outstanding Request" value_list="['Single Outstanding Request', 'Multiple Outstanding Requests']" label="eSPI / EC Slave Attached Flash Multiple Outstanding Requests Enable" help_text="This setting enabled multiple outstanding requests for the eSPI / EC Slave Attached Flash device." key="DescriptorPlugin:PchStraps:PCH_Strap_SPI_ec_safch_mor_en"/>
         <EspiEcSlvAtchdFlshOoo value="In-Order SAF Requests" value_list="['In-Order SAF Requests', 'Out-of-Order SAF Requests']" label="eSPI / EC Slave Attached Flash Channel OOO Enable" help_text="This setting enables Out or Order requests on the eSPI / EC Slave Attached Flash device." key="DescriptorPlugin:PchStraps:PCH_Strap_SPI_ec_safch_ooo_en"/>
         <EspiEcMaxOutReqMstrFlCh value="2" value_list="['2', '1']" label="eSPI / EC Max Outstanding Request for  Master Attached Flash Channel" help_text="This setting determines the Maximum outstanding requests on the eSPI / EC Master Attached Flash Channel." key="DescriptorPlugin:PchStraps:PCH_Strap_SPI_ec_mafch_mor"/>
         <EspiEcSlave2DeviceEn value="No" value_list="['No', 'Yes']" label="eSPI / EC Slave 2 Device Enabled" help_text="This setting enables the Slave device on the eSPI interface." key="DescriptorPlugin:PchStraps:PCH_Strap_SPI_cs2_en"/>
         <EspiEcSlve2CrcChkEn value="No" value_list="['Yes', 'No']" label="eSPI / EC Slave 2 Device CRC Check Enable" help_text="This setting determines if CRC checking is enabled on the eSPI / EC Slave 2 Device channel." key="DescriptorPlugin:PchStraps:PCH_Strap_SPI_cs2_crcchk_dis"/>
         <EspiEcSlv2DevMaxIoMode value="Single" value_list="['Single', 'Single and Duel', 'Single and Quad', 'Single, Dual and Quad']" label="eSPI / EC Slave 2 Device Maximum I/O Mode" help_text="This setting configures the maximum I/O mode of the Slave device." key="DescriptorPlugin:PchStraps:PCH_Strap_SPI_cs2_max_io_mode"/>
         <EspiEcSlv2DevBusfreq value="20MHz" value_list="['20MHz', '25MHz', '33MHz', '50MHz']" label="eSPI / EC Slave 2 Device Bus Frequency" help_text="This setting configures the maximum operating frequency of the Slave device." key="DescriptorPlugin:PchStraps:PCH_Strap_SPI_cs2_max_freq"/>
         <EspiEcSlave3DeviceEn value="No" value_list="['No', 'Yes']" label="eSPI / EC Slave 3 Device Enabled" help_text="This setting enables the Slave device on the eSPI interface." key="DescriptorPlugin:PchStraps:PCH_Strap_SPI_cs3_en"/>
         <EspiEcSlve3CrcChkEn value="No" value_list="['Yes', 'No']" label="eSPI / EC Slave 3 Device CRC Check Enable" help_text="This setting determines if CRC checking is enabled on the eSPI / EC Slave 3 Device channel." key="DescriptorPlugin:PchStraps:PCH_Strap_SPI_cs3_crcchk_dis"/>
         <EspiEcSlv3DevMaxIoMode value="Single" value_list="['Single', 'Single and Duel', 'Single and Quad', 'Single, Dual and Quad']" label="eSPI / EC Slave 3 Device Maximum I/O Mode" help_text="This setting configures the maximum I/O mode of the Slave device." key="DescriptorPlugin:PchStraps:PCH_Strap_SPI_cs3_max_io_mode"/>
         <EspiEcSlv3DevBusfreq value="20MHz" value_list="['20MHz', '25MHz', '33MHz', '50MHz']" label="eSPI / EC Slave 3 Device Bus Frequency" help_text="This setting configures the maximum operating frequency of the Slave device." key="DescriptorPlugin:PchStraps:PCH_Strap_SPI_cs3_max_freq"/>
      </EspiConfiguration>
      <DmiPcieConfiguration label="DMI / PCIe Configuration">
         <DmiLaneReversal value="No" value_list="['No', 'Yes']" label="DMI Lane Reversal" help_text="This setting allow the DMI Lane signals to be reversed. For further details see Alder Lake Platform Controller Hub EDS." key="DescriptorPlugin:PchStraps:PCH_Strap_DMI_LNREV"/>
         <DmiAcCoupling value="No" value_list="['No', 'Yes']" label="DMI AC Coupling Select" help_text="This setting determines if DMI is operating in AC or DC coupled mode." key="DescriptorPlugin:PchStraps:PCH_Strap_DMI_ACCSSP1"/>
         <DmiLaneWidth value="DMI x8" value_list="['DMI x4', 'DMI x8']" label="DMI Lane Width" help_text="This setting determines the number of DMI lanes available." key="DescriptorPlugin:PchStraps:PCH_Strap_DMI_FDP1"/>
         <DmiPciPortStagger value="Yes" value_list="['No', 'Yes']" label="DMI / PCIe Port Staggering Enabled" help_text="This setting configures DMI and PCIe for Port Staggering. For further details see Alder Lake Platform Controller Hub EDS." key="DescriptorPlugin:PchStraps:PCH_Strap_FIA_PD_PSE"/>
      </DmiPcieConfiguration>
   </InternalPchBuses>
   <Power label="Power">
      <PlatformPower label="Platform Power">
         <SlpS3Gdp4Config value="Enable as SLP_S3#" value_list="['Enable as SLP_S3#', 'Enable as GPD4']" label="SLP_S3# / GPD4 Signal Configuration" help_text="This setting allows the user to assign the SLP_S3# Power Control signal as SLP_S3# or as GDP4. For further details see Alder Lake Platform Controller Hub EDS." key="DescriptorPlugin:PchStraps:PCH_Strap_GPCOM2_gpio_sstrap_gpd_4_slp_s3b_sel"/>
         <SlpS4Gdp5Config value="Enable as SLP_S4#" value_list="['Enable as SLP_S4#', 'Enable as GPD5']" label="SLP_S4# / GPD5 Signal Configuration" help_text="This setting allows the user to assign the SLP_S4# Power Control signal as SLP_S4# or as GDP5. For further details see Alder Lake Platform Controller Hub EDS." key="DescriptorPlugin:PchStraps:PCH_Strap_GPCOM2_gpio_sstrap_gpd_5_slp_s4b_sel"/>
         <SlpAGpd6Config value="Enable as SLP_A#" value_list="['Enable as SLP_A#', 'Enable as GPD6']" label="SLP_A# / GPD6 Signal Configuration" help_text="This setting allows the user to assign the SLP_A# Power Control signal as SLP_A# or as GDP6. For further details see Alder Lake Platform Controller Hub EDS." key="DescriptorPlugin:PchStraps:PCH_Strap_GPCOM2_gpio_sstrap_gpd_6_slp_ab_sel"/>
         <SlpS5Gdp10Config value="Enable as SLP_S5#" value_list="['Enable as SLP_S5#', 'Enable as GPD10']" label="SLP_S5# / GPD10 Signal Configuration" help_text="This setting allows the user to assign the SLP_S5# Power Control signal as SLP_S5# or as GDP10. For further details see Alder Lake Platform Controller Hub EDS." key="DescriptorPlugin:PchStraps:PCH_Strap_GPCOM2_gpio_sstrap_gpd_10_slp_s5b_sel"/>
         <SlpS0TunnelDis value="Disabled" value_list="['Enabled', 'Disabled']" label="SLP_S0# Tunnel" help_text="This setting Enables / Disables the tunneling of the SLP_S0# pin over ESPI to the EC when in ESPI mode." key="DescriptorPlugin:PmcStraps:PMC_Strap_SLP_S0_TUNNEL_DIS"/>
      </PlatformPower>
      <DeepSx label="Deep Sx">
         <DeepSxSupportEnable value="No" value_list="['No', 'Yes']" label="Deep Sx Enabled" help_text="This setting enables / disables support for Deep Sx operation. For further details see Alder Lake Platform Controller Hub EDS. Note: Support for Deep Sx is board design dependent." key="DescriptorPlugin:PmcStraps:PMC_Strap_DEEPSX_PLT_CFG"/>
      </DeepSx>
      <PchThermalReporting label="PCH Thermal Reporting">
         <PchThrmlRprtngEn value="Yes" value_list="['Yes', 'No']" label="Thermal Power Reporting Enabled" help_text="This setting enabled a once-per-second timer interrupt is enabled which triggers firmware to report power and temperature information as enabled by configuration registers. &lt;br /&gt;Note: When this setting is disabled ensure that the once-per-second timer interrupt associated with this feature is also disabled." key="DescriptorPlugin:PmcStraps:PMC_Strap_THERM_PWR_REP_DIS"/>
      </PchThermalReporting>
   </Power>
   <IntegratedSensorHub label="Integrated Sensor Hub">
      <IntegratedSensorHub label="Integrated Sensor Hub">
         <IshSupported value="Yes" value_list="['Yes', 'No']" label="Integrated Sensor Hub Supported" help_text="This setting allows customers to enable / disable ISH on the platform." key="DescriptorPlugin:PmcStraps:PMC_Strap_ISH_DIS_STRAP"/>
         <IshPowerUpState value="Enabled" value_list="['Disabled', 'Enabled']" label="Integrated Sensor Hub Initial Power Up State" help_text="This setting allows customers to determine the power up state for ISH." key="CsePlugin:ConfigRulesNvar:ME_CONF_WRK#IshPowerUpState"/>
      </IntegratedSensorHub>
      <IshImage label="ISH Image">
         <InputFile value="C:\Users\achourey\can_mod_ifwi\temp2\ADL_SR03_C2B1-ADPSXXX_CPSF_SEP5_000000_FP_TypeA_dtpmenbld_2022WW51.1.0\Decompose\CsePlugin#ISH.bin" label="ISH Input File" help_text="Path to your ISH firmware binary file." key="CsePlugin:ISH:InputFile_path"/>
         <Length value="0x58000" label="Integrated Sensor Hub Length" help_text="Total size (in bytes) of the ISH code partition including reserved space. It is recommended to be at least 256kb." key="CsePlugin:ISH:Length"/>
      </IshImage>
      <IshData label="ISH Data">
         <PdtBinary value="C:\Users\achourey\can_mod_ifwi\temp2\ADL_SR03_C2B1-ADPSXXX_CPSF_SEP5_000000_FP_TypeA_dtpmenbld_2022WW51.1.0\Decompose\NVARS#IshPdt#IshPdtBinary.bin" label="ISH PDT Binary File" help_text="Path to your PDT binary file." key="CsePlugin:AutoNvars:IshPdt#IshPdtBinary"/>
      </IshData>
   </IntegratedSensorHub>
   <Camera label="Camera">
      <IPUSecurity label="IPU Security Configuration">
         <PrivacyFeatureControlDisabled value="true" value_list="['false', 'true']" label="Camera privacy feature control disabled" help_text="This NVAR enables/disables the camera privacy. Enabling this NVAR means that the Camera privacy GPIO Pin value is used to mask/unmask all cameras’ data from being used" key="CsePlugin:AutoNvars:IunitPrivacyControl#PrivacyFeatureControlDisabled"/>
         <SecureTouch value="Disabled" value_list="['Disabled', 'Enabled']" label="Secure Touch" help_text="When set, CAMERA_MASK register bits per CSI port are used to mask the data of cameras. When cleared, camera data is not masked. " key="CsePlugin:AutoNvars:IUnitOemCfg#SecureTouch"/>
         <FWSecureMode value="Enabled" value_list="['Disabled', 'Enabled']" label="FW Secure Mode" help_text="If enabled, access blockers in IS and PS are enabled, and FW is read from IMR. Must be enabled for FW authentication flow and execution of authenticated FW." key="CsePlugin:AutoNvars:IUnitOemCfg#FWSecureMode"/>
         <SecureTouchCameraMask value="0xFF" label="Secure Touch and Camera Mask" help_text="Camera mask bits per CSI port. When SECURE_TOUCH is set each set bit masks a CSI port for secure touch. When SECURE_TOUCH is cleared this register has no impact on the CSI ports." key="CsePlugin:AutoNvars:IUnitOemCfg#SecureTouchCameraMask"/>
      </IPUSecurity>
   </Camera>
   <Debug label="Debug">
      <Idlm label="IDLM">
         <IdlmFile value="" label="Intel(R) Debug Loadable Module – IDLM" help_text="This allows an IDLM binary to be merged into output image built by Intel (R) FIT" key="CsePlugin:IDLM:input_file_path"/>
      </Idlm>
      <DelayedAuthenticationModeConfiguration label="Delayed Authentication Mode Configuration">
         <DelayedAuthMode value="Yes" value_list="['No', 'Yes']" label="Delayed Authentication Mode Enabled" help_text="This setting enables Delayed Authentication Mode on the platform." key="CsePlugin:AutoNvars:Dam#DelayedAuthMode"/>
      </DelayedAuthenticationModeConfiguration>
      <IntelTraceHubTechnology label="Intel(R) Trace Hub Technology">
         <RomTraceEmergencyModeEn value="No" value_list="['No', 'Yes']" label="Intel(R) Trace Hub Emergency Mode Enabled" help_text="When enabled, Intel(R) ME programs Intel(R) Trace Hub to send debug traces over DCI OOB without target configuration from the Intel(R) System Studio tool. Note: This is intended for debug purposes only and should not be used in &quot;the&quot; shipping configuration." key="DescriptorPlugin:PchStraps:PCH_Strap_CSME_CSE_TRACEHUB_EMERGENCY_EN"/>
         <PmcDbgMsgsEnable value="Yes" value_list="['No', 'Yes']" label="PMC Hub Debug Messages Enabled" help_text="This setting enables PMC FW trace messages to Intel(R) &lt;br /&gt;Trace Hub - When set to Yes, enables trace messages." key="DescriptorPlugin:PmcStraps:PMC_Strap_STH_DBG_MSG_EN"/>
         <UnlockToken value="C:\Users\achourey\can_mod_ifwi\temp2\ADL_SR03_C2B1-ADPSXXX_CPSF_SEP5_000000_FP_TypeA_dtpmenbld_2022WW51.1.0\Decompose\CsePlugin#UTOK.bin" label="Unlock Token" help_text="This allows to enable debug capabilities using Secure Token binary file.&amp;#13;&amp;#10;Note: Need to move to separated 'Secure Debug' group." key="CsePlugin:UTOK:input_file_path"/>
         <IntelTrcHubBinary value="" label="Intel(R) Trace Hub Binary" help_text="This is the Intel(R) trace hub configuration file. which will be applied by intel me to configure Intel(R) trace hub. use this option to restore Intel(R) trace hub configuration when necessary." key="CsePlugin:AutoNvars:NorthPeakDebug#IntelTrcHubBinary"/>
         <RomTraceFiltering value="C:\Users\achourey\can_mod_ifwi\temp2\ADL_SR03_C2B1-ADPSXXX_CPSF_SEP5_000000_FP_TypeA_dtpmenbld_2022WW51.1.0\Decompose\NVARS#TraceHubFiltering#RomTraceFiltering.bin" label="Intel(R) Trace Hub Filtering" help_text="This setting allows a user input binary for filtering of output messages for Intel(R) Trace Hub" key="CsePlugin:AutoNvars:TraceHubFiltering#RomTraceFiltering"/>
      </IntelTraceHubTechnology>
      <IntelMeFirmwareDebuggingOverrides label="Intel(R) ME Firmware Debugging Overrides">
         <MERomBypassEnable value="No" value_list="['No', 'Yes']" label="Firmware ROM Bypass" help_text="This setting enables / disables firmware ROM bypass. Note: This setting only has affect when the firmware being used has ROM Bypass code present." key="DescriptorPlugin:PchStraps:PCH_Strap_CSME_CSE_CSE_ROM_Bypass_Enable_Softstrap"/>
         <MeRstBehavior value="Intel(R) ME Alternate image boot" value_list="['Intel(R) ME Alternate image boot', 'Intel(R) ME will Halt']" label="Intel(R) ME Reset Behavior" help_text="This setting determines Intel(R) ME behavior when boot image errors are encountered. &lt;br /&gt;Warning: This setting should be used for debug purposes only." key="DescriptorPlugin:PchStraps:PCH_Strap_CSME_CSE_SSS_AVOID_RESETS_ON_BAD_PATHS"/>
         <AfsIdleReclaim value="Yes" value_list="['Yes', 'No']" label="AFS Idle Flash Reclaim Enabled" help_text="This controls enabling / disabling of Intel(R) ME AFS Idle flash reclaim capabilities.  &lt;br /&gt;Note: This setting should be used for debug purposes only." key="DescriptorPlugin:PchStraps:PCH_Strap_CSME_CSE_AFS_Reclaim_Dis"/>
         <DbgOverridePreProdSi value="0x0" label="Debug Override Pre-Production Silicon" help_text="Allows the OEM to control FW features to assist with pre-production platform debugging.  This control has no effect if used on production silicon.  Note: Certain options will do not work when the descriptor is locked (See FW Bring-up Guide for setting details)." key="CsePlugin:AutoNvars:KernFixedData#DbgOverridePreProdSi"/>
         <DbgOverrideProdSi value="0x0" label="Debug Override Production Silicon" help_text="Allows the OEM to control FW features to assist with production platform debugging.  Note: Certain options will do not work when the descriptor is locked (See FW Bring-up Guide for setting details)." key="CsePlugin:AutoNvars:KernFixedData#DbgOverrideProdSi"/>
      </IntelMeFirmwareDebuggingOverrides>
      <DirectConnectInterfaceConfiguration label="Direct Connect Interface Configuration">
         <DciDbcEnable value="Yes" value_list="['No', 'Yes']" label="Intel(R) DCI DbC Interface Enabled" help_text="This setting enables / disables the Intel(R) DCI DbC interface. NOTE: Applies only before End of Manufacture." key="DescriptorPlugin:PchStraps:PCH_Strap_CSME_CSE_DCI_EN"/>
         <Usb1DciOobEnable value="Yes" value_list="['Yes', 'No']" label="DCI OOB over USB3 Port1 Enabled" help_text="This setting determines if the USB port being enabled for DCI OOB. If disabled it will block DCI OOB connection.  &lt;br /&gt;Note: This setting will be grayed out if USB3 / PCIe Combo Port 0 under the Flex I/O tab is set to 'PCIe (or GbE)'" key="DescriptorPlugin:PchStraps:PCH_Strap_EXI_PTSS_PORT0"/>
         <Usb2DciOobEnable value="Yes" value_list="['Yes', 'No']" label="DCI OOB over USB3 Port2 Enabled" help_text="This setting determines if the USB port being enabled for DCI OOB. If disabled it will block DCI OOB connection.  &lt;br /&gt;Note: This setting will be grayed out if USB3 / PCIe Combo Port 0 under the Flex I/O tab is set to 'PCIe (or GbE)'" key="DescriptorPlugin:PchStraps:PCH_Strap_EXI_PTSS_PORT1"/>
         <Usb3DciOobEnable value="Yes" value_list="['Yes', 'No']" label="DCI OOB over USB3 Port3 Enabled" help_text="This setting determines if the USB port being enabled for DCI OOB. If disabled it will block DCI OOB connection.  &lt;br /&gt;Note: This setting will be grayed out if USB3 / PCIe Combo Port 0 under the Flex I/O tab is set to 'PCIe (or GbE)'" key="DescriptorPlugin:PchStraps:PCH_Strap_EXI_PTSS_PORT2"/>
         <Usb4DciOobEnable value="Yes" value_list="['Yes', 'No']" label="DCI OOB over USB3 Port4 Enabled" help_text="This setting determines if the USB port being enabled for DCI OOB. If disabled it will block DCI OOB connection.  &lt;br /&gt;Note: This setting will be grayed out if USB3 / PCIe Combo Port 0 under the Flex I/O tab is set to 'PCIe (or GbE)'" key="DescriptorPlugin:PchStraps:PCH_Strap_EXI_PTSS_PORT3"/>
         <Usb5DciOobEnable value="Yes" value_list="['Yes', 'No']" label="DCI OOB over USB3 Port5 Enabled" help_text="This setting determines if the USB port being enabled for DCI OOB. If disabled it will block DCI OOB connection.  &lt;br /&gt;Note: This setting will be grayed out if USB3 / PCIe Combo Port 0 under the Flex I/O tab is set to 'PCIe (or GbE)'" key="DescriptorPlugin:PchStraps:PCH_Strap_EXI_PTSS_PORT4"/>
         <Usb6DciOobEnable value="Yes" value_list="['Yes', 'No']" label="DCI OOB over USB3 Port6 Enabled" help_text="This setting determines if the USB port being enabled for DCI OOB. If disabled it will block DCI OOB connection.  &lt;br /&gt;Note: This setting will be grayed out if USB3 / PCIe Combo Port 0 under the Flex I/O tab is set to 'PCIe (or GbE)'" key="DescriptorPlugin:PchStraps:PCH_Strap_EXI_PTSS_PORT5"/>
         <Usb7DciOobEnable value="Yes" value_list="['Yes', 'No']" label="DCI OOB over USB3 Port7 Enabled" help_text="This setting determines if the USB port being enabled for DCI OOB. If disabled it will block DCI OOB connection.  &lt;br /&gt;Note: This setting will be grayed out if USB3 / PCIe Combo Port 0 under the Flex I/O tab is set to 'PCIe (or GbE)'" key="DescriptorPlugin:PchStraps:PCH_Strap_EXI_PTSS_PORT6"/>
         <Usb8DciOobEnable value="Yes" value_list="['Yes', 'No']" label="DCI OOB over USB3 Port8 Enabled" help_text="This setting determines if the USB port being enabled for DCI OOB. If disabled it will block DCI OOB connection.  &lt;br /&gt;Note: This setting will be grayed out if USB3 / PCIe Combo Port 0 under the Flex I/O tab is set to 'PCIe (or GbE)'" key="DescriptorPlugin:PchStraps:PCH_Strap_EXI_PTSS_PORT7"/>
         <Usb9DciOobEnable value="Yes" value_list="['Yes', 'No']" label="DCI OOB over USB3 Port9 Enabled" help_text="This setting determines if the USB port being enabled for DCI OOB. If disabled it will block DCI OOB connection.  &lt;br /&gt;Note: This setting will be grayed out if USB3 / PCIe Combo Port 0 under the Flex I/O tab is set to 'PCIe (or GbE)'" key="DescriptorPlugin:PchStraps:PCH_Strap_EXI_PTSS_PORT8"/>
         <Usb10DciOobEnable value="Yes" value_list="['Yes', 'No']" label="DCI OOB over USB3 Port10 Enabled" help_text="This setting determines if the USB port being enabled for DCI OOB. If disabled it will block DCI OOB connection.  &lt;br /&gt;Note: This setting will be grayed out if USB3 / PCIe Combo Port 0 under the Flex I/O tab is set to 'PCIe (or GbE)'" key="DescriptorPlugin:PchStraps:PCH_Strap_EXI_PTSS_PORT9"/>
      </DirectConnectInterfaceConfiguration>
      <EspiFeatureOverrides label="eSPI Feature Overrides">
         <EspiEcLowFreqOvrd value="No" value_list="['No', 'Yes']" label="eSPI / EC Low Frequency Debug Override" help_text="When enabled this setting will divide eSPI clock frequency by 8. &lt;br /&gt;Note: This setting should only be used for debugging purposes. Leaving this setting enable will impact eSPI performance." key="DescriptorPlugin:PchStraps:PCH_Strap_SPI_espi_freq_divby8_ovrd"/>
      </EspiFeatureOverrides>
      <EarlyUsb2DbcOverType-AConfiguration label="Early USB2 DBC over Type-A Configuration">
         <Usb2DbcAutoDetect value="Enabled" value_list="['Disabled', 'Enabled']" label="USB2 DbC Auto Detect" help_text="This setting allows USB2 DbC to be dynamically enabled when a Debug Accessory Mode cable is detected." key="DescriptorPlugin:PmcStraps:PMC_Strap_DBC_AUTO_CONS_EN"/>
         <Usb2DbcPortEn value="No USB2 Ports" value_list="['USB2 Port 1', 'USB2 Port 2', 'USB2 Port 3', 'USB2 Port 4', 'USB2 Port 5', 'USB2 Port 6', 'USB2 Port 7', 'USB2 Port 8', 'USB2 Port 9', 'USB2 Port 10', 'USB2 Port 11', 'USB2 Port 12', 'USB2 Port 13', 'USB2 Port 14', 'No USB2 Ports']" label="USB2 DbC port enable" help_text="This setting dedicates USB2 STD-A port for USB2 DbC exclusively. It blocks functional traffic on this port and USB.DbC traffic on all other ports, including USB Type-C ports.  &lt;br /&gt;Note: These fields do not apply to USB Type-C ports." key="DescriptorPlugin:DbCStraps:DbC_Strap_CSME_USB2_DbC_port_enable"/>
         <Usb3DbcPortEn value="No USB3 Ports" value_list="['USB3 Port 1', 'USB3 Port 2', 'USB3 Port 3', 'USB3 Port 4', 'USB3 Port 5', 'USB3 Port 6', 'USB3 Port 7', 'USB3 Port 8', 'USB3 Port 9', 'USB3 Port 10', 'No USB3 Ports']" label="USB Connectors Associated USB3 Port enable" help_text="This setting disables USB3 lanes on STD-A port for USB2.DbC.  &lt;br /&gt;Note: Default is DISABLED" key="DescriptorPlugin:DbCStraps:DbC_Strap_CSME_USB3_DbC_port_enable"/>
         <EnEarlyUsb2DbcCon value="Yes" value_list="['No', 'Yes']" label="Enable early USB2 DbC connection" help_text="This setting enables a delay during Intel(R) ME FW bring-up to allow USB2 DbC connection to be established." key="DescriptorPlugin:DbCStraps:DbC_Strap_CSME_Early_USB_DbC_ME_Boot_Stall_Enable"/>
      </EarlyUsb2DbcOverType-AConfiguration>
   </Debug>
   <CpuStraps label="CPU Straps">
      <CpuStraps label="CPU Straps">
         <Mipi124RailSrcPlat value="No" value_list="['No', 'Yes']" label="MIPI 1.24 Rail Sourced from Platform" help_text="This setting determines if MIPI 1.24 Rail Source is provided by the platform. &lt;br /&gt;Yes = MIPI 1.24 Rail provided by Platform &lt;br /&gt;No = MIPI 1.24 Rail not provided by Platform" key="DescriptorPlugin:PmcStraps:PMC_Strap_VCC_MIPI_DPHY_LP_IS_1p24"/>
         <HyperThreadingDisable value="No" value_list="['No', 'Yes']" label="Disable Hyperthreading" help_text="This setting control enabling / disabling of Hyper threading. &lt;br /&gt;Note: This strap is intended for debugging purposed only. See BIOS Spec for more details on enabling / disabling Hyper threading" key="DescriptorPlugin:CpuStraps:CPU_Strap_SMT_Disable"/>
         <NumActiveBigCore value="All Cores Active" value_list="['All Cores Active', '1 Core Active', '2 Cores Active', '3 Cores Active', '4 Cores Active', '5 Cores Active', '6 Cores Active', '7 Cores Active']" label="Number of Active Big Cores" help_text="This setting controls the number of active Big Core processors. &lt;br /&gt;Note: This strap is intended for debugging purposed only. See BIOS Spec for more details on enabling / disabling processor cores." key="DescriptorPlugin:CpuStraps:CPU_Strap_Num_Of_Big_Cores"/>
         <BistInit value="No" value_list="['No', 'Yes']" label="BIST Initialization" help_text="This setting determines if BIST will be run at platform reset after BIOS requested actions. &lt;br /&gt;Note: This strap is intended for debugging purposed only." key="DescriptorPlugin:CpuStraps:CPU_Strap_BIST"/>
         <FlexRatio value="0x0" label="Flex Ratio" help_text="This setting controls the maximum processor non-turbo ratio. &lt;br /&gt;Note: This strap is intended for debugging purposed only. See BIOS Spec for more details on maximum processor non-turbo ratio configuration." key="DescriptorPlugin:CpuStraps:CPU_Strap_Flex_Ratio"/>
         <CpuMaxFreqBoot value="Yes" value_list="['No', 'Yes']" label="Processor Boot at P1 Frequency" help_text="This setting determines if the processor will boot at P1 frequency. &lt;br /&gt;Note: This strap is intended for debugging purposed only." key="DescriptorPlugin:CpuStraps:CPU_Strap_Fast_wakeup"/>
         <JtagPwrDisable value="No JTAG Power on C10 and Lower" value_list="['No JTAG Power on C10 and Lower', 'JTAG Power on C10 and Lower']" label="JTAG Power Disable" help_text="This setting determines if JTAG power will be maintained on C10 or lower power states. &lt;br /&gt;Note: This strap is intended for debugging purposed only." key="DescriptorPlugin:CpuStraps:CPU_Strap_JTAG_PowerGate_DISABLE"/>
         <NumActiveSmallCores value="All Cores Active" value_list="['All Cores Active', '1 Core Active', '2 Cores Active', '3 Cores Active', '4 Cores Active', '5 Cores Active', '6 Cores Active', '7 Cores Active', '8 Cores Active']" label="Number of Active Small Cores" help_text="This setting controls the number of active small core processors. &lt;br /&gt;Note: If the Number of Active Big Cores setting is configured to a specific number of individual cores active and the Number of Active Small Cores is configured to All Cores Active the Small core processors will be disabled. &lt;br /&gt;Note: This strap is intended for debugging purposed only. See BIOS Spec for more details on enabling / disabling processor cores." key="DescriptorPlugin:CpuStraps:CPU_Strap_NUM_OF_ATOM_CORES"/>
         <Vcc105vCpuSrc value="VCC 1.05v CPU source Platform Rail" value_list="['VCC 1.05v CPU Source PCH', 'VCC 1.05v CPU source Platform Rail']" label="VCC 1.05v CPU Source" help_text="This setting determines where the VCC 1.05v CPU Sourced from." key="DescriptorPlugin:CpuStraps:CPU_Strap_VCC1p05_CPU_SOURCE_IS_PLATFORM"/>
         <Vccp105CpuPg value="VCCP 1.05 CPU PG Not present" value_list="['VCCP 1.05 CPU PG Not present', 'VCCP 1.05 CPU PG present']" label="VCCP 1.05 CPU PG Exists" help_text="This enables VCCP 1.05 CPU Power Gating capabilities if present on the platform." key="DescriptorPlugin:CpuStraps:CPU_Strap_VCCP105_CPU_POWERGATE_EXISTS"/>
         <CpuPciePeg1011En value="Yes" value_list="['Yes', 'No']" label="Processor PCIe 1011 enabled" help_text="This setting determines if PCIe PEG 1011 is enabled or disabled." key="DescriptorPlugin:CpuStraps:CPU_Strap_DEV1FN0FN1_DISABLE"/>
         <VccAuxImonEn value="Yes" value_list="['Yes', 'No']" label="VCCIN AUX IMON Enabled" help_text="This setting determines if VCCIN AUX IMON is enabled." key="DescriptorPlugin:CpuStraps:CPU_Strap_VCCIN_AUX_IMON_DISABLED"/>
         <IaSvidAddress value="0x0" label="IA SVID Address" help_text="This setting determines the IA SVID address. See Processor EDS for details. &lt;br /&gt;Note: This strap should be left at the recommended default setting." key="DescriptorPlugin:CpuStraps:CPU_Strap_IA_SVID_Address"/>
         <IaVrType value="SVID" value_list="['SVID', 'Fixed VR']" label="IA VR Type" help_text="This setting determines the IA core VR type. See Processor EDS for details." key="DescriptorPlugin:CpuStraps:CPU_Strap_IA_VR_Type"/>
         <GtsSvidAddress value="0x1" label="GT_S SVID Address" help_text="This setting determines the GT slice SVID Address. See Processor EDS for details." key="DescriptorPlugin:CpuStraps:CPU_Strap_GT_SVID_Address"/>
         <GtsVrType value="SVID" value_list="['SVID', 'Fixed VR']" label="GT_S VR Type" help_text="This setting determines the GT slice domain VR type. See Processor EDS for details." key="DescriptorPlugin:CpuStraps:CPU_Strap_GT_VR_Type"/>
         <IaVrOffsetVid value="Yes" value_list="['No', 'Yes']" label="IA VR Offset VID Enabled" help_text="Enables/disables a voltage offset for the IA VR allowing voltage levels to exceed 1.52V." key="DescriptorPlugin:CpuStraps:CPU_Strap_SET_IA_VR_OFFSET_VID"/>
         <RplPlatformEn value="No" value_list="['No', 'Yes']" label="Raptor Lake Platform Enable" help_text="This setting determines if the platform will be using Raptor Lake CPU. &lt;br /&gt;Note: This is only required for RPL CPU." key="DescriptorPlugin:CpuStraps:CPU_Strap_PLATFORM_IS_RPL"/>
         <PlatformImonDisable value="Disabled" value_list="['Enabled', 'Disabled']" label="Platform IMON" help_text="This strap should be left at the recommended default setting." key="DescriptorPlugin:CpuStraps:CPU_Strap_Psys_Disable"/>
         <P2toP2TranClkDomain value="P2 to P2 Asyc to PCLK" value_list="['P2 to P2 Sync to PCLK', 'P2 to P2 Asyc to PCLK']" label="P2 to P2 Transition Clock Domain" help_text="This setting controls the P2 to P2 Transition Clock Domain." key="DescriptorPlugin:CpuStraps:CPU_Strap_PEG1011_P2TP2TCD"/>
         <HsioLaneForceDetect value="No Force Detect" value_list="['No Force Detect', 'Force x16 Link', 'Force x8 Link', 'Force x4 Link Lanes 0-3', 'Force x2 Link Lanes 0-1', 'Force x1 Link Lane 0']" label="HSIO Lane Force Detect" help_text="This setting allow High Speed I/O lane configurations to be statically assigned to specific lane configurations (i.e. x2, x4, x8 x16 etc.) regardless of detection." key="DescriptorPlugin:CpuStraps:CPU_Strap_PEG1011_FDP2"/>
         <HsioLaneRxDetectBypass value="Rx Detect No Bypass" value_list="['Rx Detect Bypass', 'Rx Detect No Bypass']" label="HSIO Lane Rx Detection Bypass" help_text="This setting enables/disables Receiver detection for HSIO Lane configuration. &lt;br /&gt;Note: This setting has no affect when the HSIO Lane Force Detect setting is configured to No Force Detect." key="DescriptorPlugin:CpuStraps:CPU_Strap_PEG1011_RXDETEP2"/>
      </CpuStraps>
   </CpuStraps>
   <FlexIO label="Flex IO">
      <PciePortConfiguration label="PCIe Port Configuration">
         <PCIeController1Config value="1x4" value_list="['4x1', '1x2, 2x1', '2x2', '2x2 Lane Reversed', '1x4', '1x4 Lane Reversed']" label="PCIe Controller 1 (Port 1-4)" help_text="This setting controls PCIe Port configurations for PCIe Controller 1. For further details see Tiger Lake Platform Controller Hub EDS." key="DescriptorPlugin:PchStraps:PCIeController1Config"/>
         <PCIeController2Config value="1x2, 2x1" value_list="['4x1', '1x2, 2x1', '2x2', '2x2 Lane Reversed', '1x4', '1x4 Lane Reversed']" label="PCIe Controller 2 (Port 5-8)" help_text="This setting controls PCIe Port configurations for PCIe Controller 2. For further details see Tiger Lake Platform Controller Hub EDS." key="DescriptorPlugin:PchStraps:PCIeController2Config"/>
         <PCIeController3Config value="1x4" value_list="['4x1', '1x2, 2x1', '2x2', '2x2 Lane Reversed', '1x4', '1x4 Lane Reversed']" label="PCIe Controller 3 (Port 9-12)" help_text="This setting controls PCIe Port configurations for PCIe Controller 3. For further details see Tiger Lake Platform Controller Hub EDS." key="DescriptorPlugin:PchStraps:PCIeController3Config"/>
         <PCIeController4Config value="1x4" value_list="['4x1', '1x2, 2x1', '2x2', '2x2 Lane Reversed', '1x4', '1x4 Lane Reversed']" label="PCIe Controller 4 (Port 13-16)" help_text="This setting controls PCIe Port configurations for PCIe Controller 4. For further details see Tiger Lake Platform Controller Hub EDS." key="DescriptorPlugin:PchStraps:PCIeController4Config"/>
         <PCIeController5Config value="4x1" value_list="['4x1', '1x2, 2x1', '2x2', '2x2 Lane Reversed', '1x4', '1x4 Lane Reversed']" label="PCIe Controller 5 (Port 17-20)" help_text="This setting controls PCIe Port configurations for PCIe Controller 5. For further details see Tiger Lake Platform Controller Hub EDS." key="DescriptorPlugin:PchStraps:PCIeController5Config"/>
         <PCIeController6Config value="1x4 Lane Reversed" value_list="['4x1', '1x2, 2x1', '2x2', '2x2 Lane Reversed', '1x4', '1x4 Lane Reversed']" label="PCIe Controller 6 (Port 21-24)" help_text="This setting controls PCIe Port configurations for PCIe Controller 6. For further details see Tiger Lake Platform Controller Hub EDS." key="DescriptorPlugin:PchStraps:PCIeController6Config"/>
         <PCIeController7Config value="1x4" value_list="['4x1', '1x2, 2x1', '2x2', '2x2 Lane Reversed', '1x4', '1x4 Lane Reversed']" label="PCIe Controller 7 (Port 25-28)" help_text="This setting controls PCIe Port configurations for PCIe Controller 7. For further details see Tiger Lake Platform Controller Hub EDS." key="DescriptorPlugin:PchStraps:PCIeController7Config"/>
      </PciePortConfiguration>
      <SataPcieComboPortConfiguration label="SATA / PCIe Combo Port Configuration">
         <SataPcieCombo0ModeSel value="PCIe CLKREQ#" value_list="['PCIe CLKREQ#', 'DEVSLP#']" label="SATA / PCIe Combo Port 0 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 0 or is assigned to SATA, and SATA / PCIe Combo Port 0 Mode Select is configured to SATA &lt;br /&gt;DEVSLP#." key="DescriptorPlugin:PchStraps:PCH_Strap_FIA_PGS_CP0CLKREQDEVSLPM"/>
         <SataPcieCombo1ModeSel value="PCIe CLKREQ#" value_list="['PCIe CLKREQ#', 'DEVSLP#']" label="SATA / PCIe Combo Port 1 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 1 or is assigned to SATA, and SATA / PCIe Combo Port 1 Mode Select is configured to SATA &lt;br /&gt;DEVSLP#." key="DescriptorPlugin:PchStraps:PCH_Strap_FIA_PGS_CP1CLKREQDEVSLPM"/>
         <SataPcieCombo2ModeSel value="PCIe CLKREQ#" value_list="['PCIe CLKREQ#', 'DEVSLP#']" label="SATA / PCIe Combo Port 2 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 2 is assigned to SATA, and SATA / PCIe Combo Port 2 Mode Select is configured to SATA &lt;br /&gt;DEVSLP#." key="DescriptorPlugin:PchStraps:PCH_Strap_FIA_PGS_CP2CLKREQDEVSLPM"/>
         <SataPcieCombo3ModeSel value="PCIe CLKREQ#" value_list="['PCIe CLKREQ#', 'DEVSLP#']" label="SATA / PCIe Combo Port 3 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 3 is assigned to SATA, and SATA / PCIe Combo Port 3 Mode Select is configured to SATA &lt;br /&gt;DEVSLP#." key="DescriptorPlugin:PchStraps:PCH_Strap_FIA_PGS_CP3CLKREQDEVSLPM"/>
         <SataPcieCombo4ModeSel value="PCIe CLKREQ#" value_list="['PCIe CLKREQ#', 'DEVSLP#']" label="SATA / PCIe Combo Port 4 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 4 is assigned to SATA, and SATA / PCIe Combo Port 4 Mode Select is configured to SATA &lt;br /&gt;DEVSLP#." key="DescriptorPlugin:PchStraps:PCH_Strap_FIA_PGS_CP4CLKREQDEVSLPM"/>
         <SataPcieCombo5ModeSel value="PCIe CLKREQ#" value_list="['PCIe CLKREQ#', 'DEVSLP#']" label="SATA / PCIe Combo Port 5 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 5 is assigned to SATA, and SATA / PCIe Combo Port 5 Mode Select is configured to SATA &lt;br /&gt;DEVSLP#." key="DescriptorPlugin:PchStraps:PCH_Strap_FIA_PGS_CP5CLKREQDEVSLPM"/>
         <SataPcieCombo6ModeSel value="PCIe CLKREQ#" value_list="['PCIe CLKREQ#', 'DEVSLP#']" label="SATA / PCIe Combo Port 6 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 6 is assigned to SATA, and SATA / PCIe Combo Port 6 Mode Select is configured to SATA &lt;br /&gt;DEVSLP#." key="DescriptorPlugin:PchStraps:PCH_Strap_FIA_PGS_CP6CLKREQDEVSLPM"/>
         <SataPcieCombo7ModeSel value="PCIe CLKREQ#" value_list="['PCIe CLKREQ#', 'DEVSLP#']" label="SATA / PCIe Combo Port 7 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 7 is assigned to SATA, and SATA / PCIe Combo Port 7 Mode Select is configured to SATA &lt;br /&gt;DEVSLP#." key="DescriptorPlugin:PchStraps:PCH_Strap_FIA_PGS_CP7CLKREQDEVSLPM"/>
         <SataPCIeComboPortCustom0_3 value="PCIe" value_list="['SATA', 'PCIe', 'GPIO Polarity PCIe', 'GPIO Polarity SATA']" label="SATA / PCIe Combo Port's 0-3 values configuration." help_text="This option enables usage of SATA / PCIe Combo Port's 0-3 values. Setting this value will apply the same value to all 'SATA / PCIe Combo Port's'." key="DescriptorPlugin:PchStraps:SataPCIeComboPortCustom0_3"/>
         <SataPCIeComboPortCustom4_7 value="SATA" value_list="['SATA', 'PCIe', 'GPIO Polarity PCIe', 'GPIO Polarity SATA']" label="SATA / PCIe Combo Port's 4-7 values configuration." help_text="This option enables usage of SATA / PCIe Combo Port's 4-7 values. Setting this value will apply the same value to all 'SATA / PCIe Combo Port's'." key="DescriptorPlugin:PchStraps:SataPCIeComboPortCustom4_7"/>
      </SataPcieComboPortConfiguration>
      <Usb3PortConfiguration label="USB3 Port Configuration">
         <USB3Prt1ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB3 Port 1 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 1." key="DescriptorPlugin:PchStraps:PCH_Strap_USBX_ESS_CONNECTOR_TYPE_STRAP_PORT1"/>
         <USB3Prt2ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB3 Port 2 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 2." key="DescriptorPlugin:PchStraps:PCH_Strap_USBX_ESS_CONNECTOR_TYPE_STRAP_PORT2"/>
         <USB3Prt3ConTypeSel value="Type A / Type C" value_list="['Type C', 'Type A / Type C']" label="USB3 Port 3 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 3." key="DescriptorPlugin:PchStraps:PCH_Strap_USBX_ESS_CONNECTOR_TYPE_STRAP_PORT3"/>
         <USB3Prt4ConTypeSel value="Type A / Type C" value_list="['Type C', 'Type A / Type C']" label="USB3 Port 4 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 4." key="DescriptorPlugin:PchStraps:PCH_Strap_USBX_ESS_CONNECTOR_TYPE_STRAP_PORT4"/>
         <USB3Prt5ConTypeSel value="Type A / Type C" value_list="['Type C', 'Type A / Type C']" label="USB3 Port 5 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 5." key="DescriptorPlugin:PchStraps:PCH_Strap_USBX_ESS_CONNECTOR_TYPE_STRAP_PORT5"/>
         <USB3Prt6ConTypeSel value="Type A / Type C" value_list="['Type C', 'Type A / Type C']" label="USB3 Port 6 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 6." key="DescriptorPlugin:PchStraps:PCH_Strap_USBX_ESS_CONNECTOR_TYPE_STRAP_PORT6"/>
         <USB3Prt7ConTypeSel value="Type A / Type C" value_list="['Type C', 'Type A / Type C']" label="USB3 Port 7 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 7." key="DescriptorPlugin:PchStraps:PCH_Strap_USBX_ESS_CONNECTOR_TYPE_STRAP_PORT7"/>
         <USB3Prt8ConTypeSel value="Type A / Type C" value_list="['Type C', 'Type A / Type C']" label="USB3 Port 8 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 8." key="DescriptorPlugin:PchStraps:PCH_Strap_USBX_ESS_CONNECTOR_TYPE_STRAP_PORT8"/>
         <USB3Prt9ConTypeSel value="Type A / Type C" value_list="['Type C', 'Type A / Type C']" label="USB3 Port 9 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 9." key="DescriptorPlugin:PchStraps:PCH_Strap_USBX_ESS_CONNECTOR_TYPE_STRAP_PORT9"/>
         <USB3Prt10ConTypeSel value="Type A / Type C" value_list="['Type C', 'Type A / Type C']" label="USB3 Port 10 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 10." key="DescriptorPlugin:PchStraps:PCH_Strap_USBX_ESS_CONNECTOR_TYPE_STRAP_PORT10"/>
         <Usb32Port1and2SpdselPair value="Paired" value_list="['Paired', 'Paired Tx1/Tx2 Rx1/Rx2 Orientation', 'USB 3.2 Port 1 and 2 Gen 1x1', 'USB 3.2 Port 1 and 2 Gen 2x1', 'USB 3.2 Port 1 1x1 Port 2 Gen 2x1', 'USB 3.2 Port 1 2x1 Port 2 Gen 1x1']" label="USB3.2 Ports 1 and 2 Speed Select and Pairing" help_text="This setting configures USB3 3.2 Ports 1 and 2 speeds along with allowing them to be configured to operate in USB 3.2 Gen 2x2 paired mode." key="DescriptorPlugin:PchStraps:Usb32Port1and2SpdselPair"/>
         <Usb32Port3and4SpdselPair value="USB 3.2 Port 3 and 4 Gen 2x1" value_list="['Paired', 'Paired Tx1/Tx2 Rx1/Rx2 Orientation', 'USB 3.2 Port 3 and 4 Gen 1x1', 'USB 3.2 Port 3 and 4 Gen 2x1', 'USB 3.2 Port 3 1x1 Port 4 Gen 2x1', 'USB 3.2 Port 3 2x1 Port 4 Gen 1x1']" label="USB3.2 Ports 3 and 4 Speed Select and Pairing" help_text="This setting configures USB3 3.2 Ports 3 and 4 speeds along with allowing them to be configured to operate in USB 3.2 Gen 2x2 paired mode." key="DescriptorPlugin:PchStraps:Usb32Port3and4SpdselPair"/>
         <Usb32Port5and6SpdselPair value="USB 3.2 Port 5 and 6 Gen 2x1" value_list="['Paired', 'Paired Tx1/Tx2 Rx1/Rx2 Orientation', 'USB 3.2 Port 5 and 6 Gen 1x1', 'USB 3.2 Port 5 and 6 Gen 2x1', 'USB 3.2 Port 5 1x1 Port 6 Gen 2x1', 'USB 3.2 Port 5 2x1 Port 6 Gen 1x1']" label="USB3.2 Ports 5 and 6 Speed Select and Pairing" help_text="This setting configures USB3 3.2 Ports 5 and 6 speeds along with allowing them to be configured to operate in USB 3.2 Gen 2x2 paired mode." key="DescriptorPlugin:PchStraps:Usb32Port5and6SpdselPair"/>
         <Usb32Port7and8SpdselPair value="USB 3.2 Port 7 and 8 Gen 2x1" value_list="['Paired', 'Paired Tx1/Tx2 Rx1/Rx2 Orientation', 'USB 3.2 Port 7 and 8 Gen 1x1', 'USB 3.2 Port 7 and 8 Gen 2x1', 'USB 3.2 Port 7 1x1 Port 8 Gen 2x1', 'USB 3.2 Port 7 2x1 Port 8 Gen 1x1']" label="USB3.2 Ports 7 and 8 Speed Select and Pairing" help_text="This setting configures USB3 3.2 Ports 7 and 8 speeds along with allowing them to be configured to operate in USB 3.2 Gen 2x2 paired mode." key="DescriptorPlugin:PchStraps:Usb32Port7and8SpdselPair"/>
         <Usb32Port9and10SpdselPair value="USB 3.2 Port 9 and 10 Gen 2x1" value_list="['Paired', 'Paired Tx1/Tx2 Rx1/Rx2 Orientation', 'USB 3.2 Port 9 and 10 Gen 1x1', 'USB 3.2 Port 9 and 10 Gen 2x1', 'USB 3.2 Port 9 1x1 Port 10 Gen 2x1', 'USB 3.2 Port 9 2x1 Port 10 Gen 1x1']" label="USB3.2 Ports 9 and 10 Speed Select and Pairing" help_text="This setting configures USB3 3.2 Ports 9 and 10 speeds along with allowing them to be configured to operate in USB 3.2 Gen 2x2 paired mode." key="DescriptorPlugin:PchStraps:Usb32Port9and10SpdselPair"/>
      </Usb3PortConfiguration>
      <Usb2PortConfiguration label="USB2 Port Configuration">
         <USB2Prt1ConTypeSel value="Type A / Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 1 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 1." key="DescriptorPlugin:PchStraps:PCH_Strap_USBX_USB2_CONNECTOR_TYPE_STRAP_PORT1"/>
         <USB2Prt2ConTypeSel value="Type A / Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 2 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 2." key="DescriptorPlugin:PchStraps:PCH_Strap_USBX_USB2_CONNECTOR_TYPE_STRAP_PORT2"/>
         <USB2Prt3ConTypeSel value="Type A / Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 3 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 3." key="DescriptorPlugin:PchStraps:PCH_Strap_USBX_USB2_CONNECTOR_TYPE_STRAP_PORT3"/>
         <USB2Prt4ConTypeSel value="Type A / Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 4 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 4." key="DescriptorPlugin:PchStraps:PCH_Strap_USBX_USB2_CONNECTOR_TYPE_STRAP_PORT4"/>
         <USB2Prt5ConTypeSel value="Type A / Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 5 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 5." key="DescriptorPlugin:PchStraps:PCH_Strap_USBX_USB2_CONNECTOR_TYPE_STRAP_PORT5"/>
         <USB2Prt6ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 6 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 6." key="DescriptorPlugin:PchStraps:PCH_Strap_USBX_USB2_CONNECTOR_TYPE_STRAP_PORT6"/>
         <USB2Prt7ConTypeSel value="Type A / Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 7 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 7." key="DescriptorPlugin:PchStraps:PCH_Strap_USBX_USB2_CONNECTOR_TYPE_STRAP_PORT7"/>
         <USB2Prt8ConTypeSel value="Type A / Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 8 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 8." key="DescriptorPlugin:PchStraps:PCH_Strap_USBX_USB2_CONNECTOR_TYPE_STRAP_PORT8"/>
         <USB2Prt9ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 9 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 9." key="DescriptorPlugin:PchStraps:PCH_Strap_USBX_USB2_CONNECTOR_TYPE_STRAP_PORT9"/>
         <USB2Prt10ConTypeSel value="Type A / Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 10 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 10." key="DescriptorPlugin:PchStraps:PCH_Strap_USBX_USB2_CONNECTOR_TYPE_STRAP_PORT10"/>
         <USB2Prt11ConTypeSel value="Type A / Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 11 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 11." key="DescriptorPlugin:PchStraps:PCH_Strap_USBX_USB2_CONNECTOR_TYPE_STRAP_PORT11"/>
         <USB2Prt12ConTypeSel value="Type A / Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 12 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 12." key="DescriptorPlugin:PchStraps:PCH_Strap_USBX_USB2_CONNECTOR_TYPE_STRAP_PORT12"/>
         <USB2Prt13ConTypeSel value="Type A / Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 13 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 13." key="DescriptorPlugin:PchStraps:PCH_Strap_USBX_USB2_CONNECTOR_TYPE_STRAP_PORT13"/>
         <USB2Prt14ConTypeSel value="Type A / Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 14 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 14." key="DescriptorPlugin:PchStraps:PCH_Strap_USBX_USB2_CONNECTOR_TYPE_STRAP_PORT14"/>
      </Usb2PortConfiguration>
      <PhyConfiguration label="SPHY Configuration">
         <PhyBinaryFile value="C:\Users\achourey\can_mod_ifwi\temp2\ADL_SR03_C2B1-ADPSXXX_CPSF_SEP5_000000_FP_TypeA_dtpmenbld_2022WW51.1.0\Decompose\CsePlugin#SPHY.bin" label="PHY Binary Configuration File" help_text="This loads the PHY binary that will be merged into the output image generated by the Intel(R) FIT tool." key="CsePlugin:SPHY:PhyBinaryFile_path"/>
      </PhyConfiguration>
      <Type-CSubsystemConfiguration label="NPHY Configuration">
         <PhyBinaryFile value="C:\Users\achourey\can_mod_ifwi\temp2\ADL_SR03_C2B1-ADPSXXX_CPSF_SEP5_000000_FP_TypeA_dtpmenbld_2022WW51.1.0\Decompose\CsePlugin#NPHY.bin" label="NPHY Binary File" help_text="This loads the Type-C Subsystem PHY binary that will be merged into the output image generated by the Intel(R) FIT tool." key="CsePlugin:NPHY:PhyBinaryFile_path"/>
         <TcssPartialUpdateEn value="Disabled" value_list="['Disabled', 'Enabled']" label="Tcss - Partial Update Enabled" help_text="This setting enables partial update for TCSS partitions" key="CsePlugin:AutoNvars:TCSS_PartialUpdate#TcssPartialUpdateEn"/>
      </Type-CSubsystemConfiguration>
      <PowerDelivery_PdControllerConfiguration label="Power Delivery PD Controller Configuration">
         <PdMode value="PMC / SMBus" value_list="['PMC / eSPI', 'PMC / SMBus']" label="PMC-PD Controller USB Type-C Mode" help_text="This bit defines how the PMC interfaces with the Type-C components on the board." key="DescriptorPlugin:PmcStraps:PMC_Strap_PMC_PD_controller_USB_C_Mode_Enabled"/>
         <RetimerPg value="No" value_list="['No', 'Yes']" label="Re-timer Power Gating Enabled" help_text="Indicates whether platform Re-timer power gating is enabled." key="DescriptorPlugin:PmcStraps:PMC_Strap_Re_timer_Power_Gating_Enabled"/>
         <TypeCPort1Mode value="Yes" value_list="['No', 'Yes']" label="Type-C port 1 Enabled" help_text="Indicates whether the associated Type-C port is enabled." key="DescriptorPlugin:PmcStraps:PMC_Strap_PD0_Type_C_Port_Enabled"/>
         <TypeCPort1RetimerEnabled value="No" value_list="['No', 'Yes']" label="Type-C Port 1 Re-Timer Present" help_text="Indicates whether a re-timer is present for the associated Type-C port." key="DescriptorPlugin:PmcStraps:PMC_Strap_PD0_Re_timer_Present"/>
         <TypeCPort1RetimerConfig value="No" value_list="['No', 'Yes']" label="Type-C Port 1 Re-timer Configuration Enabled" help_text="Indicates whether the associated re-timer requires configuration. Enabled = configuration done via PMC; Disable = configuration done via PD Controller." key="DescriptorPlugin:PmcStraps:PMC_Strap_PD0_Re_timer_Configuration_Enabled"/>
         <TypeCPort1SmbusAddr value="0x38" label="Type C Port 1 SMBus Address" help_text="SMBus address for the associated Type-C port." key="DescriptorPlugin:PmcStraps:PMC_Strap_PD0_Type_C_Port_SMBus_Address"/>
         <USB2PortForTypeCPort1 value="USB2 Port 9" value_list="['USB2 Port 1', 'USB2 Port 2', 'USB2 Port 3', 'USB2 Port 4', 'USB2 Port 5', 'USB2 Port 6', 'USB2 Port 7', 'USB2 Port 8', 'USB2 Port 9', 'USB2 Port 10', 'USB2 Port 11', 'USB2 Port 12', 'USB2 Port 13', 'USB2 Port 14']" label="USB2 Port Number associated for Type-C Port 1" help_text="USB2 port number for the associated Type-C port" key="DescriptorPlugin:PmcStraps:PMC_Strap_PD0_USB2_Port_Number_for_Type_C_Port"/>
         <USB3PortForTypeCPort1 value="Type-C Port 1" value_list="['Type-C Port 1', 'Type-C Port 2', 'Type-C Port 3', 'Type-C Port 4', 'Type-C Port 5', 'Type-C Port 6', 'Type-C Port 7', 'Type-C Port 8', 'Type-C Port 9', 'Type-C Port 10']" label="USB3 Port Number associated for Type-C Port 1" help_text="USB3 port number for the associated Type-C port" key="DescriptorPlugin:PmcStraps:PMC_Strap_PD0_USB3_Port_Number_for_Type_C_Port"/>
         <TypeCPort1RetimerConfigType value="1 Re-Timer" value_list="['1 Re-Timer', '2 Re-Timers']" label="Type-C Port 1 Re-Timer Configuration Type" help_text="This setting determines the number of Re-Timers being use for Type-C Port 1." key="DescriptorPlugin:PmcStraps:PMC_Strap_PD0_Retimer_Configuration_Type"/>
         <TypeCPort1Usb3Owner value="PCH" value_list="['CPU', 'PCH']" label="Type-C Port 1 USB3 Ownership" help_text="This setting determines if the Type-C Port 1 USB3 is owned by CPU or PCH." key="DescriptorPlugin:PmcStraps:PMC_Strap_PD0_TYPE_C_PORT_MODE"/>
         <TypeCPort2Mode value="Yes" value_list="['No', 'Yes']" label="Type-C port 2 Enabled" help_text="Indicates whether the associated Type-C port is enabled" key="DescriptorPlugin:PmcStraps:PMC_Strap_PD1_Type_C_Port_Enabled"/>
         <TypeCPort2RetimerEnabled value="No" value_list="['No', 'Yes']" label="Type-C Port 2 Re-Timer Present" help_text="Indicates whether a re-timer is present for the associated Type-C port." key="DescriptorPlugin:PmcStraps:PMC_Strap_PD1_Re_timer_Present"/>
         <TypeCPort2RetimerConfig value="No" value_list="['No', 'Yes']" label="Type-C Port 2 Re-timer Configuration Enabled" help_text="Indicates whether the associated re-timer requires configuration. Enabled = configuration done via PMC; Disable = configuration done via PD Controller" key="DescriptorPlugin:PmcStraps:PMC_Strap_PD1_Re_timer_Configuration_Enabled"/>
         <TypeCPort2SMBusAddr value="0x3F" label="Type-C Port 2 SMBus Address" help_text="SMBus address for the associated Type-C port" key="DescriptorPlugin:PmcStraps:PMC_Strap_PD1_Type_C_Port_SMBus_Address"/>
         <USB2PortForTypeCPort2 value="USB2 Port 6" value_list="['USB2 Port 1', 'USB2 Port 2', 'USB2 Port 3', 'USB2 Port 4', 'USB2 Port 5', 'USB2 Port 6', 'USB2 Port 7', 'USB2 Port 8', 'USB2 Port 9', 'USB2 Port 10', 'USB2 Port 11', 'USB2 Port 12', 'USB2 Port 13', 'USB2 Port 14']" label="USB2 Port Number associated for Type-C Port 2" help_text="USB2 port number for the associated Type-C port" key="DescriptorPlugin:PmcStraps:PMC_Strap_PD1_USB2_Port_Number_for_Type_C_Port"/>
         <USB3PortForTypeCPort2 value="Type-C Port 7" value_list="['Type-C Port 1', 'Type-C Port 2', 'Type-C Port 3', 'Type-C Port 4', 'Type-C Port 5', 'Type-C Port 6', 'Type-C Port 7', 'Type-C Port 8', 'Type-C Port 9', 'Type-C Port 10']" label="USB3 Port Number associated for Type-C Port 2" help_text="USB3 port number for the associated Type-C port" key="DescriptorPlugin:PmcStraps:PMC_Strap_PD1_USB3_Port_Number_for_Type_C_Port"/>
         <TypeCPort2RetimerConfigType value="1 Re-Timer" value_list="['1 Re-Timer', '2 Re-Timers']" label="Type-C Port 2 Re-Timer Configuration Type" help_text="This setting determines the number of Re-Timers being use for Type-C Port 2." key="DescriptorPlugin:PmcStraps:PMC_Strap_PD1_Retimer_Configuration_Type"/>
         <TypeCPort2Usb3Owner value="PCH" value_list="['CPU', 'PCH']" label="Type-C Port 2 USB3 Ownership" help_text="This setting determines if the Type-C Port 2 USB3 is owned by CPU or PCH." key="DescriptorPlugin:PmcStraps:PMC_Strap_PD1_TYPE_C_PORT_MODE"/>
         <TypeCPort3Mode value="No" value_list="['No', 'Yes']" label="Type-C port 3 Enabled" help_text="Indicates whether the associated Type-C port is enabled" key="DescriptorPlugin:PmcStraps:PMC_Strap_PD2_Type_C_Port_Enabled"/>
         <TypeCPort3RetimerEnabled value="No" value_list="['No', 'Yes']" label="Type-C Port 3 Re-Timer Present" help_text="Indicates whether a re-timer is present for the associated Type-C port." key="DescriptorPlugin:PmcStraps:PMC_Strap_PD2_Re_timer_Present"/>
         <TypeCPort3RetimerConfig value="No" value_list="['No', 'Yes']" label="Type-C Port 3 Re-timer Configuration Enabled" help_text="Indicates whether the associated re-timer requires configuration. Enabled = configuration done via PMC; Disable = configuration done via PD Controller" key="DescriptorPlugin:PmcStraps:PMC_Strap_PD2_Re_timer_Configuration_Enabled"/>
         <TypeCPort3SmbusAddr value="0x0" label="Type-C Port 3 SMBus Address" help_text="SMBus address for the associated Type-C port" key="DescriptorPlugin:PmcStraps:PMC_Strap_PD2_Type_C_Port_SMBus_Address"/>
         <USB2PortForTypeCPort3 value="USB2 Port 6" value_list="['USB2 Port 1', 'USB2 Port 2', 'USB2 Port 3', 'USB2 Port 4', 'USB2 Port 5', 'USB2 Port 6', 'USB2 Port 7', 'USB2 Port 8', 'USB2 Port 9', 'USB2 Port 10', 'USB2 Port 11', 'USB2 Port 12', 'USB2 Port 13', 'USB2 Port 14']" label="USB2 Port Number associated for Type-C Port 3" help_text="USB2 port number for the associated Type-C port" key="DescriptorPlugin:PmcStraps:PMC_Strap_PD2_USB2_Port_Number_for_Type_C_Port"/>
         <USB3PortForTypeCPort3 value="Type-C Port 3" value_list="['Type-C Port 1', 'Type-C Port 2', 'Type-C Port 3', 'Type-C Port 4', 'Type-C Port 5', 'Type-C Port 6', 'Type-C Port 7', 'Type-C Port 8', 'Type-C Port 9', 'Type-C Port 10']" label="USB3 Port Number associated for Type-C Port 3" help_text="USB3 port number for the associated Type-C port" key="DescriptorPlugin:PmcStraps:PMC_Strap_PD2_USB3_Port_Number_for_Type_C_Port"/>
         <TypeCPort3RetimerConfigType value="1 Re-Timer" value_list="['1 Re-Timer', '2 Re-Timers']" label="Type-C Port 3 Re-Timer Configuration Type" help_text="This setting determines the number of Re-Timers being use for Type-C Port 3." key="DescriptorPlugin:PmcStraps:PMC_Strap_PD2_Retimer_Configuration_Type"/>
         <TypeCPort3Usb3Owner value="CPU" value_list="['CPU', 'PCH']" label="Type-C Port 3 USB3 Ownership" help_text="This setting determines if the Type-C Port 3 USB3 is owned by CPU or PCH." key="DescriptorPlugin:PmcStraps:PMC_Strap_PD2_TYPE_C_PORT_MODE"/>
         <TypeCPort4Mode value="No" value_list="['No', 'Yes']" label="Type-C port 4 Enabled" help_text="Indicates whether the associated Type-C port is enabled" key="DescriptorPlugin:PmcStraps:PMC_Strap_PD3_Type_C_Port_Enabled"/>
         <TypeCPort4RetimerEnabled value="No" value_list="['No', 'Yes']" label="Type-C Port 4 Re-Timer Present" help_text="Indicates whether a re-timer is present for the associated Type-C port." key="DescriptorPlugin:PmcStraps:PMC_Strap_PD3_Re_timer_Present"/>
         <TypeCPort4RetimerConfig value="No" value_list="['No', 'Yes']" label="Type-C Port 4 Re-timer Configuration Enabled" help_text="Indicates whether the associated re-timer requires configuration. Enabled = configuration done via PMC; Disable = configuration done via PD Controller" key="DescriptorPlugin:PmcStraps:PMC_Strap_PD3_Re_timer_Configuration_Enabled"/>
         <TypeCPort4SmbusAddr value="0x0" label="Type-C Port 4 SMBus Address" help_text="SMBus address for the associated Type-C port" key="DescriptorPlugin:PmcStraps:PMC_Strap_PD3_Type_C_Port_SMBus_Address"/>
         <USB2PortForTypeCPort4 value="USB2 Port 7" value_list="['USB2 Port 1', 'USB2 Port 2', 'USB2 Port 3', 'USB2 Port 4', 'USB2 Port 5', 'USB2 Port 6', 'USB2 Port 7', 'USB2 Port 8', 'USB2 Port 9', 'USB2 Port 10', 'USB2 Port 11', 'USB2 Port 12', 'USB2 Port 13', 'USB2 Port 14']" label="USB2 Port Number associated for Type-C Port 4" help_text="USB2 port number for the associated Type-C port" key="DescriptorPlugin:PmcStraps:PMC_Strap_PD3_USB2_Port_Number_for_Type_C_Port"/>
         <USB3PortForTypeCPort4 value="Type-C Port 4" value_list="['Type-C Port 1', 'Type-C Port 2', 'Type-C Port 3', 'Type-C Port 4', 'Type-C Port 5', 'Type-C Port 6', 'Type-C Port 7', 'Type-C Port 8', 'Type-C Port 9', 'Type-C Port 10']" label="USB3 Port Number associated for Type-C Port 4" help_text="USB3 port number for the associated Type-C port" key="DescriptorPlugin:PmcStraps:PMC_Strap_PD3_USB3_Port_Number_for_Type_C_Port"/>
         <TypeCPort4RetimerConfigType value="1 Re-Timer" value_list="['1 Re-Timer', '2 Re-Timers']" label="Type-C Port 4 Re-Timer Configuration Type" help_text="This setting determines the number of Re-Timers being use for Type-C Port 4." key="DescriptorPlugin:PmcStraps:PMC_Strap_PD3_Retimer_Configuration_Type"/>
         <TypeCPort4Usb3Owner value="CPU" value_list="['CPU', 'PCH']" label="Type-C Port 4 USB3 Ownership" help_text="This setting determines if the Type-C Port 4 USB3 is owned by CPU or PCH." key="DescriptorPlugin:PmcStraps:PMC_Strap_PD3_TYPE_C_PORT_MODE"/>
      </PowerDelivery_PdControllerConfiguration>
      <PCH_OEM_Configuration label=" PCH HSIO Tuning">
         <OEM_SPHY_Version label="OEM SPHY Version">
            <OEM_SPHY_Major_Version value="0x10" label="Major Version" help_text="Displays the OEM_SPHY Major Version number which represents the 'PCH Product Family' Support" key="SphyPlugin:SphyNvar:OEM_SPHY_Major_Version"/>
            <OEM_SPHY_Minor_Version value="0x2" label="Minor Version" help_text="Displays the OEM_SPHY Minor Version number which represents the 'PCH SKU' Support" key="SphyPlugin:SphyNvar:OEM_SPHY_Minor_Version"/>
            <OEM_SPHY_Hotfix_number value="0x99" label="Hotfix Version" help_text="Displays the OEM_SPHY Hotfix Version number which represents the 'PCH Silicon Stepping' Support" key="SphyPlugin:SphyNvar:OEM_SPHY_Hotfix_number"/>
            <OEM_SPHY_Version_info value="0x0" label="Build Version" help_text="Allows user to select a build number for OEM_SPHY.bin version tracking.  The build number must be any whole number from 0 to 65,535." key="SphyPlugin:SphyNvar:OEM_SPHY_Version_info"/>
         </OEM_SPHY_Version>
         <PCIeHSIOPHYSettings label="PCIe HSIO PHY Settings">
            <PCIe_Lanes_4_1_TX_Vboost value="Default" value_list="['Default', '800 mVppd', '900 mVppd', '1000 mVppd', '1100 mVppd']" label="PCIe Lanes [4:1] TX_Vboost" help_text="This setting configures the Voltage Swing on PCIe Lanes [4:1]" key="SphyPlugin:SphyNvar:PCIe_Lanes_4_1_TX_Vboost"/>
            <PCIe_Lanes_8_5_TX_Vboost value="Default" value_list="['Default', '800 mVppd', '900 mVppd', '1000 mVppd', '1100 mVppd']" label="PCIe Lanes [8:5] TX_Vboost" help_text="This setting configures the Voltage Swing on PCIe Lanes [8:5]" key="SphyPlugin:SphyNvar:PCIe_Lanes_8_5_TX_Vboost"/>
            <PCIe_Lanes_12_9_TX_Vboost value="Default" value_list="['Default', '800 mVppd', '900 mVppd', '1000 mVppd', '1100 mVppd']" label="PCIe Lanes [12:9] TX_Vboost" help_text="This setting configures the Voltage Swing on PCIe Lanes [12:9]" key="SphyPlugin:SphyNvar:PCIe_Lanes_12_9_TX_Vboost"/>
            <PCIe_Lanes_20_13_TX_Vboost value="Default" value_list="['Default', '800 mVppd', '900 mVppd', '1000 mVppd', '1100 mVppd']" label="PCIe Lanes [20:13] TX_Vboost" help_text="This setting configures the Voltage Swing on PCIe Lanes [20:13]" key="SphyPlugin:SphyNvar:PCIe_Lanes_20_13_TX_Vboost"/>
            <PCIe_Lanes_24_21_TX_Vboost value="Default" value_list="['Default', '800 mVppd', '900 mVppd', '1000 mVppd', '1100 mVppd']" label="PCIe Lanes [24:21] TX_Vboost" help_text="This setting configures the Voltage Swing on PCIe Lanes [24:21]" key="SphyPlugin:SphyNvar:PCIe_Lanes_24_21_TX_Vboost"/>
            <PCIe_Lanes_28_25_TX_Vboost value="Default" value_list="['Default', '800 mVppd', '900 mVppd', '1000 mVppd', '1100 mVppd']" label="PCIe Lanes [28:25] TX_Vboost" help_text="This setting configures the Voltage Swing on PCIe Lanes [28:25]" key="SphyPlugin:SphyNvar:PCIe_Lanes_28_25_TX_Vboost"/>
         </PCIeHSIOPHYSettings>
         <SATAHSIOPHYSettings label="SATA HSIO PHY Settings">
            <SATA_Lanes_7_0_TX_Vboost value="Default" value_list="['Default', '800 mVppd', '900 mVppd', '1000 mVppd', '1100 mVppd']" label="SATA Lanes [7:0] TX_Vboost" help_text="This setting configures the Voltage Swing on SATA Lanes [7:0]" key="SphyPlugin:SphyNvar:SATA_Lanes_7_0_TX_Vboost"/>
            <SATA_Lane_0_RX_CTLE_Boost value="Default" value_list="['Default', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB']" label="SATA Lane [0] RX_CTLE_Boost" help_text="This setting configures the Gen3 RX CTLE Boost on SATA Lane [0]" key="SphyPlugin:SphyNvar:SATA_Lane_0_RX_CTLE_Boost"/>
            <SATA_Lane_1_RX_CTLE_Boost value="Default" value_list="['Default', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB']" label="SATA Lane [1] RX_CTLE_Boost" help_text="This setting configures the Gen3 RX CTLE Boost on SATA Lane [1]" key="SphyPlugin:SphyNvar:SATA_Lane_1_RX_CTLE_Boost"/>
            <SATA_Lane_2_RX_CTLE_Boost value="Default" value_list="['Default', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB']" label="SATA Lane [2] RX_CTLE_Boost" help_text="This setting configures the Gen3 RX CTLE Boost on SATA Lane [2]" key="SphyPlugin:SphyNvar:SATA_Lane_2_RX_CTLE_Boost"/>
            <SATA_Lane_3_RX_CTLE_Boost value="Default" value_list="['Default', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB']" label="SATA Lane [3] RX_CTLE_Boost" help_text="This setting configures the Gen3 RX CTLE Boost on SATA Lane [3]" key="SphyPlugin:SphyNvar:SATA_Lane_3_RX_CTLE_Boost"/>
            <SATA_Lane_4_RX_CTLE_Boost value="Default" value_list="['Default', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB']" label="SATA Lane [4] RX_CTLE_Boost" help_text="This setting configures the Gen3 RX CTLE Boost on SATA Lane [4]" key="SphyPlugin:SphyNvar:SATA_Lane_4_RX_CTLE_Boost"/>
            <SATA_Lane_5_RX_CTLE_Boost value="Default" value_list="['Default', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB']" label="SATA Lane [5] RX_CTLE_Boost" help_text="This setting configures the Gen3 RX CTLE Boost on SATA Lane [5]" key="SphyPlugin:SphyNvar:SATA_Lane_5_RX_CTLE_Boost"/>
            <SATA_Lane_6_RX_CTLE_Boost value="Default" value_list="['Default', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB']" label="SATA Lane [6] RX_CTLE_Boost" help_text="This setting configures the Gen3 RX CTLE Boost on SATA Lane [6]" key="SphyPlugin:SphyNvar:SATA_Lane_6_RX_CTLE_Boost"/>
            <SATA_Lane_7_RX_CTLE_Boost value="Default" value_list="['Default', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB']" label="SATA Lane [7] RX_CTLE_Boost" help_text="This setting configures the Gen3 RX CTLE Boost on SATA Lane [7]" key="SphyPlugin:SphyNvar:SATA_Lane_7_RX_CTLE_Boost"/>
            <SATA_Lane_0_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="SATA Lane [0] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [0]; if adjusted its associated SATA Lane [0] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Lane_0_TX_EQ_Cm"/>
            <SATA_Lane_0_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB', '41dB', '42dB', '43dB', '44dB', '45dB', '46dB', '47dB', '48dB', '49dB', '50dB', '51dB', '52dB', '53dB', '54dB', '55dB', '56dB', '57dB', '58dB', '59dB', '60dB', '61dB', '62dB', '63dB']" label="SATA Lane [0] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [0]; if adjusted its associated SATA Lane [0] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Lane_0_TX_EQ_C0"/>
            <SATA_Lane_0_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="SATA Lane [0] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [0]; if adjusted its associated SATA Lane [0] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Lane_0_TX_EQ_Cp"/>
            <SATA_Lane_1_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="SATA Lane [1] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [1]; if adjusted its associated SATA Lane [1] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Lane_1_TX_EQ_Cm"/>
            <SATA_Lane_1_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB', '41dB', '42dB', '43dB', '44dB', '45dB', '46dB', '47dB', '48dB', '49dB', '50dB', '51dB', '52dB', '53dB', '54dB', '55dB', '56dB', '57dB', '58dB', '59dB', '60dB', '61dB', '62dB', '63dB']" label="SATA Lane [1] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [1]; if adjusted its associated SATA Lane [1] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Lane_1_TX_EQ_C0"/>
            <SATA_Lane_1_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="SATA Lane [1] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [1]; if adjusted its associated SATA Lane [1] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Lane_1_TX_EQ_Cp"/>
            <SATA_Lane_2_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="SATA Lane [2] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [2]; if adjusted its associated SATA Lane [2] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Lane_2_TX_EQ_Cm"/>
            <SATA_Lane_2_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB', '41dB', '42dB', '43dB', '44dB', '45dB', '46dB', '47dB', '48dB', '49dB', '50dB', '51dB', '52dB', '53dB', '54dB', '55dB', '56dB', '57dB', '58dB', '59dB', '60dB', '61dB', '62dB', '63dB']" label="SATA Lane [2] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [2]; if adjusted its associated SATA Lane [2] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Lane_2_TX_EQ_C0"/>
            <SATA_Lane_2_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="SATA Lane [2] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [2]; if adjusted its associated SATA Lane [2] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Lane_2_TX_EQ_Cp"/>
            <SATA_Lane_3_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="SATA Lane [3] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [3]; if adjusted its associated SATA Lane [3] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Lane_3_TX_EQ_Cm"/>
            <SATA_Lane_3_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB', '41dB', '42dB', '43dB', '44dB', '45dB', '46dB', '47dB', '48dB', '49dB', '50dB', '51dB', '52dB', '53dB', '54dB', '55dB', '56dB', '57dB', '58dB', '59dB', '60dB', '61dB', '62dB', '63dB']" label="SATA Lane [3] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [3]; if adjusted its associated SATA Lane [3] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Lane_3_TX_EQ_C0"/>
            <SATA_Lane_3_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="SATA Lane [3] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [3]; if adjusted its associated SATA Lane [3] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Lane_3_TX_EQ_Cp"/>
            <SATA_Lane_4_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="SATA Lane [4] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [4]; if adjusted its associated SATA Lane [4] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Lane_4_TX_EQ_Cm"/>
            <SATA_Lane_4_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB', '41dB', '42dB', '43dB', '44dB', '45dB', '46dB', '47dB', '48dB', '49dB', '50dB', '51dB', '52dB', '53dB', '54dB', '55dB', '56dB', '57dB', '58dB', '59dB', '60dB', '61dB', '62dB', '63dB']" label="SATA Lane [4] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [4]; if adjusted its associated SATA Lane [4] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Lane_4_TX_EQ_C0"/>
            <SATA_Lane_4_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="SATA Lane [4] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [4]; if adjusted its associated SATA Lane [4] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Lane_4_TX_EQ_Cp"/>
            <SATA_Lane_5_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="SATA Lane [5] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [5]; if adjusted its associated SATA Lane [5] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Lane_5_TX_EQ_Cm"/>
            <SATA_Lane_5_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB', '41dB', '42dB', '43dB', '44dB', '45dB', '46dB', '47dB', '48dB', '49dB', '50dB', '51dB', '52dB', '53dB', '54dB', '55dB', '56dB', '57dB', '58dB', '59dB', '60dB', '61dB', '62dB', '63dB']" label="SATA Lane [5] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [5]; if adjusted its associated SATA Lane [5] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Lane_5_TX_EQ_C0"/>
            <SATA_Lane_5_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="SATA Lane [5] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [5]; if adjusted its associated SATA Lane [5] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Lane_5_TX_EQ_Cp"/>
            <SATA_Lane_6_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="SATA Lane [6] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [6]; if adjusted its associated SATA Lane [6] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Lane_6_TX_EQ_Cm"/>
            <SATA_Lane_6_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB', '41dB', '42dB', '43dB', '44dB', '45dB', '46dB', '47dB', '48dB', '49dB', '50dB', '51dB', '52dB', '53dB', '54dB', '55dB', '56dB', '57dB', '58dB', '59dB', '60dB', '61dB', '62dB', '63dB']" label="SATA Lane [6] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [6]; if adjusted its associated SATA Lane [6] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Lane_6_TX_EQ_C0"/>
            <SATA_Lane_6_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="SATA Lane [6] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [6]; if adjusted its associated SATA Lane [6] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Lane_6_TX_EQ_Cp"/>
            <SATA_Lane_7_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="SATA Lane [7] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [7]; if adjusted its associated SATA Lane [7] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Lane_7_TX_EQ_Cm"/>
            <SATA_Lane_7_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB', '41dB', '42dB', '43dB', '44dB', '45dB', '46dB', '47dB', '48dB', '49dB', '50dB', '51dB', '52dB', '53dB', '54dB', '55dB', '56dB', '57dB', '58dB', '59dB', '60dB', '61dB', '62dB', '63dB']" label="SATA Lane [7] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [7]; if adjusted its associated SATA Lane [7] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Lane_7_TX_EQ_C0"/>
            <SATA_Lane_7_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="SATA Lane [7] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [7]; if adjusted its associated SATA Lane [7] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Lane_7_TX_EQ_Cp"/>
         </SATAHSIOPHYSettings>
         <USB3.2HSIOPHYSettings label="USB3.2 HSIO PHY Settings">
            <USB_3.2_Lanes_4_1_TX_Vboost value="Default" value_list="['Default', '800 mVppd', '900 mVppd', '950 mVppd', '1000 mVppd']" label="USB 3.2 Lanes [4:1] TX_Vboost" help_text="This setting configures the Voltage Swing on USB 3.2 Lanes [4:1]" key="SphyPlugin:SphyNvar:USB_3.2_Lanes_4_1_TX_Vboost"/>
            <USB_3.2_Lanes_6_5_TX_Vboost value="Default" value_list="['Default', '800 mVppd', '900 mVppd', '950 mVppd', '1000 mVppd']" label="USB 3.2 Lanes [6:5] TX_Vboost" help_text="This setting configures the Voltage Swing on USB 3.2 Lanes [6:5]" key="SphyPlugin:SphyNvar:USB_3.2_Lanes_6_5_TX_Vboost"/>
            <USB_3.2_Lanes_10_7_TX_Vboost value="Default" value_list="['Default', '800 mVppd', '900 mVppd', '950 mVppd', '1000 mVppd']" label="USB 3.2 Lanes [10:7] TX_Vboost" help_text="This setting configures the Voltage Swing on USB 3.2 Lanes [10:7]" key="SphyPlugin:SphyNvar:USB_3.2_Lanes_10_7_TX_Vboost"/>
         </USB3.2HSIOPHYSettings>
      </PCH_OEM_Configuration>
   </FlexIO>
   <Gpio label="GPIO">
      <GpioModeControl label="Gpio Mode Control">
         <BattLowGpd0Config value="Enable as Battery Low" value_list="['Enable as Battery Low', 'Enable as GPD0']" label="Battery Low / GPD0 Signal Configuration" help_text="This setting allows the user to assign the Battery Low / GPD0 signal as Battery Low or as GDP0. For further details see Alder Lake Platform Controller Hub EDS." key="DescriptorPlugin:PchStraps:PCH_Strap_GPCOM2_gpio_sstrap_gpd_0_batlowb_sel"/>
         <GppG5SlpDramConfig value="Enable as SLP_DRAM" value_list="['Enable as SLP_DRAM', 'Enable as GPP_G5']" label="GPP_G5 / SLP_DRAM Signal Configuration" help_text="This setting allows the user to assign the GPP_G5 / SLP_DRAM signal as SLP_DRAM or as GPP_G5. For further details see Alder Lake Platform Controller Hub EDS." key="DescriptorPlugin:PchStraps:PCH_Strap_GPCOM1_gpio_sstrap_gpio_slp_dramb_sel"/>
      </GpioModeControl>
      <GpioVccioVoltageControl label="GPIO VCCIO Voltage Control">
         <GppDmstrVoltSelect value="3.3Volts" value_list="['3.3Volts', '1.8Volts']" label="GPP_D Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_D GPIO pins." key="DescriptorPlugin:PchStraps:PCH_Strap_GPCOM5_gpio_sstrap_vccio_gpp_d_select"/>
         <GppEmstrVoltSelect value="3.3Volts" value_list="['3.3Volts', '1.8Volts']" label="GPP_E Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_E GPIO pins." key="DescriptorPlugin:PchStraps:PCH_Strap_GPCOM4_gpio_sstrap_vccio_gpp_e_select"/>
         <GppKmstrVoltSelect value="3.3Volts" value_list="['3.3Volts', '1.8Volts']" label="GPP_K Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_K GPIO pins." key="DescriptorPlugin:PchStraps:PCH_Strap_GPCOM4_gpio_sstrap_vccio_gpp_k_select"/>
         <GppFmstrVoltSelect value="3.3Volts" value_list="['3.3Volts', '1.8Volts']" label="GPP_F Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_F GPIO pins." key="DescriptorPlugin:PchStraps:PCH_Strap_GPCOM4_gpio_sstrap_vccio_gpp_f_select"/>
         <GppCmstrVoltSelect value="3.3Volts" value_list="['3.3Volts', '1.8Volts']" label="GPP_C Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_C GPIO pins." key="DescriptorPlugin:PchStraps:PCH_Strap_GPCOM3_gpio_sstrap_vccio_gpp_c_select"/>
         <GppBmstrVoltSelect value="3.3Volts" value_list="['3.3Volts', '1.8Volts']" label="GPP_B Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_B GPIO pins." key="DescriptorPlugin:PchStraps:PCH_Strap_GPCOM1_gpio_sstrap_vccio_gpp_b_select"/>
         <GppGmstrVoltSelect value="3.3Volts" value_list="['3.3Volts', '1.8Volts']" label="GPP_G Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_G GPIO pins." key="DescriptorPlugin:PchStraps:PCH_Strap_GPCOM1_gpio_sstrap_vccio_gpp_g_select"/>
         <GppHmstrVoltSelect value="3.3Volts" value_list="['3.3Volts', '1.8Volts']" label="GPP_H Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_H GPIO pins." key="DescriptorPlugin:PchStraps:PCH_Strap_GPCOM1_gpio_sstrap_vccio_gpp_h_select"/>
         <Clkout48ModeConfig value="CLKOUT_48" value_list="['CLKOUT_48', 'GPP_B6']" label="Clockout 48 Mode Configuration" help_text="This setting determines the native mode of operation for the CLKOUT_48 signal." key="DescriptorPlugin:PchStraps:PCH_Strap_GPCOM1_gpcom_sstrap_clkout_48"/>
         <GppImstrVoltSelect value="1.8Volts" value_list="['3.3Volts', '1.8Volts']" label="GPP_I Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_I GPIO pins." key="DescriptorPlugin:PchStraps:PCH_Strap_GPCOM0_gpio_sstrap_vccio_gpp_i_select"/>
         <HdaVoltSelect value="1.8Volts" value_list="['3.3Volts', '1.8Volts']" label="Intel(R) HD Audio Voltage Select" help_text="This setting controls configures the VCCIO voltage for all of the Intel(R) HD Audio GPIO pins. &lt;br /&gt;Note: This setting must be set correctly with VCCPGPPR/HDA and Intel(R) HD audio GPIO pins. Otherwise, damage to the PCH or the device may occur." key="DescriptorPlugin:PchStraps:PCH_Strap_GPCOM0_gpio_sstrap_vccio_gpp_r_select"/>
         <GppJmstrVoltSelect value="1.8Volts" value_list="['3.3Volts', '1.8Volts']" label="GPP_J Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_J GPIO pins." key="DescriptorPlugin:PchStraps:PCH_Strap_GPCOM0_gpio_sstrap_vccio_gpp_j_select"/>
      </GpioVccioVoltageControl>
      <CameraPins label="Camera Pins">
         <CameraPrivacyGpioPin value="None" value_list="['None', 'GPP_A_0', 'GPP_A_1', 'GPP_A_2', 'GPP_A_3', 'GPP_A_4', 'GPP_A_5', 'GPP_A_6', 'GPP_A_7', 'GPP_A_8', 'GPP_A_9', 'GPP_A_10', 'GPP_A_11', 'GPP_A_13', 'GPP_A_14', 'GPP_A_15', 'GPP_A_16', 'GPP_B_0', 'GPP_B_1', 'GPP_B_2', 'GPP_B_3', 'GPP_B_4', 'GPP_B_5', 'GPP_B_6', 'GPP_B_7', 'GPP_B_8', 'GPP_B_9', 'GPP_B_10', 'GPP_B_11', 'GPP_B_12', 'GPP_B_13', 'GPP_B_14', 'GPP_B_15', 'GPP_B_16', 'GPP_B_17', 'GPP_B_18', 'GPP_B_19', 'GPP_B_20', 'GPP_B_21', 'GPP_B_22', 'GPP_B_23', 'GPP_C_0', 'GPP_C_1', 'GPP_C_2', 'GPP_C_3', 'GPP_C_4', 'GPP_C_5', 'GPP_C_6', 'GPP_C_7', 'GPP_C_8', 'GPP_C_9', 'GPP_C_10', 'GPP_C_11', 'GPP_C_12', 'GPP_C_13', 'GPP_C_14', 'GPP_C_15', 'GPP_C_16', 'GPP_C_17', 'GPP_C_18', 'GPP_C_19', 'GPP_C_20', 'GPP_C_21', 'GPP_C_22', 'GPP_C_23', 'GPP_D_4', 'GPP_D_5', 'GPP_D_6', 'GPP_D_7', 'GPP_D_8', 'GPP_D_9', 'GPP_D_10', 'GPP_D_11', 'GPP_D_12', 'GPP_D_13', 'GPP_D_14', 'GPP_D_15', 'GPP_D_16', 'GPP_D_17', 'GPP_D_18', 'GPP_D_19', 'GPP_D_20', 'GPP_D_23', 'GPP_E_0', 'GPP_E_1', 'GPP_E_2', 'GPP_E_3', 'GPP_E_4', 'GPP_E_5', 'GPP_E_6', 'GPP_E_7', 'GPP_E_8', 'GPP_E_9', 'GPP_E_10', 'GPP_E_11', 'GPP_E_12', 'GPP_E_13', 'GPP_E_14', 'GPP_E_15', 'GPP_E_16', 'GPP_E_17', 'GPP_E_18', 'GPP_E_19', 'GPP_E_20', 'GPP_E_21', 'GPP_E_22', 'GPP_E_23', 'GPP_F_0', 'GPP_F_1', 'GPP_F_2', 'GPP_F_3', 'GPP_F_4', 'GPP_F_5', 'GPP_F_6', 'GPP_F_7', 'GPP_F_8', 'GPP_F_9', 'GPP_F_10', 'GPP_F_11', 'GPP_F_12', 'GPP_F_13', 'GPP_F_14', 'GPP_F_15', 'GPP_F_16', 'GPP_F_17', 'GPP_F_18', 'GPP_F_19', 'GPP_F_20', 'GPP_F_21', 'GPP_F_22', 'GPP_F_23', 'GPP_G_0', 'GPP_G_1', 'GPP_G_2', 'GPP_G_3', 'GPP_G_4', 'GPP_G_5', 'GPP_G_6', 'GPP_G_7', 'GPP_H_0', 'GPP_H_1', 'GPP_H_2', 'GPP_H_3', 'GPP_H_4', 'GPP_H_5', 'GPP_H_6', 'GPP_H_7', 'GPP_H_8', 'GPP_H_9', 'GPP_H_10', 'GPP_H_11', 'GPP_H_12', 'GPP_H_13', 'GPP_H_14', 'GPP_H_15', 'GPP_H_16', 'GPP_H_17', 'GPP_H_18', 'GPP_H_19', 'GPP_H_20', 'GPP_H_21', 'GPP_H_22', 'GPP_H_23', 'GPD_0', 'GPD_1', 'GPD_2', 'GPD_3', 'GPD_4', 'GPD_5', 'GPD_6', 'GPD_7', 'GPD_8', 'GPD_9', 'GPD_10', 'GPD_11']" label="Camera privacy GPIO Pin" help_text="This defines which GPIO is used to provide the current privacy state to the camera device. It is only applicable when the Camera Privacy feature NVAR is enabled" key="CsePlugin:CameraGpioNvar:Camera_Gpio"/>
      </CameraPins>
   </Gpio>
   <Dnx label="Dnx">
      <OEMandPlatformIDs label="DnX Fuses">
         <DnxEnabled value="Yes" value_list="['Yes', 'No']" label="DnX Enabled" help_text="DnX permanent enable/disable FPF" key="CsePlugin:UEP:DnxEnabled"/>
         <OemPlatformId value="0x0" label="OEM Platform ID" help_text="This setting allows OEMs to configure a Unique Platform ID into the base FPFs. Note: The OEM Platform ID FPF and Platform ID for the DnX Image should match." key="CsePlugin:UEP:OemPlatformId"/>
      </OEMandPlatformIDs>
   </Dnx>
   <IntelUniquePlatformId label="Intel(R) Unique Platform ID">
      <IntelUniquePlatformIdConfiguration label="Intel(R) Unique Platform ID Configuration">
         <UniquePlatformId value="0x0" label="OEM ID" help_text="This setting allows OEMs to configure their PCIe Vendor ID Unique ID into the platform FPFs." key="CsePlugin:UEP:UniquePlatformId"/>
      </IntelUniquePlatformIdConfiguration>
      <EntitlementsConfiguration label="Entitlements Configuration">
         <IcpsSwSkuing value="Yes" value_list="['No', 'Yes']" label="Intel(R) ICPS SW SKUing Eligible" help_text="Set to enabled when Intel Connectivity Performance Suite is licensed on this platform" key="CsePlugin:AutoNvars:icps#icpsSwSkuing"/>
      </EntitlementsConfiguration>
   </IntelUniquePlatformId>
   <FWUpdate label="FWUpdate">
      <FWUpdateImage label="FW Update Image Build">
         <OEM_KM_enabled value="Enabled" value_list="['Disabled', 'Enabled']" label="OEM_KM Enabled" help_text="This setting Enables / Disables OEM_KM in the FWUpdate image." key="CsePlugin:OEM_KM:Enabled"/>
         <NPHY_enabled value="Enabled" value_list="['Disabled', 'Enabled']" label="NPHY Enabled" help_text="This setting Enables / Disables NPHY in the FWUpdate image." key="CsePlugin:NPHY:Enabled"/>
         <SPHY_enabled value="Enabled" value_list="['Disabled', 'Enabled']" label="SPHY Enabled" help_text="This setting Enables / Disables SPHY in the FWUpdate image." key="CsePlugin:SPHY:Enabled"/>
         <ISH_enabled value="Enabled" value_list="['Disabled', 'Enabled']" label="ISH Enabled" help_text="This setting Enables / Disables ISH in the FWUpdate image." key="CsePlugin:ISH:Enabled"/>
      </FWUpdateImage>
   </FWUpdate>
</FitData>
