-- VHDL Entity PipelinedOperators_test.parallelAdder_tester.interface
--
-- Created:
--          by - axel.amand.UNKNOWN (WE7860)
--          at - 15:19:47 28.04.2023
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.ALL;

ENTITY parallelAdder_tester IS
    GENERIC( 
        adderBitNb     : positive := 32;
        clockFrequency : real     := 60.0E6
    );
    PORT( 
        cOut : IN     std_ulogic;
        sum  : IN     signed (adderBitNb-1 DOWNTO 0);
        a    : OUT    signed (adderBitNb-1 DOWNTO 0);
        b    : OUT    signed (adderBitNb-1 DOWNTO 0);
        cIn  : OUT    std_ulogic
    );

-- Declarations

END parallelAdder_tester ;

