* E:\Outpost Vault\Outpost Door\Outpost Quick Access\Projects\1) Major Projects\Work for SOAR\PMB REV 2\Code\SOAR_PMB_Rev_2\SPICE SIMS\Main circuit.asc
* Generated by LTspice 24.1.4 for Windows.
V§UMBILICAL N021 0 PULSE(0 48 0 10m 2m 200m 500m 2) Rser=160m
V§BATT_1 N022 0 PULSE(0 16.8 0 10m 10m 500m 750m 2) Rser=160m
V§BATT_2 N023 0 PULSE(0 16.8 0 10m 10m 810m 11 1) Rser=160m
R1 N027 UMBILICAL 100000
R2 N027 0 14000
C2 Umbilical_priority_comparator 0 10n
R8 N027 Umbilical_priority_comparator 330
B§UMBILICAL_Noise N001 N021 V=white(2e4*time) / 13
BATT_1_Noise N007 N022 V=white(2e4*time) / 13
BATT_2_Noise N014 N023 V=white(2e4*time) / 13
C7 N038 0 1n
C8 N032 0 4.7µ Rser=1.5m
X§U1 N028 N032 N028 N038 N032 0 ADM7170-5.0
C1 OUTPUT_RAIL_1 0 {bulk_capacitor} Rser=0.2
C13 LOGIC_POWER 0 1µ
C14 LOGIC_POWER 0 1µ
C16 LOGIC_POWER 0 1µ
C17 LOGIC_POWER 0 1µ
C24 LOGIC_POWER 0 1µ
C26 LOGIC_POWER 0 0.1µ
C27 LOGIC_POWER 0 0.1µ
C28 LOGIC_POWER 0 0.1µ
C29 LOGIC_POWER 0 0.1µ
C30 LOGIC_POWER 0 0.1µ
C3 LOGIC_POWER 0 1µ
C37 LOGIC_POWER 0 0.1µ
C5 LOGIC_POWER 0 1µ
C6 LOGIC_POWER 0 1µ
C9 LOGIC_POWER 0 1µ
C32 LOGIC_POWER 0 1µ
C39 LOGIC_POWER 0 0.1µ
C40 LOGIC_POWER 0 0.1µ
C41 LOGIC_POWER 0 0.1µ
C42 LOGIC_POWER 0 0.1µ
R13 LOGIC_POWER N032 0.0001
X§U15 N008 N017 0 Umbilical_gate_control_logic_output Deny_signal UMBILICAL_gate_drive N015 N005 N009 LTC7001
R11 N017 0 67857
M4 N004 UMBILICAL_gate_drive N005 N005 IPA180N10N3
M5 OUTPUT_RAIL UMBILICAL_gate_drive N005 N005 IPA180N10N3
D7 N008 N009 RF071MM2S
R19 UMBILICAL_gate_drive N015 {rise_resistor}
C20 N024 0 20n
R20 UMBILICAL_gate_drive N024 10
X§U14 N034 N041 0 BATT_1_gate_control_logic_output Deny_signal BATT_1_gate_drive N040 N031 N035 LTC7001
M2 N030 BATT_1_gate_drive N031 N031 IPA180N10N3
M3 OUTPUT_RAIL BATT_1_gate_drive N031 N031 IPA180N10N3
D3 N034 N035 RF071MM2S
R15 BATT_1_gate_drive N040 500
C21 N042 0 20n
R17 BATT_1_gate_drive N042 10
X§U16 N055 N061 0 BATT_2_gate_control_signal_logic_output Deny_signal BATT_2_gate_drive N059 N051 N056 LTC7001
M8 N050 BATT_2_gate_drive N051 N051 IPA180N10N3
M9 OUTPUT_RAIL BATT_2_gate_drive N051 N051 IPA180N10N3
D8 N055 N056 RF071MM2S
R23 BATT_2_gate_drive N059 500
C23 N064 0 20n
R24 BATT_2_gate_drive N064 10
D9 0 N005 D
D10 0 N031 D
D11 0 N051 D
D12 0 Deny_signal UMZ5_1N
R14 N041 0 67857
D13 0 Deny_signal UMZ5_1N
R22 N061 0 67857
D14 0 Deny_signal UMZ5_1N
R27 N004 UMBILICAL 0.00001
R28 N030 BATT_1 0.00001
R29 N050 BATT_2 0.001
C33 LOGIC_POWER 0 1µ
C34 LOGIC_POWER 0 1µ
C35 LOGIC_POWER 0 1µ
C43 LOGIC_POWER 0 0.1µ
C44 LOGIC_POWER 0 0.1µ
C45 LOGIC_POWER 0 0.1µ
C36 OUTPUT_RAIL_1 0 100n
C46 OUTPUT_RAIL_1 0 100p
X§U17 Umbilical_turn_on BATT_1_turn_on BATT_2_turn_on BATT_2_turn_on BATT_2_turn_on N043 SN74LVC1G332DBVR
X§U2 5V N043 N043 RESET_GATE N044 NC_01 SN74LVC2G74DCUR
X§U4 5V N002 N002 N011 Umbilical_turn_on NC_02 SN74LVC2G74DCUR
C12 N010 0 2.2n
R16 N010 N002 10000
R33 N002 0 68000
X§U6 5V N019 N019 N026 BATT_1_turn_on NC_03 SN74LVC2G74DCUR
R35 N025 N019 10000
R36 N019 0 68000
X§U19 5V N029 N029 N037 BATT_2_turn_on NC_04 SN74LVC2G74DCUR
R37 N036 N029 10000
R38 N029 0 68000
X§U21 N036 N037 SN74LVC1G14DBVR
X§U22 N025 N026 SN74LVC1G14DBVR
V2 5V 0 5
X§U5 N010 N011 SN74LVC1G14DBVR
X§U18 Umbilical_priority_comparator LOGIC_POWER LOGIC_POWER N003 TLV1851DBVR
X§U20 BATT_1_priority_comparator LOGIC_POWER LOGIC_POWER N013 TLV1851DBVR
X§U23 BATT_2_priority_comparator LOGIC_POWER LOGIC_POWER N020 TLV1851DBVR
X§U26 N003 N006 SN74LVC1G14DBVR
X§U27 N013 N016 SN74LVC1G14DBVR
X§U12 N058 OUTPUT_RAIL_comparator LOGIC_POWER N053 TLV1851DBVR
X§U28 N063 OUTPUT_RAIL_comparator LOGIC_POWER N060 TLV1851DBVR
X§U30 N067 OUTPUT_RAIL_comparator LOGIC_POWER N065 TLV1851DBVR
R41 N048 0 10e4
R42 N048 N047 0.00001
X§U31 N046 N052 N054 NC_05 NC_06 N047 SN74LVC1G332DBVR
C51 N049 0 2.2n
R43 N049 N048 4700
X§U32 N049 RESET_GATE SN74LVC1G14DBVR
D5 BATT_2 N028 MMSD4148
D6 BATT_1 N028 MMSD4148
D15 UMBILICAL N028 MMSD4148
R7 N033 0 32000
R9 BATT_1 N033 68000
C10 BATT_1_priority_comparator 0 10n
R12 N033 BATT_1_priority_comparator 330
R44 BATT_2 N039 68000
C15 BATT_2_priority_comparator 0 10n
R45 N039 BATT_2_priority_comparator 330
R3 UMBILICAL N057 68000
R4 N057 0 68000
R46 OUTPUT_RAIL N045 68000
R47 N045 0 68000
C11 N058 0 1n
R48 N057 N058 330
R6 BATT_1 N062 68000
R31 N062 0 68000
C47 N063 0 1n
R32 N062 N063 330
R34 BATT_2 N066 68000
R49 N066 0 68000
C52 N067 0 1n
R50 N066 N067 330
C53 OUTPUT_RAIL_comparator 0 1n
R51 N045 OUTPUT_RAIL_comparator 330
R52 OUTPUT_RAIL_1 OUTPUT_RAIL 0.00001
C4 LOGIC_POWER 0 1µ
C38 LOGIC_POWER 0 1µ
C54 LOGIC_POWER 0 0.1µ
C55 LOGIC_POWER 0 0.1µ
C57 LOGIC_POWER 0 1µ
C58 LOGIC_POWER 0 1µ
C59 LOGIC_POWER 0 1µ
C60 LOGIC_POWER 0 0.1µ
C61 LOGIC_POWER 0 0.1µ
C62 LOGIC_POWER 0 0.1µ
C63 LOGIC_POWER 0 1µ
C64 LOGIC_POWER 0 0.1µ
C25 LOGIC_POWER 0 1µ
C31 LOGIC_POWER 0 1µ
C65 LOGIC_POWER 0 1µ
C66 LOGIC_POWER 0 1µ
C67 LOGIC_POWER 0 0.1µ
C68 LOGIC_POWER 0 0.1µ
C69 LOGIC_POWER 0 0.1µ
C70 LOGIC_POWER 0 0.1µ
C71 LOGIC_POWER 0 1µ
C72 LOGIC_POWER 0 1µ
C74 LOGIC_POWER 0 0.1µ
C75 LOGIC_POWER 0 0.1µ
X§U3 N044 Umbilical_gate_control_logic_output N053 N053 N053 N046 SN74LVC1G08DBVR
X§U7 N044 BATT_1_gate_control_logic_output N060 N060 N060 N052 SN74LVC1G08DBVR
X§U8 N044 BATT_2_gate_control_signal_logic_output N065 N065 N065 N054 SN74LVC1G08DBVR
X§U9 N006 N013 N013 N013 N013 N012 SN74LVC1G08DBVR
X§U10 N006 N016 N020 N020 N020 N018 SN74LVC1G08DBVR
R40 BATT_2_gate_control_signal_logic_output N018 0.00001
R53 BATT_1_gate_control_logic_output N012 0.00001
R54 Umbilical_gate_control_logic_output N003 0.00001
R§Deny_signal_current_sense Deny_signal N044 0.00001
R56 N034 LOGIC_POWER 0.000001
R57 N055 LOGIC_POWER 0.000001
R58 N008 LOGIC_POWER 0.000001
C50 N025 0 2.2n
C56 N036 0 2.2n
A2 Umbilical_gate_control_logic_output 0 0 0 0 0 N002 0 SCHMITT Vhigh = 4.9, Vlow = 0.1, Vt = 2.5, Vh =1, Trise = 2ns
A1 BATT_1_gate_control_logic_output 0 0 0 0 0 N019 0 SCHMITT Vhigh = 4.9, Vlow = 0.1, Vt = 2.5, Vh =1
A3 BATT_2_gate_control_signal_logic_output 0 0 0 0 0 N029 0 SCHMITT Vhigh = 4.9, Vlow = 0.1, Vt = 2.5, Vh =1
C22 N005 N009 500n
B1 OUTPUT_RAIL_1 0 I=if(V(OUTPUT_RAIL_1) > 9,5,V(OUTPUT_RAIL_1)/(9/5))
R5 N039 0 32000
L1 UMBILICAL N001 {para_L}
L2 BATT_1 N007 {para_L}
L3 BATT_2 N014 {para_L}
C18 N031 N035 500n
C49 N051 N056 500n
.model D D
.lib C:\Users\reinz\AppData\Local\LTspice\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\Users\reinz\AppData\Local\LTspice\lib\cmp\standard.mos
.tran 770m
* OR Gate power bypass caps
* Schmitt inverter power bypass caps
* LTC7001 power bypass caps
* POWER INPUTS & LOGIC 5V POWER CONVERTER
* SWITCHING CIRCUIT
* POWER SOURCE LOAD SWITCHES AND GATE DIRVERS
* OUTPUT RAIL
* Priority switching circuit
* Switching event sensing circuits
* Power input comparator debounce circuits
* Output rail comparator debounce circuit
* Cross conduction prevention circuit
* Back to back NMOS switches and their gate drives
* Power inputs
* 5V converter for logic circuitry
* Logic IC bypass capacitors
* Dflop power bypass caps
* AND Gate power bypass caps
* Comparator power bypass caps
.params para_L = 10p
.param rise_resistor = 1500
.param bulk_capacitor 660uf
.lib ADM7170-5.0.sub
.lib LTC7001.sub
.lib SN74LVC1G08DBVR.sub
.lib SN74LVC1G14DBVR.sub
.lib SN74LVC1G332DBVR.sub
.lib SN74LVC2G74DCUR.sub
.lib TLV1851DBVR.sub
.backanno
.end
