[13:52:55.292] <TB3>     INFO: *** Welcome to pxar ***
[13:52:55.292] <TB3>     INFO: *** Today: 2016/08/24
[13:52:55.299] <TB3>     INFO: *** Version: b2a7-dirty
[13:52:55.299] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C15.dat
[13:52:55.300] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:52:55.300] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//defaultMaskFile.dat
[13:52:55.300] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters_C15.dat
[13:52:55.380] <TB3>     INFO:         clk: 4
[13:52:55.380] <TB3>     INFO:         ctr: 4
[13:52:55.380] <TB3>     INFO:         sda: 19
[13:52:55.380] <TB3>     INFO:         tin: 9
[13:52:55.380] <TB3>     INFO:         level: 15
[13:52:55.380] <TB3>     INFO:         triggerdelay: 0
[13:52:55.380] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:52:55.380] <TB3>     INFO: Log level: DEBUG
[13:52:55.392] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:52:55.402] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:52:55.405] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:52:55.408] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:52:56.963] <TB3>     INFO: DUT info: 
[13:52:56.963] <TB3>     INFO: The DUT currently contains the following objects:
[13:52:56.963] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:52:56.963] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:52:56.963] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:52:56.963] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:52:56.963] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:56.963] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:56.963] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:56.963] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:56.963] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:56.964] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:56.964] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:56.964] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:56.964] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:56.964] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:56.964] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:56.964] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:56.964] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:56.964] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:56.964] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:56.964] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:52:56.964] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:52:56.965] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:52:56.966] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:52:56.976] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29626368
[13:52:56.976] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xc34f20
[13:52:56.976] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xbab770
[13:52:56.976] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fb691d94010
[13:52:56.976] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fb697fff510
[13:52:56.976] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29691904 fPxarMemory = 0x7fb691d94010
[13:52:56.977] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 364.2mA
[13:52:56.978] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 461.4mA
[13:52:56.978] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.3 C
[13:52:56.978] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:52:57.379] <TB3>     INFO: enter 'restricted' command line mode
[13:52:57.379] <TB3>     INFO: enter test to run
[13:52:57.379] <TB3>     INFO:   test: FPIXTest no parameter change
[13:52:57.379] <TB3>     INFO:   running: fpixtest
[13:52:57.379] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:52:57.383] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:52:57.383] <TB3>     INFO: ######################################################################
[13:52:57.383] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:52:57.383] <TB3>     INFO: ######################################################################
[13:52:57.387] <TB3>     INFO: ######################################################################
[13:52:57.387] <TB3>     INFO: PixTestPretest::doTest()
[13:52:57.387] <TB3>     INFO: ######################################################################
[13:52:57.390] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:57.390] <TB3>     INFO:    PixTestPretest::programROC() 
[13:52:57.390] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:15.408] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:53:15.409] <TB3>     INFO: IA differences per ROC:  16.9 18.5 19.3 17.7 18.5 17.7 18.5 19.3 18.5 19.3 18.5 17.7 17.7 16.9 18.5 18.5
[13:53:15.485] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:15.485] <TB3>     INFO:    PixTestPretest::checkIdig() 
[13:53:15.485] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:16.740] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:53:17.241] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:53:17.743] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:53:18.245] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[13:53:18.747] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:53:19.248] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:53:19.750] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[13:53:20.252] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:53:20.753] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:53:21.255] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[13:53:21.756] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:53:22.258] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[13:53:22.760] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[13:53:23.261] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:53:23.763] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:53:24.265] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[13:53:24.518] <TB3>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 1.6 2.4 2.4 1.6 2.4 2.4 1.6 2.4 1.6 1.6 2.4 2.4 1.6 
[13:53:24.518] <TB3>     INFO: Test took 9036 ms.
[13:53:24.518] <TB3>     INFO: PixTestPretest::checkIdig() done.
[13:53:24.554] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:24.554] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:53:24.554] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:24.657] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 64.7812 mA
[13:53:24.758] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.8187 mA
[13:53:24.859] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  85 Ia 24.4188 mA
[13:53:24.959] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  84 Ia 24.4188 mA
[13:53:25.060] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  83 Ia 24.4188 mA
[13:53:25.161] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  82 Ia 24.4188 mA
[13:53:25.262] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  81 Ia 23.6188 mA
[13:53:25.363] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  83 Ia 24.4188 mA
[13:53:25.464] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  82 Ia 24.4188 mA
[13:53:25.565] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  81 Ia 23.6188 mA
[13:53:25.666] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  83 Ia 24.4188 mA
[13:53:25.767] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  82 Ia 24.4188 mA
[13:53:25.868] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  81 Ia 23.6188 mA
[13:53:25.969] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.6188 mA
[13:53:26.070] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  80 Ia 24.4188 mA
[13:53:26.171] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  79 Ia 24.4188 mA
[13:53:26.272] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  78 Ia 23.6188 mA
[13:53:26.373] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  80 Ia 24.4188 mA
[13:53:26.473] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  79 Ia 24.4188 mA
[13:53:26.574] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  78 Ia 23.6188 mA
[13:53:26.675] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  80 Ia 24.4188 mA
[13:53:26.776] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  79 Ia 23.6188 mA
[13:53:26.877] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  81 Ia 24.4188 mA
[13:53:26.978] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  80 Ia 24.4188 mA
[13:53:27.079] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  79 Ia 23.6188 mA
[13:53:27.180] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.4188 mA
[13:53:27.281] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  77 Ia 24.4188 mA
[13:53:27.382] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  76 Ia 24.4188 mA
[13:53:27.483] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  75 Ia 24.4188 mA
[13:53:27.584] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  74 Ia 23.6188 mA
[13:53:27.684] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  76 Ia 24.4188 mA
[13:53:27.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  75 Ia 23.6188 mA
[13:53:27.885] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  77 Ia 24.4188 mA
[13:53:27.986] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  76 Ia 24.4188 mA
[13:53:28.086] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  75 Ia 23.6188 mA
[13:53:28.187] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  77 Ia 24.4188 mA
[13:53:28.288] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  76 Ia 23.6188 mA
[13:53:28.389] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.8187 mA
[13:53:28.490] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  85 Ia 25.2188 mA
[13:53:28.590] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  79 Ia 22.8187 mA
[13:53:28.691] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  86 Ia 24.4188 mA
[13:53:28.791] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  85 Ia 24.4188 mA
[13:53:28.892] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  84 Ia 24.4188 mA
[13:53:28.993] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  83 Ia 24.4188 mA
[13:53:29.094] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  82 Ia 24.4188 mA
[13:53:29.195] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  81 Ia 23.6188 mA
[13:53:29.295] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  83 Ia 24.4188 mA
[13:53:29.396] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  82 Ia 24.4188 mA
[13:53:29.497] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  81 Ia 24.4188 mA
[13:53:29.598] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 24.4188 mA
[13:53:29.699] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  77 Ia 23.6188 mA
[13:53:29.799] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  79 Ia 24.4188 mA
[13:53:29.900] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  78 Ia 24.4188 mA
[13:53:29.001] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  77 Ia 23.6188 mA
[13:53:30.102] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  79 Ia 24.4188 mA
[13:53:30.203] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  78 Ia 24.4188 mA
[13:53:30.304] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  77 Ia 23.6188 mA
[13:53:30.405] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  79 Ia 24.4188 mA
[13:53:30.505] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  78 Ia 24.4188 mA
[13:53:30.606] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  77 Ia 24.4188 mA
[13:53:30.707] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  76 Ia 23.6188 mA
[13:53:30.809] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.8187 mA
[13:53:30.909] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  85 Ia 24.4188 mA
[13:53:31.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  84 Ia 24.4188 mA
[13:53:31.111] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  83 Ia 24.4188 mA
[13:53:31.212] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  82 Ia 24.4188 mA
[13:53:31.313] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  81 Ia 24.4188 mA
[13:53:31.413] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  80 Ia 23.6188 mA
[13:53:31.514] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  82 Ia 24.4188 mA
[13:53:31.615] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  81 Ia 23.6188 mA
[13:53:31.716] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  83 Ia 24.4188 mA
[13:53:31.816] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  82 Ia 24.4188 mA
[13:53:31.917] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  81 Ia 24.4188 mA
[13:53:32.018] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.8187 mA
[13:53:32.119] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  85 Ia 25.2188 mA
[13:53:32.219] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  79 Ia 23.6188 mA
[13:53:32.320] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  81 Ia 24.4188 mA
[13:53:32.421] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  80 Ia 24.4188 mA
[13:53:32.522] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  79 Ia 23.6188 mA
[13:53:32.623] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  81 Ia 24.4188 mA
[13:53:32.723] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  80 Ia 23.6188 mA
[13:53:32.824] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  82 Ia 24.4188 mA
[13:53:32.925] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  81 Ia 24.4188 mA
[13:53:33.025] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  80 Ia 23.6188 mA
[13:53:33.126] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  82 Ia 24.4188 mA
[13:53:33.227] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 24.4188 mA
[13:53:33.331] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  77 Ia 24.4188 mA
[13:53:33.432] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  76 Ia 24.4188 mA
[13:53:33.533] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  75 Ia 23.6188 mA
[13:53:33.634] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  77 Ia 23.6188 mA
[13:53:33.734] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  79 Ia 24.4188 mA
[13:53:33.835] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  78 Ia 24.4188 mA
[13:53:33.935] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  77 Ia 24.4188 mA
[13:53:34.036] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  76 Ia 23.6188 mA
[13:53:34.137] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  78 Ia 24.4188 mA
[13:53:34.237] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  77 Ia 24.4188 mA
[13:53:34.338] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  76 Ia 23.6188 mA
[13:53:34.439] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.6188 mA
[13:53:34.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  80 Ia 24.4188 mA
[13:53:34.640] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  79 Ia 23.6188 mA
[13:53:34.741] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  81 Ia 25.2188 mA
[13:53:34.842] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  75 Ia 22.8187 mA
[13:53:34.943] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  82 Ia 25.2188 mA
[13:53:35.044] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  76 Ia 23.6188 mA
[13:53:35.145] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  78 Ia 23.6188 mA
[13:53:35.245] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  80 Ia 24.4188 mA
[13:53:35.347] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  79 Ia 24.4188 mA
[13:53:35.447] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  78 Ia 24.4188 mA
[13:53:35.548] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  77 Ia 23.6188 mA
[13:53:35.649] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.6188 mA
[13:53:35.750] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  80 Ia 25.2188 mA
[13:53:35.851] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  74 Ia 22.8187 mA
[13:53:35.952] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  81 Ia 25.2188 mA
[13:53:36.052] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  75 Ia 22.8187 mA
[13:53:36.153] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  82 Ia 25.2188 mA
[13:53:36.253] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  76 Ia 23.6188 mA
[13:53:36.354] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  78 Ia 24.4188 mA
[13:53:36.455] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  77 Ia 23.6188 mA
[13:53:36.556] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  79 Ia 24.4188 mA
[13:53:36.657] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  78 Ia 24.4188 mA
[13:53:36.758] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  77 Ia 23.6188 mA
[13:53:36.859] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.6188 mA
[13:53:36.960] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  80 Ia 24.4188 mA
[13:53:37.061] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  79 Ia 23.6188 mA
[13:53:37.161] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  81 Ia 24.4188 mA
[13:53:37.262] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  80 Ia 24.4188 mA
[13:53:37.363] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  79 Ia 23.6188 mA
[13:53:37.464] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  81 Ia 24.4188 mA
[13:53:37.565] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  80 Ia 24.4188 mA
[13:53:37.665] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  79 Ia 23.6188 mA
[13:53:37.766] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  81 Ia 24.4188 mA
[13:53:37.866] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  80 Ia 24.4188 mA
[13:53:37.967] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  79 Ia 23.6188 mA
[13:53:38.068] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.8187 mA
[13:53:38.169] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  85 Ia 24.4188 mA
[13:53:38.270] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  84 Ia 23.6188 mA
[13:53:38.371] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  86 Ia 24.4188 mA
[13:53:38.472] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  85 Ia 24.4188 mA
[13:53:38.573] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  84 Ia 24.4188 mA
[13:53:38.673] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  83 Ia 23.6188 mA
[13:53:38.774] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  85 Ia 23.6188 mA
[13:53:38.875] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  87 Ia 24.4188 mA
[13:53:38.975] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  86 Ia 24.4188 mA
[13:53:39.076] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  85 Ia 24.4188 mA
[13:53:39.176] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  84 Ia 24.4188 mA
[13:53:39.278] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.8187 mA
[13:53:39.379] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  85 Ia 25.2188 mA
[13:53:39.480] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  79 Ia 23.6188 mA
[13:53:39.581] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  81 Ia 24.4188 mA
[13:53:39.682] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  80 Ia 23.6188 mA
[13:53:39.783] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  82 Ia 24.4188 mA
[13:53:39.884] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  81 Ia 23.6188 mA
[13:53:39.985] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  83 Ia 24.4188 mA
[13:53:40.085] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  82 Ia 24.4188 mA
[13:53:40.186] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  81 Ia 23.6188 mA
[13:53:40.287] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  83 Ia 24.4188 mA
[13:53:40.388] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  82 Ia 24.4188 mA
[13:53:40.489] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.0187 mA
[13:53:40.590] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  90 Ia 24.4188 mA
[13:53:40.690] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  89 Ia 24.4188 mA
[13:53:40.791] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  88 Ia 23.6188 mA
[13:53:40.892] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  90 Ia 24.4188 mA
[13:53:40.993] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  89 Ia 24.4188 mA
[13:53:41.093] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  88 Ia 24.4188 mA
[13:53:41.194] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  87 Ia 24.4188 mA
[13:53:41.295] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  86 Ia 23.6188 mA
[13:53:41.396] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  88 Ia 23.6188 mA
[13:53:41.497] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  90 Ia 24.4188 mA
[13:53:41.597] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  89 Ia 24.4188 mA
[13:53:41.699] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.6188 mA
[13:53:41.800] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  80 Ia 24.4188 mA
[13:53:41.901] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  79 Ia 23.6188 mA
[13:53:41.001] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  81 Ia 24.4188 mA
[13:53:42.102] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  80 Ia 23.6188 mA
[13:53:42.203] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  82 Ia 24.4188 mA
[13:53:42.303] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  81 Ia 24.4188 mA
[13:53:42.404] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  80 Ia 24.4188 mA
[13:53:42.504] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  79 Ia 22.8187 mA
[13:53:42.605] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  86 Ia 25.2188 mA
[13:53:42.706] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  80 Ia 23.6188 mA
[13:53:42.806] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  82 Ia 24.4188 mA
[13:53:42.907] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.6188 mA
[13:53:43.008] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  80 Ia 25.2188 mA
[13:53:43.109] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  74 Ia 23.6188 mA
[13:53:43.210] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  76 Ia 23.6188 mA
[13:53:43.311] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  78 Ia 23.6188 mA
[13:53:43.411] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  80 Ia 25.2188 mA
[13:53:43.513] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  74 Ia 22.8187 mA
[13:53:43.613] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  81 Ia 25.2188 mA
[13:53:43.714] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  75 Ia 23.6188 mA
[13:53:43.815] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  77 Ia 23.6188 mA
[13:53:43.916] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  79 Ia 24.4188 mA
[13:53:44.016] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  78 Ia 24.4188 mA
[13:53:44.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  81
[13:53:44.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  79
[13:53:44.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  76
[13:53:44.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  81
[13:53:44.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  76
[13:53:44.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  81
[13:53:44.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  82
[13:53:44.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  76
[13:53:44.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  77
[13:53:44.044] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  77
[13:53:44.044] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  79
[13:53:44.044] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  84
[13:53:44.044] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  82
[13:53:44.044] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  89
[13:53:44.044] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  82
[13:53:44.045] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  78
[13:53:45.877] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 377 mA = 23.5625 mA/ROC
[13:53:45.877] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  19.3  19.3  20.1  19.3  19.3  19.3  19.3  19.3  19.3  20.1  20.1  19.3
[13:53:45.912] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:45.912] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:53:45.912] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:46.048] <TB3>     INFO: Expecting 231680 events.
[13:53:54.241] <TB3>     INFO: 231680 events read in total (7475ms).
[13:53:54.395] <TB3>     INFO: Test took 8480ms.
[13:53:54.598] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 94 and Delta(CalDel) = 61
[13:53:54.603] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 100 and Delta(CalDel) = 60
[13:53:54.606] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 87 and Delta(CalDel) = 67
[13:53:54.610] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 85 and Delta(CalDel) = 61
[13:53:54.614] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 81 and Delta(CalDel) = 62
[13:53:54.618] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 84 and Delta(CalDel) = 59
[13:53:54.622] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 93 and Delta(CalDel) = 59
[13:53:54.625] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 66
[13:53:54.629] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 84 and Delta(CalDel) = 60
[13:53:54.636] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 88 and Delta(CalDel) = 58
[13:53:54.640] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 93 and Delta(CalDel) = 61
[13:53:54.643] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 84 and Delta(CalDel) = 65
[13:53:54.648] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 89 and Delta(CalDel) = 60
[13:53:54.653] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 88 and Delta(CalDel) = 62
[13:53:54.656] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 78 and Delta(CalDel) = 64
[13:53:54.660] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 83 and Delta(CalDel) = 63
[13:53:54.702] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:53:54.732] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:54.733] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:53:54.733] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:54.870] <TB3>     INFO: Expecting 231680 events.
[13:54:03.149] <TB3>     INFO: 231680 events read in total (7564ms).
[13:54:03.154] <TB3>     INFO: Test took 8417ms.
[13:54:03.176] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30
[13:54:03.494] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 118 +/- 30
[13:54:03.498] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 162 +/- 32
[13:54:03.501] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[13:54:03.505] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 31
[13:54:03.508] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 29.5
[13:54:03.515] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 29.5
[13:54:03.519] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 156 +/- 32.5
[13:54:03.523] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 117 +/- 29
[13:54:03.526] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 28.5
[13:54:03.530] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30.5
[13:54:03.533] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 154 +/- 32.5
[13:54:03.537] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[13:54:03.541] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 31
[13:54:03.548] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 152 +/- 32.5
[13:54:03.552] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 31
[13:54:03.588] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:54:03.588] <TB3>     INFO: CalDel:      132   118   162   131   131   124   120   156   117   119   130   154   127   122   152   139
[13:54:03.588] <TB3>     INFO: VthrComp:     51    52    51    51    51    51    51    53    51    51    53    51    51    51    51    51
[13:54:03.592] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C0.dat
[13:54:03.593] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C1.dat
[13:54:03.593] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C2.dat
[13:54:03.593] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C3.dat
[13:54:03.593] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C4.dat
[13:54:03.594] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C5.dat
[13:54:03.594] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C6.dat
[13:54:03.594] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C7.dat
[13:54:03.594] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C8.dat
[13:54:03.594] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C9.dat
[13:54:03.594] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C10.dat
[13:54:03.595] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C11.dat
[13:54:03.595] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C12.dat
[13:54:03.595] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C13.dat
[13:54:03.595] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C14.dat
[13:54:03.595] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters_C15.dat
[13:54:03.595] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:54:03.595] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:54:03.595] <TB3>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[13:54:03.595] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:54:03.682] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:54:03.682] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:54:03.682] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:54:03.682] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:54:03.688] <TB3>     INFO: ######################################################################
[13:54:03.688] <TB3>     INFO: PixTestTiming::doTest()
[13:54:03.688] <TB3>     INFO: ######################################################################
[13:54:03.689] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:03.689] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:54:03.689] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:03.689] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:54:05.585] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:54:07.858] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:54:10.131] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:54:12.405] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:54:14.677] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:54:16.950] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:54:19.223] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:54:21.496] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:54:23.769] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:54:26.044] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:54:28.318] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:54:30.593] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:54:32.868] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:54:35.141] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:54:37.414] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:54:39.687] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:54:41.210] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:54:42.729] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:54:44.250] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:54:45.770] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:54:47.291] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:54:48.811] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:54:50.333] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:54:51.854] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:54:53.376] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:54:54.898] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:54:56.421] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:54:57.944] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:54:59.467] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:55:00.988] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:55:02.511] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:55:04.034] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:55:05.554] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:55:07.078] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:55:08.598] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:55:10.118] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:55:11.639] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:55:13.160] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:55:14.681] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:55:16.201] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:55:18.474] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:55:30.839] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:55:43.241] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:55:55.645] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:56:08.034] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:56:20.418] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:56:32.795] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:56:45.192] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:56:47.466] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:56:49.739] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:56:52.013] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:56:54.286] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:56:56.560] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:56:58.836] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:57:01.110] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:57:03.383] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:57:05.657] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:57:07.931] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:57:10.207] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:57:12.481] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:57:14.756] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:57:17.030] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:57:19.303] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:57:21.576] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:57:23.850] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:57:26.123] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:57:28.396] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:57:30.669] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:57:32.944] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:57:35.217] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:57:37.495] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:57:39.769] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:57:42.043] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:57:44.317] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:57:46.591] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:57:48.867] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:57:51.139] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:57:53.412] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:57:55.688] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:57:57.961] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:58:10.459] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:58:11.979] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:58:13.499] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:58:15.019] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:58:16.538] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:58:29.047] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:58:30.569] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:58:42.978] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:58:44.500] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:58:46.022] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:58:47.545] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:58:49.068] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:58:50.590] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:58:52.112] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:58:53.634] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:58:55.157] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:58:56.679] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:58:58.200] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:58:59.721] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:59:01.241] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:59:02.761] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:59:04.282] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:59:05.802] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:59:07.326] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:59:09.599] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:59:11.122] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:59:12.643] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:59:14.165] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:59:15.687] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:59:17.210] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:59:18.734] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:59:20.256] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:59:22.536] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:59:24.809] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:59:27.083] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:59:29.356] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:59:31.629] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:59:33.903] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:59:36.176] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:59:38.450] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:59:40.724] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:59:42.996] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:59:45.272] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:59:47.545] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:59:49.819] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:59:52.093] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:59:54.368] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:59:57.027] <TB3>     INFO: TBM Phase Settings: 236
[13:59:57.027] <TB3>     INFO: 400MHz Phase: 3
[13:59:57.027] <TB3>     INFO: 160MHz Phase: 7
[13:59:57.027] <TB3>     INFO: Functional Phase Area: 4
[13:59:57.030] <TB3>     INFO: Test took 353342 ms.
[13:59:57.030] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:59:57.030] <TB3>     INFO:    ----------------------------------------------------------------------
[13:59:57.030] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:59:57.030] <TB3>     INFO:    ----------------------------------------------------------------------
[13:59:57.030] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:59:58.172] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:59:59.692] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:00:01.212] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:00:02.732] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:00:04.252] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:00:05.772] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:00:07.291] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:00:08.812] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:00:10.332] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:00:11.852] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:00:13.371] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:00:14.891] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:00:16.411] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:00:17.932] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:00:19.452] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:00:20.971] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:00:22.492] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:00:24.011] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:00:26.287] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:00:28.560] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:00:30.836] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:00:33.110] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:00:35.383] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:00:36.903] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:00:38.423] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:00:39.944] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:00:42.219] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:00:44.493] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:00:46.767] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:00:49.047] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:00:51.319] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:00:52.840] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:00:54.360] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:00:55.880] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:00:58.155] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:01:00.428] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:01:02.701] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:01:04.974] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:01:07.249] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:01:08.769] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:01:10.291] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:01:11.810] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:01:14.088] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:01:16.362] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:01:18.636] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:01:20.910] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:01:23.184] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:01:24.704] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:01:26.223] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:01:27.743] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:01:30.019] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:01:32.298] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:01:34.573] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:01:36.856] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:01:39.130] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:01:40.650] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:01:42.173] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:01:43.694] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:01:45.215] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:01:46.735] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:01:48.255] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:01:49.776] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:01:51.296] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:01:53.200] <TB3>     INFO: ROC Delay Settings: 228
[14:01:53.200] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[14:01:53.200] <TB3>     INFO: ROC Port 0 Delay: 4
[14:01:53.200] <TB3>     INFO: ROC Port 1 Delay: 4
[14:01:53.200] <TB3>     INFO: Functional ROC Area: 5
[14:01:53.203] <TB3>     INFO: Test took 116173 ms.
[14:01:53.203] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[14:01:53.203] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:53.203] <TB3>     INFO:    PixTestTiming::TimingTest()
[14:01:53.203] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:54.344] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 40c8 40c9 40c8 40c9 40c8 40c9 40c8 40c9 e062 c000 a101 8040 40c8 40c9 40c8 40c9 40c8 40c9 40c8 40c9 e062 c000 
[14:01:54.344] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a102 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[14:01:54.344] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a103 80c0 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[14:01:54.344] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:02:08.616] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:08.616] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:02:22.795] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:22.796] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:02:36.953] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:36.953] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:02:51.215] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:51.215] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:03:05.419] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:05.419] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:03:19.635] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:19.636] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:03:33.938] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:33.938] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:03:48.204] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:48.204] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:04:02.434] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:02.434] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:04:16.699] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:17.081] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:17.095] <TB3>     INFO: Decoding statistics:
[14:04:17.095] <TB3>     INFO:   General information:
[14:04:17.095] <TB3>     INFO: 	 16bit words read:         240000000
[14:04:17.095] <TB3>     INFO: 	 valid events total:       20000000
[14:04:17.095] <TB3>     INFO: 	 empty events:             20000000
[14:04:17.095] <TB3>     INFO: 	 valid events with pixels: 0
[14:04:17.095] <TB3>     INFO: 	 valid pixel hits:         0
[14:04:17.095] <TB3>     INFO:   Event errors: 	           0
[14:04:17.095] <TB3>     INFO: 	 start marker:             0
[14:04:17.095] <TB3>     INFO: 	 stop marker:              0
[14:04:17.095] <TB3>     INFO: 	 overflow:                 0
[14:04:17.095] <TB3>     INFO: 	 invalid 5bit words:       0
[14:04:17.095] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[14:04:17.095] <TB3>     INFO:   TBM errors: 		           0
[14:04:17.095] <TB3>     INFO: 	 flawed TBM headers:       0
[14:04:17.095] <TB3>     INFO: 	 flawed TBM trailers:      0
[14:04:17.095] <TB3>     INFO: 	 event ID mismatches:      0
[14:04:17.095] <TB3>     INFO:   ROC errors: 		           0
[14:04:17.095] <TB3>     INFO: 	 missing ROC header(s):    0
[14:04:17.095] <TB3>     INFO: 	 misplaced readback start: 0
[14:04:17.095] <TB3>     INFO:   Pixel decoding errors:	   0
[14:04:17.095] <TB3>     INFO: 	 pixel data incomplete:    0
[14:04:17.095] <TB3>     INFO: 	 pixel address:            0
[14:04:17.095] <TB3>     INFO: 	 pulse height fill bit:    0
[14:04:17.095] <TB3>     INFO: 	 buffer corruption:        0
[14:04:17.095] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:17.095] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:04:17.095] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:17.095] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:17.095] <TB3>     INFO:    Read back bit status: 1
[14:04:17.095] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:17.095] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:17.095] <TB3>     INFO:    Timings are good!
[14:04:17.095] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:17.095] <TB3>     INFO: Test took 143892 ms.
[14:04:17.095] <TB3>     INFO: PixTestTiming::TimingTest() done.
[14:04:17.096] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:04:17.096] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:04:17.096] <TB3>     INFO: PixTestTiming::doTest took 613414 ms.
[14:04:17.096] <TB3>     INFO: PixTestTiming::doTest() done
[14:04:17.096] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:04:17.096] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[14:04:17.096] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[14:04:17.096] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[14:04:17.096] <TB3>     INFO: Write out ROCDelayScan3_V0
[14:04:17.097] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:04:17.097] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:04:17.447] <TB3>     INFO: ######################################################################
[14:04:17.447] <TB3>     INFO: PixTestAlive::doTest()
[14:04:17.447] <TB3>     INFO: ######################################################################
[14:04:17.450] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:17.450] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:04:17.450] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:17.452] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:04:17.795] <TB3>     INFO: Expecting 41600 events.
[14:04:21.871] <TB3>     INFO: 41600 events read in total (3361ms).
[14:04:21.872] <TB3>     INFO: Test took 4420ms.
[14:04:21.879] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:21.879] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66523
[14:04:21.879] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:04:22.254] <TB3>     INFO: PixTestAlive::aliveTest() done
[14:04:22.254] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0   35    2    0    0    0    0    0    0    0
[14:04:22.254] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0   58    2    0    0    0    0    0    0    0
[14:04:22.258] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:22.258] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:04:22.258] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:22.259] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:04:22.607] <TB3>     INFO: Expecting 41600 events.
[14:04:25.579] <TB3>     INFO: 41600 events read in total (2257ms).
[14:04:25.580] <TB3>     INFO: Test took 3321ms.
[14:04:25.580] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:25.580] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:04:25.580] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:04:25.581] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:04:25.988] <TB3>     INFO: PixTestAlive::maskTest() done
[14:04:25.988] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:04:25.991] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:25.991] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:04:25.992] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:25.993] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:04:26.336] <TB3>     INFO: Expecting 41600 events.
[14:04:30.398] <TB3>     INFO: 41600 events read in total (3347ms).
[14:04:30.398] <TB3>     INFO: Test took 4405ms.
[14:04:30.406] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:30.406] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66525
[14:04:30.406] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:04:30.783] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[14:04:30.783] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:04:30.783] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:04:30.783] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:04:30.792] <TB3>     INFO: ######################################################################
[14:04:30.792] <TB3>     INFO: PixTestTrim::doTest()
[14:04:30.792] <TB3>     INFO: ######################################################################
[14:04:30.795] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:30.795] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:04:30.795] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:30.879] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:04:30.879] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:04:30.892] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:04:30.892] <TB3>     INFO:     run 1 of 1
[14:04:30.892] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:31.235] <TB3>     INFO: Expecting 5025280 events.
[14:05:16.972] <TB3>     INFO: 1450688 events read in total (45022ms).
[14:06:01.761] <TB3>     INFO: 2880680 events read in total (89811ms).
[14:06:46.515] <TB3>     INFO: 4321352 events read in total (134566ms).
[14:07:08.045] <TB3>     INFO: 5025280 events read in total (156095ms).
[14:07:08.081] <TB3>     INFO: Test took 157189ms.
[14:07:08.132] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:08.233] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:09.541] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:10.898] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:12.190] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:13.485] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:14.820] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:16.156] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:17.492] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:18.743] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:20.049] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:21.297] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:22.622] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:23.904] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:25.236] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:26.574] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:27.846] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:29.173] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290537472
[14:07:29.176] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.4203 minThrLimit = 90.388 minThrNLimit = 109.05 -> result = 90.4203 -> 90
[14:07:29.177] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.159 minThrLimit = 101.142 minThrNLimit = 122.343 -> result = 101.159 -> 101
[14:07:29.177] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.3298 minThrLimit = 94.2633 minThrNLimit = 111.999 -> result = 94.3298 -> 94
[14:07:29.178] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.2334 minThrLimit = 93.1943 minThrNLimit = 111.723 -> result = 93.2334 -> 93
[14:07:29.178] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.103 minThrLimit = 97.0992 minThrNLimit = 118.749 -> result = 97.103 -> 97
[14:07:29.178] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.5912 minThrLimit = 94.5874 minThrNLimit = 114.421 -> result = 94.5912 -> 94
[14:07:29.179] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.173 minThrLimit = 100.111 minThrNLimit = 119.401 -> result = 100.173 -> 100
[14:07:29.179] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.1266 minThrLimit = 94.0613 minThrNLimit = 111.019 -> result = 94.1266 -> 94
[14:07:29.179] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3009 minThrLimit = 90.2219 minThrNLimit = 111.655 -> result = 90.3009 -> 90
[14:07:29.180] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.0622 minThrLimit = 84.0516 minThrNLimit = 102.075 -> result = 84.0622 -> 84
[14:07:29.180] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.7431 minThrLimit = 99.7225 minThrNLimit = 118.362 -> result = 99.7431 -> 99
[14:07:29.181] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.0713 minThrLimit = 88.0492 minThrNLimit = 106.479 -> result = 88.0713 -> 88
[14:07:29.181] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.3078 minThrLimit = 95.3057 minThrNLimit = 116.431 -> result = 95.3078 -> 95
[14:07:29.181] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.4858 minThrLimit = 95.435 minThrNLimit = 116.936 -> result = 95.4858 -> 95
[14:07:29.182] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.8016 minThrLimit = 87.7924 minThrNLimit = 105.997 -> result = 87.8016 -> 87
[14:07:29.182] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.1368 minThrLimit = 98.1227 minThrNLimit = 116.068 -> result = 98.1368 -> 98
[14:07:29.182] <TB3>     INFO: ROC 0 VthrComp = 90
[14:07:29.182] <TB3>     INFO: ROC 1 VthrComp = 101
[14:07:29.182] <TB3>     INFO: ROC 2 VthrComp = 94
[14:07:29.183] <TB3>     INFO: ROC 3 VthrComp = 93
[14:07:29.183] <TB3>     INFO: ROC 4 VthrComp = 97
[14:07:29.183] <TB3>     INFO: ROC 5 VthrComp = 94
[14:07:29.183] <TB3>     INFO: ROC 6 VthrComp = 100
[14:07:29.183] <TB3>     INFO: ROC 7 VthrComp = 94
[14:07:29.183] <TB3>     INFO: ROC 8 VthrComp = 90
[14:07:29.183] <TB3>     INFO: ROC 9 VthrComp = 84
[14:07:29.183] <TB3>     INFO: ROC 10 VthrComp = 99
[14:07:29.183] <TB3>     INFO: ROC 11 VthrComp = 88
[14:07:29.183] <TB3>     INFO: ROC 12 VthrComp = 95
[14:07:29.184] <TB3>     INFO: ROC 13 VthrComp = 95
[14:07:29.184] <TB3>     INFO: ROC 14 VthrComp = 87
[14:07:29.184] <TB3>     INFO: ROC 15 VthrComp = 98
[14:07:29.184] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:07:29.184] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:07:29.197] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:07:29.198] <TB3>     INFO:     run 1 of 1
[14:07:29.198] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:29.541] <TB3>     INFO: Expecting 5025280 events.
[14:08:05.357] <TB3>     INFO: 892320 events read in total (35100ms).
[14:08:40.880] <TB3>     INFO: 1782416 events read in total (70623ms).
[14:09:16.270] <TB3>     INFO: 2671944 events read in total (106013ms).
[14:09:51.629] <TB3>     INFO: 3550992 events read in total (141372ms).
[14:10:26.864] <TB3>     INFO: 4424160 events read in total (176607ms).
[14:10:50.555] <TB3>     INFO: 5025280 events read in total (200298ms).
[14:10:50.621] <TB3>     INFO: Test took 201424ms.
[14:10:50.786] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:51.139] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:52.721] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:54.308] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:55.892] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:57.472] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:59.043] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:00.628] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:02.291] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:04.109] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:05.838] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:07.519] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:09.230] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:10.895] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:12.515] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:14.141] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:15.771] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:17.433] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294547456
[14:11:17.438] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 61.3881 for pixel 16/16 mean/min/max = 47.1277/32.8539/61.4015
[14:11:17.438] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 61.6674 for pixel 7/79 mean/min/max = 46.2343/30.7544/61.7142
[14:11:17.438] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 60.6559 for pixel 0/1 mean/min/max = 46.7649/32.8268/60.703
[14:11:17.439] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.8898 for pixel 24/29 mean/min/max = 46.1857/33.3134/59.058
[14:11:17.439] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.0512 for pixel 51/0 mean/min/max = 43.9841/31.856/56.1121
[14:11:17.439] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.0888 for pixel 10/0 mean/min/max = 45.8228/33.3998/58.2458
[14:11:17.440] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 59.2275 for pixel 17/14 mean/min/max = 45.1864/31.0736/59.2991
[14:11:17.440] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 81.3555 for pixel 35/1 mean/min/max = 51.5456/21.6409/81.4503
[14:11:17.440] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 67.3491 for pixel 12/0 mean/min/max = 48.1932/29.0242/67.3621
[14:11:17.441] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 59.258 for pixel 19/5 mean/min/max = 45.6339/31.9376/59.3302
[14:11:17.441] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 65.7455 for pixel 7/73 mean/min/max = 48.7888/31.693/65.8847
[14:11:17.441] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 62.9371 for pixel 4/54 mean/min/max = 47.6657/32.339/62.9923
[14:11:17.442] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.0236 for pixel 22/66 mean/min/max = 44.796/33.3082/56.2839
[14:11:17.442] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 59.384 for pixel 1/2 mean/min/max = 45.6527/31.8624/59.443
[14:11:17.442] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.3413 for pixel 26/1 mean/min/max = 45.3373/33.2567/57.4178
[14:11:17.442] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 59.9225 for pixel 33/0 mean/min/max = 45.7435/31.5641/59.9228
[14:11:17.443] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:17.577] <TB3>     INFO: Expecting 411648 events.
[14:11:25.352] <TB3>     INFO: 411648 events read in total (7060ms).
[14:11:25.358] <TB3>     INFO: Expecting 411648 events.
[14:11:33.005] <TB3>     INFO: 411648 events read in total (6985ms).
[14:11:33.015] <TB3>     INFO: Expecting 411648 events.
[14:11:40.625] <TB3>     INFO: 411648 events read in total (6946ms).
[14:11:40.635] <TB3>     INFO: Expecting 411648 events.
[14:11:48.282] <TB3>     INFO: 411648 events read in total (6979ms).
[14:11:48.294] <TB3>     INFO: Expecting 411648 events.
[14:11:55.863] <TB3>     INFO: 411648 events read in total (6906ms).
[14:11:55.877] <TB3>     INFO: Expecting 411648 events.
[14:12:03.568] <TB3>     INFO: 411648 events read in total (7028ms).
[14:12:03.585] <TB3>     INFO: Expecting 411648 events.
[14:12:11.196] <TB3>     INFO: 411648 events read in total (6961ms).
[14:12:11.216] <TB3>     INFO: Expecting 411648 events.
[14:12:18.796] <TB3>     INFO: 411648 events read in total (6930ms).
[14:12:18.817] <TB3>     INFO: Expecting 411648 events.
[14:12:26.365] <TB3>     INFO: 411648 events read in total (6894ms).
[14:12:26.388] <TB3>     INFO: Expecting 411648 events.
[14:12:34.088] <TB3>     INFO: 411648 events read in total (7040ms).
[14:12:34.113] <TB3>     INFO: Expecting 411648 events.
[14:12:41.793] <TB3>     INFO: 411648 events read in total (7034ms).
[14:12:41.822] <TB3>     INFO: Expecting 411648 events.
[14:12:49.383] <TB3>     INFO: 411648 events read in total (6921ms).
[14:12:49.412] <TB3>     INFO: Expecting 411648 events.
[14:12:57.019] <TB3>     INFO: 411648 events read in total (6957ms).
[14:12:57.051] <TB3>     INFO: Expecting 411648 events.
[14:13:04.669] <TB3>     INFO: 411648 events read in total (6974ms).
[14:13:04.706] <TB3>     INFO: Expecting 411648 events.
[14:13:12.379] <TB3>     INFO: 411648 events read in total (7035ms).
[14:13:12.418] <TB3>     INFO: Expecting 411648 events.
[14:13:20.084] <TB3>     INFO: 411648 events read in total (7035ms).
[14:13:20.124] <TB3>     INFO: Test took 122681ms.
[14:13:20.608] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6192 < 35 for itrim+1 = 116; old thr = 34.5352 ... break
[14:13:20.634] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5399 < 35 for itrim = 100; old thr = 34.2847 ... break
[14:13:20.654] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2596 < 35 for itrim = 100; old thr = 34.0353 ... break
[14:13:20.683] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1418 < 35 for itrim = 103; old thr = 33.7083 ... break
[14:13:20.709] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5052 < 35 for itrim+1 = 82; old thr = 34.6804 ... break
[14:13:20.742] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4087 < 35 for itrim+1 = 103; old thr = 34.7046 ... break
[14:13:20.773] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7635 < 35 for itrim+1 = 109; old thr = 34.2429 ... break
[14:13:20.783] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.4443 < 35 for itrim+1 = 126; old thr = 33.8093 ... break
[14:13:20.799] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1619 < 35 for itrim+1 = 95; old thr = 34.6154 ... break
[14:13:20.833] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0439 < 35 for itrim = 104; old thr = 34.9115 ... break
[14:13:20.857] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1375 < 35 for itrim = 120; old thr = 34.7098 ... break
[14:13:20.880] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3161 < 35 for itrim+1 = 103; old thr = 34.7852 ... break
[14:13:20.915] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.7433 < 35 for itrim+1 = 92; old thr = 34.9802 ... break
[14:13:20.945] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4737 < 35 for itrim+1 = 101; old thr = 34.707 ... break
[14:13:20.979] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0099 < 35 for itrim = 105; old thr = 34.4471 ... break
[14:13:21.006] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1437 < 35 for itrim = 104; old thr = 34.0206 ... break
[14:13:21.082] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:13:21.092] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:13:21.092] <TB3>     INFO:     run 1 of 1
[14:13:21.092] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:21.434] <TB3>     INFO: Expecting 5025280 events.
[14:13:57.047] <TB3>     INFO: 870432 events read in total (34898ms).
[14:14:31.466] <TB3>     INFO: 1739032 events read in total (69317ms).
[14:15:06.589] <TB3>     INFO: 2608224 events read in total (104440ms).
[14:15:41.444] <TB3>     INFO: 3467328 events read in total (139295ms).
[14:16:16.276] <TB3>     INFO: 4321000 events read in total (174127ms).
[14:16:44.994] <TB3>     INFO: 5025280 events read in total (202845ms).
[14:16:45.075] <TB3>     INFO: Test took 203984ms.
[14:16:45.257] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:45.656] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:47.252] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:48.790] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:50.331] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:51.857] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:53.380] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:54.902] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:56.444] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:58.052] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:59.630] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:01.142] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:02.700] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:04.229] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:05.743] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:07.261] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:08.776] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:10.320] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 423424000
[14:17:10.321] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 2.500000 .. 255.000000
[14:17:10.400] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 255 (-1/-1) hits flags = 528 (plus default)
[14:17:10.411] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:10.411] <TB3>     INFO:     run 1 of 1
[14:17:10.411] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:10.769] <TB3>     INFO: Expecting 8453120 events.
[14:17:45.306] <TB3>     INFO: 823960 events read in total (33815ms).
[14:18:19.199] <TB3>     INFO: 1647888 events read in total (67708ms).
[14:18:52.686] <TB3>     INFO: 2471952 events read in total (101195ms).
[14:19:26.727] <TB3>     INFO: 3295744 events read in total (135236ms).
[14:20:01.166] <TB3>     INFO: 4120008 events read in total (169676ms).
[14:20:34.818] <TB3>     INFO: 4943736 events read in total (203327ms).
[14:21:08.687] <TB3>     INFO: 5766560 events read in total (237196ms).
[14:21:42.126] <TB3>     INFO: 6588504 events read in total (270635ms).
[14:22:16.070] <TB3>     INFO: 7409152 events read in total (304579ms).
[14:22:49.451] <TB3>     INFO: 8229264 events read in total (337960ms).
[14:22:58.921] <TB3>     INFO: 8453120 events read in total (347430ms).
[14:22:59.037] <TB3>     INFO: Test took 348626ms.
[14:22:59.366] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:00.079] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:01.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:03.813] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:05.685] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:07.544] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:09.400] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:11.264] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:13.151] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:15.306] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:17.226] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:19.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:20.949] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:22.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:24.640] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:26.489] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:28.337] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:30.210] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 370450432
[14:23:30.290] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 12.719552 .. 103.831058
[14:23:30.368] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 2 .. 113 (-1/-1) hits flags = 528 (plus default)
[14:23:30.380] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:23:30.380] <TB3>     INFO:     run 1 of 1
[14:23:30.380] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:30.735] <TB3>     INFO: Expecting 3727360 events.
[14:24:07.309] <TB3>     INFO: 919264 events read in total (35857ms).
[14:24:43.225] <TB3>     INFO: 1838936 events read in total (71772ms).
[14:25:19.265] <TB3>     INFO: 2757888 events read in total (107812ms).
[14:25:55.363] <TB3>     INFO: 3675856 events read in total (143910ms).
[14:25:57.822] <TB3>     INFO: 3727360 events read in total (146370ms).
[14:25:57.870] <TB3>     INFO: Test took 147490ms.
[14:25:57.990] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:58.235] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:59.639] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:01.041] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:02.444] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:03.844] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:05.249] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:06.654] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:08.067] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:09.493] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:10.935] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:12.351] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:13.760] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:15.161] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:16.562] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:17.963] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:19.367] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:20.774] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 279986176
[14:26:20.855] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.783976 .. 86.364603
[14:26:20.929] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 96 (-1/-1) hits flags = 528 (plus default)
[14:26:20.939] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:26:20.939] <TB3>     INFO:     run 1 of 1
[14:26:20.939] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:21.283] <TB3>     INFO: Expecting 2928640 events.
[14:26:58.199] <TB3>     INFO: 922000 events read in total (36201ms).
[14:27:34.020] <TB3>     INFO: 1843656 events read in total (72022ms).
[14:28:09.834] <TB3>     INFO: 2764096 events read in total (107836ms).
[14:28:16.603] <TB3>     INFO: 2928640 events read in total (114605ms).
[14:28:16.642] <TB3>     INFO: Test took 115703ms.
[14:28:16.739] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:16.933] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:18.236] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:19.540] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:20.839] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:22.143] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:23.438] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:24.737] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:26.044] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:27.341] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:28.644] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:29.949] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:31.244] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:32.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:33.845] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:35.139] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:36.438] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:37.737] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 447496192
[14:28:37.818] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 20.813657 .. 86.122631
[14:28:37.893] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 10 .. 96 (-1/-1) hits flags = 528 (plus default)
[14:28:37.903] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:28:37.903] <TB3>     INFO:     run 1 of 1
[14:28:37.903] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:38.247] <TB3>     INFO: Expecting 2895360 events.
[14:29:14.709] <TB3>     INFO: 917464 events read in total (35747ms).
[14:29:49.679] <TB3>     INFO: 1834560 events read in total (70717ms).
[14:30:24.826] <TB3>     INFO: 2751128 events read in total (105864ms).
[14:30:30.748] <TB3>     INFO: 2895360 events read in total (111786ms).
[14:30:30.787] <TB3>     INFO: Test took 112884ms.
[14:30:30.880] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:31.080] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:30:32.392] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:30:33.699] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:30:34.990] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:36.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:30:37.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:38.882] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:40.183] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:41.484] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:42.784] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:44.082] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:45.377] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:46.678] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:30:47.978] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:30:49.276] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:50.571] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:30:51.868] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 451174400
[14:30:51.954] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:30:51.954] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:30:51.964] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:30:51.964] <TB3>     INFO:     run 1 of 1
[14:30:51.964] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:52.313] <TB3>     INFO: Expecting 1364480 events.
[14:31:32.173] <TB3>     INFO: 1075672 events read in total (39146ms).
[14:31:42.994] <TB3>     INFO: 1364480 events read in total (49967ms).
[14:31:43.011] <TB3>     INFO: Test took 51046ms.
[14:31:43.046] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:43.121] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:44.079] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:45.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:45.994] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:46.954] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:47.914] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:48.875] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:49.832] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:50.762] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:51.717] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:52.675] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:31:53.630] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:31:54.586] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:31:55.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:31:56.503] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:31:57.463] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:31:58.428] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 451366912
[14:31:58.466] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C0.dat
[14:31:58.466] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C1.dat
[14:31:58.466] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C2.dat
[14:31:58.466] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C3.dat
[14:31:58.467] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C4.dat
[14:31:58.467] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C5.dat
[14:31:58.467] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C6.dat
[14:31:58.467] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C7.dat
[14:31:58.467] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C8.dat
[14:31:58.467] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C9.dat
[14:31:58.467] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C10.dat
[14:31:58.467] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C11.dat
[14:31:58.467] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C12.dat
[14:31:58.467] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C13.dat
[14:31:58.468] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C14.dat
[14:31:58.468] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C15.dat
[14:31:58.468] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C0.dat
[14:31:58.475] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C1.dat
[14:31:58.482] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C2.dat
[14:31:58.489] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C3.dat
[14:31:58.496] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C4.dat
[14:31:58.502] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C5.dat
[14:31:58.509] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C6.dat
[14:31:58.516] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C7.dat
[14:31:58.523] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C8.dat
[14:31:58.530] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C9.dat
[14:31:58.536] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C10.dat
[14:31:58.543] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C11.dat
[14:31:58.550] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C12.dat
[14:31:58.557] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C13.dat
[14:31:58.564] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C14.dat
[14:31:58.571] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//trimParameters35_C15.dat
[14:31:58.578] <TB3>     INFO: PixTestTrim::trimTest() done
[14:31:58.578] <TB3>     INFO: vtrim:     116 100 100 103  82 103 109 126  95 104 120 103  92 101 105 104 
[14:31:58.578] <TB3>     INFO: vthrcomp:   90 101  94  93  97  94 100  94  90  84  99  88  95  95  87  98 
[14:31:58.578] <TB3>     INFO: vcal mean:  34.98  34.95  34.97  34.96  34.91  34.95  34.91  34.92  35.03  34.94  34.98  35.02  34.98  34.97  34.98  34.99 
[14:31:58.578] <TB3>     INFO: vcal RMS:    1.07   0.89   0.86   0.85   0.87   0.82   1.05   1.99   1.31   0.89   1.07   0.85   0.83   0.86   0.84   0.88 
[14:31:58.578] <TB3>     INFO: bits mean:   9.46   9.45   8.82   9.52   9.74   9.30  10.10   9.33   8.34   9.95   8.87   8.86   9.67   9.48   9.61   9.93 
[14:31:58.578] <TB3>     INFO: bits RMS:    2.55   2.86   2.82   2.47   2.73   2.65   2.54   2.57   3.07   2.53   2.79   2.76   2.58   2.76   2.58   2.62 
[14:31:58.588] <TB3>     INFO:    ----------------------------------------------------------------------
[14:31:58.588] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:31:58.588] <TB3>     INFO:    ----------------------------------------------------------------------
[14:31:58.592] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:31:58.592] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:31:58.602] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:31:58.602] <TB3>     INFO:     run 1 of 1
[14:31:58.602] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:58.946] <TB3>     INFO: Expecting 4160000 events.
[14:32:47.196] <TB3>     INFO: 1196425 events read in total (47535ms).
[14:33:33.903] <TB3>     INFO: 2368000 events read in total (94242ms).
[14:34:19.939] <TB3>     INFO: 3521210 events read in total (140278ms).
[14:34:45.569] <TB3>     INFO: 4160000 events read in total (165908ms).
[14:34:45.626] <TB3>     INFO: Test took 167024ms.
[14:34:45.739] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:46.006] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:47.992] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:49.913] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:51.875] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:53.831] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:55.804] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:57.763] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:59.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:01.621] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:03.561] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:05.464] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:07.343] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:09.269] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:11.215] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:13.173] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:15.110] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:17.053] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 451379200
[14:35:17.054] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:35:17.129] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:35:17.129] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 217 (-1/-1) hits flags = 528 (plus default)
[14:35:17.140] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:35:17.140] <TB3>     INFO:     run 1 of 1
[14:35:17.140] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:17.494] <TB3>     INFO: Expecting 4534400 events.
[14:36:03.058] <TB3>     INFO: 1099350 events read in total (44849ms).
[14:36:47.538] <TB3>     INFO: 2185070 events read in total (89329ms).
[14:37:31.820] <TB3>     INFO: 3255105 events read in total (133611ms).
[14:38:15.784] <TB3>     INFO: 4319080 events read in total (177575ms).
[14:38:25.123] <TB3>     INFO: 4534400 events read in total (186914ms).
[14:38:25.182] <TB3>     INFO: Test took 188043ms.
[14:38:25.337] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:25.654] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:27.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:29.596] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:31.539] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:33.485] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:35.411] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:37.340] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:39.339] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:41.380] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:38:43.385] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:38:45.348] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:38:47.314] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:49.270] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:51.193] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:53.142] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:55.092] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:57.073] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 468836352
[14:38:57.074] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:38:57.150] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:38:57.150] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 230 (-1/-1) hits flags = 528 (plus default)
[14:38:57.161] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:38:57.161] <TB3>     INFO:     run 1 of 1
[14:38:57.161] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:57.511] <TB3>     INFO: Expecting 4804800 events.
[14:39:42.576] <TB3>     INFO: 1073695 events read in total (44351ms).
[14:40:27.066] <TB3>     INFO: 2133970 events read in total (88841ms).
[14:41:10.942] <TB3>     INFO: 3182770 events read in total (132717ms).
[14:41:54.521] <TB3>     INFO: 4224570 events read in total (176296ms).
[14:42:18.912] <TB3>     INFO: 4804800 events read in total (200687ms).
[14:42:18.981] <TB3>     INFO: Test took 201820ms.
[14:42:19.152] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:19.563] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:21.644] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:23.757] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:25.816] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:27.881] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:29.928] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:31.961] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:34.095] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:36.293] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:38.420] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:40.511] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:42.629] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:44.714] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:46.750] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:48.805] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:50.874] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:53.018] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 481808384
[14:42:53.019] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:42:53.094] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:42:53.094] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 244 (-1/-1) hits flags = 528 (plus default)
[14:42:53.105] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:42:53.106] <TB3>     INFO:     run 1 of 1
[14:42:53.106] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:42:53.459] <TB3>     INFO: Expecting 5096000 events.
[14:43:37.018] <TB3>     INFO: 1049165 events read in total (42844ms).
[14:44:20.713] <TB3>     INFO: 2086990 events read in total (86539ms).
[14:45:04.103] <TB3>     INFO: 3114990 events read in total (129929ms).
[14:45:47.482] <TB3>     INFO: 4136000 events read in total (173308ms).
[14:46:28.135] <TB3>     INFO: 5096000 events read in total (213961ms).
[14:46:28.211] <TB3>     INFO: Test took 215106ms.
[14:46:28.412] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:28.817] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:46:30.858] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:46:32.957] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:46:34.996] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:46:37.029] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:46:39.046] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:46:41.075] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:46:43.183] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:46:45.402] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:46:47.503] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:46:49.562] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:46:51.662] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:46:53.724] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:46:55.764] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:46:57.829] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:46:59.964] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:47:02.172] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 438079488
[14:47:02.173] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:47:02.258] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:47:02.258] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 249 (-1/-1) hits flags = 528 (plus default)
[14:47:02.268] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:47:02.268] <TB3>     INFO:     run 1 of 1
[14:47:02.268] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:47:02.621] <TB3>     INFO: Expecting 5200000 events.
[14:47:46.684] <TB3>     INFO: 1040895 events read in total (43348ms).
[14:48:29.660] <TB3>     INFO: 2071000 events read in total (86324ms).
[14:49:12.912] <TB3>     INFO: 3093135 events read in total (129576ms).
[14:49:55.697] <TB3>     INFO: 4106985 events read in total (172361ms).
[14:50:38.808] <TB3>     INFO: 5119130 events read in total (215472ms).
[14:50:42.539] <TB3>     INFO: 5200000 events read in total (219203ms).
[14:50:42.611] <TB3>     INFO: Test took 220343ms.
[14:50:42.807] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:50:43.218] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:50:45.291] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:50:47.425] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:50:49.509] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:50:51.574] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:50:53.636] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:50:55.694] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:50:57.843] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:51:00.123] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:51:02.274] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:51:04.358] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:51:06.476] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:51:08.562] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:51:10.631] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:51:12.724] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:51:14.835] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:51:16.975] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 444866560
[14:51:16.976] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.21433, thr difference RMS: 1.67341
[14:51:16.976] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 11.8755, thr difference RMS: 1.26516
[14:51:16.977] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.06953, thr difference RMS: 1.55735
[14:51:16.977] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.15249, thr difference RMS: 1.60529
[14:51:16.977] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.88052, thr difference RMS: 1.93058
[14:51:16.977] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.1563, thr difference RMS: 1.82827
[14:51:16.977] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 11.2437, thr difference RMS: 1.39938
[14:51:16.978] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 11.1799, thr difference RMS: 2.23122
[14:51:16.978] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.1936, thr difference RMS: 1.95001
[14:51:16.978] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.27602, thr difference RMS: 1.67619
[14:51:16.978] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.7667, thr difference RMS: 1.45425
[14:51:16.978] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.75466, thr difference RMS: 2.0605
[14:51:16.979] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.84933, thr difference RMS: 1.70153
[14:51:16.979] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.2357, thr difference RMS: 1.76558
[14:51:16.979] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.17668, thr difference RMS: 1.62968
[14:51:16.979] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.9293, thr difference RMS: 1.24937
[14:51:16.979] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.22469, thr difference RMS: 1.69514
[14:51:16.980] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 11.9988, thr difference RMS: 1.25766
[14:51:16.980] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.12237, thr difference RMS: 1.53778
[14:51:16.980] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.1239, thr difference RMS: 1.59484
[14:51:16.980] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.90374, thr difference RMS: 1.93672
[14:51:16.980] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.14903, thr difference RMS: 1.82553
[14:51:16.984] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 11.1334, thr difference RMS: 1.3804
[14:51:16.985] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 11.2984, thr difference RMS: 2.09118
[14:51:16.985] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.1553, thr difference RMS: 1.9428
[14:51:16.985] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.13625, thr difference RMS: 1.66227
[14:51:16.985] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.6629, thr difference RMS: 1.45395
[14:51:16.985] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.69714, thr difference RMS: 2.06805
[14:51:16.985] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.85333, thr difference RMS: 1.69442
[14:51:16.986] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.1968, thr difference RMS: 1.78948
[14:51:16.986] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.01113, thr difference RMS: 1.645
[14:51:16.986] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.9366, thr difference RMS: 1.21621
[14:51:16.986] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.21758, thr difference RMS: 1.67903
[14:51:16.986] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 12.1111, thr difference RMS: 1.24005
[14:51:16.987] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.19746, thr difference RMS: 1.52164
[14:51:16.987] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.18493, thr difference RMS: 1.58533
[14:51:16.987] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.0028, thr difference RMS: 1.93517
[14:51:16.987] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.25041, thr difference RMS: 1.84483
[14:51:16.987] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 11.1025, thr difference RMS: 1.38914
[14:51:16.988] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 11.5277, thr difference RMS: 1.99457
[14:51:16.988] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.2498, thr difference RMS: 1.95188
[14:51:16.988] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.14102, thr difference RMS: 1.65317
[14:51:16.988] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.71, thr difference RMS: 1.43644
[14:51:16.988] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.79742, thr difference RMS: 2.10644
[14:51:16.989] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.91741, thr difference RMS: 1.69374
[14:51:16.989] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.2706, thr difference RMS: 1.7954
[14:51:16.989] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.92987, thr difference RMS: 1.63908
[14:51:16.989] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 11.0767, thr difference RMS: 1.21094
[14:51:16.989] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.30784, thr difference RMS: 1.68992
[14:51:16.990] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 12.199, thr difference RMS: 1.24583
[14:51:16.990] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.27667, thr difference RMS: 1.53547
[14:51:16.990] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.19109, thr difference RMS: 1.58821
[14:51:16.990] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.1086, thr difference RMS: 1.92729
[14:51:16.990] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.2742, thr difference RMS: 1.83957
[14:51:16.990] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 11.228, thr difference RMS: 1.40765
[14:51:16.991] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 11.5862, thr difference RMS: 1.92355
[14:51:16.991] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.4061, thr difference RMS: 1.95212
[14:51:16.991] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.09406, thr difference RMS: 1.6778
[14:51:16.991] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.8145, thr difference RMS: 1.41472
[14:51:16.991] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.78334, thr difference RMS: 2.11982
[14:51:16.992] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.04464, thr difference RMS: 1.69541
[14:51:16.992] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.3382, thr difference RMS: 1.79859
[14:51:16.992] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.87219, thr difference RMS: 1.66799
[14:51:16.992] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 11.3371, thr difference RMS: 1.19282
[14:51:17.101] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:51:17.105] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2806 seconds
[14:51:17.105] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:51:17.814] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:51:17.814] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:51:17.817] <TB3>     INFO: ######################################################################
[14:51:17.817] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:51:17.817] <TB3>     INFO: ######################################################################
[14:51:17.817] <TB3>     INFO:    ----------------------------------------------------------------------
[14:51:17.817] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:51:17.817] <TB3>     INFO:    ----------------------------------------------------------------------
[14:51:17.817] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:51:17.829] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:51:17.829] <TB3>     INFO:     run 1 of 1
[14:51:17.829] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:51:18.179] <TB3>     INFO: Expecting 59072000 events.
[14:51:47.390] <TB3>     INFO: 1073600 events read in total (28497ms).
[14:52:15.828] <TB3>     INFO: 2142400 events read in total (56935ms).
[14:52:44.025] <TB3>     INFO: 3212400 events read in total (85132ms).
[14:53:12.206] <TB3>     INFO: 4283200 events read in total (113313ms).
[14:53:40.435] <TB3>     INFO: 5351800 events read in total (141542ms).
[14:54:11.350] <TB3>     INFO: 6423600 events read in total (172457ms).
[14:54:39.737] <TB3>     INFO: 7494000 events read in total (200844ms).
[14:55:08.171] <TB3>     INFO: 8562600 events read in total (229278ms).
[14:55:36.359] <TB3>     INFO: 9635200 events read in total (257466ms).
[14:56:03.751] <TB3>     INFO: 10703600 events read in total (284858ms).
[14:56:31.960] <TB3>     INFO: 11772800 events read in total (313067ms).
[14:57:00.480] <TB3>     INFO: 12844800 events read in total (341587ms).
[14:57:28.752] <TB3>     INFO: 13913200 events read in total (369859ms).
[14:57:57.166] <TB3>     INFO: 14982400 events read in total (398273ms).
[14:58:25.631] <TB3>     INFO: 16054000 events read in total (426738ms).
[14:58:53.958] <TB3>     INFO: 17122600 events read in total (455065ms).
[14:59:22.381] <TB3>     INFO: 18191600 events read in total (483488ms).
[14:59:50.772] <TB3>     INFO: 19263200 events read in total (511879ms).
[15:00:19.239] <TB3>     INFO: 20331200 events read in total (540346ms).
[15:00:47.668] <TB3>     INFO: 21399000 events read in total (568775ms).
[15:01:15.952] <TB3>     INFO: 22470600 events read in total (597059ms).
[15:01:44.270] <TB3>     INFO: 23539400 events read in total (625377ms).
[15:02:12.864] <TB3>     INFO: 24608200 events read in total (653971ms).
[15:02:41.165] <TB3>     INFO: 25680200 events read in total (682272ms).
[15:03:09.509] <TB3>     INFO: 26748800 events read in total (710616ms).
[15:03:38.036] <TB3>     INFO: 27817000 events read in total (739143ms).
[15:04:06.488] <TB3>     INFO: 28888600 events read in total (767595ms).
[15:04:35.101] <TB3>     INFO: 29957400 events read in total (796208ms).
[15:05:03.730] <TB3>     INFO: 31024800 events read in total (824837ms).
[15:05:32.021] <TB3>     INFO: 32093000 events read in total (853128ms).
[15:06:02.460] <TB3>     INFO: 33165000 events read in total (883567ms).
[15:07:59.401] <TB3>     INFO: 34233200 events read in total (1000513ms).
[15:08:28.891] <TB3>     INFO: 35302000 events read in total (1029998ms).
[15:08:57.859] <TB3>     INFO: 36374200 events read in total (1058966ms).
[15:09:26.477] <TB3>     INFO: 37442600 events read in total (1087584ms).
[15:09:54.912] <TB3>     INFO: 38511200 events read in total (1116019ms).
[15:10:24.272] <TB3>     INFO: 39583000 events read in total (1145379ms).
[15:10:53.385] <TB3>     INFO: 40651600 events read in total (1174492ms).
[15:11:22.416] <TB3>     INFO: 41721000 events read in total (1203523ms).
[15:11:51.150] <TB3>     INFO: 42793000 events read in total (1232257ms).
[15:12:19.612] <TB3>     INFO: 43861600 events read in total (1260719ms).
[15:12:48.304] <TB3>     INFO: 44929800 events read in total (1289411ms).
[15:13:16.684] <TB3>     INFO: 46002400 events read in total (1317791ms).
[15:13:45.224] <TB3>     INFO: 47071000 events read in total (1346331ms).
[15:14:13.600] <TB3>     INFO: 48141600 events read in total (1374707ms).
[15:14:42.021] <TB3>     INFO: 49212200 events read in total (1403128ms).
[15:15:10.425] <TB3>     INFO: 50280800 events read in total (1431532ms).
[15:15:38.969] <TB3>     INFO: 51351200 events read in total (1460076ms).
[15:16:07.500] <TB3>     INFO: 52421200 events read in total (1488607ms).
[15:16:35.963] <TB3>     INFO: 53490200 events read in total (1517070ms).
[15:17:04.389] <TB3>     INFO: 54560200 events read in total (1545496ms).
[15:17:32.972] <TB3>     INFO: 55630200 events read in total (1574079ms).
[15:18:01.441] <TB3>     INFO: 56698200 events read in total (1602548ms).
[15:18:29.958] <TB3>     INFO: 57768800 events read in total (1631065ms).
[15:18:58.387] <TB3>     INFO: 58840400 events read in total (1659494ms).
[15:19:04.658] <TB3>     INFO: 59072000 events read in total (1665765ms).
[15:19:04.691] <TB3>     INFO: Test took 1666862ms.
[15:19:04.792] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:19:08.823] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:19:08.823] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:10.092] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:19:10.092] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:11.274] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:19:11.274] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:12.454] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:19:12.454] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:13.615] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:19:13.615] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:14.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:19:14.794] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:15.962] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:19:15.962] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:17.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:19:17.135] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:18.455] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:19:18.455] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:19.644] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:19:19.644] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:20.793] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:19:20.793] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:21.988] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:19:21.988] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:23.158] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:19:23.158] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:24.340] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:19:24.340] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:25.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:19:25.543] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:26.704] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:19:26.704] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:27.908] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 326250496
[15:19:27.943] <TB3>     INFO: PixTestScurves::scurves() done 
[15:19:27.943] <TB3>     INFO: Vcal mean:  35.05  35.08  35.03  35.08  35.07  35.04  35.05  35.24  35.31  35.10  35.09  35.12  35.06  35.04  35.05  35.03 
[15:19:27.946] <TB3>     INFO: Vcal RMS:    0.96   0.79   0.73   0.70   0.74   0.69   0.93   2.04   1.22   0.77   0.98   0.73   0.70   0.75   0.72   0.77 
[15:19:27.946] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:19:28.032] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:19:28.032] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:19:28.032] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:19:28.032] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:19:28.032] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:19:28.033] <TB3>     INFO: ######################################################################
[15:19:28.033] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:19:28.033] <TB3>     INFO: ######################################################################
[15:19:28.086] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:19:28.431] <TB3>     INFO: Expecting 41600 events.
[15:19:32.526] <TB3>     INFO: 41600 events read in total (3334ms).
[15:19:32.527] <TB3>     INFO: Test took 4441ms.
[15:19:32.536] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:19:32.536] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66547
[15:19:32.536] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:19:32.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 48, 69] has eff 0/10
[15:19:32.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 48, 69]
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 39, 74] has eff 0/10
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 39, 74]
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 21, 0] has eff 8/10
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 21, 0]
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 32, 0] has eff 9/10
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 32, 0]
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 33, 0] has eff 8/10
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 33, 0]
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 35, 0] has eff 9/10
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 35, 0]
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 36, 0] has eff 9/10
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 36, 0]
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 38, 0] has eff 9/10
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 38, 0]
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 39, 0] has eff 2/10
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 39, 0]
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 42, 0] has eff 1/10
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 42, 0]
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 43, 0] has eff 5/10
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 43, 0]
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 45, 0] has eff 4/10
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 45, 0]
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 48, 0] has eff 8/10
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 48, 0]
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 49, 0] has eff 8/10
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 49, 0]
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 0] has eff 0/10
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 0]
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 33, 1] has eff 9/10
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 33, 1]
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 1] has eff 8/10
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 1]
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 2] has eff 7/10
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 2]
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 5] has eff 9/10
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 5]
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 8] has eff 9/10
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 8]
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 9] has eff 8/10
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 9]
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 10] has eff 9/10
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 10]
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 11] has eff 8/10
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 11]
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 12] has eff 8/10
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 12]
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 13] has eff 8/10
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 13]
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 20] has eff 9/10
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 20]
[15:19:32.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 22] has eff 9/10
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 22]
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 25] has eff 9/10
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 25]
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 28] has eff 9/10
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 28]
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 37, 40] has eff 0/10
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 37, 40]
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 41, 44] has eff 4/10
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 41, 44]
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 46] has eff 9/10
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 46]
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 34, 47] has eff 3/10
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 34, 47]
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 49] has eff 9/10
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 49]
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 50] has eff 9/10
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 50]
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 46, 56] has eff 0/10
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 46, 56]
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 37, 68] has eff 0/10
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 37, 68]
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 43, 68] has eff 0/10
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 43, 68]
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 8, 70] has eff 2/10
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 8, 70]
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 33, 76] has eff 0/10
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 33, 76]
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 79] has eff 0/10
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 79]
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 28, 29] has eff 0/10
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 28, 29]
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 79] has eff 0/10
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 79]
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 41, 36] has eff 0/10
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 41, 36]
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 51, 54] has eff 0/10
[15:19:32.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 51, 54]
[15:19:32.549] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 45
[15:19:32.549] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:19:32.549] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:19:32.549] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:19:32.885] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:19:33.228] <TB3>     INFO: Expecting 41600 events.
[15:19:37.382] <TB3>     INFO: 41600 events read in total (3439ms).
[15:19:37.383] <TB3>     INFO: Test took 4498ms.
[15:19:37.391] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:19:37.391] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66550
[15:19:37.391] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:19:37.395] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.128
[15:19:37.396] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[15:19:37.396] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.284
[15:19:37.396] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 175
[15:19:37.396] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.962
[15:19:37.396] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 182
[15:19:37.396] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.148
[15:19:37.396] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[15:19:37.396] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.169
[15:19:37.396] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 186
[15:19:37.396] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.989
[15:19:37.396] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 172
[15:19:37.396] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.468
[15:19:37.397] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[15:19:37.397] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.48
[15:19:37.397] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [16 ,5] phvalue 177
[15:19:37.397] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.746
[15:19:37.397] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 178
[15:19:37.397] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.881
[15:19:37.397] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[15:19:37.397] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.307
[15:19:37.397] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [14 ,5] phvalue 165
[15:19:37.397] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.626
[15:19:37.397] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[15:19:37.398] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.022
[15:19:37.398] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 165
[15:19:37.398] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.315
[15:19:37.398] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 162
[15:19:37.398] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.66
[15:19:37.398] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[15:19:37.398] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.567
[15:19:37.398] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 172
[15:19:37.398] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:19:37.398] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:19:37.398] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:19:37.481] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:19:37.827] <TB3>     INFO: Expecting 41600 events.
[15:19:42.005] <TB3>     INFO: 41600 events read in total (3463ms).
[15:19:42.006] <TB3>     INFO: Test took 4525ms.
[15:19:42.014] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:19:42.014] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66548
[15:19:42.014] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:19:42.018] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:19:42.018] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 51minph_roc = 13
[15:19:42.018] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.1001
[15:19:42.019] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 70
[15:19:42.019] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.3128
[15:19:42.019] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 62
[15:19:42.019] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.2572
[15:19:42.019] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 77
[15:19:42.019] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.9065
[15:19:42.019] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,44] phvalue 82
[15:19:42.019] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.2066
[15:19:42.019] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 82
[15:19:42.019] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.0332
[15:19:42.019] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 75
[15:19:42.019] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.2665
[15:19:42.019] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 74
[15:19:42.020] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.6114
[15:19:42.020] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 77
[15:19:42.020] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.0952
[15:19:42.020] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 73
[15:19:42.020] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.005
[15:19:42.020] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 81
[15:19:42.020] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.4168
[15:19:42.020] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 59
[15:19:42.020] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.5484
[15:19:42.020] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 77
[15:19:42.020] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.2085
[15:19:42.020] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 59
[15:19:42.021] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.8999
[15:19:42.021] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 54
[15:19:42.021] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.6994
[15:19:42.021] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,62] phvalue 88
[15:19:42.021] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.3104
[15:19:42.021] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 70
[15:19:42.023] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 0 0
[15:19:42.425] <TB3>     INFO: Expecting 2560 events.
[15:19:43.385] <TB3>     INFO: 2560 events read in total (245ms).
[15:19:43.386] <TB3>     INFO: Test took 1363ms.
[15:19:43.386] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:43.386] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 1 1
[15:19:43.893] <TB3>     INFO: Expecting 2560 events.
[15:19:44.851] <TB3>     INFO: 2560 events read in total (243ms).
[15:19:44.852] <TB3>     INFO: Test took 1466ms.
[15:19:44.852] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:44.852] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 2 2
[15:19:45.360] <TB3>     INFO: Expecting 2560 events.
[15:19:46.318] <TB3>     INFO: 2560 events read in total (244ms).
[15:19:46.318] <TB3>     INFO: Test took 1466ms.
[15:19:46.319] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:46.319] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 44, 3 3
[15:19:46.826] <TB3>     INFO: Expecting 2560 events.
[15:19:47.784] <TB3>     INFO: 2560 events read in total (243ms).
[15:19:47.785] <TB3>     INFO: Test took 1466ms.
[15:19:47.785] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:47.785] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 4 4
[15:19:48.293] <TB3>     INFO: Expecting 2560 events.
[15:19:49.253] <TB3>     INFO: 2560 events read in total (245ms).
[15:19:49.253] <TB3>     INFO: Test took 1468ms.
[15:19:49.253] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:49.256] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[15:19:49.760] <TB3>     INFO: Expecting 2560 events.
[15:19:50.720] <TB3>     INFO: 2560 events read in total (242ms).
[15:19:50.720] <TB3>     INFO: Test took 1464ms.
[15:19:50.720] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:50.720] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 6 6
[15:19:51.230] <TB3>     INFO: Expecting 2560 events.
[15:19:52.188] <TB3>     INFO: 2560 events read in total (243ms).
[15:19:52.188] <TB3>     INFO: Test took 1468ms.
[15:19:52.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:52.189] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 7 7
[15:19:52.696] <TB3>     INFO: Expecting 2560 events.
[15:19:53.652] <TB3>     INFO: 2560 events read in total (241ms).
[15:19:53.652] <TB3>     INFO: Test took 1463ms.
[15:19:53.652] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:53.653] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[15:19:54.160] <TB3>     INFO: Expecting 2560 events.
[15:19:55.118] <TB3>     INFO: 2560 events read in total (244ms).
[15:19:55.118] <TB3>     INFO: Test took 1465ms.
[15:19:55.119] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:55.119] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 9 9
[15:19:55.626] <TB3>     INFO: Expecting 2560 events.
[15:19:56.584] <TB3>     INFO: 2560 events read in total (243ms).
[15:19:56.584] <TB3>     INFO: Test took 1465ms.
[15:19:56.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:56.585] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 10 10
[15:19:57.092] <TB3>     INFO: Expecting 2560 events.
[15:19:58.051] <TB3>     INFO: 2560 events read in total (244ms).
[15:19:58.051] <TB3>     INFO: Test took 1466ms.
[15:19:58.051] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:58.052] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 11 11
[15:19:58.559] <TB3>     INFO: Expecting 2560 events.
[15:19:59.518] <TB3>     INFO: 2560 events read in total (244ms).
[15:19:59.518] <TB3>     INFO: Test took 1466ms.
[15:19:59.521] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:59.521] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 12 12
[15:20:00.025] <TB3>     INFO: Expecting 2560 events.
[15:20:00.983] <TB3>     INFO: 2560 events read in total (243ms).
[15:20:00.983] <TB3>     INFO: Test took 1462ms.
[15:20:00.983] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:20:00.983] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 13 13
[15:20:01.491] <TB3>     INFO: Expecting 2560 events.
[15:20:02.451] <TB3>     INFO: 2560 events read in total (244ms).
[15:20:02.452] <TB3>     INFO: Test took 1469ms.
[15:20:02.452] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:20:02.452] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 62, 14 14
[15:20:02.959] <TB3>     INFO: Expecting 2560 events.
[15:20:03.917] <TB3>     INFO: 2560 events read in total (243ms).
[15:20:03.918] <TB3>     INFO: Test took 1466ms.
[15:20:03.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:20:03.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 15 15
[15:20:04.425] <TB3>     INFO: Expecting 2560 events.
[15:20:05.384] <TB3>     INFO: 2560 events read in total (244ms).
[15:20:05.384] <TB3>     INFO: Test took 1465ms.
[15:20:05.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:20:05.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC0
[15:20:05.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:20:05.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[15:20:05.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:20:05.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:20:05.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[15:20:05.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[15:20:05.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[15:20:05.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[15:20:05.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[15:20:05.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[15:20:05.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:20:05.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[15:20:05.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:20:05.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:20:05.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[15:20:05.388] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:05.894] <TB3>     INFO: Expecting 655360 events.
[15:20:18.534] <TB3>     INFO: 655360 events read in total (11925ms).
[15:20:18.545] <TB3>     INFO: Expecting 655360 events.
[15:20:30.189] <TB3>     INFO: 655360 events read in total (11118ms).
[15:20:30.204] <TB3>     INFO: Expecting 655360 events.
[15:20:41.991] <TB3>     INFO: 655360 events read in total (11229ms).
[15:20:42.010] <TB3>     INFO: Expecting 655360 events.
[15:20:53.673] <TB3>     INFO: 655360 events read in total (11133ms).
[15:20:53.696] <TB3>     INFO: Expecting 655360 events.
[15:21:05.335] <TB3>     INFO: 655360 events read in total (11112ms).
[15:21:05.363] <TB3>     INFO: Expecting 655360 events.
[15:21:16.003] <TB3>     INFO: 655360 events read in total (11094ms).
[15:21:17.035] <TB3>     INFO: Expecting 655360 events.
[15:21:28.698] <TB3>     INFO: 655360 events read in total (11126ms).
[15:21:28.734] <TB3>     INFO: Expecting 655360 events.
[15:21:40.222] <TB3>     INFO: 655360 events read in total (10951ms).
[15:21:40.263] <TB3>     INFO: Expecting 655360 events.
[15:21:51.712] <TB3>     INFO: 655360 events read in total (10914ms).
[15:21:51.756] <TB3>     INFO: Expecting 655360 events.
[15:22:03.167] <TB3>     INFO: 655360 events read in total (10884ms).
[15:22:03.216] <TB3>     INFO: Expecting 655360 events.
[15:22:14.942] <TB3>     INFO: 655360 events read in total (11198ms).
[15:22:14.995] <TB3>     INFO: Expecting 655360 events.
[15:22:26.741] <TB3>     INFO: 655360 events read in total (11219ms).
[15:22:26.839] <TB3>     INFO: Expecting 655360 events.
[15:22:38.577] <TB3>     INFO: 655360 events read in total (11211ms).
[15:22:38.638] <TB3>     INFO: Expecting 655360 events.
[15:22:50.369] <TB3>     INFO: 655360 events read in total (11205ms).
[15:22:50.436] <TB3>     INFO: Expecting 655360 events.
[15:23:02.220] <TB3>     INFO: 655360 events read in total (11257ms).
[15:23:02.494] <TB3>     INFO: Expecting 655360 events.
[15:23:14.324] <TB3>     INFO: 655360 events read in total (11303ms).
[15:23:14.475] <TB3>     INFO: Test took 189087ms.
[15:23:14.570] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:14.877] <TB3>     INFO: Expecting 655360 events.
[15:23:26.721] <TB3>     INFO: 655360 events read in total (11129ms).
[15:23:26.731] <TB3>     INFO: Expecting 655360 events.
[15:23:38.418] <TB3>     INFO: 655360 events read in total (11116ms).
[15:23:38.432] <TB3>     INFO: Expecting 655360 events.
[15:23:50.107] <TB3>     INFO: 655360 events read in total (11114ms).
[15:23:50.126] <TB3>     INFO: Expecting 655360 events.
[15:24:01.596] <TB3>     INFO: 655360 events read in total (10913ms).
[15:24:01.620] <TB3>     INFO: Expecting 655360 events.
[15:24:13.052] <TB3>     INFO: 655360 events read in total (10880ms).
[15:24:13.080] <TB3>     INFO: Expecting 655360 events.
[15:24:24.761] <TB3>     INFO: 655360 events read in total (11140ms).
[15:24:24.792] <TB3>     INFO: Expecting 655360 events.
[15:24:36.541] <TB3>     INFO: 655360 events read in total (11203ms).
[15:24:36.577] <TB3>     INFO: Expecting 655360 events.
[15:24:48.236] <TB3>     INFO: 655360 events read in total (11122ms).
[15:24:48.277] <TB3>     INFO: Expecting 655360 events.
[15:24:59.970] <TB3>     INFO: 655360 events read in total (11155ms).
[15:25:00.014] <TB3>     INFO: Expecting 655360 events.
[15:25:11.713] <TB3>     INFO: 655360 events read in total (11158ms).
[15:25:11.762] <TB3>     INFO: Expecting 655360 events.
[15:25:23.476] <TB3>     INFO: 655360 events read in total (11187ms).
[15:25:23.530] <TB3>     INFO: Expecting 655360 events.
[15:25:35.247] <TB3>     INFO: 655360 events read in total (11191ms).
[15:25:35.304] <TB3>     INFO: Expecting 655360 events.
[15:25:47.012] <TB3>     INFO: 655360 events read in total (11181ms).
[15:25:47.074] <TB3>     INFO: Expecting 655360 events.
[15:25:58.800] <TB3>     INFO: 655360 events read in total (11200ms).
[15:25:58.867] <TB3>     INFO: Expecting 655360 events.
[15:26:10.578] <TB3>     INFO: 655360 events read in total (11184ms).
[15:26:10.647] <TB3>     INFO: Expecting 655360 events.
[15:26:22.370] <TB3>     INFO: 655360 events read in total (11197ms).
[15:26:22.445] <TB3>     INFO: Test took 187875ms.
[15:26:22.635] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:22.635] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:26:22.635] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:22.635] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:26:22.635] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:22.636] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:26:22.636] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:22.636] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:26:22.636] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:22.637] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:26:22.637] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:22.637] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:26:22.637] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:22.637] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:26:22.637] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:22.638] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:26:22.638] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:22.638] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:26:22.638] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:22.639] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:26:22.639] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:22.639] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:26:22.639] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:22.639] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:26:22.639] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:22.640] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:26:22.640] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:22.640] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:26:22.640] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:22.640] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:26:22.640] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:22.641] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:26:22.641] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:22.648] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:22.655] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:22.662] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:22.669] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:22.676] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:26:22.683] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:22.690] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:22.697] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:22.704] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:22.711] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:22.718] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:26:22.725] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:26:22.732] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:26:22.739] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:26:22.746] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:26:22.753] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:26:22.760] <TB3>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:26:22.767] <TB3>     INFO: safety margin for low PH: adding 8, margin is now 28
[15:26:22.774] <TB3>     INFO: safety margin for low PH: adding 9, margin is now 29
[15:26:22.781] <TB3>     INFO: safety margin for low PH: adding 10, margin is now 30
[15:26:22.788] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:22.795] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:22.802] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:22.809] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:22.816] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:22.823] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:22.830] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:26:22.856] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C0.dat
[15:26:22.857] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C1.dat
[15:26:22.857] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C2.dat
[15:26:22.857] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C3.dat
[15:26:22.857] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C4.dat
[15:26:22.857] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C5.dat
[15:26:22.857] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C6.dat
[15:26:22.857] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C7.dat
[15:26:22.857] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C8.dat
[15:26:22.857] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C9.dat
[15:26:22.858] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C10.dat
[15:26:22.858] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C11.dat
[15:26:22.858] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C12.dat
[15:26:22.858] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C13.dat
[15:26:22.858] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C14.dat
[15:26:22.858] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//dacParameters35_C15.dat
[15:26:23.204] <TB3>     INFO: Expecting 41600 events.
[15:26:27.060] <TB3>     INFO: 41600 events read in total (3142ms).
[15:26:27.061] <TB3>     INFO: Test took 4199ms.
[15:26:27.711] <TB3>     INFO: Expecting 41600 events.
[15:26:31.545] <TB3>     INFO: 41600 events read in total (3119ms).
[15:26:31.546] <TB3>     INFO: Test took 4182ms.
[15:26:32.195] <TB3>     INFO: Expecting 41600 events.
[15:26:36.048] <TB3>     INFO: 41600 events read in total (3138ms).
[15:26:36.049] <TB3>     INFO: Test took 4201ms.
[15:26:36.352] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:36.484] <TB3>     INFO: Expecting 2560 events.
[15:26:37.443] <TB3>     INFO: 2560 events read in total (244ms).
[15:26:37.443] <TB3>     INFO: Test took 1091ms.
[15:26:37.446] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:37.952] <TB3>     INFO: Expecting 2560 events.
[15:26:38.910] <TB3>     INFO: 2560 events read in total (243ms).
[15:26:38.911] <TB3>     INFO: Test took 1465ms.
[15:26:38.913] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:39.419] <TB3>     INFO: Expecting 2560 events.
[15:26:40.378] <TB3>     INFO: 2560 events read in total (244ms).
[15:26:40.379] <TB3>     INFO: Test took 1466ms.
[15:26:40.381] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:40.887] <TB3>     INFO: Expecting 2560 events.
[15:26:41.846] <TB3>     INFO: 2560 events read in total (244ms).
[15:26:41.847] <TB3>     INFO: Test took 1466ms.
[15:26:41.849] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:42.355] <TB3>     INFO: Expecting 2560 events.
[15:26:43.315] <TB3>     INFO: 2560 events read in total (245ms).
[15:26:43.316] <TB3>     INFO: Test took 1467ms.
[15:26:43.318] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:43.824] <TB3>     INFO: Expecting 2560 events.
[15:26:44.782] <TB3>     INFO: 2560 events read in total (243ms).
[15:26:44.783] <TB3>     INFO: Test took 1466ms.
[15:26:44.785] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:45.291] <TB3>     INFO: Expecting 2560 events.
[15:26:46.250] <TB3>     INFO: 2560 events read in total (245ms).
[15:26:46.251] <TB3>     INFO: Test took 1466ms.
[15:26:46.253] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:46.759] <TB3>     INFO: Expecting 2560 events.
[15:26:47.718] <TB3>     INFO: 2560 events read in total (244ms).
[15:26:47.718] <TB3>     INFO: Test took 1465ms.
[15:26:47.720] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:48.227] <TB3>     INFO: Expecting 2560 events.
[15:26:49.186] <TB3>     INFO: 2560 events read in total (244ms).
[15:26:49.187] <TB3>     INFO: Test took 1467ms.
[15:26:49.189] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:49.695] <TB3>     INFO: Expecting 2560 events.
[15:26:50.652] <TB3>     INFO: 2560 events read in total (242ms).
[15:26:50.652] <TB3>     INFO: Test took 1463ms.
[15:26:50.654] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:51.164] <TB3>     INFO: Expecting 2560 events.
[15:26:52.122] <TB3>     INFO: 2560 events read in total (243ms).
[15:26:52.123] <TB3>     INFO: Test took 1469ms.
[15:26:52.124] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:52.631] <TB3>     INFO: Expecting 2560 events.
[15:26:53.590] <TB3>     INFO: 2560 events read in total (244ms).
[15:26:53.590] <TB3>     INFO: Test took 1467ms.
[15:26:53.592] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:54.099] <TB3>     INFO: Expecting 2560 events.
[15:26:55.058] <TB3>     INFO: 2560 events read in total (244ms).
[15:26:55.058] <TB3>     INFO: Test took 1466ms.
[15:26:55.060] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:55.567] <TB3>     INFO: Expecting 2560 events.
[15:26:56.527] <TB3>     INFO: 2560 events read in total (245ms).
[15:26:56.527] <TB3>     INFO: Test took 1467ms.
[15:26:56.529] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:57.035] <TB3>     INFO: Expecting 2560 events.
[15:26:57.993] <TB3>     INFO: 2560 events read in total (243ms).
[15:26:57.994] <TB3>     INFO: Test took 1465ms.
[15:26:57.996] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:58.502] <TB3>     INFO: Expecting 2560 events.
[15:26:59.461] <TB3>     INFO: 2560 events read in total (244ms).
[15:26:59.461] <TB3>     INFO: Test took 1465ms.
[15:26:59.464] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:59.970] <TB3>     INFO: Expecting 2560 events.
[15:27:00.930] <TB3>     INFO: 2560 events read in total (245ms).
[15:27:00.930] <TB3>     INFO: Test took 1467ms.
[15:27:00.932] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:01.439] <TB3>     INFO: Expecting 2560 events.
[15:27:02.397] <TB3>     INFO: 2560 events read in total (243ms).
[15:27:02.398] <TB3>     INFO: Test took 1466ms.
[15:27:02.400] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:02.906] <TB3>     INFO: Expecting 2560 events.
[15:27:03.865] <TB3>     INFO: 2560 events read in total (244ms).
[15:27:03.865] <TB3>     INFO: Test took 1465ms.
[15:27:03.867] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:04.374] <TB3>     INFO: Expecting 2560 events.
[15:27:05.333] <TB3>     INFO: 2560 events read in total (244ms).
[15:27:05.333] <TB3>     INFO: Test took 1466ms.
[15:27:05.336] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:05.842] <TB3>     INFO: Expecting 2560 events.
[15:27:06.801] <TB3>     INFO: 2560 events read in total (245ms).
[15:27:06.802] <TB3>     INFO: Test took 1467ms.
[15:27:06.804] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:07.310] <TB3>     INFO: Expecting 2560 events.
[15:27:08.268] <TB3>     INFO: 2560 events read in total (244ms).
[15:27:08.268] <TB3>     INFO: Test took 1464ms.
[15:27:08.270] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:08.777] <TB3>     INFO: Expecting 2560 events.
[15:27:09.735] <TB3>     INFO: 2560 events read in total (243ms).
[15:27:09.736] <TB3>     INFO: Test took 1466ms.
[15:27:09.738] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:10.245] <TB3>     INFO: Expecting 2560 events.
[15:27:11.205] <TB3>     INFO: 2560 events read in total (245ms).
[15:27:11.206] <TB3>     INFO: Test took 1468ms.
[15:27:11.207] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:11.714] <TB3>     INFO: Expecting 2560 events.
[15:27:12.674] <TB3>     INFO: 2560 events read in total (245ms).
[15:27:12.675] <TB3>     INFO: Test took 1468ms.
[15:27:12.677] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:13.183] <TB3>     INFO: Expecting 2560 events.
[15:27:14.142] <TB3>     INFO: 2560 events read in total (244ms).
[15:27:14.143] <TB3>     INFO: Test took 1467ms.
[15:27:14.145] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:14.654] <TB3>     INFO: Expecting 2560 events.
[15:27:15.614] <TB3>     INFO: 2560 events read in total (245ms).
[15:27:15.614] <TB3>     INFO: Test took 1469ms.
[15:27:15.616] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:16.126] <TB3>     INFO: Expecting 2560 events.
[15:27:17.085] <TB3>     INFO: 2560 events read in total (245ms).
[15:27:17.085] <TB3>     INFO: Test took 1469ms.
[15:27:17.087] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:17.593] <TB3>     INFO: Expecting 2560 events.
[15:27:18.552] <TB3>     INFO: 2560 events read in total (244ms).
[15:27:18.553] <TB3>     INFO: Test took 1466ms.
[15:27:18.556] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:19.061] <TB3>     INFO: Expecting 2560 events.
[15:27:20.024] <TB3>     INFO: 2560 events read in total (248ms).
[15:27:20.024] <TB3>     INFO: Test took 1468ms.
[15:27:20.026] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:20.533] <TB3>     INFO: Expecting 2560 events.
[15:27:21.489] <TB3>     INFO: 2560 events read in total (241ms).
[15:27:21.490] <TB3>     INFO: Test took 1464ms.
[15:27:21.492] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:21.998] <TB3>     INFO: Expecting 2560 events.
[15:27:22.957] <TB3>     INFO: 2560 events read in total (244ms).
[15:27:22.957] <TB3>     INFO: Test took 1465ms.
[15:27:23.986] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 475 seconds
[15:27:23.986] <TB3>     INFO: PH scale (per ROC):    63  70  68  67  73  65  64  59  71  68  64  67  70  71  73  64
[15:27:23.986] <TB3>     INFO: PH offset (per ROC):  187 187 175 175 173 179 179 179 177 176 194 176 191 195 166 184
[15:27:24.157] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:27:24.160] <TB3>     INFO: ######################################################################
[15:27:24.160] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:27:24.160] <TB3>     INFO: ######################################################################
[15:27:24.160] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:27:24.173] <TB3>     INFO: scanning low vcal = 10
[15:27:24.516] <TB3>     INFO: Expecting 41600 events.
[15:27:28.234] <TB3>     INFO: 41600 events read in total (3003ms).
[15:27:28.234] <TB3>     INFO: Test took 4061ms.
[15:27:28.236] <TB3>     INFO: scanning low vcal = 20
[15:27:28.743] <TB3>     INFO: Expecting 41600 events.
[15:27:32.478] <TB3>     INFO: 41600 events read in total (3020ms).
[15:27:32.478] <TB3>     INFO: Test took 4242ms.
[15:27:32.480] <TB3>     INFO: scanning low vcal = 30
[15:27:32.986] <TB3>     INFO: Expecting 41600 events.
[15:27:36.729] <TB3>     INFO: 41600 events read in total (3028ms).
[15:27:36.730] <TB3>     INFO: Test took 4250ms.
[15:27:36.734] <TB3>     INFO: scanning low vcal = 40
[15:27:37.232] <TB3>     INFO: Expecting 41600 events.
[15:27:41.482] <TB3>     INFO: 41600 events read in total (3535ms).
[15:27:41.483] <TB3>     INFO: Test took 4749ms.
[15:27:41.486] <TB3>     INFO: scanning low vcal = 50
[15:27:41.901] <TB3>     INFO: Expecting 41600 events.
[15:27:46.185] <TB3>     INFO: 41600 events read in total (3568ms).
[15:27:46.185] <TB3>     INFO: Test took 4699ms.
[15:27:46.189] <TB3>     INFO: scanning low vcal = 60
[15:27:46.606] <TB3>     INFO: Expecting 41600 events.
[15:27:50.879] <TB3>     INFO: 41600 events read in total (3558ms).
[15:27:50.879] <TB3>     INFO: Test took 4690ms.
[15:27:50.882] <TB3>     INFO: scanning low vcal = 70
[15:27:51.299] <TB3>     INFO: Expecting 41600 events.
[15:27:55.581] <TB3>     INFO: 41600 events read in total (3567ms).
[15:27:55.581] <TB3>     INFO: Test took 4699ms.
[15:27:55.584] <TB3>     INFO: scanning low vcal = 80
[15:27:55.001] <TB3>     INFO: Expecting 41600 events.
[15:28:00.282] <TB3>     INFO: 41600 events read in total (3566ms).
[15:28:00.283] <TB3>     INFO: Test took 4699ms.
[15:28:00.287] <TB3>     INFO: scanning low vcal = 90
[15:28:00.701] <TB3>     INFO: Expecting 41600 events.
[15:28:04.981] <TB3>     INFO: 41600 events read in total (3565ms).
[15:28:04.982] <TB3>     INFO: Test took 4695ms.
[15:28:04.986] <TB3>     INFO: scanning low vcal = 100
[15:28:05.405] <TB3>     INFO: Expecting 41600 events.
[15:28:09.825] <TB3>     INFO: 41600 events read in total (3705ms).
[15:28:09.825] <TB3>     INFO: Test took 4839ms.
[15:28:09.828] <TB3>     INFO: scanning low vcal = 110
[15:28:10.246] <TB3>     INFO: Expecting 41600 events.
[15:28:14.521] <TB3>     INFO: 41600 events read in total (3560ms).
[15:28:14.521] <TB3>     INFO: Test took 4693ms.
[15:28:14.524] <TB3>     INFO: scanning low vcal = 120
[15:28:14.942] <TB3>     INFO: Expecting 41600 events.
[15:28:19.223] <TB3>     INFO: 41600 events read in total (3566ms).
[15:28:19.223] <TB3>     INFO: Test took 4699ms.
[15:28:19.226] <TB3>     INFO: scanning low vcal = 130
[15:28:19.646] <TB3>     INFO: Expecting 41600 events.
[15:28:23.917] <TB3>     INFO: 41600 events read in total (3556ms).
[15:28:23.917] <TB3>     INFO: Test took 4691ms.
[15:28:23.920] <TB3>     INFO: scanning low vcal = 140
[15:28:24.337] <TB3>     INFO: Expecting 41600 events.
[15:28:28.603] <TB3>     INFO: 41600 events read in total (3551ms).
[15:28:28.603] <TB3>     INFO: Test took 4683ms.
[15:28:28.606] <TB3>     INFO: scanning low vcal = 150
[15:28:29.023] <TB3>     INFO: Expecting 41600 events.
[15:28:33.295] <TB3>     INFO: 41600 events read in total (3558ms).
[15:28:33.296] <TB3>     INFO: Test took 4690ms.
[15:28:33.299] <TB3>     INFO: scanning low vcal = 160
[15:28:33.717] <TB3>     INFO: Expecting 41600 events.
[15:28:37.976] <TB3>     INFO: 41600 events read in total (3544ms).
[15:28:37.977] <TB3>     INFO: Test took 4678ms.
[15:28:37.980] <TB3>     INFO: scanning low vcal = 170
[15:28:38.398] <TB3>     INFO: Expecting 41600 events.
[15:28:42.639] <TB3>     INFO: 41600 events read in total (3526ms).
[15:28:42.640] <TB3>     INFO: Test took 4660ms.
[15:28:42.644] <TB3>     INFO: scanning low vcal = 180
[15:28:43.060] <TB3>     INFO: Expecting 41600 events.
[15:28:47.331] <TB3>     INFO: 41600 events read in total (3556ms).
[15:28:47.331] <TB3>     INFO: Test took 4687ms.
[15:28:47.336] <TB3>     INFO: scanning low vcal = 190
[15:28:47.751] <TB3>     INFO: Expecting 41600 events.
[15:28:52.021] <TB3>     INFO: 41600 events read in total (3555ms).
[15:28:52.022] <TB3>     INFO: Test took 4686ms.
[15:28:52.025] <TB3>     INFO: scanning low vcal = 200
[15:28:52.448] <TB3>     INFO: Expecting 41600 events.
[15:28:56.720] <TB3>     INFO: 41600 events read in total (3558ms).
[15:28:56.721] <TB3>     INFO: Test took 4696ms.
[15:28:56.724] <TB3>     INFO: scanning low vcal = 210
[15:28:57.142] <TB3>     INFO: Expecting 41600 events.
[15:29:01.400] <TB3>     INFO: 41600 events read in total (3544ms).
[15:29:01.400] <TB3>     INFO: Test took 4676ms.
[15:29:01.403] <TB3>     INFO: scanning low vcal = 220
[15:29:01.820] <TB3>     INFO: Expecting 41600 events.
[15:29:06.082] <TB3>     INFO: 41600 events read in total (3547ms).
[15:29:06.083] <TB3>     INFO: Test took 4680ms.
[15:29:06.086] <TB3>     INFO: scanning low vcal = 230
[15:29:06.503] <TB3>     INFO: Expecting 41600 events.
[15:29:10.765] <TB3>     INFO: 41600 events read in total (3547ms).
[15:29:10.765] <TB3>     INFO: Test took 4679ms.
[15:29:10.769] <TB3>     INFO: scanning low vcal = 240
[15:29:11.185] <TB3>     INFO: Expecting 41600 events.
[15:29:15.447] <TB3>     INFO: 41600 events read in total (3547ms).
[15:29:15.448] <TB3>     INFO: Test took 4679ms.
[15:29:15.450] <TB3>     INFO: scanning low vcal = 250
[15:29:15.871] <TB3>     INFO: Expecting 41600 events.
[15:29:20.149] <TB3>     INFO: 41600 events read in total (3563ms).
[15:29:20.149] <TB3>     INFO: Test took 4698ms.
[15:29:20.153] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:29:20.572] <TB3>     INFO: Expecting 41600 events.
[15:29:24.849] <TB3>     INFO: 41600 events read in total (3562ms).
[15:29:24.850] <TB3>     INFO: Test took 4697ms.
[15:29:24.853] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:29:25.269] <TB3>     INFO: Expecting 41600 events.
[15:29:29.552] <TB3>     INFO: 41600 events read in total (3568ms).
[15:29:29.552] <TB3>     INFO: Test took 4699ms.
[15:29:29.555] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:29:29.972] <TB3>     INFO: Expecting 41600 events.
[15:29:34.228] <TB3>     INFO: 41600 events read in total (3541ms).
[15:29:34.229] <TB3>     INFO: Test took 4674ms.
[15:29:34.232] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:29:34.648] <TB3>     INFO: Expecting 41600 events.
[15:29:38.910] <TB3>     INFO: 41600 events read in total (3547ms).
[15:29:38.911] <TB3>     INFO: Test took 4679ms.
[15:29:38.914] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:29:39.331] <TB3>     INFO: Expecting 41600 events.
[15:29:43.614] <TB3>     INFO: 41600 events read in total (3568ms).
[15:29:43.614] <TB3>     INFO: Test took 4700ms.
[15:29:44.150] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:29:44.153] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:29:44.153] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:29:44.154] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:29:44.154] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:29:44.154] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:29:44.154] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:29:44.154] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:29:44.154] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:29:44.154] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:29:44.155] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:29:44.155] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:29:44.155] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:29:44.155] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:29:44.155] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:29:44.155] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:29:44.156] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:30:23.019] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:30:23.020] <TB3>     INFO: non-linearity mean:  0.958 0.951 0.962 0.967 0.954 0.953 0.956 0.959 0.961 0.967 0.967 0.960 0.959 0.955 0.962 0.957
[15:30:23.020] <TB3>     INFO: non-linearity RMS:   0.006 0.007 0.006 0.005 0.006 0.006 0.007 0.009 0.006 0.003 0.006 0.005 0.006 0.006 0.006 0.007
[15:30:23.020] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:30:23.043] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:30:23.066] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:30:23.088] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:30:23.111] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:30:23.141] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:30:23.163] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:30:23.186] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:30:23.208] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:30:23.231] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:30:23.253] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:30:23.275] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:30:23.298] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:30:23.320] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:30:23.342] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:30:23.365] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-18_FPIXTest-17C-Nebraska-160824-1350_2016-08-24_13h50m_1472064628//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:30:23.387] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:30:23.387] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:30:23.394] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:30:23.394] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:30:23.410] <TB3>     INFO: ######################################################################
[15:30:23.410] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:30:23.410] <TB3>     INFO: ######################################################################
[15:30:23.412] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:30:23.423] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:30:23.423] <TB3>     INFO:     run 1 of 1
[15:30:23.423] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:30:23.769] <TB3>     INFO: Expecting 3120000 events.
[15:31:15.680] <TB3>     INFO: 1332535 events read in total (51196ms).
[15:32:06.820] <TB3>     INFO: 2662980 events read in total (102336ms).
[15:32:24.567] <TB3>     INFO: 3120000 events read in total (120083ms).
[15:32:24.600] <TB3>     INFO: Test took 121178ms.
[15:32:24.666] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:32:24.783] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:32:26.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:32:27.586] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:32:28.956] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:32:30.334] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:32:31.780] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:32:33.185] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:32:34.651] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:32:36.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:32:37.390] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:32:38.730] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:32:40.144] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:32:41.502] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:32:42.952] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:32:44.399] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:32:45.737] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:32:47.154] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 400183296
[15:32:47.281] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:32:47.281] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4946, RMS = 0.85658
[15:32:47.281] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:32:47.282] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:32:47.282] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0061, RMS = 0.812073
[15:32:47.282] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:32:47.283] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:32:47.283] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.9157, RMS = 2.0205
[15:32:47.283] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:32:47.283] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:32:47.283] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.312, RMS = 1.9626
[15:32:47.283] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:32:47.284] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:32:47.284] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3852, RMS = 1.30927
[15:32:47.284] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:32:47.284] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:32:47.284] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5661, RMS = 1.16142
[15:32:47.284] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:32:47.285] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:32:47.285] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.24, RMS = 0.935214
[15:32:47.286] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:32:47.286] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:32:47.286] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.882, RMS = 1.1721
[15:32:47.286] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:32:47.287] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:32:47.287] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.9937, RMS = 1.65851
[15:32:47.287] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:32:47.287] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:32:47.287] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.2767, RMS = 1.76564
[15:32:47.287] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:32:47.288] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:32:47.288] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.3146, RMS = 1.32826
[15:32:47.288] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:32:47.288] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:32:47.288] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.3185, RMS = 1.61812
[15:32:47.288] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:32:47.289] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:32:47.289] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.1974, RMS = 1.5861
[15:32:47.289] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:32:47.289] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:32:47.289] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.292, RMS = 1.92819
[15:32:47.289] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:32:47.290] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:32:47.290] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0059, RMS = 1.62438
[15:32:47.290] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:32:47.290] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:32:47.290] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9379, RMS = 1.94993
[15:32:47.290] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:32:47.291] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:32:47.291] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6633, RMS = 1.10314
[15:32:47.291] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:32:47.291] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:32:47.291] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8297, RMS = 1.06535
[15:32:47.291] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:32:47.292] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:32:47.292] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.0518, RMS = 1.52414
[15:32:47.292] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:32:47.292] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:32:47.292] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.4873, RMS = 1.65439
[15:32:47.292] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:32:47.293] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:32:47.294] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.1458, RMS = 2.1175
[15:32:47.294] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[15:32:47.294] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:32:47.294] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.9504, RMS = 2.20671
[15:32:47.294] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:32:47.295] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:32:47.295] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.1307, RMS = 1.19477
[15:32:47.295] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:32:47.295] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:32:47.295] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5605, RMS = 1.12827
[15:32:47.295] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:32:47.296] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:32:47.296] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.5793, RMS = 1.66596
[15:32:47.296] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:32:47.296] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:32:47.296] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.443, RMS = 1.61567
[15:32:47.296] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:32:47.297] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:32:47.297] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.5824, RMS = 1.83539
[15:32:47.297] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:32:47.297] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:32:47.297] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.2989, RMS = 1.78403
[15:32:47.297] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:32:47.298] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:32:47.298] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2141, RMS = 0.885929
[15:32:47.298] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:32:47.298] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:32:47.298] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5236, RMS = 1.08048
[15:32:47.298] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:32:47.299] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:32:47.299] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.8469, RMS = 1.78135
[15:32:47.299] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:32:47.299] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:32:47.299] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.2328, RMS = 1.66109
[15:32:47.299] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:32:47.302] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[15:32:47.302] <TB3>     INFO: number of dead bumps (per ROC):     0    1    0    2    0    0    0   22   21    0    6   51    0    0    0    0
[15:32:47.302] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:32:47.593] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:32:47.593] <TB3>     INFO: enter test to run
[15:32:47.594] <TB3>     INFO:   test:  no parameter change
[15:32:47.594] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 377.8mA
[15:32:47.595] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 465.5mA
[15:32:47.595] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 18.8 C
[15:32:47.595] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:32:48.827] <TB3>    QUIET: Connection to board 24 closed.
[15:32:48.828] <TB3>     INFO: pXar: this is the end, my friend
[15:32:48.828] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
