-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    A_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    A_ce0 : OUT STD_LOGIC;
    A_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    A_ce1 : OUT STD_LOGIC;
    A_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    C_ce0 : OUT STD_LOGIC;
    C_we0 : OUT STD_LOGIC;
    C_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "top_kernel_top_kernel,hls_ip_2025_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.287500,HLS_SYN_LAT=41678,HLS_SYN_TPT=none,HLS_SYN_MEM=22,HLS_SYN_DSP=0,HLS_SYN_FF=230291,HLS_SYN_LUT=189086,HLS_VERSION=2025_1_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv81_10000020001 : STD_LOGIC_VECTOR (80 downto 0) := "000000000000000000000000000000000000000010000000000000000000000100000000000000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv81_0 : STD_LOGIC_VECTOR (80 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal tmp_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_ce0 : STD_LOGIC;
    signal tmp_we0 : STD_LOGIC;
    signal tmp_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_ce1 : STD_LOGIC;
    signal tmp_we1 : STD_LOGIC;
    signal trunc_ln29_fu_143_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln29_reg_342 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal scale_fu_231_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal scale_reg_348 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_390_reg_354 : STD_LOGIC_VECTOR (0 downto 0);
    signal scale_1_fu_317_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal scale_1_reg_360 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_start : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_done : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_idle : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_ready : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_A_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_A_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_A_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_A_ce1 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_ce1 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_we1 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_start : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_done : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_idle : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_ready : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_p_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_p_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_tmp_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_tmp_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_start : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_done : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_idle : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_ready : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_C_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_C_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_C_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_C_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_tmp_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_tmp_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln29_fu_131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal j_fu_84 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln29_fu_137_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln38_fu_118_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal shl_ln1_fu_156_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal mul_ln38_fu_118_p2 : STD_LOGIC_VECTOR (80 downto 0);
    signal sub_ln38_fu_169_p2 : STD_LOGIC_VECTOR (80 downto 0);
    signal tmp_1_fu_175_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_397_cast_fu_183_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_398_cast_fu_203_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln38_1_fu_213_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln38_fu_221_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln38_1_fu_225_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_398_cast4_fu_193_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln38_1_fu_247_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_389_fu_261_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_388_fu_250_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln38_fu_269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln38_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln38_2_fu_286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln38_1_fu_291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln38_fu_280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln38_1_fu_297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln38_1_fu_311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln38_fu_303_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln38_2_fu_258_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_top_kernel_Pipeline_VITIS_LOOP_11_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        A_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        A_ce1 : OUT STD_LOGIC;
        A_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        tmp_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        tmp_ce0 : OUT STD_LOGIC;
        tmp_we0 : OUT STD_LOGIC;
        tmp_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        tmp_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        tmp_ce1 : OUT STD_LOGIC;
        tmp_we1 : OUT STD_LOGIC;
        tmp_d1 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln29 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        tmp_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        tmp_ce0 : OUT STD_LOGIC;
        tmp_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln29 : IN STD_LOGIC_VECTOR (5 downto 0);
        C_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        C_ce0 : OUT STD_LOGIC;
        C_we0 : OUT STD_LOGIC;
        C_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        conv7_i : IN STD_LOGIC_VECTOR (23 downto 0);
        tmp_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        tmp_ce0 : OUT STD_LOGIC;
        tmp_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_mul_40s_42ns_81_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (39 downto 0);
        din1 : IN STD_LOGIC_VECTOR (41 downto 0);
        dout : OUT STD_LOGIC_VECTOR (80 downto 0) );
    end component;


    component top_kernel_tmp_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address1 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    tmp_U : component top_kernel_tmp_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tmp_address0,
        ce0 => tmp_ce0,
        we0 => tmp_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_d0,
        q0 => tmp_q0,
        address1 => grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_address1,
        ce1 => tmp_ce1,
        we1 => tmp_we1,
        d1 => grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_d1);

    grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92 : component top_kernel_top_kernel_Pipeline_VITIS_LOOP_11_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_start,
        ap_done => grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_done,
        ap_idle => grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_idle,
        ap_ready => grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_ready,
        A_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_A_address0,
        A_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_A_ce0,
        A_q0 => A_q0,
        A_address1 => grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_A_address1,
        A_ce1 => grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_A_ce1,
        A_q1 => A_q1,
        tmp_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_address0,
        tmp_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_ce0,
        tmp_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_we0,
        tmp_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_d0,
        tmp_address1 => grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_address1,
        tmp_ce1 => grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_ce1,
        tmp_we1 => grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_we1,
        tmp_d1 => grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_d1);

    grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100 : component top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_start,
        ap_done => grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_done,
        ap_idle => grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_idle,
        ap_ready => grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_ready,
        zext_ln29 => trunc_ln29_reg_342,
        p_out => grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_p_out,
        p_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_p_out_ap_vld,
        tmp_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_tmp_address0,
        tmp_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_tmp_ce0,
        tmp_q0 => tmp_q0);

    grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108 : component top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_start,
        ap_done => grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_done,
        ap_idle => grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_idle,
        ap_ready => grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_ready,
        zext_ln29 => trunc_ln29_reg_342,
        C_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_C_address0,
        C_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_C_ce0,
        C_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_C_we0,
        C_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_C_d0,
        conv7_i => scale_1_reg_360,
        tmp_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_tmp_address0,
        tmp_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_tmp_ce0,
        tmp_q0 => tmp_q0);

    mul_40s_42ns_81_1_1_U77 : component top_kernel_mul_40s_42ns_81_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 40,
        din1_WIDTH => 42,
        dout_WIDTH => 81)
    port map (
        din0 => shl_ln1_fu_156_p3,
        din1 => mul_ln38_fu_118_p1,
        dout => mul_ln38_fu_118_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_ready = ap_const_logic_1)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln29_fu_131_p2 = ap_const_lv1_0))) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_ready = ap_const_logic_1)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_ready = ap_const_logic_1)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    j_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                j_fu_84 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln29_fu_131_p2 = ap_const_lv1_0))) then 
                j_fu_84 <= add_ln29_fu_137_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                scale_1_reg_360 <= scale_1_fu_317_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                scale_reg_348 <= scale_fu_231_p3;
                tmp_390_reg_354 <= scale_fu_231_p3(17 downto 17);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                trunc_ln29_reg_342 <= trunc_ln29_fu_143_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_done, grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_done, grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_done, ap_CS_fsm_state2, icmp_ln29_fu_131_p2, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln29_fu_131_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    A_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_A_address0;
    A_address1 <= grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_A_address1;
    A_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_A_ce0;
    A_ce1 <= grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_A_ce1;
    C_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_C_address0;
    C_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_C_ce0;
    C_d0 <= grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_C_d0;
    C_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_C_we0;
    add_ln29_fu_137_p2 <= std_logic_vector(unsigned(j_fu_84) + unsigned(ap_const_lv7_1));
    and_ln38_1_fu_297_p2 <= (xor_ln38_1_fu_291_p2 and tmp_388_fu_250_p3);
    and_ln38_2_fu_286_p2 <= (tmp_390_reg_354 and tmp_389_fu_261_p3);
    and_ln38_fu_280_p2 <= (xor_ln38_fu_274_p2 and or_ln38_fu_269_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_done)
    begin
        if ((grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_done)
    begin
        if ((grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_done)
    begin
        if ((grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state3, icmp_ln29_fu_131_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln29_fu_131_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3, icmp_ln29_fu_131_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln29_fu_131_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_start <= grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_ap_start_reg;
    grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_start <= grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_ap_start_reg;
    grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_start <= grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_ap_start_reg;
    icmp_ln29_fu_131_p2 <= "1" when (j_fu_84 = ap_const_lv7_40) else "0";
    mul_ln38_fu_118_p1 <= ap_const_lv81_10000020001(42 - 1 downto 0);
    or_ln38_1_fu_311_p2 <= (and_ln38_fu_280_p2 or and_ln38_1_fu_297_p2);
    or_ln38_fu_269_p2 <= (tmp_390_reg_354 or tmp_389_fu_261_p3);
    scale_1_fu_317_p3 <= 
        select_ln38_fu_303_p3 when (or_ln38_1_fu_311_p2(0) = '1') else 
        sext_ln38_2_fu_258_p1;
    scale_fu_231_p3 <= 
        sub_ln38_1_fu_225_p2 when (tmp_1_fu_175_p3(0) = '1') else 
        tmp_398_cast4_fu_193_p4;
    select_ln38_1_fu_213_p3 <= 
        tmp_397_cast_fu_183_p4 when (tmp_1_fu_175_p3(0) = '1') else 
        tmp_398_cast_fu_203_p4;
    select_ln38_fu_303_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln38_fu_280_p2(0) = '1') else 
        ap_const_lv24_800000;
        sext_ln38_1_fu_247_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scale_reg_348),40));

        sext_ln38_2_fu_258_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scale_reg_348),24));

    shl_ln1_fu_156_p3 <= (grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_p_out & ap_const_lv16_0);
    sub_ln38_1_fu_225_p2 <= std_logic_vector(unsigned(ap_const_lv18_0) - unsigned(zext_ln38_fu_221_p1));
    sub_ln38_fu_169_p2 <= std_logic_vector(unsigned(ap_const_lv81_0) - unsigned(mul_ln38_fu_118_p2));
    tmp_1_fu_175_p3 <= grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_p_out(23 downto 23);
    tmp_388_fu_250_p3 <= sext_ln38_1_fu_247_p1(39 downto 39);
    tmp_389_fu_261_p3 <= sext_ln38_1_fu_247_p1(23 downto 23);
    tmp_397_cast_fu_183_p4 <= sub_ln38_fu_169_p2(79 downto 63);
    tmp_398_cast4_fu_193_p4 <= mul_ln38_fu_118_p2(80 downto 63);
    tmp_398_cast_fu_203_p4 <= mul_ln38_fu_118_p2(79 downto 63);

    tmp_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_address0, grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_tmp_address0, grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_tmp_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_tmp_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_tmp_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_address0;
        else 
            tmp_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_tmp_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_tmp_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tmp_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108_tmp_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100_tmp_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_ce0;
        else 
            tmp_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_ce1_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_ce1 <= grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_ce1;
        else 
            tmp_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_we0;
        else 
            tmp_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_we1_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_we1 <= grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92_tmp_we1;
        else 
            tmp_we1 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln29_fu_143_p1 <= j_fu_84(6 - 1 downto 0);
    xor_ln38_1_fu_291_p2 <= (ap_const_lv1_1 xor and_ln38_2_fu_286_p2);
    xor_ln38_fu_274_p2 <= (tmp_388_fu_250_p3 xor ap_const_lv1_1);
    zext_ln38_fu_221_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln38_1_fu_213_p3),18));
end behav;
