<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2024.04.23.13:11:38"
 outputDirectory="/home/vboxuser/dj_driver/hw/dj/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CEBA2F17A7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="dj_0_avalon_slave_0" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="4" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="dj_0_avalon_slave_0_writedata"
       direction="input"
       role="writedata"
       width="16" />
   <port
       name="dj_0_avalon_slave_0_write"
       direction="input"
       role="write"
       width="1" />
   <port
       name="dj_0_avalon_slave_0_read"
       direction="input"
       role="read"
       width="1" />
   <port
       name="dj_0_avalon_slave_0_readdata"
       direction="output"
       role="readdata"
       width="16" />
   <port
       name="dj_0_avalon_slave_0_address"
       direction="input"
       role="address"
       width="1" />
  </interface>
  <interface name="dj_0_left_stream_interrupt" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port
       name="dj_0_left_stream_interrupt_irq"
       direction="output"
       role="irq"
       width="1" />
  </interface>
  <interface name="dj_0_right_stream_interrupt" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port
       name="dj_0_right_stream_interrupt_irq"
       direction="output"
       role="irq"
       width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="dj:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CEBA2F17A7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1713892298,AUTO_UNIQUE_ID=(DJ:1.0:FFT_IWIDTH=16,FFT_OWIDTH=21,IFFT_IWIDTH=21,IFFT_OWIDTH=26,LGWIDTH=9)(clock_source:23.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_sc_fifo:23.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=1024,SYMBOLS_PER_BEAT=2,USE_ALMOST_EMPTY_IF=1,USE_ALMOST_FULL_IF=1,USE_FILL_LEVEL=1,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:23.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=1024,SYMBOLS_PER_BEAT=2,USE_ALMOST_EMPTY_IF=1,USE_ALMOST_FULL_IF=1,USE_FILL_LEVEL=1,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:23.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=1024,SYMBOLS_PER_BEAT=2,USE_ALMOST_EMPTY_IF=1,USE_ALMOST_FULL_IF=1,USE_FILL_LEVEL=1,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:23.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=1024,SYMBOLS_PER_BEAT=2,USE_ALMOST_EMPTY_IF=1,USE_ALMOST_FULL_IF=1,USE_FILL_LEVEL=1,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(clock:23.1:)(clock:23.1:)(clock:23.1:)(clock:23.1:)(clock:23.1:)(reset:23.1:)(reset:23.1:)(reset:23.1:)(reset:23.1:)(reset:23.1:)"
   instancePathKey="dj"
   kind="dj"
   version="1.0"
   name="dj">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1713892298" />
  <parameter name="AUTO_DEVICE" value="5CEBA2F17A7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file path="/home/vboxuser/dj_driver/hw/dj/synthesis/dj.v" type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/vboxuser/dj_driver/hw/dj/synthesis/submodules/DJ.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/vboxuser/dj_driver/hw/dj/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/vboxuser/dj_driver/hw/dj/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/vboxuser/dj_driver/hw/dj/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/vboxuser/dj_driver/hw/dj/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="/home/vboxuser/dj_driver/hw/dj.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file path="/home/vboxuser/dj_driver/hw/DJ_hw.tcl" />
   <file
       path="/home/vboxuser/intelFPGA_lite/23.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/vboxuser/intelFPGA_lite/23.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/vboxuser/intelFPGA_lite/23.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="dj">queue size: 0 starting:dj "dj"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>7</b> modules, <b>28</b> connections]]></message>
   <message level="Debug" culprit="dj"><![CDATA["<b>dj</b>" reuses <b>DJ</b> "<b>submodules/DJ</b>"]]></message>
   <message level="Debug" culprit="dj"><![CDATA["<b>dj</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="dj"><![CDATA["<b>dj</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="dj"><![CDATA["<b>dj</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="dj"><![CDATA["<b>dj</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="dj"><![CDATA["<b>dj</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="dj">queue size: 5 starting:DJ "submodules/DJ"</message>
   <message level="Info" culprit="DJ_0"><![CDATA["<b>dj</b>" instantiated <b>DJ</b> "<b>DJ_0</b>"]]></message>
   <message level="Debug" culprit="dj">queue size: 4 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="codec_left_fifo"><![CDATA["<b>dj</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>codec_left_fifo</b>"]]></message>
   <message level="Debug" culprit="dj">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>dj</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="DJ:1.0:FFT_IWIDTH=16,FFT_OWIDTH=21,IFFT_IWIDTH=21,IFFT_OWIDTH=26,LGWIDTH=9"
   instancePathKey="dj:.:DJ_0"
   kind="DJ"
   version="1.0"
   name="DJ">
  <parameter name="FFT_IWIDTH" value="16" />
  <parameter name="IFFT_IWIDTH" value="21" />
  <parameter name="LGWIDTH" value="9" />
  <parameter name="FFT_OWIDTH" value="21" />
  <parameter name="IFFT_OWIDTH" value="26" />
  <generatedFiles>
   <file
       path="/home/vboxuser/dj_driver/hw/dj/synthesis/submodules/DJ.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="/home/vboxuser/dj_driver/hw/DJ_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="dj" as="DJ_0" />
  <messages>
   <message level="Debug" culprit="dj">queue size: 5 starting:DJ "submodules/DJ"</message>
   <message level="Info" culprit="DJ_0"><![CDATA["<b>dj</b>" instantiated <b>DJ</b> "<b>DJ_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:23.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=1024,SYMBOLS_PER_BEAT=2,USE_ALMOST_EMPTY_IF=1,USE_ALMOST_FULL_IF=1,USE_FILL_LEVEL=1,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0"
   instancePathKey="dj:.:codec_left_fifo"
   kind="altera_avalon_sc_fifo"
   version="23.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/vboxuser/dj_driver/hw/dj/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/vboxuser/intelFPGA_lite/23.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/vboxuser/intelFPGA_lite/23.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dj"
     as="codec_left_fifo,codec_right_fifo,left_sc_fifo,right_sc_fifo" />
  <messages>
   <message level="Debug" culprit="dj">queue size: 4 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="codec_left_fifo"><![CDATA["<b>dj</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>codec_left_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:23.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="dj:.:rst_controller"
   kind="altera_reset_controller"
   version="23.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/vboxuser/dj_driver/hw/dj/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/vboxuser/dj_driver/hw/dj/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/vboxuser/dj_driver/hw/dj/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/vboxuser/intelFPGA_lite/23.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="dj" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="dj">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>dj</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
</deploy>
