OpenROAD 0a6d0fd469bc674417036342994520ee2e0a2727 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/placement/8-global.odb'…
define_corners Slowest Typical Fastest
read_liberty -corner Slowest /openlane/designs/project/src/sky130_fd_sc_hd__ss_100C_1v60.lib
read_liberty -corner Slowest /openlane/designs/project/src/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib
read_liberty -corner Typical /openlane/designs/project/src/sky130_fd_sc_hd__tt_025C_1v80.lib
[WARNING STA-0060] /openlane/designs/project/src/sky130_fd_sc_hd__tt_025C_1v80.lib line 1, default_operating_condition OC not found.
read_liberty -corner Typical /openlane/designs/project/src/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib
[WARNING STA-0053] /openlane/designs/project/src/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib line 1, library sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C_lib already exists.
read_liberty -corner Fastest /openlane/designs/project/src/sky130_fd_sc_hd__ff_100C_1v65.lib
read_liberty -corner Fastest /openlane/designs/project/src/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib
[WARNING STA-0053] /openlane/designs/project/src/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib line 1, library sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C_lib already exists.
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 5.0
[INFO]: Setting input delay to: 5.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO]: Setting RC values...
[INFO RSZ-0027] Inserted 5 input buffers.
[INFO RSZ-0028] Inserted 15 output buffers.
[INFO RSZ-0058] Using max wire length 4508um.
[INFO RSZ-0034] Found 9 slew violations.
[INFO RSZ-0035] Found 2 fanout violations.
[INFO RSZ-0036] Found 38 capacitance violations.
[INFO RSZ-0038] Inserted 105 buffers in 48 nets.
[INFO RSZ-0039] Resized 12603 instances.
[INFO RSZ-0042] Inserted 33 tie sky130_fd_sc_hd__conb_1 instances.
[INFO RSZ-0042] Inserted 6 tie sky130_fd_sc_hd__conb_1 instances.
Placement Analysis
---------------------------------
total displacement      30001.3 u
average displacement        0.8 u
max displacement          173.6 u
original HPWL          624092.2 u
legalized HPWL         635229.2 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 6997 instances
[INFO DPL-0021] HPWL before          635229.2 u
[INFO DPL-0022] HPWL after           627485.1 u
[INFO DPL-0023] HPWL delta               -1.2 %
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/placement/10-resizer.odb'…
Writing netlist to '/openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/placement/10-resizer.nl.v'…
Writing powered netlist to '/openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/placement/10-resizer.pnl.v'…
Writing layout to '/openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/placement/10-resizer.def'…
Writing timing constraints to '/openlane/designs/project/runs/RUN_2023.11.12_07.32.24/tmp/placement/10-resizer.sdc'…
area_report

===========================================================================
report_design_area
============================================================================
Design area 505124 u^2 29% utilization.
area_report_end
