V3 27
FL C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Comparador_Exp.vhd 2015/12/23.18:09:57 P.49d
EN work/Comparador_Exp 1450909305 \
      FL C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Comparador_Exp.vhd \
      PB ieee/std_logic_1164 1354696159 PB ieee/NUMERIC_STD 1354696164 \
      PB ieee/std_logic_arith 1354696160 PB ieee/STD_LOGIC_UNSIGNED 1354696162
AR work/Comparador_Exp/Behavioral 1450909306 \
      FL C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Comparador_Exp.vhd \
      EN work/Comparador_Exp 1450909305
FL C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Detector_de_Rebose.vhd 2015/12/24.11:53:41 P.49d
EN work/Detector_de_Rebose 1450968849 \
      FL C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Detector_de_Rebose.vhd \
      PB ieee/std_logic_1164 1354696159 PB ieee/NUMERIC_STD 1354696164 \
      PB ieee/STD_LOGIC_UNSIGNED 1354696162
AR work/Detector_de_Rebose/Behavioral 1450968850 \
      FL C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Detector_de_Rebose.vhd \
      EN work/Detector_de_Rebose 1450968849
FL C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Pressenta_resultados.vhd 2015/12/24.17:16:00 P.49d
EN work/Pressenta_resultados 1450989188 \
      FL C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Pressenta_resultados.vhd \
      PB ieee/std_logic_1164 1354696159
AR work/Pressenta_resultados/Behavioral 1450989189 \
      FL C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Pressenta_resultados.vhd \
      EN work/Pressenta_resultados 1450989188
FL C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/seleccion_operacion.vhd 2015/12/24.18:26:20 P.49d
EN work/seleccion_operacion 1450992391 \
      FL C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/seleccion_operacion.vhd \
      PB ieee/std_logic_1164 1354696159
AR work/seleccion_operacion/Behavioral 1450992392 \
      FL C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/seleccion_operacion.vhd \
      EN work/seleccion_operacion 1450992391
FL C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Seleccion_suma_resta.vhd 2015/12/24.18:22:03 P.49d
EN work/Seleccion_suma_resta 1450992956 \
      FL C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Seleccion_suma_resta.vhd \
      PB ieee/std_logic_1164 1354696159
AR work/Seleccion_suma_resta/Behavioral 1450992957 \
      FL C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Seleccion_suma_resta.vhd \
      EN work/Seleccion_suma_resta 1450992956
FL C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Selec_Comp_Mantisa.vhd 2015/12/21.00:00:53 P.49d
EN work/Selec_Comp_Mantisa 1450666864 \
      FL C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Selec_Comp_Mantisa.vhd \
      PB ieee/std_logic_1164 1354696159 PB ieee/NUMERIC_STD 1354696164 \
      PB ieee/std_logic_arith 1354696160 PB ieee/STD_LOGIC_UNSIGNED 1354696162
AR work/Selec_Comp_Mantisa/Behavioral 1450666865 \
      FL C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Selec_Comp_Mantisa.vhd \
      EN work/Selec_Comp_Mantisa 1450666864
FL C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Shifter.vhd 2015/12/20.19:59:43 P.49d
EN work/Shifter 1450652386 \
      FL C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Shifter.vhd \
      PB ieee/std_logic_1164 1354696159 PB ieee/NUMERIC_STD 1354696164 \
      PB ieee/std_logic_arith 1354696160 PB ieee/STD_LOGIC_UNSIGNED 1354696162
AR work/Shifter/Behavioral 1450652387 \
      FL C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Shifter.vhd \
      EN work/Shifter 1450652386
FL C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Shiftter.vhd 2015/12/23.18:45:14 P.49d
EN work/Shiftter 1450907124 \
      FL C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Shiftter.vhd \
      PB ieee/std_logic_1164 1354696159 PB ieee/NUMERIC_STD 1354696164 \
      PB ieee/STD_LOGIC_UNSIGNED 1354696162
AR work/Shiftter/Behavioral 1450907125 \
      FL C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Shiftter.vhd \
      EN work/Shiftter 1450907124
FL C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Sumador.vhd 2015/12/24.00:43:34 P.49d
EN work/Sumador 1450928620 \
      FL C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Sumador.vhd \
      PB ieee/std_logic_1164 1354696159 PB ieee/NUMERIC_STD 1354696164 \
      PB ieee/STD_LOGIC_UNSIGNED 1354696162
AR work/Sumador/Behavioral 1450928621 \
      FL C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Sumador.vhd \
      EN work/Sumador 1450928620
