Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/cd/TT FPGA/project/tuan 5/shift_register_8b_SIPO_using_syn_design/tb_isim_beh.exe" -prj "D:/cd/TT FPGA/project/tuan 5/shift_register_8b_SIPO_using_syn_design/tb_beh.prj" "work.tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/cd/TT FPGA/project/tuan 5/shift_register_8b_SIPO_using_syn_design/Shift_SIPO.v" into library work
Analyzing Verilog file "D:/cd/TT FPGA/project/tuan 5/shift_register_8b_SIPO_using_syn_design/clock_div.v" into library work
Analyzing Verilog file "D:/cd/TT FPGA/project/tuan 5/shift_register_8b_SIPO_using_syn_design/Shift_Register.v" into library work
Analyzing Verilog file "D:/cd/TT FPGA/project/tuan 5/shift_register_8b_SIPO_using_syn_design/tb.v" into library work
Analyzing Verilog file "D:/xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clock_div
Compiling module Shift_SIPO
Compiling module Shift_Register
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable D:/cd/TT FPGA/project/tuan 5/shift_register_8b_SIPO_using_syn_design/tb_isim_beh.exe
Fuse Memory Usage: 28028 KB
Fuse CPU Usage: 265 ms
