# ğŸ§© Bandgap Reference Circuit (Cadence Virtuoso)

This project implements a **CMOS Bandgap Reference (BGR)** circuit designed and simulated using **Cadence Virtuoso** with the **gpdk090** process.  
The design provides a **temperature-independent reference voltage (~1.25 V)** by combining complementary-to-absolute-temperature (CTAT) and proportional-to-absolute-temperature (PTAT) voltage components.

---

## ğŸ“˜ Overview

A **bandgap reference** generates a stable DC voltage that is independent of:
- Power supply variations  
- Temperature changes  
- Process variations (to some extent)

The principle is to sum:
- A **CTAT** voltage (baseâ€“emitter voltage of a BJT)  
- A **PTAT** voltage (generated using a differential pair and resistor network)

Their opposite temperature coefficients cancel out at a specific ratio, resulting in a nearly constant reference voltage of around **1.2 â€“ 1.3 V**.

---

## âš™ï¸ Design Specifications

| Parameter | Description | Typical Value |
|------------|--------------|----------------|
| Technology | gpdk090 | 90 nm CMOS |
| Supply Voltage (VDD) | 3.3 V |  |
| Reference Voltage (Vref) | ~1.25 V |  |
| Temperature Range | âˆ’50 Â°C â€“ 125 Â°C |  |
| PSRR | High |  |
| Power Consumption | Low |  |

---

## ğŸ§  Circuit Description

### ğŸŸ¢ Core Components
- **BJT Pair (Q1, Q2, Q7):** Generates Î”Vbe (PTAT component)  
- **Resistors (R0, R1):** Define scaling ratio between PTAT and CTAT voltages  
- **MOSFET Current Mirror (PM1â€“PM3, NM1â€“NM3):** Biasing and mirroring circuits  
- **Output Node (BGR):** Summed and amplified PTAT + CTAT to form Vref  

### ğŸ§© Key Nodes
- **ctat:** Collector node showing CTAT voltage (decreases with T)  
- **ptat:** Resistor node generating PTAT voltage (increases with T)  
- **bgr:** Final summed reference voltage  

---

## ğŸ“ˆ Simulation Results

### âœ… DC Sweep â€“ Temperature Dependence
![Bandgap Reference DC Response](BGR_PLOT.png)

**Observations:**
- The **CTAT voltage** (`/ctat`) decreases with temperature.  
- The **PTAT voltage** (`/ptat`) increases with temperature.  
- Their sum (**/BGR**) remains **nearly constant (~1.25 V)** across âˆ’50 Â°C to +125 Â°C.

This confirms the **temperature independence** of the reference voltage.

---

## ğŸ§° Tools & Environment

| Tool | Version | Purpose |
|------|----------|----------|
| Cadence Virtuoso | 6.1.x / 7.x | Schematic & Simulation |
| gpdk090 | 90 nm PDK | Device models |
| Virtuoso Visualization & Analysis XL | â€” | Waveform plotting |

---

---

## ğŸ§ª How to Simulate

1. Open **Cadence Virtuoso** and load the design library.  
2. Open the **Bandgap_Reference schematic**.  
3. Run **DC Analysis**:
   - Sweep **temperature** from âˆ’50 Â°C to +125 Â°C.  
   - Plot `/ctat`, `/ptat`, and `/bgr`.  
4. Verify that `/bgr` remains nearly constant with temperature.


