# Reading E:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ThreeByEightDecoder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/HDL/TwoByFourDecoder {D:/HDL/TwoByFourDecoder/Decoder2x4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:53 on Sep 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/HDL/TwoByFourDecoder" D:/HDL/TwoByFourDecoder/Decoder2x4.v 
# -- Compiling module Decoder2x4
# 
# Top level modules:
# 	Decoder2x4
# End time: 22:50:53 on Sep 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/HDL/ThreeByEightDecoder {D:/HDL/ThreeByEightDecoder/Decoder3x8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:53 on Sep 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/HDL/ThreeByEightDecoder" D:/HDL/ThreeByEightDecoder/Decoder3x8.v 
# -- Compiling module Decoder3x8
# 
# Top level modules:
# 	Decoder3x8
# End time: 22:50:53 on Sep 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/HDL/ThreeByEightDecoder {D:/HDL/ThreeByEightDecoder/tb_Decoder3x8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:53 on Sep 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/HDL/ThreeByEightDecoder" D:/HDL/ThreeByEightDecoder/tb_Decoder3x8.v 
# -- Compiling module tb_Decoder3x8
# 
# Top level modules:
# 	tb_Decoder3x8
# End time: 22:50:53 on Sep 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb_Decoder3x8
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" tb_Decoder3x8 
# Start time: 22:50:55 on Sep 18,2024
# Loading work.tb_Decoder3x8
# Loading work.Decoder3x8
# Loading work.Decoder2x4
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Decoder 3x8 Simulation:
# Enable STATUS [OFF].
# Time =                    0 ns 	 E = 0 	 A = 000 	 D = 00000000
# Time =                   10 ns 	 E = 0 	 A = 001 	 D = 00000000
# Time =                   20 ns 	 E = 0 	 A = 010 	 D = 00000000
# Time =                   30 ns 	 E = 0 	 A = 011 	 D = 00000000
# Time =                   40 ns 	 E = 0 	 A = 100 	 D = 00000000
# Time =                   50 ns 	 E = 0 	 A = 101 	 D = 00000000
# Time =                   60 ns 	 E = 0 	 A = 110 	 D = 00000000
# Time =                   70 ns 	 E = 0 	 A = 111 	 D = 00000000
# Enable STATUS [ON].
# Time =                   80 ns 	 E = 1 	 A = 000 	 D = 00010001
# Time =                   90 ns 	 E = 1 	 A = 001 	 D = 00100010
# Time =                  100 ns 	 E = 1 	 A = 010 	 D = 01000100
# Time =                  110 ns 	 E = 1 	 A = 011 	 D = 10001000
# Time =                  120 ns 	 E = 1 	 A = 100 	 D = 00000000
# Time =                  130 ns 	 E = 1 	 A = 101 	 D = 00000000
# Time =                  140 ns 	 E = 1 	 A = 110 	 D = 00000000
# Time =                  150 ns 	 E = 1 	 A = 111 	 D = 00000000
# ** Note: $stop    : D:/HDL/ThreeByEightDecoder/tb_Decoder3x8.v(37)
#    Time: 160 ns  Iteration: 0  Instance: /tb_Decoder3x8
# Break in Module tb_Decoder3x8 at D:/HDL/ThreeByEightDecoder/tb_Decoder3x8.v line 37
# End time: 22:51:24 on Sep 18,2024, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
