{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709910153047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709910153054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 09:02:32 2024 " "Processing started: Fri Mar 08 09:02:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709910153054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709910153054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica5 -c practica5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica5 -c practica5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709910153054 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709910153383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709910153383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1x2x1_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1x2x1_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1x2x1_3-Behavioral " "Found design unit 1: mux1x2x1_3-Behavioral" {  } { { "mux1x2x1_3.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/mux1x2x1_3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709910160789 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1x2x1_3 " "Found entity 1: mux1x2x1_3" {  } { { "mux1x2x1_3.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/mux1x2x1_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709910160789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709910160789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrementador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador-Behavioral " "Found design unit 1: incrementador-Behavioral" {  } { { "incrementador.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/incrementador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709910160797 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador " "Found entity 1: incrementador" {  } { { "incrementador.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/incrementador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709910160797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709910160797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register2-Behavioral " "Found design unit 1: register2-Behavioral" {  } { { "register2.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/register2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709910160799 ""} { "Info" "ISGN_ENTITY_NAME" "1 register2 " "Found entity 1: register2" {  } { { "register2.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/register2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709910160799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709910160799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-Behavioral " "Found design unit 1: mux4-Behavioral" {  } { { "mux4.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/mux4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709910160799 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/mux4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709910160799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709910160799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_4-Behavioral " "Found design unit 1: mux2_4-Behavioral" {  } { { "mux2_4.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/mux2_4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709910160799 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_4 " "Found entity 1: mux2_4" {  } { { "mux2_4.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/mux2_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709910160799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709910160799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_3-Behavioral " "Found design unit 1: mux2_3-Behavioral" {  } { { "mux2_3.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/mux2_3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709910160799 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_3 " "Found entity 1: mux2_3" {  } { { "mux2_3.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/mux2_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709910160799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709910160799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-bhv " "Found design unit 1: memory-bhv" {  } { { "memory.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/memory.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709910160810 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709910160810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709910160810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_datos-Behavioral " "Found design unit 1: divisor_datos-Behavioral" {  } { { "divisor_datos.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/divisor_datos.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709910160812 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_datos " "Found entity 1: divisor_datos" {  } { { "divisor_datos.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/divisor_datos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709910160812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709910160812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_frec-bhv " "Found design unit 1: div_frec-bhv" {  } { { "div_frec.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/div_frec.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709910160813 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_frec " "Found entity 1: div_frec" {  } { { "div_frec.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/div_frec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709910160813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709910160813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica5 " "Found entity 1: practica5" {  } { { "practica5.bdf" "" { Schematic "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/practica5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709910160816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709910160816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.bdf" "" { Schematic "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/contador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709910160817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709910160817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica5 " "Elaborating entity \"practica5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709910160839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:inst9 " "Elaborating entity \"contador\" for hierarchy \"contador:inst9\"" {  } { { "practica5.bdf" "inst9" { Schematic "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/practica5.bdf" { { 96 440 616 224 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709910160839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register2 contador:inst9\|register2:inst2 " "Elaborating entity \"register2\" for hierarchy \"contador:inst9\|register2:inst2\"" {  } { { "contador.bdf" "inst2" { Schematic "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/contador.bdf" { { 264 696 936 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709910160839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1x2x1_3 contador:inst9\|mux1x2x1_3:inst3 " "Elaborating entity \"mux1x2x1_3\" for hierarchy \"contador:inst9\|mux1x2x1_3:inst3\"" {  } { { "contador.bdf" "inst3" { Schematic "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/contador.bdf" { { 296 368 544 408 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709910160839 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida mux1x2x1_3.vhd(14) " "VHDL Process Statement warning at mux1x2x1_3.vhd(14): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "mux1x2x1_3.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/mux1x2x1_3.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1709910160839 "|practica5|contador:inst9|mux1x2x1_3:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] mux1x2x1_3.vhd(14) " "Inferred latch for \"salida\[0\]\" at mux1x2x1_3.vhd(14)" {  } { { "mux1x2x1_3.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/mux1x2x1_3.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709910160839 "|practica5|contador:inst9|mux1x2x1_3:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] mux1x2x1_3.vhd(14) " "Inferred latch for \"salida\[1\]\" at mux1x2x1_3.vhd(14)" {  } { { "mux1x2x1_3.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/mux1x2x1_3.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709910160839 "|practica5|contador:inst9|mux1x2x1_3:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] mux1x2x1_3.vhd(14) " "Inferred latch for \"salida\[2\]\" at mux1x2x1_3.vhd(14)" {  } { { "mux1x2x1_3.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/mux1x2x1_3.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709910160839 "|practica5|contador:inst9|mux1x2x1_3:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementador contador:inst9\|incrementador:inst " "Elaborating entity \"incrementador\" for hierarchy \"contador:inst9\|incrementador:inst\"" {  } { { "contador.bdf" "inst" { Schematic "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/contador.bdf" { { 104 624 816 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709910160839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_frec div_frec:inst2 " "Elaborating entity \"div_frec\" for hierarchy \"div_frec:inst2\"" {  } { { "practica5.bdf" "inst2" { Schematic "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/practica5.bdf" { { 96 96 240 176 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709910160839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:inst5 " "Elaborating entity \"mux4\" for hierarchy \"mux4:inst5\"" {  } { { "practica5.bdf" "inst5" { Schematic "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/practica5.bdf" { { -56 1432 1568 88 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709910160839 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "O mux4.vhd(17) " "VHDL Process Statement warning at mux4.vhd(17): inferring latch(es) for signal or variable \"O\", which holds its previous value in one or more paths through the process" {  } { { "mux4.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/mux4.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1709910160847 "|practica5|mux4:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O mux4.vhd(17) " "Inferred latch for \"O\" at mux4.vhd(17)" {  } { { "mux4.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/mux4.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709910160847 "|practica5|mux4:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_datos divisor_datos:inst3 " "Elaborating entity \"divisor_datos\" for hierarchy \"divisor_datos:inst3\"" {  } { { "practica5.bdf" "inst3" { Schematic "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/practica5.bdf" { { 96 1016 1224 240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709910160848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:inst7 " "Elaborating entity \"memory\" for hierarchy \"memory:inst7\"" {  } { { "practica5.bdf" "inst7" { Schematic "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/practica5.bdf" { { 96 688 864 176 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709910160848 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_mem memory.vhd(28) " "VHDL Process Statement warning at memory.vhd(28): signal \"internal_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/memory.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709910160850 "|practica5|memory:inst7"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_mem\[6..7\] memory.vhd(14) " "Using initial value X (don't care) for net \"internal_mem\[6..7\]\" at memory.vhd(14)" {  } { { "memory.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/memory.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709910160850 "|practica5|memory:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_4 mux2_4:inst4 " "Elaborating entity \"mux2_4\" for hierarchy \"mux2_4:inst4\"" {  } { { "practica5.bdf" "inst4" { Schematic "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/practica5.bdf" { { 304 1440 1600 416 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709910160850 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "O mux2_4.vhd(13) " "VHDL Process Statement warning at mux2_4.vhd(13): inferring latch(es) for signal or variable \"O\", which holds its previous value in one or more paths through the process" {  } { { "mux2_4.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/mux2_4.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1709910160850 "|practica5|mux2_4:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[0\] mux2_4.vhd(13) " "Inferred latch for \"O\[0\]\" at mux2_4.vhd(13)" {  } { { "mux2_4.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/mux2_4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709910160850 "|practica5|mux2_4:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[1\] mux2_4.vhd(13) " "Inferred latch for \"O\[1\]\" at mux2_4.vhd(13)" {  } { { "mux2_4.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/mux2_4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709910160850 "|practica5|mux2_4:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[2\] mux2_4.vhd(13) " "Inferred latch for \"O\[2\]\" at mux2_4.vhd(13)" {  } { { "mux2_4.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/mux2_4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709910160850 "|practica5|mux2_4:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[3\] mux2_4.vhd(13) " "Inferred latch for \"O\[3\]\" at mux2_4.vhd(13)" {  } { { "mux2_4.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/mux2_4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709910160850 "|practica5|mux2_4:inst4"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux4:inst5\|O " "LATCH primitive \"mux4:inst5\|O\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "C:/Users/anton/Documents/UNAM/8/OyAC/Practicas/P5/mux4.vhd" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1709910160968 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709910161143 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709910161440 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709910161440 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709910161477 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709910161477 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709910161477 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709910161477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709910161493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 09:02:41 2024 " "Processing ended: Fri Mar 08 09:02:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709910161493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709910161493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709910161493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709910161493 ""}
