
Circuit 1 cell pfet_03v3 and Circuit 2 cell pfet_03v3 are black boxes.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: pfet_03v3                       |Circuit 2: pfet_03v3                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pfet_03v3 and pfet_03v3 are equivalent.

Circuit 1 cell nfet_03v3 and Circuit 2 cell nfet_03v3 are black boxes.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: nfet_03v3                       |Circuit 2: nfet_03v3                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nfet_03v3 and nfet_03v3 are equivalent.
Flattening unmatched subcell pfet_03v3_USLA84 in circuit lvsclean_SAlatch (0)(4 instances)
Flattening unmatched subcell pfet_03v3_USMA84 in circuit lvsclean_SAlatch (0)(2 instances)
Flattening unmatched subcell pfet_03v3_US7E84 in circuit lvsclean_SAlatch (0)(4 instances)
Flattening unmatched subcell pfet_03v3_U2WA84 in circuit lvsclean_SAlatch (0)(2 instances)
Flattening unmatched subcell pfet_03v3_GABL2T in circuit lvsclean_SAlatch (0)(1 instance)
Flattening unmatched subcell pfet_03v3_U2FB84 in circuit lvsclean_SAlatch (0)(1 instance)
Flattening unmatched subcell nfet_03v3_MJTYYT in circuit lvsclean_SAlatch (0)(2 instances)
Flattening unmatched subcell nfet_03v3_6BEH2F in circuit lvsclean_SAlatch (0)(2 instances)
Flattening unmatched subcell pfet_03v3_CRJA84 in circuit lvsclean_SAlatch (0)(1 instance)
Flattening unmatched subcell nfet_03v3_W5F4U7 in circuit lvsclean_SAlatch (0)(1 instance)

Class lvsclean_SAlatch (0):  Merged 55 parallel devices.
Class lvsclean_SAlatch (1):  Merged 7 parallel devices.
Subcircuit summary:
Circuit 1: lvsclean_SAlatch                |Circuit 2: lvsclean_SAlatch                
-------------------------------------------|-------------------------------------------
pfet_03v3 (44->15)                         |pfet_03v3 (44->15)                         
nfet_03v3 (37->11)                         |nfet_03v3 (37->11)                         
Number of devices: 26                      |Number of devices: 26                      
Number of nets: 32                         |Number of nets: 32                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: lvsclean_SAlatch                |Circuit 2: lvsclean_SAlatch                
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
Vout1                                      |Vout1                                      
Vout2                                      |Vout2                                      
Clk                                        |Clk                                        
VDD                                        |VDD                                        
Vin1                                       |Vin1                                       
Vin2                                       |Vin2                                       
off5                                       |off5                                       
off1                                       |off1                                       
off6                                       |off6                                       
off2                                       |off2                                       
off7                                       |off7                                       
off3                                       |off3                                       
off8                                       |off8                                       
off4                                       |off4                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes lvsclean_SAlatch and lvsclean_SAlatch are equivalent.

Final result: Circuits match uniquely.
.
