# swamy0908-100_RTL_Design_verification
This repository documents my journey of mastering RTL (Register Transfer Level) Design Verification over 100 days. Each day, I will tackle one RTL design verification task, showcasing different methodologies, tools, and techniques in digital circuit verification.
