

================================================================
== Vivado HLS Report for 'Pool1_Cal'
================================================================
* Date:           Wed Aug 19 09:56:51 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Lenet_HLS_Final
* Solution:       conv_optimization
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.321 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8413|     8413| 84.130 us | 84.130 us |  8413|  8413|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- POOL1_DEPTH     |     8412|     8412|      1402|          -|          -|     6|    no    |
        | + POOL1_SIZE1    |     1400|     1400|       100|          -|          -|    14|    no    |
        |  ++ POOL1_SIZE2  |       98|       98|         7|          -|          -|    14|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    627|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    125|    -|
|Register         |        -|      -|     439|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     439|    752|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln1494_10_fu_423_p2  |     +    |      0|  0|  19|          14|          14|
    |add_ln1494_11_fu_433_p2  |     +    |      0|  0|  19|          14|          14|
    |add_ln1494_12_fu_448_p2  |     +    |      0|  0|  19|          14|          14|
    |add_ln1494_13_fu_458_p2  |     +    |      0|  0|  19|          14|          14|
    |add_ln1494_9_fu_325_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln1494_fu_276_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln203_6_fu_488_p2    |     +    |      0|  0|  71|          64|          64|
    |add_ln203_7_fu_504_p2    |     +    |      0|  0|  71|          64|          64|
    |add_ln203_8_fu_523_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln203_fu_378_p2      |     +    |      0|  0|  15|           9|           9|
    |i_fu_463_p2              |     +    |      0|  0|  15|           5|           2|
    |in_d_fu_192_p2           |     +    |      0|  0|  12|           3|           1|
    |j_fu_528_p2              |     +    |      0|  0|  15|           5|           2|
    |sub_ln1494_1_fu_305_p2   |     -    |      0|  0|  71|          64|          64|
    |sub_ln1494_2_fu_354_p2   |     -    |      0|  0|  71|          64|          64|
    |sub_ln1494_fu_222_p2     |     -    |      0|  0|  15|           9|           9|
    |sub_ln203_1_fu_407_p2    |     -    |      0|  0|  12|          12|          12|
    |sub_ln203_fu_256_p2      |     -    |      0|  0|  15|           8|           8|
    |grp_fu_180_p2            |   icmp   |      0|  0|  13|          12|          12|
    |icmp_ln103_fu_186_p2     |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln105_fu_266_p2     |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln107_fu_413_p2     |   icmp   |      0|  0|  11|           5|           4|
    |or_ln108_fu_438_p2       |    or    |      0|  0|   5|           5|           1|
    |or_ln109_fu_315_p2       |    or    |      0|  0|   5|           5|           1|
    |select_ln108_fu_477_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln109_fu_493_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln203_fu_534_p3   |  select  |      0|  0|  64|           1|          64|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 627|         433|         486|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  50|         11|    1|         11|
    |i_0_reg_156        |   9|          2|    5|         10|
    |in_d_0_reg_145     |   9|          2|    3|          6|
    |j_0_reg_168        |   9|          2|    5|         10|
    |layer2_V_address0  |  27|          5|   13|         65|
    |layer2_V_address1  |  21|          4|   13|         52|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 125|         26|   40|        154|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln1494_11_reg_601  |  14|   0|   14|          0|
    |add_ln1494_13_reg_617  |  13|   0|   14|          1|
    |add_ln203_6_reg_637    |  64|   0|   64|          0|
    |add_ln203_7_reg_643    |  64|   0|   64|          0|
    |add_ln203_8_reg_649    |  12|   0|   12|          0|
    |ap_CS_fsm              |  10|   0|   10|          0|
    |i_0_reg_156            |   5|   0|    5|          0|
    |in_d_0_reg_145         |   3|   0|    3|          0|
    |in_d_reg_547           |   3|   0|    3|          0|
    |j_0_reg_168            |   5|   0|    5|          0|
    |j_reg_654              |   5|   0|    5|          0|
    |or_ln108_reg_606       |   4|   0|    5|          1|
    |select_ln203_reg_669   |  64|   0|   64|          0|
    |sext_ln1494_reg_552    |   8|   0|   10|          2|
    |sext_ln203_reg_558     |   8|   0|    9|          1|
    |sub_ln1494_1_reg_566   |  62|   0|   64|          2|
    |sub_ln1494_2_reg_577   |  61|   0|   64|          3|
    |sub_ln203_1_reg_588    |  11|   0|   12|          1|
    |trunc_ln109_reg_571    |  12|   0|   14|          2|
    |trunc_ln110_reg_582    |  11|   0|   14|          3|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 439|   0|  455|         16|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   Pool1_Cal  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   Pool1_Cal  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   Pool1_Cal  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   Pool1_Cal  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   Pool1_Cal  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   Pool1_Cal  | return value |
|layer2_V_address0  | out |   13|  ap_memory |   layer2_V   |     array    |
|layer2_V_ce0       | out |    1|  ap_memory |   layer2_V   |     array    |
|layer2_V_q0        |  in |   12|  ap_memory |   layer2_V   |     array    |
|layer2_V_address1  | out |   13|  ap_memory |   layer2_V   |     array    |
|layer2_V_ce1       | out |    1|  ap_memory |   layer2_V   |     array    |
|layer2_V_q1        |  in |   12|  ap_memory |   layer2_V   |     array    |
|layer3_V_address0  | out |   11|  ap_memory |   layer3_V   |     array    |
|layer3_V_ce0       | out |    1|  ap_memory |   layer3_V   |     array    |
|layer3_V_we0       | out |    1|  ap_memory |   layer3_V   |     array    |
|layer3_V_d0        | out |   12|  ap_memory |   layer3_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

