\doxysection{SMARTCARD\+\_\+\+Init\+Type\+Def Struct Reference}
\hypertarget{struct_s_m_a_r_t_c_a_r_d___init_type_def}{}\label{struct_s_m_a_r_t_c_a_r_d___init_type_def}\index{SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}}


SMARTCARD Init Structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+smartcard.\+h$>$}



Collaboration diagram for SMARTCARD\+\_\+\+Init\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=207pt]{struct_s_m_a_r_t_c_a_r_d___init_type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_m_a_r_t_c_a_r_d___init_type_def_aaad609733f3fd8146c8745e953a91b2a}{Baud\+Rate}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_m_a_r_t_c_a_r_d___init_type_def_ae5e60b9a021fe0009588fc86c7584a5a}{Word\+Length}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_m_a_r_t_c_a_r_d___init_type_def_a8394ba239444e3e5fe1ada1c37cb1019}{Stop\+Bits}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_m_a_r_t_c_a_r_d___init_type_def_a1d60a99b8f3965f01ab23444b154ba79}{Parity}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_m_a_r_t_c_a_r_d___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_m_a_r_t_c_a_r_d___init_type_def_a83f278c9d173d3cd021644692bf3c435}{CLKPolarity}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_m_a_r_t_c_a_r_d___init_type_def_aba7183911cbc41063270dab182de768f}{CLKPhase}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_m_a_r_t_c_a_r_d___init_type_def_abf58d9d3c7c5f08ad9624410d22d04c8}{CLKLast\+Bit}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_m_a_r_t_c_a_r_d___init_type_def_affb82025da5b8d4a06e61f1690460f4d}{Prescaler}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_m_a_r_t_c_a_r_d___init_type_def_ac931b822471eeaeb5adf699bc1aaeb68}{Guard\+Time}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_m_a_r_t_c_a_r_d___init_type_def_a6d7513624f51308e761f4e59bc9d62d9}{NACKState}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SMARTCARD Init Structure definition. 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source_l00046}{46}} of file \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source}{stm32f4xx\+\_\+hal\+\_\+smartcard.\+h}}.



\label{doc-variable-members}
\Hypertarget{struct_s_m_a_r_t_c_a_r_d___init_type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_s_m_a_r_t_c_a_r_d___init_type_def_aaad609733f3fd8146c8745e953a91b2a}\index{SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}!BaudRate@{BaudRate}}
\index{BaudRate@{BaudRate}!SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{BaudRate}{BaudRate}}
{\footnotesize\ttfamily \label{struct_s_m_a_r_t_c_a_r_d___init_type_def_aaad609733f3fd8146c8745e953a91b2a} 
uint32\+\_\+t Baud\+Rate}

This member configures the Smart\+Card communication baud rate. The baud rate is computed using the following formula\+:
\begin{DoxyItemize}
\item Integer\+Divider = ((PCLKx) / (16 \texorpdfstring{$\ast$}{*} (hsc-\/\texorpdfstring{$>$}{>}Init.\+Baud\+Rate)))
\item Fractional\+Divider = ((Integer\+Divider -\/ ((uint32\+\_\+t) Integer\+Divider)) \texorpdfstring{$\ast$}{*} 16) + 0.\+5 
\end{DoxyItemize}

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source_l00048}{48}} of file \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source}{stm32f4xx\+\_\+hal\+\_\+smartcard.\+h}}.

\Hypertarget{struct_s_m_a_r_t_c_a_r_d___init_type_def_abf58d9d3c7c5f08ad9624410d22d04c8}\index{SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}!CLKLastBit@{CLKLastBit}}
\index{CLKLastBit@{CLKLastBit}!SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{CLKLastBit}{CLKLastBit}}
{\footnotesize\ttfamily \label{struct_s_m_a_r_t_c_a_r_d___init_type_def_abf58d9d3c7c5f08ad9624410d22d04c8} 
uint32\+\_\+t CLKLast\+Bit}

Specifies whether the clock pulse corresponding to the last transmitted data bit (MSB) has to be output on the SCLK pin in synchronous mode. This parameter can be a value of \doxylink{group___s_m_a_r_t_c_a_r_d___last___bit}{SMARTCARD Last Bit} 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source_l00075}{75}} of file \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source}{stm32f4xx\+\_\+hal\+\_\+smartcard.\+h}}.

\Hypertarget{struct_s_m_a_r_t_c_a_r_d___init_type_def_aba7183911cbc41063270dab182de768f}\index{SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}!CLKPhase@{CLKPhase}}
\index{CLKPhase@{CLKPhase}!SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{CLKPhase}{CLKPhase}}
{\footnotesize\ttfamily \label{struct_s_m_a_r_t_c_a_r_d___init_type_def_aba7183911cbc41063270dab182de768f} 
uint32\+\_\+t CLKPhase}

Specifies the clock transition on which the bit capture is made. This parameter can be a value of \doxylink{group___s_m_a_r_t_c_a_r_d___clock___phase}{SMARTCARD Clock Phase} 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source_l00072}{72}} of file \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source}{stm32f4xx\+\_\+hal\+\_\+smartcard.\+h}}.

\Hypertarget{struct_s_m_a_r_t_c_a_r_d___init_type_def_a83f278c9d173d3cd021644692bf3c435}\index{SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}!CLKPolarity@{CLKPolarity}}
\index{CLKPolarity@{CLKPolarity}!SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{CLKPolarity}{CLKPolarity}}
{\footnotesize\ttfamily \label{struct_s_m_a_r_t_c_a_r_d___init_type_def_a83f278c9d173d3cd021644692bf3c435} 
uint32\+\_\+t CLKPolarity}

Specifies the steady state of the serial clock. This parameter can be a value of \doxylink{group___s_m_a_r_t_c_a_r_d___clock___polarity}{SMARTCARD Clock Polarity} 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source_l00069}{69}} of file \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source}{stm32f4xx\+\_\+hal\+\_\+smartcard.\+h}}.

\Hypertarget{struct_s_m_a_r_t_c_a_r_d___init_type_def_ac931b822471eeaeb5adf699bc1aaeb68}\index{SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}!GuardTime@{GuardTime}}
\index{GuardTime@{GuardTime}!SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{GuardTime}{GuardTime}}
{\footnotesize\ttfamily \label{struct_s_m_a_r_t_c_a_r_d___init_type_def_ac931b822471eeaeb5adf699bc1aaeb68} 
uint32\+\_\+t Guard\+Time}

Specifies the Smart\+Card Guard Time value in terms of number of baud clocks 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source_l00084}{84}} of file \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source}{stm32f4xx\+\_\+hal\+\_\+smartcard.\+h}}.

\Hypertarget{struct_s_m_a_r_t_c_a_r_d___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}\index{SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}!Mode@{Mode}}
\index{Mode@{Mode}!SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Mode}{Mode}}
{\footnotesize\ttfamily \label{struct_s_m_a_r_t_c_a_r_d___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839} 
uint32\+\_\+t Mode}

Specifies whether the Receive or Transmit mode is enabled or disabled. This parameter can be a value of \doxylink{group___s_m_a_r_t_c_a_r_d___mode}{SMARTCARD Mode} 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source_l00066}{66}} of file \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source}{stm32f4xx\+\_\+hal\+\_\+smartcard.\+h}}.

\Hypertarget{struct_s_m_a_r_t_c_a_r_d___init_type_def_a6d7513624f51308e761f4e59bc9d62d9}\index{SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}!NACKState@{NACKState}}
\index{NACKState@{NACKState}!SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{NACKState}{NACKState}}
{\footnotesize\ttfamily \label{struct_s_m_a_r_t_c_a_r_d___init_type_def_a6d7513624f51308e761f4e59bc9d62d9} 
uint32\+\_\+t NACKState}

Specifies the Smart\+Card NACK Transmission state. This parameter can be a value of \doxylink{group___s_m_a_r_t_c_a_r_d___n_a_c_k___state}{SMARTCARD NACK State} 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source_l00086}{86}} of file \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source}{stm32f4xx\+\_\+hal\+\_\+smartcard.\+h}}.

\Hypertarget{struct_s_m_a_r_t_c_a_r_d___init_type_def_a1d60a99b8f3965f01ab23444b154ba79}\index{SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}!Parity@{Parity}}
\index{Parity@{Parity}!SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Parity}{Parity}}
{\footnotesize\ttfamily \label{struct_s_m_a_r_t_c_a_r_d___init_type_def_a1d60a99b8f3965f01ab23444b154ba79} 
uint32\+\_\+t Parity}

Specifies the parity mode. This parameter can be a value of \doxylink{group___s_m_a_r_t_c_a_r_d___parity}{SMARTCARD Parity} \begin{DoxyNote}{Note}
When parity is enabled, the computed parity is inserted at the MSB position of the transmitted data (9th bit when the word length is set to 9 data bits; 8th bit when the word length is set to 8 data bits). 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source_l00059}{59}} of file \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source}{stm32f4xx\+\_\+hal\+\_\+smartcard.\+h}}.

\Hypertarget{struct_s_m_a_r_t_c_a_r_d___init_type_def_affb82025da5b8d4a06e61f1690460f4d}\index{SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}!Prescaler@{Prescaler}}
\index{Prescaler@{Prescaler}!SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Prescaler}{Prescaler}}
{\footnotesize\ttfamily \label{struct_s_m_a_r_t_c_a_r_d___init_type_def_affb82025da5b8d4a06e61f1690460f4d} 
uint32\+\_\+t Prescaler}

Specifies the Smart\+Card Prescaler value used for dividing the system clock to provide the smartcard clock. The value given in the register (5 significant bits) is multiplied by 2 to give the division factor of the source clock frequency. This parameter can be a value of \doxylink{group___s_m_a_r_t_c_a_r_d___prescaler}{SMARTCARD Prescaler} 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source_l00079}{79}} of file \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source}{stm32f4xx\+\_\+hal\+\_\+smartcard.\+h}}.

\Hypertarget{struct_s_m_a_r_t_c_a_r_d___init_type_def_a8394ba239444e3e5fe1ada1c37cb1019}\index{SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}!StopBits@{StopBits}}
\index{StopBits@{StopBits}!SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{StopBits}{StopBits}}
{\footnotesize\ttfamily \label{struct_s_m_a_r_t_c_a_r_d___init_type_def_a8394ba239444e3e5fe1ada1c37cb1019} 
uint32\+\_\+t Stop\+Bits}

Specifies the number of stop bits transmitted. This parameter can be a value of \doxylink{group___s_m_a_r_t_c_a_r_d___stop___bits}{SMARTCARD Number of Stop Bits} 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source_l00056}{56}} of file \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source}{stm32f4xx\+\_\+hal\+\_\+smartcard.\+h}}.

\Hypertarget{struct_s_m_a_r_t_c_a_r_d___init_type_def_ae5e60b9a021fe0009588fc86c7584a5a}\index{SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}!WordLength@{WordLength}}
\index{WordLength@{WordLength}!SMARTCARD\_InitTypeDef@{SMARTCARD\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{WordLength}{WordLength}}
{\footnotesize\ttfamily \label{struct_s_m_a_r_t_c_a_r_d___init_type_def_ae5e60b9a021fe0009588fc86c7584a5a} 
uint32\+\_\+t Word\+Length}

Specifies the number of data bits transmitted or received in a frame. This parameter can be a value of \doxylink{group___s_m_a_r_t_c_a_r_d___word___length}{SMARTCARD Word Length} 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source_l00053}{53}} of file \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source}{stm32f4xx\+\_\+hal\+\_\+smartcard.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__smartcard_8h}{stm32f4xx\+\_\+hal\+\_\+smartcard.\+h}}\end{DoxyCompactItemize}
