===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 10.9203 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.3130 ( 24.3%)    3.3130 ( 30.3%)  FIR Parser
    5.9449 ( 43.5%)    4.1528 ( 38.0%)  'firrtl.circuit' Pipeline
    1.2681 (  9.3%)    0.6352 (  5.8%)    'firrtl.module' Pipeline
    1.2655 (  9.3%)    0.6338 (  5.8%)      CSE
    0.0009 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.0918 (  0.7%)    0.0918 (  0.8%)    InferWidths
    0.3989 (  2.9%)    0.3989 (  3.7%)    LowerFIRRTLTypes
    2.3105 ( 16.9%)    1.1592 ( 10.6%)    'firrtl.module' Pipeline
    1.1130 (  8.2%)    0.6105 (  5.6%)      ExpandWhens
    1.1934 (  8.7%)    0.6545 (  6.0%)      Canonicalizer
    0.3665 (  2.7%)    0.3665 (  3.4%)    Inliner
    1.4972 ( 11.0%)    1.4972 ( 13.7%)    IMConstProp
    0.0320 (  0.2%)    0.0320 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)    BlackBoxReader
    0.8001 (  5.9%)    0.8001 (  7.3%)  LowerFIRRTLToHW
    0.1878 (  1.4%)    0.1878 (  1.7%)  HWMemSimImpl
    1.6338 ( 12.0%)    0.8172 (  7.5%)  'hw.module' Pipeline
    0.0485 (  0.4%)    0.0244 (  0.2%)    HWCleanup
    0.6384 (  4.7%)    0.3265 (  3.0%)    CSE
    0.0013 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    0.9398 (  6.9%)    0.4769 (  4.4%)    Canonicalizer
    0.2901 (  2.1%)    0.2901 (  2.7%)  HWLegalizeNames
    0.2539 (  1.9%)    0.1273 (  1.2%)  'hw.module' Pipeline
    0.2506 (  1.8%)    0.1255 (  1.1%)    PrettifyVerilog
    1.2234 (  9.0%)    1.2234 ( 11.2%)  Output
    0.0043 (  0.0%)    0.0043 (  0.0%)  Rest
   13.6561 (100.0%)   10.9203 (100.0%)  Total

{
  totalTime: 10.952,
  maxMemory: 768917504
}
