abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c5315.blif
Line 20: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 21: Skipping line ".default_output_required 0.00 0.00 ".
Line 22: Skipping line ".default_input_drive 0.10 0.10 ".
Line 23: Skipping line ".default_output_load 2.00 ".
Line 24: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc5315                         :[0m i/o =  178/  123  lat =    0  nd =   968  edge =   2328  area =2451.00  delay =47.50  lev = 33
--------------- round 1 ---------------
seed = 1062734307
maxLevel = 1
[109168] is replaced by [113076] with inverter with estimated error 0
error = 0
area = 2443
delay = 47.5
#gates = 968
output circuit appNtk/c5315_1_0_2443_47.5.blif
time = 10261485 us
--------------- round 2 ---------------
seed = 1513924600
maxLevel = 1
[116526] is replaced by [112733] with inverter with estimated error 0
error = 0
area = 2432
delay = 47.5
#gates = 964
output circuit appNtk/c5315_2_0_2432_47.5.blif
time = 20996891 us
--------------- round 3 ---------------
seed = 240334112
maxLevel = 1
[108980] is replaced by [112698] with estimated error 0
error = 0
area = 2429
delay = 47.5
#gates = 962
output circuit appNtk/c5315_3_0_2429_47.5.blif
time = 30793147 us
--------------- round 4 ---------------
seed = 246965705
maxLevel = 1
[117729] is replaced by [112845] with estimated error 0
error = 0
area = 2426
delay = 47.5
#gates = 961
output circuit appNtk/c5315_4_0_2426_47.5.blif
time = 39343149 us
--------------- round 5 ---------------
seed = 760643105
maxLevel = 1
[108950] is replaced by [112912] with estimated error 0
error = 0
area = 2424
delay = 47.5
#gates = 960
output circuit appNtk/c5315_5_0_2424_47.5.blif
time = 51693872 us
--------------- round 6 ---------------
seed = 989057747
maxLevel = 1
[108949] is replaced by [112897] with estimated error 0
error = 0
area = 2421
delay = 47.5
#gates = 958
output circuit appNtk/c5315_6_0_2421_47.5.blif
time = 61536455 us
--------------- round 7 ---------------
seed = 1064540342
maxLevel = 1
[113125] is replaced by [176607] with inverter with estimated error 0
error = 0
area = 2419
delay = 47.5
#gates = 958
output circuit appNtk/c5315_7_0_2419_47.5.blif
time = 70915117 us
--------------- round 8 ---------------
seed = 3953741935
maxLevel = 1
[117053] is replaced by [112609] with estimated error 0
error = 0
area = 2417
delay = 47.5
#gates = 957
output circuit appNtk/c5315_8_0_2417_47.5.blif
time = 79099900 us
--------------- round 9 ---------------
seed = 3089022768
maxLevel = 1
[108957] is replaced by 308 with estimated error 0
error = 0
area = 2415
delay = 47.5
#gates = 956
output circuit appNtk/c5315_9_0_2415_47.5.blif
time = 87381329 us
--------------- round 10 ---------------
seed = 123999435
maxLevel = 1
[108966] is replaced by 273 with estimated error 0
error = 0
area = 2413
delay = 47.5
#gates = 955
output circuit appNtk/c5315_10_0_2413_47.5.blif
time = 95736518 us
--------------- round 11 ---------------
seed = 642709354
maxLevel = 1
[108972] is replaced by 210 with estimated error 0
error = 0
area = 2411
delay = 47.5
#gates = 954
output circuit appNtk/c5315_11_0_2411_47.5.blif
time = 103913796 us
--------------- round 12 ---------------
seed = 4188222699
maxLevel = 1
[108964] is replaced by 265 with estimated error 0
error = 0
area = 2409
delay = 47.5
#gates = 953
output circuit appNtk/c5315_12_0_2409_47.5.blif
time = 112129934 us
--------------- round 13 ---------------
seed = 3422441508
maxLevel = 1
[108962] is replaced by 281 with estimated error 0
error = 0
area = 2407
delay = 47.5
#gates = 952
output circuit appNtk/c5315_13_0_2407_47.5.blif
time = 120293593 us
--------------- round 14 ---------------
seed = 3275403534
maxLevel = 1
[117019] is replaced by 566 with inverter with estimated error 0
error = 0
area = 2406
delay = 47.5
#gates = 952
output circuit appNtk/c5315_14_0_2406_47.5.blif
time = 128585374 us
--------------- round 15 ---------------
seed = 1179107179
maxLevel = 1
[108952] is replaced by 341 with estimated error 0
error = 0
area = 2404
delay = 47.5
#gates = 951
output circuit appNtk/c5315_15_0_2404_47.5.blif
time = 138045674 us
--------------- round 16 ---------------
seed = 823818946
maxLevel = 1
[108978] is replaced by 324 with estimated error 0
error = 0
area = 2402
delay = 47.5
#gates = 950
output circuit appNtk/c5315_16_0_2402_47.5.blif
time = 147387314 us
--------------- round 17 ---------------
seed = 1547174734
maxLevel = 1
[108953] is replaced by 316 with estimated error 0
error = 0
area = 2400
delay = 47.5
#gates = 949
output circuit appNtk/c5315_17_0_2400_47.5.blif
time = 156046025 us
--------------- round 18 ---------------
seed = 2500265716
maxLevel = 1
[108956] is replaced by 351 with estimated error 0
error = 0
area = 2398
delay = 47.5
#gates = 948
output circuit appNtk/c5315_18_0_2398_47.5.blif
time = 165059733 us
--------------- round 19 ---------------
seed = 1701739707
maxLevel = 1
[108973] is replaced by 206 with estimated error 0
error = 0
area = 2396
delay = 47.5
#gates = 947
output circuit appNtk/c5315_19_0_2396_47.5.blif
time = 173150404 us
--------------- round 20 ---------------
seed = 619803229
maxLevel = 1
[108976] is replaced by 257 with estimated error 0
error = 0
area = 2394
delay = 47.5
#gates = 946
output circuit appNtk/c5315_20_0_2394_47.5.blif
time = 181215138 us
--------------- round 21 ---------------
seed = 3561685663
maxLevel = 1
[108960] is replaced by 226 with estimated error 0
error = 0
area = 2392
delay = 47.5
#gates = 945
output circuit appNtk/c5315_21_0_2392_47.5.blif
time = 189438612 us
--------------- round 22 ---------------
seed = 1991348522
maxLevel = 1
[108968] is replaced by 234 with estimated error 0
error = 0
area = 2390
delay = 47.5
#gates = 944
output circuit appNtk/c5315_22_0_2390_47.5.blif
time = 197619477 us
--------------- round 23 ---------------
seed = 2651269492
maxLevel = 1
[108970] is replaced by 218 with estimated error 0
error = 0
area = 2388
delay = 47.5
#gates = 943
output circuit appNtk/c5315_23_0_2388_47.5.blif
time = 205627993 us
--------------- round 24 ---------------
seed = 1503865856
maxLevel = 1
[109012] is replaced by 218 with estimated error 0
error = 0
area = 2386
delay = 47.5
#gates = 942
output circuit appNtk/c5315_24_0_2386_47.5.blif
time = 213603789 us
--------------- round 25 ---------------
seed = 3213697902
maxLevel = 1
[117015] is replaced by 583 with inverter with estimated error 0
error = 0
area = 2385
delay = 47.4
#gates = 942
output circuit appNtk/c5315_25_0_2385_47.4.blif
time = 221638492 us
--------------- round 26 ---------------
seed = 2564622837
maxLevel = 1
[115837] is replaced by [112629] with estimated error 0
error = 0
area = 2384
delay = 47.4
#gates = 941
output circuit appNtk/c5315_26_0_2384_47.4.blif
time = 229645249 us
--------------- round 27 ---------------
seed = 2501490525
maxLevel = 1
[109005] is replaced by 351 with estimated error 0
error = 0
area = 2382
delay = 47.4
#gates = 940
output circuit appNtk/c5315_27_0_2382_47.4.blif
time = 237609456 us
--------------- round 28 ---------------
seed = 1970897314
maxLevel = 1
[115243] is replaced by [112733] with estimated error 0
error = 0
area = 2381
delay = 47.4
#gates = 939
output circuit appNtk/c5315_28_0_2381_47.4.blif
time = 246012315 us
--------------- round 29 ---------------
seed = 1791225303
maxLevel = 1
[112877] is replaced by [116403] with estimated error 0.00089
error = 0.00089
area = 2371
delay = 47.4
#gates = 935
output circuit appNtk/c5315_29_0.00089_2371_47.4.blif
time = 254563098 us
--------------- round 30 ---------------
seed = 1517496177
maxLevel = 1
[112894] is replaced by [116408] with estimated error 0.00178
error = 0.00178
area = 2362
delay = 47.4
#gates = 932
output circuit appNtk/c5315_30_0.00178_2362_47.4.blif
time = 262835275 us
--------------- round 31 ---------------
seed = 1258253952
maxLevel = 1
7703 is replaced by zero with estimated error 0.00403
error = 0.00403
area = 2351
delay = 47.4
#gates = 928
output circuit appNtk/c5315_31_0.00403_2351_47.4.blif
time = 270678181 us
--------------- round 32 ---------------
seed = 624209459
maxLevel = 1
[112878] is replaced by [117801] with inverter with estimated error 0.0056
error = 0.0056
area = 2346
delay = 47.4
#gates = 927
output circuit appNtk/c5315_32_0.0056_2346_47.4.blif
time = 278419125 us
--------------- round 33 ---------------
seed = 1852124785
maxLevel = 1
7503 is replaced by zero with estimated error 0.0056
error = 0.0056
area = 2343
delay = 47.4
#gates = 926
output circuit appNtk/c5315_33_0.0056_2343_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 286113362 us
--------------- round 34 ---------------
seed = 98408215
maxLevel = 1
[116404] is replaced by zero with estimated error 0.00691
error = 0.00691
area = 2336
delay = 47.4
#gates = 923
output circuit appNtk/c5315_34_0.00691_2336_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 293793901 us
--------------- round 35 ---------------
seed = 2628809357
maxLevel = 1
6641 is replaced by zero with estimated error 0.00608
error = 0.00608
area = 2335
delay = 47.4
#gates = 922
output circuit appNtk/c5315_35_0.00608_2335_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 301373356 us
--------------- round 36 ---------------
seed = 2481364002
maxLevel = 1
6648 is replaced by zero with estimated error 0.00648
error = 0.00648
area = 2334
delay = 47.4
#gates = 921
output circuit appNtk/c5315_36_0.00648_2334_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 309259409 us
--------------- round 37 ---------------
seed = 589988361
maxLevel = 1
7504 is replaced by zero with estimated error 0.00728
error = 0.00728
area = 2331
delay = 47.4
#gates = 920
output circuit appNtk/c5315_37_0.00728_2331_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 317821920 us
--------------- round 38 ---------------
seed = 2970516945
maxLevel = 1
[115754] is replaced by [112774] with estimated error 0.00788
error = 0.00788
area = 2330
delay = 47.4
#gates = 919
output circuit appNtk/c5315_38_0.00788_2330_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 325950667 us
--------------- round 39 ---------------
seed = 3226744715
maxLevel = 1
exceed error bound
