module CSA(a, b, cin, cout, ove, sum);
	input[31:0] a, b;
	input[4:0]cout;
	output ove, cout;
	output[31:0] sum;
	wire c0, cext0, cext1;
	wire[15:0] out0, out1;
	
	RCA rca0(a[15:0], b[15:0], 0, c0, sum[15:0]);
	RCA rca1(a[31:16], b[31:16], 0, cext0, out0);
	RCA rca2(a[31:16], b[31:16], 1, cext1, out1);
	
	MUX mux0(out0, out1, c0, sum[31:16]);
	assign ove = cext0 xor cext1;                //probably change
	
	