
ants_master_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000bf98  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  2000bf98  2000bf98  00013f98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000538  2000bfa0  2000bfa0  00013fa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000258  2000c4d8  2000c4d8  000144d8  2**2
                  ALLOC
  4 .stack        00003000  2000c730  2000c730  000144d8  2**0
                  ALLOC
  5 .comment      00000306  00000000  00000000  000144d8  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000980  00000000  00000000  000147de  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 0000197d  00000000  00000000  0001515e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000dded  00000000  00000000  00016adb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001bdf  00000000  00000000  000248c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00005928  00000000  00000000  000264a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002b68  00000000  00000000  0002bdd0  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00004c3e  00000000  00000000  0002e938  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00003c0d  00000000  00000000  00033576  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 000760a1  00000000  00000000  00037183  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000ad224  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000900  00000000  00000000  000ad249  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	200021bd 	.word	0x200021bd
2000006c:	200021e9 	.word	0x200021e9
20000070:	20002d39 	.word	0x20002d39
20000074:	20002d65 	.word	0x20002d65
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	200019c1 	.word	0x200019c1
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	20003501 	.word	0x20003501
2000021c:	20003529 	.word	0x20003529
20000220:	20003551 	.word	0x20003551
20000224:	20003579 	.word	0x20003579
20000228:	200035a1 	.word	0x200035a1
2000022c:	200035c9 	.word	0x200035c9
20000230:	200035f1 	.word	0x200035f1
20000234:	20003619 	.word	0x20003619
20000238:	20003641 	.word	0x20003641
2000023c:	20003669 	.word	0x20003669
20000240:	20003691 	.word	0x20003691
20000244:	200036b9 	.word	0x200036b9
20000248:	200036e1 	.word	0x200036e1
2000024c:	20003709 	.word	0x20003709
20000250:	20003731 	.word	0x20003731
20000254:	20003759 	.word	0x20003759
20000258:	20003781 	.word	0x20003781
2000025c:	200037a9 	.word	0x200037a9
20000260:	200037d1 	.word	0x200037d1
20000264:	200037f9 	.word	0x200037f9
20000268:	20003821 	.word	0x20003821
2000026c:	20003849 	.word	0x20003849
20000270:	20003871 	.word	0x20003871
20000274:	20003899 	.word	0x20003899
20000278:	200038c1 	.word	0x200038c1
2000027c:	200038e9 	.word	0x200038e9
20000280:	20003911 	.word	0x20003911
20000284:	20003939 	.word	0x20003939
20000288:	20003961 	.word	0x20003961
2000028c:	20003989 	.word	0x20003989
20000290:	200039b1 	.word	0x200039b1
20000294:	200039d9 	.word	0x200039d9

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>
200003fa:	e7fe      	b.n	200003fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
200003fc:	e7fe      	b.n	200003fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
200003fe:	e7fe      	b.n	200003fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
20000400:	e7fe      	b.n	20000400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
20000402:	e7fe      	b.n	20000402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
20000404:	e7fe      	b.n	20000404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
20000406:	e7fe      	b.n	20000406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
20000408:	e7fe      	b.n	20000408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
2000040a:	e7fe      	b.n	2000040a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
2000040c:	e7fe      	b.n	2000040c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
2000040e:	e7fe      	b.n	2000040e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
20000410:	e7fe      	b.n	20000410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
20000412:	e7fe      	b.n	20000412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
20000414:	e7fe      	b.n	20000414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
20000416:	e7fe      	b.n	20000416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
20000418:	e7fe      	b.n	20000418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
2000041a:	e7fe      	b.n	2000041a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
2000041c:	e7fe      	b.n	2000041c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
2000041e:	e7fe      	b.n	2000041e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
20000420:	e7fe      	b.n	20000420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
20000422:	e7fe      	b.n	20000422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
20000424:	e7fe      	b.n	20000424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
20000426:	e7fe      	b.n	20000426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
20000428:	e7fe      	b.n	20000428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
2000042a:	e7fe      	b.n	2000042a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
2000042c:	e7fe      	b.n	2000042c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
2000042e:	e7fe      	b.n	2000042e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
20000430:	e7fe      	b.n	20000430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
20000432:	e7fe      	b.n	20000432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
20000434:	e7fe      	b.n	20000434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
20000436:	e7fe      	b.n	20000436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
20000438:	e7fe      	b.n	20000438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
2000043a:	0000      	.short	0x0000
2000043c:	200030ad 	.word	0x200030ad
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	2000bfa0 	.word	0x2000bfa0
20000450:	2000bfa0 	.word	0x2000bfa0
20000454:	2000bfa0 	.word	0x2000bfa0
20000458:	2000c4d8 	.word	0x2000c4d8
2000045c:	00000000 	.word	0x00000000
20000460:	2000c4d8 	.word	0x2000c4d8
20000464:	2000c730 	.word	0x2000c730
20000468:	200046d1 	.word	0x200046d1
2000046c:	20000cfd 	.word	0x20000cfd

20000470 <__do_global_dtors_aux>:
20000470:	f24c 43d8 	movw	r3, #50392	; 0xc4d8
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f64b 70a0 	movw	r0, #49056	; 0xbfa0
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <_reload_motion>:
/*
 * Helper function to execute the 'reload' motion
 *
 * called by do_solenoid and the auto mode firing
 */
void _reload_motion() {
200004a0:	b508      	push	{r3, lr}
    // now go thru the 'reload' motion
    set_y_servo_analog_pw(SERVO_HALF_FORWARD);
200004a2:	f64a 3098 	movw	r0, #43928	; 0xab98
200004a6:	f2c0 0002 	movt	r0, #2
200004aa:	f000 ffb9 	bl	20001420 <set_y_servo_analog_pw>
    while (servo_r(READ_LOWER_STOP)) { }
200004ae:	f240 1254 	movw	r2, #340	; 0x154
200004b2:	f2c4 0205 	movt	r2, #16389	; 0x4005
200004b6:	6813      	ldr	r3, [r2, #0]
200004b8:	2b00      	cmp	r3, #0
200004ba:	d1fc      	bne.n	200004b6 <_reload_motion+0x16>

    // magic numbers from real-world testing
    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
200004bc:	f64e 0048 	movw	r0, #59464	; 0xe848
200004c0:	f2c0 0001 	movt	r0, #1
200004c4:	f000 ffac 	bl	20001420 <set_y_servo_analog_pw>
    use_me_carefully_ms_delay_timer(250);
200004c8:	f04f 00fa 	mov.w	r0, #250	; 0xfa
200004cc:	f001 fa18 	bl	20001900 <use_me_carefully_ms_delay_timer>
    set_y_servo_analog_pw(SERVO_NEUTRAL);
200004d0:	f644 10f0 	movw	r0, #18928	; 0x49f0
200004d4:	f2c0 0002 	movt	r0, #2
200004d8:	f000 ffa2 	bl	20001420 <set_y_servo_analog_pw>
}
200004dc:	bd08      	pop	{r3, pc}
200004de:	bf00      	nop

200004e0 <do_servos_manual>:
 *
 * The analog stick also works and is even better
 * for fine control of the turret
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
200004e0:	b510      	push	{r4, lr}
    // Digital Pitch control
    if (n64_pressed(Down)) {
200004e2:	7803      	ldrb	r3, [r0, #0]
200004e4:	f013 0420 	ands.w	r4, r3, #32
200004e8:	d00c      	beq.n	20000504 <do_servos_manual+0x24>
200004ea:	780a      	ldrb	r2, [r1, #0]
200004ec:	f002 0220 	and.w	r2, r2, #32
200004f0:	b2d2      	uxtb	r2, r2
200004f2:	b93a      	cbnz	r2, 20000504 <do_servos_manual+0x24>
        servo_do(Y_SET_FORWARD);
200004f4:	f240 1248 	movw	r2, #328	; 0x148
200004f8:	f2c4 0205 	movt	r2, #16389	; 0x4005
200004fc:	f04f 0400 	mov.w	r4, #0
20000500:	6014      	str	r4, [r2, #0]
 * for fine control of the turret
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
    // Digital Pitch control
    if (n64_pressed(Down)) {
20000502:	e022      	b.n	2000054a <do_servos_manual+0x6a>
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
20000504:	f003 0210 	and.w	r2, r3, #16
20000508:	b2d2      	uxtb	r2, r2
2000050a:	b162      	cbz	r2, 20000526 <do_servos_manual+0x46>
2000050c:	780a      	ldrb	r2, [r1, #0]
2000050e:	f002 0210 	and.w	r2, r2, #16
20000512:	b2d2      	uxtb	r2, r2
20000514:	b962      	cbnz	r2, 20000530 <do_servos_manual+0x50>
        servo_do(Y_SET_REVERSE);
20000516:	f240 124c 	movw	r2, #332	; 0x14c
2000051a:	f2c4 0205 	movt	r2, #16389	; 0x4005
2000051e:	f04f 0400 	mov.w	r4, #0
20000522:	6014      	str	r4, [r2, #0]
    if (n64_pressed(Down)) {
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
20000524:	e011      	b.n	2000054a <do_servos_manual+0x6a>
        servo_do(Y_SET_REVERSE);
        //printf("servo_do Y_SET_REVERSE\r\n");
    }
    else if (n64_released(Up) || n64_released(Down)) {
20000526:	780a      	ldrb	r2, [r1, #0]
20000528:	f002 0210 	and.w	r2, r2, #16
2000052c:	b2d2      	uxtb	r2, r2
2000052e:	b92a      	cbnz	r2, 2000053c <do_servos_manual+0x5c>
20000530:	b95c      	cbnz	r4, 2000054a <do_servos_manual+0x6a>
20000532:	780a      	ldrb	r2, [r1, #0]
20000534:	f002 0220 	and.w	r2, r2, #32
20000538:	b2d2      	uxtb	r2, r2
2000053a:	b132      	cbz	r2, 2000054a <do_servos_manual+0x6a>
        servo_do(Y_SET_NEUTRAL);
2000053c:	f240 1244 	movw	r2, #324	; 0x144
20000540:	f2c4 0205 	movt	r2, #16389	; 0x4005
20000544:	f04f 0400 	mov.w	r4, #0
20000548:	6014      	str	r4, [r2, #0]
        //printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
2000054a:	f013 0240 	ands.w	r2, r3, #64	; 0x40
2000054e:	d00c      	beq.n	2000056a <do_servos_manual+0x8a>
20000550:	780c      	ldrb	r4, [r1, #0]
20000552:	f004 0440 	and.w	r4, r4, #64	; 0x40
20000556:	b2e4      	uxtb	r4, r4
20000558:	b93c      	cbnz	r4, 2000056a <do_servos_manual+0x8a>
        servo_do(X_SET_FORWARD);
2000055a:	f240 1308 	movw	r3, #264	; 0x108
2000055e:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000562:	f04f 0200 	mov.w	r2, #0
20000566:	601a      	str	r2, [r3, #0]
        servo_do(Y_SET_NEUTRAL);
        //printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
20000568:	e022      	b.n	200005b0 <do_servos_manual+0xd0>
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        //printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
2000056a:	f013 0380 	ands.w	r3, r3, #128	; 0x80
2000056e:	d00c      	beq.n	2000058a <do_servos_manual+0xaa>
20000570:	780c      	ldrb	r4, [r1, #0]
20000572:	f004 0480 	and.w	r4, r4, #128	; 0x80
20000576:	b2e4      	uxtb	r4, r4
20000578:	b93c      	cbnz	r4, 2000058a <do_servos_manual+0xaa>
        servo_do(X_SET_REVERSE);
2000057a:	f240 130c 	movw	r3, #268	; 0x10c
2000057e:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000582:	f04f 0200 	mov.w	r2, #0
20000586:	601a      	str	r2, [r3, #0]
    if (n64_pressed(Left)) {
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        //printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
20000588:	e012      	b.n	200005b0 <do_servos_manual+0xd0>
        servo_do(X_SET_REVERSE);
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        //printf("servo_do X_SET_REVERSE\r\n");
    }
    else if (n64_released(Left) || n64_released(Right)) {
2000058a:	b922      	cbnz	r2, 20000596 <do_servos_manual+0xb6>
2000058c:	780a      	ldrb	r2, [r1, #0]
2000058e:	f002 0240 	and.w	r2, r2, #64	; 0x40
20000592:	b2d2      	uxtb	r2, r2
20000594:	b92a      	cbnz	r2, 200005a2 <do_servos_manual+0xc2>
20000596:	b95b      	cbnz	r3, 200005b0 <do_servos_manual+0xd0>
20000598:	780b      	ldrb	r3, [r1, #0]
2000059a:	f003 0380 	and.w	r3, r3, #128	; 0x80
2000059e:	b2db      	uxtb	r3, r3
200005a0:	b133      	cbz	r3, 200005b0 <do_servos_manual+0xd0>
        servo_do(X_SET_NEUTRAL);
200005a2:	f240 1304 	movw	r3, #260	; 0x104
200005a6:	f2c4 0305 	movt	r3, #16389	; 0x4005
200005aa:	f04f 0200 	mov.w	r2, #0
200005ae:	601a      	str	r2, [r3, #0]
        //printf("servo_do X_SET_NEUTRAL\r\n");
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
200005b0:	f990 2002 	ldrsb.w	r2, [r0, #2]
200005b4:	f991 3002 	ldrsb.w	r3, [r1, #2]
200005b8:	429a      	cmp	r2, r3
200005ba:	d105      	bne.n	200005c8 <do_servos_manual+0xe8>
    	state->Y_axis != last_state->Y_axis ) {
200005bc:	f990 2003 	ldrsb.w	r2, [r0, #3]
200005c0:	f991 3003 	ldrsb.w	r3, [r1, #3]
200005c4:	429a      	cmp	r2, r3
200005c6:	d00c      	beq.n	200005e2 <do_servos_manual+0x102>

		map_n64_analog_to_servo_pwm(state, &analog_pwm_vals);
200005c8:	f24c 44dc 	movw	r4, #50396	; 0xc4dc
200005cc:	f2c2 0400 	movt	r4, #8192	; 0x2000
200005d0:	4621      	mov	r1, r4
200005d2:	f000 ff05 	bl	200013e0 <map_n64_analog_to_servo_pwm>
		set_x_servo_analog_pw(analog_pwm_vals.x_pwm);
200005d6:	6820      	ldr	r0, [r4, #0]
200005d8:	f000 ff10 	bl	200013fc <set_x_servo_analog_pw>
		set_y_servo_analog_pw(analog_pwm_vals.y_pwm);
200005dc:	6860      	ldr	r0, [r4, #4]
200005de:	f000 ff1f 	bl	20001420 <set_y_servo_analog_pw>
200005e2:	bd10      	pop	{r4, pc}

200005e4 <lights_set>:
    MSS_GPIO_set_output(MSS_GPIO_5, 0);
    MSS_GPIO_set_output(MSS_GPIO_6, 0);

}

void lights_set(uint8_t pattern) {
200005e4:	b570      	push	{r4, r5, r6, lr}
200005e6:	4604      	mov	r4, r0

	printf("Lights set: 0x%x\r\n", pattern);
200005e8:	f64b 1074 	movw	r0, #47476	; 0xb974
200005ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
200005f0:	4621      	mov	r1, r4
200005f2:	f004 fcad 	bl	20004f50 <printf>
	printf("bit0:%d\tbit1:%d\tbit2:%d\t\r\n",0x01 & pattern,((0x02 & pattern)>>1),((0x04 & pattern)>>2));
200005f6:	f3c4 0540 	ubfx	r5, r4, #1, #1
200005fa:	f3c4 0680 	ubfx	r6, r4, #2, #1
200005fe:	f004 0401 	and.w	r4, r4, #1
20000602:	f64b 1088 	movw	r0, #47496	; 0xb988
20000606:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000060a:	4621      	mov	r1, r4
2000060c:	462a      	mov	r2, r5
2000060e:	4633      	mov	r3, r6
20000610:	f004 fc9e 	bl	20004f50 <printf>
    MSS_GPIO_set_output(MSS_GPIO_4, (0x01 & pattern)); // lsb
20000614:	f04f 0004 	mov.w	r0, #4
20000618:	4621      	mov	r1, r4
2000061a:	f002 fc2b 	bl	20002e74 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_5, (((0x02 & pattern)>>1)));
2000061e:	f04f 0005 	mov.w	r0, #5
20000622:	4629      	mov	r1, r5
20000624:	f002 fc26 	bl	20002e74 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_6, (((0x04 & pattern)>>2))); // msp
20000628:	f04f 0006 	mov.w	r0, #6
2000062c:	4631      	mov	r1, r6
2000062e:	f002 fc21 	bl	20002e74 <MSS_GPIO_set_output>
}
20000632:	bd70      	pop	{r4, r5, r6, pc}

20000634 <do_manual_reload>:
/*
 * Press A to start a manual reload, then load a single dart in the chamber.
 * When finished, press A again to return to firing position
 * Allows screen to keep track of if loaded
 */
void do_manual_reload(n64_state_t* state, n64_state_t* last_state) {
20000634:	b538      	push	{r3, r4, r5, lr}

	// From testing
	static uint32_t x_return_time = 360;
	static uint32_t y_return_time = 250;

	if (n64_pressed(A)) {
20000636:	7803      	ldrb	r3, [r0, #0]
20000638:	f013 0f01 	tst.w	r3, #1
2000063c:	d079      	beq.n	20000732 <do_manual_reload+0xfe>
2000063e:	780b      	ldrb	r3, [r1, #0]
20000640:	f013 0f01 	tst.w	r3, #1
20000644:	d175      	bne.n	20000732 <do_manual_reload+0xfe>

		if (in_reload_position) {
20000646:	f24c 5300 	movw	r3, #50432	; 0xc500
2000064a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000064e:	781b      	ldrb	r3, [r3, #0]
20000650:	b36b      	cbz	r3, 200006ae <do_manual_reload+0x7a>
			lcd_state.chamber_status = CHAMBER_LOADED;
20000652:	f24c 43e4 	movw	r3, #50404	; 0xc4e4
20000656:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000065a:	f04f 0201 	mov.w	r2, #1
2000065e:	715a      	strb	r2, [r3, #5]
		    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
20000660:	f64e 0448 	movw	r4, #59464	; 0xe848
20000664:	f2c0 0401 	movt	r4, #1
20000668:	4620      	mov	r0, r4
2000066a:	f000 fed9 	bl	20001420 <set_y_servo_analog_pw>
		    set_x_servo_analog_pw(SERVO_HALF_REVERSE);
2000066e:	4620      	mov	r0, r4
20000670:	f000 fec4 	bl	200013fc <set_x_servo_analog_pw>
		    use_me_carefully_ms_delay_timer(y_return_time);
20000674:	f04f 00fa 	mov.w	r0, #250	; 0xfa
20000678:	f001 f942 	bl	20001900 <use_me_carefully_ms_delay_timer>
		    servo_do(Y_SET_NEUTRAL);
2000067c:	f240 1344 	movw	r3, #324	; 0x144
20000680:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000684:	f04f 0400 	mov.w	r4, #0
20000688:	601c      	str	r4, [r3, #0]
			use_me_carefully_ms_delay_timer(x_return_time - y_return_time);
2000068a:	f04f 006e 	mov.w	r0, #110	; 0x6e
2000068e:	f001 f937 	bl	20001900 <use_me_carefully_ms_delay_timer>
			servo_do(X_SET_NEUTRAL);
20000692:	f240 1304 	movw	r3, #260	; 0x104
20000696:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000069a:	601c      	str	r4, [r3, #0]
			in_reload_position = 0;
2000069c:	f24c 5300 	movw	r3, #50432	; 0xc500
200006a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006a4:	701c      	strb	r4, [r3, #0]
			lights_set(LIGHTS_IDLE);
200006a6:	4620      	mov	r0, r4
200006a8:	f7ff ff9c 	bl	200005e4 <lights_set>
200006ac:	bd38      	pop	{r3, r4, r5, pc}
		}
		else {
			in_reload_position = 1;
200006ae:	f24c 5300 	movw	r3, #50432	; 0xc500
200006b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006b6:	f04f 0201 	mov.w	r2, #1
200006ba:	701a      	strb	r2, [r3, #0]
			lights_set(LIGHTS_RELOADING);
200006bc:	f04f 0004 	mov.w	r0, #4
200006c0:	f7ff ff90 	bl	200005e4 <lights_set>
			// go to down left limit
			set_x_servo_analog_pw(185000);
200006c4:	f24d 20a8 	movw	r0, #53928	; 0xd2a8
200006c8:	f2c0 0002 	movt	r0, #2
200006cc:	f000 fe96 	bl	200013fc <set_x_servo_analog_pw>
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
200006d0:	f64a 3098 	movw	r0, #43928	; 0xab98
200006d4:	f2c0 0002 	movt	r0, #2
200006d8:	f000 fea2 	bl	20001420 <set_y_servo_analog_pw>
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
200006dc:	f240 1254 	movw	r2, #340	; 0x154
200006e0:	f2c4 0205 	movt	r2, #16389	; 0x4005
200006e4:	f240 1110 	movw	r1, #272	; 0x110
200006e8:	f2c4 0105 	movt	r1, #16389	; 0x4005
				if (!servo_r(READ_LOWER_STOP)) {
					servo_do(Y_SET_NEUTRAL);
200006ec:	f240 1444 	movw	r4, #324	; 0x144
200006f0:	f2c4 0405 	movt	r4, #16389	; 0x4005
200006f4:	f04f 0000 	mov.w	r0, #0
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
200006f8:	f240 1504 	movw	r5, #260	; 0x104
200006fc:	f2c4 0505 	movt	r5, #16389	; 0x4005
			in_reload_position = 1;
			lights_set(LIGHTS_RELOADING);
			// go to down left limit
			set_x_servo_analog_pw(185000);
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
20000700:	e005      	b.n	2000070e <do_manual_reload+0xda>
				if (!servo_r(READ_LOWER_STOP)) {
20000702:	6813      	ldr	r3, [r2, #0]
20000704:	b903      	cbnz	r3, 20000708 <do_manual_reload+0xd4>
					servo_do(Y_SET_NEUTRAL);
20000706:	6020      	str	r0, [r4, #0]
				}
				if (!servo_r(READ_FORWARD_STOP)) {
20000708:	680b      	ldr	r3, [r1, #0]
2000070a:	b903      	cbnz	r3, 2000070e <do_manual_reload+0xda>
					servo_do(X_SET_NEUTRAL);
2000070c:	6028      	str	r0, [r5, #0]
			in_reload_position = 1;
			lights_set(LIGHTS_RELOADING);
			// go to down left limit
			set_x_servo_analog_pw(185000);
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
2000070e:	6813      	ldr	r3, [r2, #0]
20000710:	2b00      	cmp	r3, #0
20000712:	d1f6      	bne.n	20000702 <do_manual_reload+0xce>
20000714:	680b      	ldr	r3, [r1, #0]
20000716:	2b00      	cmp	r3, #0
20000718:	d1f3      	bne.n	20000702 <do_manual_reload+0xce>
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
				}
			}
			servo_do(X_SET_NEUTRAL);
2000071a:	f240 1304 	movw	r3, #260	; 0x104
2000071e:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000722:	f04f 0200 	mov.w	r2, #0
20000726:	601a      	str	r2, [r3, #0]
			servo_do(Y_SET_NEUTRAL);
20000728:	f240 1344 	movw	r3, #324	; 0x144
2000072c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000730:	601a      	str	r2, [r3, #0]
20000732:	bd38      	pop	{r3, r4, r5, pc}

20000734 <do_ready_live_fire>:

/*
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
20000734:	b538      	push	{r3, r4, r5, lr}
20000736:	4604      	mov	r4, r0
20000738:	460d      	mov	r5, r1
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
2000073a:	f24c 43ec 	movw	r3, #50412	; 0xc4ec
2000073e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000742:	781b      	ldrb	r3, [r3, #0]
20000744:	b9cb      	cbnz	r3, 2000077a <do_ready_live_fire+0x46>
20000746:	7803      	ldrb	r3, [r0, #0]
20000748:	f003 0308 	and.w	r3, r3, #8
2000074c:	b2db      	uxtb	r3, r3
2000074e:	bb6b      	cbnz	r3, 200007ac <do_ready_live_fire+0x78>
20000750:	780b      	ldrb	r3, [r1, #0]
20000752:	f003 0308 	and.w	r3, r3, #8
20000756:	b2db      	uxtb	r3, r3
20000758:	b343      	cbz	r3, 200007ac <do_ready_live_fire+0x78>
		g_live_fire_enabled = 1;
2000075a:	f24c 43ec 	movw	r3, #50412	; 0xc4ec
2000075e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000762:	f04f 0001 	mov.w	r0, #1
20000766:	7018      	strb	r0, [r3, #0]
		lights_set(LIGHTS_SAFETY_OFF);
20000768:	f7ff ff3c 	bl	200005e4 <lights_set>
		printf("DANGER ZONE: Live-fire enabled.\r\n");
2000076c:	f64b 10a4 	movw	r0, #47524	; 0xb9a4
20000770:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000774:	f004 fc5a 	bl	2000502c <puts>
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
20000778:	e018      	b.n	200007ac <do_ready_live_fire+0x78>
		g_live_fire_enabled = 1;
		lights_set(LIGHTS_SAFETY_OFF);
		printf("DANGER ZONE: Live-fire enabled.\r\n");
	}
	else if (g_live_fire_enabled && n64_released(Start)) {
2000077a:	7803      	ldrb	r3, [r0, #0]
2000077c:	f003 0308 	and.w	r3, r3, #8
20000780:	b2db      	uxtb	r3, r3
20000782:	b99b      	cbnz	r3, 200007ac <do_ready_live_fire+0x78>
20000784:	780b      	ldrb	r3, [r1, #0]
20000786:	f003 0308 	and.w	r3, r3, #8
2000078a:	b2db      	uxtb	r3, r3
2000078c:	b173      	cbz	r3, 200007ac <do_ready_live_fire+0x78>
		g_live_fire_enabled = 0;
2000078e:	f24c 43ec 	movw	r3, #50412	; 0xc4ec
20000792:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000796:	f04f 0000 	mov.w	r0, #0
2000079a:	7018      	strb	r0, [r3, #0]
		lights_set(LIGHTS_IDLE);
2000079c:	f7ff ff22 	bl	200005e4 <lights_set>
		printf("Live-fire disabled.\r\n");
200007a0:	f64b 10c8 	movw	r0, #47560	; 0xb9c8
200007a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007a8:	f004 fc40 	bl	2000502c <puts>
	}

	// FOR VIDEO ONLY
	if (n64_pressed(C_Left)) {
200007ac:	7863      	ldrb	r3, [r4, #1]
200007ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
200007b2:	b2db      	uxtb	r3, r3
200007b4:	b1cb      	cbz	r3, 200007ea <do_ready_live_fire+0xb6>
200007b6:	786b      	ldrb	r3, [r5, #1]
200007b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
200007bc:	b2db      	uxtb	r3, r3
200007be:	b9a3      	cbnz	r3, 200007ea <do_ready_live_fire+0xb6>
		if (REPEATED_FIRING_MODE) {
200007c0:	f24c 5301 	movw	r3, #50433	; 0xc501
200007c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007c8:	781b      	ldrb	r3, [r3, #0]
200007ca:	b13b      	cbz	r3, 200007dc <do_ready_live_fire+0xa8>
			REPEATED_FIRING_MODE = 0;
200007cc:	f24c 5301 	movw	r3, #50433	; 0xc501
200007d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007d4:	f04f 0200 	mov.w	r2, #0
200007d8:	701a      	strb	r2, [r3, #0]
200007da:	bd38      	pop	{r3, r4, r5, pc}
		}
		else {
			REPEATED_FIRING_MODE = 1;
200007dc:	f24c 5301 	movw	r3, #50433	; 0xc501
200007e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007e4:	f04f 0201 	mov.w	r2, #1
200007e8:	701a      	strb	r2, [r3, #0]
200007ea:	bd38      	pop	{r3, r4, r5, pc}

200007ec <lights_init>:
#define LIGHTS_RELOADING   0x04
#define LIGHTS_b           0x05
#define LIGHTS_c           0x06
#define LIGHTS_d           0x07

void lights_init() {
200007ec:	b508      	push	{r3, lr}

    MSS_GPIO_init();
200007ee:	f002 faed 	bl	20002dcc <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_4, MSS_GPIO_OUTPUT_MODE);
200007f2:	f04f 0004 	mov.w	r0, #4
200007f6:	f04f 0105 	mov.w	r1, #5
200007fa:	f002 fb1d 	bl	20002e38 <MSS_GPIO_config>
    MSS_GPIO_config(MSS_GPIO_5, MSS_GPIO_OUTPUT_MODE);
200007fe:	f04f 0005 	mov.w	r0, #5
20000802:	4601      	mov	r1, r0
20000804:	f002 fb18 	bl	20002e38 <MSS_GPIO_config>
    MSS_GPIO_config(MSS_GPIO_6, MSS_GPIO_OUTPUT_MODE);
20000808:	f04f 0006 	mov.w	r0, #6
2000080c:	f04f 0105 	mov.w	r1, #5
20000810:	f002 fb12 	bl	20002e38 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_4, 0);
20000814:	f04f 0004 	mov.w	r0, #4
20000818:	f04f 0100 	mov.w	r1, #0
2000081c:	f002 fb2a 	bl	20002e74 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_5, 0);
20000820:	f04f 0005 	mov.w	r0, #5
20000824:	f04f 0100 	mov.w	r1, #0
20000828:	f002 fb24 	bl	20002e74 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_6, 0);
2000082c:	f04f 0006 	mov.w	r0, #6
20000830:	f04f 0100 	mov.w	r1, #0
20000834:	f002 fb1e 	bl	20002e74 <MSS_GPIO_set_output>

}
20000838:	bd08      	pop	{r3, pc}
2000083a:	bf00      	nop

2000083c <trigger_solenoid_activate>:
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
}

// activate the trigger for ms miliseconds
void trigger_solenoid_activate(uint32_t ms) {
2000083c:	b510      	push	{r4, lr}
2000083e:	4604      	mov	r4, r0

	// Use a GPIO pin and a delay
	MSS_GPIO_set_output(MSS_GPIO_1, 1);
20000840:	f04f 0001 	mov.w	r0, #1
20000844:	4601      	mov	r1, r0
20000846:	f002 fb15 	bl	20002e74 <MSS_GPIO_set_output>
	use_me_carefully_ms_delay_timer(ms);
2000084a:	4620      	mov	r0, r4
2000084c:	f001 f858 	bl	20001900 <use_me_carefully_ms_delay_timer>

	//volatile uint32_t i;
	//for(i = 0; i < ms * CYCLE_MULT; i++) { }
	MSS_GPIO_set_output(MSS_GPIO_1, 0);
20000850:	f04f 0001 	mov.w	r0, #1
20000854:	f04f 0100 	mov.w	r1, #0
20000858:	f002 fb0c 	bl	20002e74 <MSS_GPIO_set_output>

    // second delay for safety
	use_me_carefully_ms_delay_timer(AFTER_FIRING_DELAY);
2000085c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
20000860:	f001 f84e 	bl	20001900 <use_me_carefully_ms_delay_timer>
}
20000864:	bd10      	pop	{r4, pc}
20000866:	bf00      	nop

20000868 <_fire_dart>:
}
/*
 * Helper to be called in manual and automatic modes
 * to fire, reload (action), and clear g_ready_live_fire
 */
void _fire_dart() {
20000868:	b508      	push	{r3, lr}
	if ( ! g_live_fire_enabled) {
2000086a:	f24c 43ec 	movw	r3, #50412	; 0xc4ec
2000086e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000872:	781b      	ldrb	r3, [r3, #0]
20000874:	b933      	cbnz	r3, 20000884 <_fire_dart+0x1c>
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
20000876:	f64b 10e0 	movw	r0, #47584	; 0xb9e0
2000087a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000087e:	f004 fbd5 	bl	2000502c <puts>
		return;
20000882:	bd08      	pop	{r3, pc}
	}

	lcd_state.chamber_status = CHAMBER_EMPTY;
20000884:	f24c 43e4 	movw	r3, #50404	; 0xc4e4
20000888:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000088c:	f04f 0200 	mov.w	r2, #0
20000890:	715a      	strb	r2, [r3, #5]
	disp_update((void*)&g_disp_update_argument);
20000892:	f24c 50c4 	movw	r0, #50628	; 0xc5c4
20000896:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000089a:	f000 fe83 	bl	200015a4 <disp_update>
	start_hardware_timer();
2000089e:	f000 ffa3 	bl	200017e8 <start_hardware_timer>

	lights_set(LIGHTS_FIRING);
200008a2:	f04f 0003 	mov.w	r0, #3
200008a6:	f7ff fe9d 	bl	200005e4 <lights_set>
	trigger_solenoid_activate(TRIGGER_DURATION);
200008aa:	f04f 0064 	mov.w	r0, #100	; 0x64
200008ae:	f7ff ffc5 	bl	2000083c <trigger_solenoid_activate>
    _reload_motion();
200008b2:	f7ff fdf5 	bl	200004a0 <_reload_motion>

    // Safer single-shot mode
    if ( ! REPEATED_FIRING_MODE) {
200008b6:	f24c 5301 	movw	r3, #50433	; 0xc501
200008ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008be:	781b      	ldrb	r3, [r3, #0]
200008c0:	b97b      	cbnz	r3, 200008e2 <_fire_dart+0x7a>
    	g_live_fire_enabled = 0;
200008c2:	f24c 43ec 	movw	r3, #50412	; 0xc4ec
200008c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008ca:	f04f 0000 	mov.w	r0, #0
200008ce:	7018      	strb	r0, [r3, #0]
    	lights_set(LIGHTS_IDLE);
200008d0:	f7ff fe88 	bl	200005e4 <lights_set>
    	printf("Live-fire disabled.\r\n");
200008d4:	f64b 10c8 	movw	r0, #47560	; 0xb9c8
200008d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008dc:	f004 fba6 	bl	2000502c <puts>
200008e0:	bd08      	pop	{r3, pc}
    }
    else {
    	lights_set(LIGHTS_SAFETY_OFF);
200008e2:	f04f 0001 	mov.w	r0, #1
200008e6:	f7ff fe7d 	bl	200005e4 <lights_set>
200008ea:	bd08      	pop	{r3, pc}
200008ec:	0000      	lsls	r0, r0, #0
	...

200008f0 <do_automatic>:

// lambda value for the exponentially weighted moving average
#define EWMA_LAMBDA 0.15
#define EWMA_LAMBDA_INVERSE 0.85

void do_automatic(n64_state_t* state, n64_state_t* last_state) {
200008f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200008f4:	b08d      	sub	sp, #52	; 0x34
200008f6:	4605      	mov	r5, r0
200008f8:	460e      	mov	r6, r1
    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
200008fa:	f24c 43ec 	movw	r3, #50412	; 0xc4ec
200008fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000902:	781b      	ldrb	r3, [r3, #0]
20000904:	2b00      	cmp	r3, #0
20000906:	f000 81ad 	beq.w	20000c64 <do_automatic+0x374>
2000090a:	7843      	ldrb	r3, [r0, #1]
2000090c:	f003 0308 	and.w	r3, r3, #8
20000910:	b2db      	uxtb	r3, r3
20000912:	2b00      	cmp	r3, #0
20000914:	f000 81a6 	beq.w	20000c64 <do_automatic+0x374>
20000918:	784b      	ldrb	r3, [r1, #1]
2000091a:	f003 0308 	and.w	r3, r3, #8
2000091e:	b2db      	uxtb	r3, r3
20000920:	2b00      	cmp	r3, #0
20000922:	f040 819f 	bne.w	20000c64 <do_automatic+0x374>
        return;
    }
    /*lcd_state.target_mode = AUTO_MODE;*/

    printf("Beginning automated seek-and-destroy!\r\n");
20000926:	f64b 2018 	movw	r0, #47640	; 0xba18
2000092a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000092e:	f004 fb7d 	bl	2000502c <puts>
    lights_set(LIGHTS_AUTO_MODE);
20000932:	f04f 0002 	mov.w	r0, #2
20000936:	f7ff fe55 	bl	200005e4 <lights_set>

    // just a good idea
    servo_do(X_SET_NEUTRAL);
2000093a:	f240 1204 	movw	r2, #260	; 0x104
2000093e:	f2c4 0205 	movt	r2, #16389	; 0x4005
20000942:	f04f 0300 	mov.w	r3, #0
20000946:	6013      	str	r3, [r2, #0]
    servo_do(Y_SET_NEUTRAL);
20000948:	f240 1244 	movw	r2, #324	; 0x144
2000094c:	f2c4 0205 	movt	r2, #16389	; 0x4005
20000950:	6013      	str	r3, [r2, #0]
    uint32_t new_x_pw, new_y_pw;
    uint8_t x_on_target = 0;
    uint8_t y_on_target = 0;
    uint32_t junk_frame_count = 0;

    lcd_state.target_mode = MANUAL_MODE;
20000952:	f24c 42e4 	movw	r2, #50404	; 0xc4e4
20000956:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000095a:	7193      	strb	r3, [r2, #6]
2000095c:	469a      	mov	sl, r3
2000095e:	9301      	str	r3, [sp, #4]
20000960:	9302      	str	r3, [sp, #8]
20000962:	f644 17f0 	movw	r7, #18928	; 0x49f0
20000966:	f2c0 0702 	movt	r7, #2
2000096a:	46b8      	mov	r8, r7
2000096c:	f04f 0201 	mov.w	r2, #1
20000970:	9205      	str	r2, [sp, #20]
        	// Update the display
        	//start_hardware_timer();
        	trg.x = disp_scale_x(target.x);
        	trg.y = disp_scale_y(target.y);
        	lcd_state.target_pos = &trg;
        	lcd_last_state.target_pos = &lasttrg;
20000972:	f24c 4bf8 	movw	fp, #50424	; 0xc4f8
20000976:	f2c2 0b00 	movt	fp, #8192	; 0x2000

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
        		printf("Target acquired, firing!\r\n");
        		_fire_dart();
        		servo_do(X_SET_NEUTRAL);
2000097a:	f240 1304 	movw	r3, #260	; 0x104
2000097e:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000982:	9307      	str	r3, [sp, #28]
20000984:	46d1      	mov	r9, sl
                servo_do(Y_SET_NEUTRAL);
20000986:	f240 1344 	movw	r3, #324	; 0x144
2000098a:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000098e:	9308      	str	r3, [sp, #32]
20000990:	f8cd a018 	str.w	sl, [sp, #24]
20000994:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
    lcd_state.target_mode = MANUAL_MODE;
    
    //speaker_play(BEGIN_AUTO);
    while (active) {

        if ( Pixy_get_target_location(&target) == -1 ) {
20000998:	a80b      	add	r0, sp, #44	; 0x2c
2000099a:	f000 fcd7 	bl	2000134c <Pixy_get_target_location>
2000099e:	f1b0 3fff 	cmp.w	r0, #4294967295
200009a2:	d114      	bne.n	200009ce <do_automatic+0xde>
    		//set_x_servo_analog_pw(SERVO_NEUTRAL);
    		//set_y_servo_analog_pw(SERVO_NEUTRAL);
        	//printf("x: %d\ty: %d\r\n", -1, -1);

        	// TODO use a defined value
        	use_me_carefully_ms_delay_timer(5);
200009a4:	f04f 0005 	mov.w	r0, #5
200009a8:	f000 ffaa 	bl	20001900 <use_me_carefully_ms_delay_timer>
        	junk_frame_count++;
200009ac:	f10a 0a01 	add.w	sl, sl, #1

        	if (junk_frame_count == 20) {
200009b0:	f1ba 0f14 	cmp.w	sl, #20
200009b4:	f040 8109 	bne.w	20000bca <do_automatic+0x2da>
        		//servo_do(X_SET_NEUTRAL);
        		//servo_do(Y_SET_NEUTRAL);
            	set_x_servo_analog_pw(SERVO_NEUTRAL);
200009b8:	f644 14f0 	movw	r4, #18928	; 0x49f0
200009bc:	f2c0 0402 	movt	r4, #2
200009c0:	4620      	mov	r0, r4
200009c2:	f000 fd1b 	bl	200013fc <set_x_servo_analog_pw>
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
200009c6:	4620      	mov	r0, r4
200009c8:	f000 fd2a 	bl	20001420 <set_y_servo_analog_pw>
200009cc:	e0fd      	b.n	20000bca <do_automatic+0x2da>
        	}
        }
        // else, target found, coordinates valid
        else {
        	printf("x: %d\ty: %d\r\n", target.x, target.y);
200009ce:	f64b 2040 	movw	r0, #47680	; 0xba40
200009d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009d6:	f9bd 102c 	ldrsh.w	r1, [sp, #44]	; 0x2c
200009da:	f9bd 202e 	ldrsh.w	r2, [sp, #46]	; 0x2e
200009de:	f004 fab7 	bl	20004f50 <printf>
		    junk_frame_count = 0;

        	// X servo adjustment
		    if (target.x < PIXY_X_CENTER) {
200009e2:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
200009e6:	b21a      	sxth	r2, r3
200009e8:	2aa3      	cmp	r2, #163	; 0xa3
200009ea:	dc12      	bgt.n	20000a12 <do_automatic+0x122>
		        // go left (forward -> 2ms)
		    	new_x_pw = SERVO_DEADBAND_UPPER + X_SCALE_PW*(PIXY_X_CENTER - target.x);
200009ec:	f1c2 01a4 	rsb	r1, r2, #164	; 0xa4
200009f0:	f645 5278 	movw	r2, #23928	; 0x5d78
200009f4:	f2c0 0202 	movt	r2, #2
200009f8:	f44f 70c8 	mov.w	r0, #400	; 0x190
200009fc:	fb00 2201 	mla	r2, r0, r1, r2
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw < X_FORWARD_MIN) ? X_FORWARD_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_x_pw;
20000a00:	f64a 3c98 	movw	ip, #43928	; 0xab98
20000a04:	f2c0 0c02 	movt	ip, #2
20000a08:	4562      	cmp	r2, ip
20000a0a:	bf28      	it	cs
20000a0c:	4662      	movcs	r2, ip
20000a0e:	9204      	str	r2, [sp, #16]
20000a10:	e015      	b.n	20000a3e <do_automatic+0x14e>
		    }
		    else if (target.x > PIXY_X_CENTER) {
20000a12:	b21a      	sxth	r2, r3
20000a14:	2aa4      	cmp	r2, #164	; 0xa4
20000a16:	dd12      	ble.n	20000a3e <do_automatic+0x14e>
		        // go right (reverse -> 1ms)
		    	new_x_pw = SERVO_DEADBAND_LOWER - X_SCALE_PW*(target.x - PIXY_X_CENTER);
20000a18:	4610      	mov	r0, r2
20000a1a:	f64f 6170 	movw	r1, #65136	; 0xfe70
20000a1e:	f6cf 71ff 	movt	r1, #65535	; 0xffff
20000a22:	f643 6278 	movw	r2, #15992	; 0x3e78
20000a26:	f2c0 0203 	movt	r2, #3
20000a2a:	fb01 2200 	mla	r2, r1, r0, r2
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
20000a2e:	f64e 0c48 	movw	ip, #59464	; 0xe848
20000a32:	f2c0 0c01 	movt	ip, #1
20000a36:	4562      	cmp	r2, ip
20000a38:	bf38      	it	cc
20000a3a:	4662      	movcc	r2, ip
20000a3c:	9204      	str	r2, [sp, #16]
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
20000a3e:	f1a3 0393 	sub.w	r3, r3, #147	; 0x93
20000a42:	b29b      	uxth	r3, r3
20000a44:	2b22      	cmp	r3, #34	; 0x22
20000a46:	bf88      	it	hi
20000a48:	f8cd 9008 	strhi.w	r9, [sp, #8]
20000a4c:	d80a      	bhi.n	20000a64 <do_automatic+0x174>
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
		    	x_on_target++; // use to enforce on target count before firing
20000a4e:	9a02      	ldr	r2, [sp, #8]
20000a50:	f102 0301 	add.w	r3, r2, #1
20000a54:	b2db      	uxtb	r3, r3
20000a56:	9302      	str	r3, [sp, #8]
		    	printf("X on target!\r\n");
20000a58:	f64b 2050 	movw	r0, #47696	; 0xba50
20000a5c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a60:	f004 fae4 	bl	2000502c <puts>
		    }
		    else {
		    	x_on_target = 0; // (x_on_target > 0)? x_on_target-- : 0;
		    }
		    x_pw = (uint32_t)(EWMA_LAMBDA * new_x_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * x_pw);
20000a64:	4640      	mov	r0, r8
20000a66:	f003 f90d 	bl	20003c84 <__aeabi_ui2d>
20000a6a:	a382      	add	r3, pc, #520	; (adr r3, 20000c74 <do_automatic+0x384>)
20000a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
20000a70:	f003 f97e 	bl	20003d70 <__aeabi_dmul>
20000a74:	f003 fb8e 	bl	20004194 <__aeabi_d2uiz>
20000a78:	4604      	mov	r4, r0
20000a7a:	9804      	ldr	r0, [sp, #16]
20000a7c:	f003 f902 	bl	20003c84 <__aeabi_ui2d>
20000a80:	a37e      	add	r3, pc, #504	; (adr r3, 20000c7c <do_automatic+0x38c>)
20000a82:	e9d3 2300 	ldrd	r2, r3, [r3]
20000a86:	f003 f973 	bl	20003d70 <__aeabi_dmul>
20000a8a:	f003 fb83 	bl	20004194 <__aeabi_d2uiz>
20000a8e:	eb00 0804 	add.w	r8, r0, r4

		    // Y servo adjustment
		    if (target.y < PIXY_Y_CENTER) {
20000a92:	f8bd 302e 	ldrh.w	r3, [sp, #46]	; 0x2e
20000a96:	b21a      	sxth	r2, r3
20000a98:	2a69      	cmp	r2, #105	; 0x69
20000a9a:	dc11      	bgt.n	20000ac0 <do_automatic+0x1d0>
		        // go up (reverse -> 1ms)
		    	new_y_pw = SERVO_DEADBAND_LOWER - Y_SCALE_PW*(PIXY_Y_CENTER - target.y);
20000a9c:	4611      	mov	r1, r2
20000a9e:	f646 7230 	movw	r2, #28464	; 0x6f30
20000aa2:	f2c0 0201 	movt	r2, #1
20000aa6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
20000aaa:	fb00 2201 	mla	r2, r0, r1, r2
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw > Y_REVERSE_MIN) ? Y_REVERSE_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_y_pw;
20000aae:	f64e 0c48 	movw	ip, #59464	; 0xe848
20000ab2:	f2c0 0c01 	movt	ip, #1
20000ab6:	4562      	cmp	r2, ip
20000ab8:	bf38      	it	cc
20000aba:	4662      	movcc	r2, ip
20000abc:	9203      	str	r2, [sp, #12]
20000abe:	e013      	b.n	20000ae8 <do_automatic+0x1f8>
		    }
		    else if (target.y > PIXY_Y_CENTER) {
20000ac0:	b21a      	sxth	r2, r3
20000ac2:	2a6a      	cmp	r2, #106	; 0x6a
20000ac4:	dd10      	ble.n	20000ae8 <do_automatic+0x1f8>
		        // go up (forward -> 2ms)
		    	new_y_pw = SERVO_DEADBAND_UPPER + Y_SCALE_PW*(target.y - PIXY_Y_CENTER);
20000ac6:	4611      	mov	r1, r2
20000ac8:	f648 6270 	movw	r2, #36464	; 0x8e70
20000acc:	f2c0 0201 	movt	r2, #1
20000ad0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
20000ad4:	fb00 2201 	mla	r2, r0, r1, r2
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
20000ad8:	f64a 3c98 	movw	ip, #43928	; 0xab98
20000adc:	f2c0 0c02 	movt	ip, #2
20000ae0:	4562      	cmp	r2, ip
20000ae2:	bf28      	it	cs
20000ae4:	4662      	movcs	r2, ip
20000ae6:	9203      	str	r2, [sp, #12]
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
20000ae8:	f1a3 035b 	sub.w	r3, r3, #91	; 0x5b
20000aec:	b29b      	uxth	r3, r3
20000aee:	2b1e      	cmp	r3, #30
20000af0:	bf88      	it	hi
20000af2:	f8cd 9004 	strhi.w	r9, [sp, #4]
20000af6:	d80a      	bhi.n	20000b0e <do_automatic+0x21e>
		    		 && target.y < (PIXY_Y_CENTER+PIXY_Y_DEADZONE)){
		    	printf("Y on target!\r\n");
20000af8:	f64b 2060 	movw	r0, #47712	; 0xba60
20000afc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b00:	f004 fa94 	bl	2000502c <puts>
		    	y_on_target++;
20000b04:	9a01      	ldr	r2, [sp, #4]
20000b06:	f102 0301 	add.w	r3, r2, #1
20000b0a:	b2db      	uxtb	r3, r3
20000b0c:	9301      	str	r3, [sp, #4]
		    }
		    else {
		    	y_on_target = 0;
		    }
		    y_pw = (uint32_t)(EWMA_LAMBDA * new_y_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * y_pw);
20000b0e:	4638      	mov	r0, r7
20000b10:	f003 f8b8 	bl	20003c84 <__aeabi_ui2d>
20000b14:	a357      	add	r3, pc, #348	; (adr r3, 20000c74 <do_automatic+0x384>)
20000b16:	e9d3 2300 	ldrd	r2, r3, [r3]
20000b1a:	f003 f929 	bl	20003d70 <__aeabi_dmul>
20000b1e:	f003 fb39 	bl	20004194 <__aeabi_d2uiz>
20000b22:	4604      	mov	r4, r0
20000b24:	9803      	ldr	r0, [sp, #12]
20000b26:	f003 f8ad 	bl	20003c84 <__aeabi_ui2d>
20000b2a:	a354      	add	r3, pc, #336	; (adr r3, 20000c7c <do_automatic+0x38c>)
20000b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
20000b30:	f003 f91e 	bl	20003d70 <__aeabi_dmul>
20000b34:	f003 fb2e 	bl	20004194 <__aeabi_d2uiz>
20000b38:	eb00 0704 	add.w	r7, r0, r4

        	// set the servos
        	set_x_servo_analog_pw(x_pw);
20000b3c:	4640      	mov	r0, r8
20000b3e:	f000 fc5d 	bl	200013fc <set_x_servo_analog_pw>
        	set_y_servo_analog_pw(y_pw);
20000b42:	4638      	mov	r0, r7
20000b44:	f000 fc6c 	bl	20001420 <set_y_servo_analog_pw>

        	// Update the display
        	//start_hardware_timer();
        	trg.x = disp_scale_x(target.x);
20000b48:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
20000b4c:	f000 fc82 	bl	20001454 <disp_scale_x>
20000b50:	f24c 44fc 	movw	r4, #50428	; 0xc4fc
20000b54:	f2c2 0400 	movt	r4, #8192	; 0x2000
20000b58:	7020      	strb	r0, [r4, #0]
        	trg.y = disp_scale_y(target.y);
20000b5a:	f8bd 002e 	ldrh.w	r0, [sp, #46]	; 0x2e
20000b5e:	f000 fc87 	bl	20001470 <disp_scale_y>
20000b62:	7060      	strb	r0, [r4, #1]
        	lcd_state.target_pos = &trg;
20000b64:	f24c 43e4 	movw	r3, #50404	; 0xc4e4
20000b68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b6c:	601c      	str	r4, [r3, #0]
        	lcd_last_state.target_pos = &lasttrg;
20000b6e:	f24c 43f0 	movw	r3, #50416	; 0xc4f0
20000b72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b76:	f8c3 b000 	str.w	fp, [r3]
        	disp_update((void*)&g_disp_update_argument);
20000b7a:	f24c 50c4 	movw	r0, #50628	; 0xc5c4
20000b7e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b82:	f000 fd0f 	bl	200015a4 <disp_update>
        	start_hardware_timer();
20000b86:	f000 fe2f 	bl	200017e8 <start_hardware_timer>
        	// spin lock until screen finishes updating
        	//while (g_disp_update_lock) {}

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
20000b8a:	9a01      	ldr	r2, [sp, #4]
20000b8c:	2a0a      	cmp	r2, #10
20000b8e:	bf94      	ite	ls
20000b90:	2300      	movls	r3, #0
20000b92:	2301      	movhi	r3, #1
20000b94:	9a02      	ldr	r2, [sp, #8]
20000b96:	2a0a      	cmp	r2, #10
20000b98:	bf94      	ite	ls
20000b9a:	2300      	movls	r3, #0
20000b9c:	f003 0301 	andhi.w	r3, r3, #1
20000ba0:	b90b      	cbnz	r3, 20000ba6 <do_automatic+0x2b6>
20000ba2:	46ca      	mov	sl, r9
20000ba4:	e011      	b.n	20000bca <do_automatic+0x2da>
        		printf("Target acquired, firing!\r\n");
20000ba6:	f64b 2070 	movw	r0, #47728	; 0xba70
20000baa:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000bae:	f004 fa3d 	bl	2000502c <puts>
        		_fire_dart();
20000bb2:	f7ff fe59 	bl	20000868 <_fire_dart>
        		servo_do(X_SET_NEUTRAL);
20000bb6:	9b07      	ldr	r3, [sp, #28]
20000bb8:	f8c3 9000 	str.w	r9, [r3]
                servo_do(Y_SET_NEUTRAL);
20000bbc:	9a08      	ldr	r2, [sp, #32]
20000bbe:	f8c2 9000 	str.w	r9, [r2]
20000bc2:	f8dd a018 	ldr.w	sl, [sp, #24]
20000bc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
20000bc8:	9305      	str	r3, [sp, #20]
        		active = 0;
        	}
        }
		lasttrg = trg;
20000bca:	f24c 43fc 	movw	r3, #50428	; 0xc4fc
20000bce:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bd2:	681b      	ldr	r3, [r3, #0]
20000bd4:	f8ab 3000 	strh.w	r3, [fp]
20000bd8:	ea4f 4313 	mov.w	r3, r3, lsr #16
20000bdc:	4a24      	ldr	r2, [pc, #144]	; (20000c70 <do_automatic+0x380>)
20000bde:	7013      	strb	r3, [r2, #0]
        if (n64_pressed(B)) {
20000be0:	782b      	ldrb	r3, [r5, #0]
20000be2:	f003 0302 	and.w	r3, r3, #2
20000be6:	b2db      	uxtb	r3, r3
20000be8:	b343      	cbz	r3, 20000c3c <do_automatic+0x34c>
20000bea:	7833      	ldrb	r3, [r6, #0]
20000bec:	f003 0302 	and.w	r3, r3, #2
20000bf0:	b2db      	uxtb	r3, r3
20000bf2:	bb1b      	cbnz	r3, 20000c3c <do_automatic+0x34c>
            active = 0;
            servo_do(X_SET_NEUTRAL);
20000bf4:	f240 1304 	movw	r3, #260	; 0x104
20000bf8:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000bfc:	f04f 0400 	mov.w	r4, #0
20000c00:	601c      	str	r4, [r3, #0]
            servo_do(Y_SET_NEUTRAL);
20000c02:	f240 1344 	movw	r3, #324	; 0x144
20000c06:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000c0a:	601c      	str	r4, [r3, #0]
            g_live_fire_enabled = 0;
20000c0c:	f24c 43ec 	movw	r3, #50412	; 0xc4ec
20000c10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c14:	701c      	strb	r4, [r3, #0]
            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
20000c16:	f64b 208c 	movw	r0, #47756	; 0xba8c
20000c1a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c1e:	f004 fa05 	bl	2000502c <puts>
            lights_set(LIGHTS_IDLE);
20000c22:	4620      	mov	r0, r4
20000c24:	f7ff fcde 	bl	200005e4 <lights_set>
        }

        *last_state = *state;
20000c28:	4630      	mov	r0, r6
20000c2a:	4629      	mov	r1, r5
20000c2c:	f04f 0204 	mov.w	r2, #4
20000c30:	f004 f858 	bl	20004ce4 <memcpy>
        n64_get_state( state );
20000c34:	4628      	mov	r0, r5
20000c36:	f000 fba1 	bl	2000137c <n64_get_state>
20000c3a:	e00c      	b.n	20000c56 <do_automatic+0x366>
            g_live_fire_enabled = 0;
            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
            lights_set(LIGHTS_IDLE);
        }

        *last_state = *state;
20000c3c:	4630      	mov	r0, r6
20000c3e:	4629      	mov	r1, r5
20000c40:	f04f 0204 	mov.w	r2, #4
20000c44:	f004 f84e 	bl	20004ce4 <memcpy>
        n64_get_state( state );
20000c48:	4628      	mov	r0, r5
20000c4a:	f000 fb97 	bl	2000137c <n64_get_state>
    uint32_t junk_frame_count = 0;

    lcd_state.target_mode = MANUAL_MODE;
    
    //speaker_play(BEGIN_AUTO);
    while (active) {
20000c4e:	9b05      	ldr	r3, [sp, #20]
20000c50:	2b00      	cmp	r3, #0
20000c52:	f47f aea1 	bne.w	20000998 <do_automatic+0xa8>
        }

        *last_state = *state;
        n64_get_state( state );
    }
    lcd_state.target_mode = MANUAL_MODE;
20000c56:	f24c 43e4 	movw	r3, #50404	; 0xc4e4
20000c5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c5e:	f04f 0200 	mov.w	r2, #0
20000c62:	719a      	strb	r2, [r3, #6]
    
    //speaker_play(END_AUTO);

    // shut off the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}
20000c64:	b00d      	add	sp, #52	; 0x34
20000c66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20000c6a:	bf00      	nop
20000c6c:	f3af 8000 	nop.w
20000c70:	2000c4fa 	.word	0x2000c4fa
20000c74:	33333333 	.word	0x33333333
20000c78:	3feb3333 	.word	0x3feb3333
20000c7c:	33333333 	.word	0x33333333
20000c80:	3fc33333 	.word	0x3fc33333
20000c84:	f3af 8000 	nop.w

20000c88 <do_solenoid>:

/*
 * Checks the controller state and then triggers the solenoid
 * Also checks and adjusts the duration of the solenoid
 */
void do_solenoid(n64_state_t* state, n64_state_t* last_state) {
20000c88:	b508      	push	{r3, lr}
     * trigger the solenoid:
     *   Z to fire
     *   C Up to increment the time
     *   C Down to decrement the time
     */
    if (g_live_fire_enabled && n64_pressed(Z)) {
20000c8a:	f24c 43ec 	movw	r3, #50412	; 0xc4ec
20000c8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c92:	781b      	ldrb	r3, [r3, #0]
20000c94:	b18b      	cbz	r3, 20000cba <do_solenoid+0x32>
20000c96:	7803      	ldrb	r3, [r0, #0]
20000c98:	f003 0304 	and.w	r3, r3, #4
20000c9c:	b2db      	uxtb	r3, r3
20000c9e:	b163      	cbz	r3, 20000cba <do_solenoid+0x32>
20000ca0:	780b      	ldrb	r3, [r1, #0]
20000ca2:	f003 0304 	and.w	r3, r3, #4
20000ca6:	b2db      	uxtb	r3, r3
20000ca8:	b93b      	cbnz	r3, 20000cba <do_solenoid+0x32>
        printf("Z pressed, activating trigger solenoid\r\n");
20000caa:	f64b 20c0 	movw	r0, #47808	; 0xbac0
20000cae:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000cb2:	f004 f9bb 	bl	2000502c <puts>
		_fire_dart();
20000cb6:	f7ff fdd7 	bl	20000868 <_fire_dart>
20000cba:	bd08      	pop	{r3, pc}

20000cbc <trigger_solenoid_pin_init>:
#include "timer_t.h"

#define TRIGGER_DURATION 100
#define AFTER_FIRING_DELAY 500

void trigger_solenoid_pin_init() {
20000cbc:	b508      	push	{r3, lr}
    MSS_GPIO_init();
20000cbe:	f002 f885 	bl	20002dcc <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
20000cc2:	f04f 0001 	mov.w	r0, #1
20000cc6:	f04f 0105 	mov.w	r1, #5
20000cca:	f002 f8b5 	bl	20002e38 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
20000cce:	f04f 0001 	mov.w	r0, #1
20000cd2:	f04f 0100 	mov.w	r1, #0
20000cd6:	f002 f8cd 	bl	20002e74 <MSS_GPIO_set_output>
}
20000cda:	bd08      	pop	{r3, pc}

20000cdc <speaker_init>:
} manual_sounds;


//To be run once at startup, or if sound is desired
//after speaker_kill() has been run
void speaker_init() {
20000cdc:	b508      	push	{r3, lr}
	ACE_init();
20000cde:	f002 f8e9 	bl	20002eb4 <ACE_init>
	ACE_configure_sdd (SDD0_OUT, SDD_8_BITS,
20000ce2:	f04f 0000 	mov.w	r0, #0
20000ce6:	4601      	mov	r1, r0
20000ce8:	4602      	mov	r2, r0
20000cea:	4603      	mov	r3, r0
20000cec:	f002 f8ea 	bl	20002ec4 <ACE_configure_sdd>
			SDD_VOLTAGE_MODE|SDD_RETURN_TO_ZERO,INDIVIDUAL_UPDATE);
	ACE_enable_sdd(SDD0_OUT);
20000cf0:	f04f 0000 	mov.w	r0, #0
20000cf4:	f002 f9b6 	bl	20003064 <ACE_enable_sdd>
}
20000cf8:	bd08      	pop	{r3, pc}
20000cfa:	bf00      	nop

20000cfc <main>:
static lcd_screen_state_t lcd_state;
static lcd_screen_state_t lcd_last_state;
static circle_t trg;
static circle_t lasttrg;

int main() {
20000cfc:	b530      	push	{r4, r5, lr}
20000cfe:	b083      	sub	sp, #12

    /*
     * configure GPIO_0 as an output pin
     */
    MSS_GPIO_init();
20000d00:	f002 f864 	bl	20002dcc <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
20000d04:	f04f 0000 	mov.w	r0, #0
20000d08:	f04f 0105 	mov.w	r1, #5
20000d0c:	f002 f894 	bl	20002e38 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
20000d10:	f04f 0000 	mov.w	r0, #0
20000d14:	4601      	mov	r1, r0
20000d16:	f002 f8ad 	bl	20002e74 <MSS_GPIO_set_output>

    /*
     * Initialize the solenoid
     */
    trigger_solenoid_pin_init();
20000d1a:	f7ff ffcf 	bl	20000cbc <trigger_solenoid_pin_init>
     * n64 controller state
     */
    n64_state_t n64_buttons;
    n64_state_t last_buttons;

    n64_reset();
20000d1e:	f000 fb37 	bl	20001390 <n64_reset>
    n64_enable();
20000d22:	f000 fb3d 	bl	200013a0 <n64_enable>

    n64_get_state(&last_buttons);
20000d26:	4668      	mov	r0, sp
20000d28:	f000 fb28 	bl	2000137c <n64_get_state>
    //_reload_motion();

    /*
     * Lights initialization
     */
    lights_init();
20000d2c:	f7ff fd5e 	bl	200007ec <lights_init>
    lights_set(LIGHTS_IDLE);
20000d30:	f04f 0000 	mov.w	r0, #0
20000d34:	f7ff fc56 	bl	200005e4 <lights_set>

    /*
     * Pixy initalization
     */
    Pixy_init();
20000d38:	f000 f9a2 	bl	20001080 <Pixy_init>
    speaker_init();
20000d3c:	f7ff ffce 	bl	20000cdc <speaker_init>

    /*
     * Top-level control loop
     */
    printf("A.N.T.S. 3000, ready for action!\r\n");
20000d40:	f64b 20e8 	movw	r0, #47848	; 0xbae8
20000d44:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d48:	f004 f970 	bl	2000502c <puts>

    disp_init();
20000d4c:	f000 fcfe 	bl	2000174c <disp_init>
    set_clk(CLK_SPEED); // Only for scaling
20000d50:	f24e 1000 	movw	r0, #57600	; 0xe100
20000d54:	f2c0 50f5 	movt	r0, #1525	; 0x5f5
20000d58:	f000 fd9e 	bl	20001898 <set_clk>
    lcd_state.target_mode = MANUAL_MODE;
20000d5c:	f24c 42e4 	movw	r2, #50404	; 0xc4e4
20000d60:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000d64:	f04f 0100 	mov.w	r1, #0
20000d68:	7191      	strb	r1, [r2, #6]
    g_disp_update_argument.lcd_state = &lcd_state;
20000d6a:	f24c 53c4 	movw	r3, #50628	; 0xc5c4
20000d6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d72:	601a      	str	r2, [r3, #0]
    g_disp_update_argument.last_state = NULL;
20000d74:	6059      	str	r1, [r3, #4]
//    disp_update((void*)&g_disp_update_argument);
//    start_hardware_timer();
    while (1) {

        n64_get_state( &n64_buttons );
20000d76:	ac01      	add	r4, sp, #4
20000d78:	4620      	mov	r0, r4
20000d7a:	f000 faff 	bl	2000137c <n64_get_state>

        do_ready_live_fire( &n64_buttons, &last_buttons );
20000d7e:	4620      	mov	r0, r4
20000d80:	4669      	mov	r1, sp
20000d82:	f7ff fcd7 	bl	20000734 <do_ready_live_fire>

        do_solenoid( &n64_buttons, &last_buttons );
20000d86:	4620      	mov	r0, r4
20000d88:	4669      	mov	r1, sp
20000d8a:	f7ff ff7d 	bl	20000c88 <do_solenoid>

        do_servos_manual( &n64_buttons, &last_buttons );
20000d8e:	4620      	mov	r0, r4
20000d90:	4669      	mov	r1, sp
20000d92:	f7ff fba5 	bl	200004e0 <do_servos_manual>

        do_automatic( &n64_buttons, &last_buttons );
20000d96:	4620      	mov	r0, r4
20000d98:	4669      	mov	r1, sp
20000d9a:	f7ff fda9 	bl	200008f0 <do_automatic>

        do_manual_reload( &n64_buttons, &last_buttons );
20000d9e:	4620      	mov	r0, r4
20000da0:	4669      	mov	r1, sp
20000da2:	f7ff fc47 	bl	20000634 <do_manual_reload>

        if (PRINT_N64_STATE) {
            n64_print_state( &n64_buttons );
        }

        last_buttons = n64_buttons;
20000da6:	9b01      	ldr	r3, [sp, #4]
20000da8:	9300      	str	r3, [sp, #0]
20000daa:	e7e5      	b.n	20000d78 <main+0x7c>

20000dac <LCD_drawCircle>:
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawCircle(x, y, rad, set)
	{
20000dac:	b510      	push	{r4, lr}
20000dae:	b086      	sub	sp, #24
		//draws a circle from a point x,y with a radius of rad.
		//Circles can be drawn off-grid, but only those pixels that fall within the
		//display boundaries will be written.
		// x, y, rad, and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
20000db0:	f04f 0c7c 	mov.w	ip, #124	; 0x7c
20000db4:	f88d c014 	strb.w	ip, [sp, #20]
		uint8_t message2[] = {0x03};
20000db8:	f04f 0c03 	mov.w	ip, #3
20000dbc:	f88d c010 	strb.w	ip, [sp, #16]
		uint8_t message3[] = {x};
20000dc0:	f88d 000c 	strb.w	r0, [sp, #12]
		uint8_t message4[] = {y};
20000dc4:	f88d 1008 	strb.w	r1, [sp, #8]
		uint8_t message5[] = {rad};
20000dc8:	f88d 2004 	strb.w	r2, [sp, #4]
		uint8_t message6[] = {set};
20000dcc:	f88d 3000 	strb.w	r3, [sp]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000dd0:	f24c 54d4 	movw	r4, #50644	; 0xc5d4
20000dd4:	f2c2 0400 	movt	r4, #8192	; 0x2000
20000dd8:	4620      	mov	r0, r4
20000dda:	a905      	add	r1, sp, #20
20000ddc:	f04f 0201 	mov.w	r2, #1
20000de0:	f001 f800 	bl	20001de4 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000de4:	4620      	mov	r0, r4
20000de6:	a904      	add	r1, sp, #16
20000de8:	f04f 0201 	mov.w	r2, #1
20000dec:	f000 fffa 	bl	20001de4 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000df0:	4620      	mov	r0, r4
20000df2:	a903      	add	r1, sp, #12
20000df4:	f04f 0201 	mov.w	r2, #1
20000df8:	f000 fff4 	bl	20001de4 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
20000dfc:	4620      	mov	r0, r4
20000dfe:	a902      	add	r1, sp, #8
20000e00:	f04f 0201 	mov.w	r2, #1
20000e04:	f000 ffee 	bl	20001de4 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
20000e08:	4620      	mov	r0, r4
20000e0a:	a901      	add	r1, sp, #4
20000e0c:	f04f 0201 	mov.w	r2, #1
20000e10:	f000 ffe8 	bl	20001de4 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
20000e14:	4620      	mov	r0, r4
20000e16:	4669      	mov	r1, sp
20000e18:	f04f 0201 	mov.w	r2, #1
20000e1c:	f000 ffe2 	bl	20001de4 <MSS_UART_polled_tx>
		// @TODO: need to set delay(10); not sure how to
	}
20000e20:	b006      	add	sp, #24
20000e22:	bd10      	pop	{r4, pc}

20000e24 <LCD_drawLine>:
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawLine(x1, y1, x2, y2, set)
	{
20000e24:	b510      	push	{r4, lr}
20000e26:	b088      	sub	sp, #32
		//draws a line from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
20000e28:	f04f 0c7c 	mov.w	ip, #124	; 0x7c
20000e2c:	f88d c01c 	strb.w	ip, [sp, #28]
		uint8_t message2[] = {0x0C};
20000e30:	f04f 0c0c 	mov.w	ip, #12
20000e34:	f88d c018 	strb.w	ip, [sp, #24]
		uint8_t message3[] = {x1};
20000e38:	f88d 0014 	strb.w	r0, [sp, #20]
		uint8_t message4[] = {y1};
20000e3c:	f88d 1010 	strb.w	r1, [sp, #16]
		uint8_t message5[] = {x2};
20000e40:	f88d 200c 	strb.w	r2, [sp, #12]
		uint8_t message6[] = {y2};
20000e44:	f88d 3008 	strb.w	r3, [sp, #8]
		uint8_t message7[] = {set};
20000e48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20000e4a:	f88d 3004 	strb.w	r3, [sp, #4]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000e4e:	f24c 54d4 	movw	r4, #50644	; 0xc5d4
20000e52:	f2c2 0400 	movt	r4, #8192	; 0x2000
20000e56:	4620      	mov	r0, r4
20000e58:	a907      	add	r1, sp, #28
20000e5a:	f04f 0201 	mov.w	r2, #1
20000e5e:	f000 ffc1 	bl	20001de4 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000e62:	4620      	mov	r0, r4
20000e64:	a906      	add	r1, sp, #24
20000e66:	f04f 0201 	mov.w	r2, #1
20000e6a:	f000 ffbb 	bl	20001de4 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000e6e:	4620      	mov	r0, r4
20000e70:	a905      	add	r1, sp, #20
20000e72:	f04f 0201 	mov.w	r2, #1
20000e76:	f000 ffb5 	bl	20001de4 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
20000e7a:	4620      	mov	r0, r4
20000e7c:	a904      	add	r1, sp, #16
20000e7e:	f04f 0201 	mov.w	r2, #1
20000e82:	f000 ffaf 	bl	20001de4 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
20000e86:	4620      	mov	r0, r4
20000e88:	a903      	add	r1, sp, #12
20000e8a:	f04f 0201 	mov.w	r2, #1
20000e8e:	f000 ffa9 	bl	20001de4 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
20000e92:	4620      	mov	r0, r4
20000e94:	a902      	add	r1, sp, #8
20000e96:	f04f 0201 	mov.w	r2, #1
20000e9a:	f000 ffa3 	bl	20001de4 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
20000e9e:	4620      	mov	r0, r4
20000ea0:	a901      	add	r1, sp, #4
20000ea2:	f04f 0201 	mov.w	r2, #1
20000ea6:	f000 ff9d 	bl	20001de4 <MSS_UART_polled_tx>
		// @TODO: need to set delay(10); not sure how to
	}
20000eaa:	b008      	add	sp, #32
20000eac:	bd10      	pop	{r4, pc}
20000eae:	bf00      	nop

20000eb0 <LCD_drawBox>:

	void LCD_drawBox(x1, y1, x2, y2, set)
	{
20000eb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20000eb4:	b088      	sub	sp, #32
20000eb6:	4605      	mov	r5, r0
20000eb8:	460c      	mov	r4, r1
20000eba:	4616      	mov	r6, r2
20000ebc:	461f      	mov	r7, r3
		//draws a box from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		if(set){
20000ebe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
20000ec0:	2b00      	cmp	r3, #0
20000ec2:	d038      	beq.n	20000f36 <LCD_drawBox+0x86>
			uint8_t message[] = {0x7C};
20000ec4:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000ec8:	f88d 301c 	strb.w	r3, [sp, #28]
			uint8_t message2[] = {0x0F};
20000ecc:	f04f 030f 	mov.w	r3, #15
20000ed0:	f88d 3018 	strb.w	r3, [sp, #24]
			uint8_t message3[] = {x1};
20000ed4:	f88d 0014 	strb.w	r0, [sp, #20]
			uint8_t message4[] = {y1};
20000ed8:	f88d 1010 	strb.w	r1, [sp, #16]
			uint8_t message5[] = {x2};
20000edc:	f88d 200c 	strb.w	r2, [sp, #12]
			uint8_t message6[] = {y2};
20000ee0:	f88d 7008 	strb.w	r7, [sp, #8]
			//uint8_t message7[] = {set};
			MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000ee4:	f24c 54d4 	movw	r4, #50644	; 0xc5d4
20000ee8:	f2c2 0400 	movt	r4, #8192	; 0x2000
20000eec:	4620      	mov	r0, r4
20000eee:	a907      	add	r1, sp, #28
20000ef0:	f04f 0201 	mov.w	r2, #1
20000ef4:	f000 ff76 	bl	20001de4 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000ef8:	4620      	mov	r0, r4
20000efa:	a906      	add	r1, sp, #24
20000efc:	f04f 0201 	mov.w	r2, #1
20000f00:	f000 ff70 	bl	20001de4 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000f04:	4620      	mov	r0, r4
20000f06:	a905      	add	r1, sp, #20
20000f08:	f04f 0201 	mov.w	r2, #1
20000f0c:	f000 ff6a 	bl	20001de4 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
20000f10:	4620      	mov	r0, r4
20000f12:	a904      	add	r1, sp, #16
20000f14:	f04f 0201 	mov.w	r2, #1
20000f18:	f000 ff64 	bl	20001de4 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
20000f1c:	4620      	mov	r0, r4
20000f1e:	a903      	add	r1, sp, #12
20000f20:	f04f 0201 	mov.w	r2, #1
20000f24:	f000 ff5e 	bl	20001de4 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
20000f28:	4620      	mov	r0, r4
20000f2a:	a902      	add	r1, sp, #8
20000f2c:	f04f 0201 	mov.w	r2, #1
20000f30:	f000 ff58 	bl	20001de4 <MSS_UART_polled_tx>
20000f34:	e01f      	b.n	20000f76 <LCD_drawBox+0xc6>
		} else{
			LCD_drawLine(x1, y1, x1, y2, 0);
20000f36:	f04f 0800 	mov.w	r8, #0
20000f3a:	f8cd 8000 	str.w	r8, [sp]
20000f3e:	462a      	mov	r2, r5
20000f40:	463b      	mov	r3, r7
20000f42:	f7ff ff6f 	bl	20000e24 <LCD_drawLine>
			LCD_drawLine(x1, y1, x2, y1, 0);
20000f46:	f8cd 8000 	str.w	r8, [sp]
20000f4a:	4628      	mov	r0, r5
20000f4c:	4621      	mov	r1, r4
20000f4e:	4632      	mov	r2, r6
20000f50:	4623      	mov	r3, r4
20000f52:	f7ff ff67 	bl	20000e24 <LCD_drawLine>
			//LCD_drawLine(x2, y2, x1, y2, 1);
			LCD_drawLine(x1, y2, x2, y2, 0);
20000f56:	f8cd 8000 	str.w	r8, [sp]
20000f5a:	4628      	mov	r0, r5
20000f5c:	4639      	mov	r1, r7
20000f5e:	4632      	mov	r2, r6
20000f60:	463b      	mov	r3, r7
20000f62:	f7ff ff5f 	bl	20000e24 <LCD_drawLine>
			//LCD_drawLine(x2, y2, x2, y1, 1);
			LCD_drawLine(x2, y1, x2, y2, 0);
20000f66:	f8cd 8000 	str.w	r8, [sp]
20000f6a:	4630      	mov	r0, r6
20000f6c:	4621      	mov	r1, r4
20000f6e:	4632      	mov	r2, r6
20000f70:	463b      	mov	r3, r7
20000f72:	f7ff ff57 	bl	20000e24 <LCD_drawLine>
		}
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}
20000f76:	b008      	add	sp, #32
20000f78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20000f7c <LCD_setY>:
		//    ####__
		//    ______
 	}

	void LCD_setY(posY)
	{
20000f7c:	b510      	push	{r4, lr}
20000f7e:	b084      	sub	sp, #16
		//posY needs to be one byte
		uint8_t message[] = {0x7C};
20000f80:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000f84:	f88d 300c 	strb.w	r3, [sp, #12]
		uint8_t message2[] = {0x19};
20000f88:	f04f 0319 	mov.w	r3, #25
20000f8c:	f88d 3008 	strb.w	r3, [sp, #8]
		uint8_t message3[] = {posY};
20000f90:	f88d 0004 	strb.w	r0, [sp, #4]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000f94:	f24c 54d4 	movw	r4, #50644	; 0xc5d4
20000f98:	f2c2 0400 	movt	r4, #8192	; 0x2000
20000f9c:	4620      	mov	r0, r4
20000f9e:	a903      	add	r1, sp, #12
20000fa0:	f04f 0201 	mov.w	r2, #1
20000fa4:	f000 ff1e 	bl	20001de4 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000fa8:	4620      	mov	r0, r4
20000faa:	a902      	add	r1, sp, #8
20000fac:	f04f 0201 	mov.w	r2, #1
20000fb0:	f000 ff18 	bl	20001de4 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000fb4:	4620      	mov	r0, r4
20000fb6:	a901      	add	r1, sp, #4
20000fb8:	f04f 0201 	mov.w	r2, #1
20000fbc:	f000 ff12 	bl	20001de4 <MSS_UART_polled_tx>
	}
20000fc0:	b004      	add	sp, #16
20000fc2:	bd10      	pop	{r4, pc}

20000fc4 <LCD_setX>:
		serial.print("Baud restored to 115200!");
		delay(5000);
	}
	*/	
 	void LCD_setX(posX)
 	{
20000fc4:	b510      	push	{r4, lr}
20000fc6:	b084      	sub	sp, #16
		//posX needs to be one byte
		//Set the X position 
 		uint8_t message[] = {0x7C};
20000fc8:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000fcc:	f88d 300c 	strb.w	r3, [sp, #12]
		uint8_t message2[] = {0x18};
20000fd0:	f04f 0318 	mov.w	r3, #24
20000fd4:	f88d 3008 	strb.w	r3, [sp, #8]
		uint8_t message3[] = {posX};
20000fd8:	f88d 0004 	strb.w	r0, [sp, #4]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000fdc:	f24c 54d4 	movw	r4, #50644	; 0xc5d4
20000fe0:	f2c2 0400 	movt	r4, #8192	; 0x2000
20000fe4:	4620      	mov	r0, r4
20000fe6:	a903      	add	r1, sp, #12
20000fe8:	f04f 0201 	mov.w	r2, #1
20000fec:	f000 fefa 	bl	20001de4 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000ff0:	4620      	mov	r0, r4
20000ff2:	a902      	add	r1, sp, #8
20000ff4:	f04f 0201 	mov.w	r2, #1
20000ff8:	f000 fef4 	bl	20001de4 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000ffc:	4620      	mov	r0, r4
20000ffe:	a901      	add	r1, sp, #4
20001000:	f04f 0201 	mov.w	r2, #1
20001004:	f000 feee 	bl	20001de4 <MSS_UART_polled_tx>
		//    ####__
		//    #   #_
		//    #   #_
		//    ####__
		//    ______
 	}
20001008:	b004      	add	sp, #16
2000100a:	bd10      	pop	{r4, pc}

2000100c <LCD_setPos>:
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
	}

	void LCD_setPos(uint8_t posX, uint8_t posY){
2000100c:	b510      	push	{r4, lr}
2000100e:	460c      	mov	r4, r1
		LCD_setX(posX);
20001010:	f7ff ffd8 	bl	20000fc4 <LCD_setX>
		LCD_setY(posY);
20001014:	4620      	mov	r0, r4
20001016:	f7ff ffb1 	bl	20000f7c <LCD_setY>
	}
2000101a:	bd10      	pop	{r4, pc}

2000101c <LCD_clearScreen>:
		uint8_t message[] = "\r\n";
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
	}
	
	void LCD_clearScreen()
	{
2000101c:	b510      	push	{r4, lr}
2000101e:	b082      	sub	sp, #8
		//clears the screen, you will use this a lot!
		uint8_t message[] = {0x7C};
20001020:	f04f 037c 	mov.w	r3, #124	; 0x7c
20001024:	f88d 3004 	strb.w	r3, [sp, #4]
		uint8_t message2[] = {0x00};
20001028:	f04f 0300 	mov.w	r3, #0
2000102c:	f88d 3000 	strb.w	r3, [sp]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20001030:	f24c 54d4 	movw	r4, #50644	; 0xc5d4
20001034:	f2c2 0400 	movt	r4, #8192	; 0x2000
20001038:	4620      	mov	r0, r4
2000103a:	a901      	add	r1, sp, #4
2000103c:	f04f 0201 	mov.w	r2, #1
20001040:	f000 fed0 	bl	20001de4 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20001044:	4620      	mov	r0, r4
20001046:	4669      	mov	r1, sp
20001048:	f04f 0201 	mov.w	r2, #1
2000104c:	f000 feca 	bl	20001de4 <MSS_UART_polled_tx>
	}
20001050:	b002      	add	sp, #8
20001052:	bd10      	pop	{r4, pc}

20001054 <LCD_printStr>:
			MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
			);
	}
	
	void LCD_printStr(char Str[78])
	{
20001054:	b508      	push	{r3, lr}
20001056:	4601      	mov	r1, r0
		// the length of one line on the LCD is 26 characters long
		MSS_UART_polled_tx_string( &g_mss_uart1, (unsigned char*)Str );
20001058:	f24c 50d4 	movw	r0, #50644	; 0xc5d4
2000105c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001060:	f000 ff32 	bl	20001ec8 <MSS_UART_polled_tx_string>
	}
20001064:	bd08      	pop	{r3, pc}
20001066:	bf00      	nop

20001068 <LCD_init>:
#include "LCD.h"
#include "mss_uart/mss_uart.h"

//See if batching messages is possible, refactor if it is
	void LCD_init() 
	{
20001068:	b508      	push	{r3, lr}
		MSS_UART_init(
2000106a:	f24c 50d4 	movw	r0, #50644	; 0xc5d4
2000106e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001072:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
20001076:	f04f 0203 	mov.w	r2, #3
2000107a:	f000 fdb1 	bl	20001be0 <MSS_UART_init>
			&g_mss_uart1,
			MSS_UART_115200_BAUD,
			MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
			);
	}
2000107e:	bd08      	pop	{r3, pc}

20001080 <Pixy_init>:
    return len;
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
20001080:	b510      	push	{r4, lr}
20001082:	b082      	sub	sp, #8
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
20001084:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
20001088:	f003 fb52 	bl	20004730 <malloc>
2000108c:	f24c 53cc 	movw	r3, #50636	; 0xc5cc
20001090:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001094:	6018      	str	r0, [r3, #0]

    const uint8_t frame_size = 8;  // Single byte for Pixy

    MSS_SPI_init(&g_mss_spi1);
20001096:	f24c 6424 	movw	r4, #50724	; 0xc624
2000109a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000109e:	4620      	mov	r0, r4
200010a0:	f001 f910 	bl	200022c4 <MSS_SPI_init>
    MSS_SPI_configure_master_mode(
200010a4:	f04f 0308 	mov.w	r3, #8
200010a8:	9300      	str	r3, [sp, #0]
200010aa:	4620      	mov	r0, r4
200010ac:	f04f 0100 	mov.w	r1, #0
200010b0:	460a      	mov	r2, r1
200010b2:	f04f 0307 	mov.w	r3, #7
200010b6:	f001 fa4f 	bl	20002558 <MSS_SPI_configure_master_mode>
          &g_mss_spi1, MSS_SPI_SLAVE_0,
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}
200010ba:	b002      	add	sp, #8
200010bc:	bd10      	pop	{r4, pc}
200010be:	bf00      	nop

200010c0 <getByte>:
///////////////////////////////////////////////////////////////////////////////
// SPI routines

// SPI sends as it receives so we need a getByte routine that
// takes an output data argument
uint8_t getByte(uint8_t out) {
200010c0:	b538      	push	{r3, r4, r5, lr}
200010c2:	4605      	mov	r5, r0

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
200010c4:	f24c 6424 	movw	r4, #50724	; 0xc624
200010c8:	f2c2 0400 	movt	r4, #8192	; 0x2000
200010cc:	4620      	mov	r0, r4
200010ce:	f04f 0100 	mov.w	r1, #0
200010d2:	f001 fad1 	bl	20002678 <MSS_SPI_set_slave_select>
    in_rx = MSS_SPI_transfer_frame(&g_mss_spi1, out);
200010d6:	4620      	mov	r0, r4
200010d8:	4629      	mov	r1, r5
200010da:	f001 fb99 	bl	20002810 <MSS_SPI_transfer_frame>
200010de:	4605      	mov	r5, r0
    MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
200010e0:	4620      	mov	r0, r4
200010e2:	f04f 0100 	mov.w	r1, #0
200010e6:	f001 fb4b 	bl	20002780 <MSS_SPI_clear_slave_select>

    return in_rx;
}
200010ea:	b2e8      	uxtb	r0, r5
200010ec:	bd38      	pop	{r3, r4, r5, pc}
200010ee:	bf00      	nop

200010f0 <getWord>:

uint16_t getWord() {
200010f0:	b510      	push	{r4, lr}
    // ordering is big endian because Pixy is sending 16 bits through SPI
    uint16_t w;
    uint8_t c, cout = 0;

    if (g_outLen) {
200010f2:	f24c 5303 	movw	r3, #50435	; 0xc503
200010f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010fa:	781b      	ldrb	r3, [r3, #0]
200010fc:	b32b      	cbz	r3, 2000114a <getWord+0x5a>
        w = getByte(PIXY_SYNC_BYTE_DATA);
200010fe:	f04f 005b 	mov.w	r0, #91	; 0x5b
20001102:	f7ff ffdd 	bl	200010c0 <getByte>
        cout = g_outBuf[g_outReadIndex++];
20001106:	f24c 5302 	movw	r3, #50434	; 0xc502
2000110a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000110e:	7819      	ldrb	r1, [r3, #0]
20001110:	f24c 5208 	movw	r2, #50440	; 0xc508
20001114:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001118:	5c52      	ldrb	r2, [r2, r1]
2000111a:	f101 0101 	add.w	r1, r1, #1
2000111e:	b2c9      	uxtb	r1, r1
20001120:	7019      	strb	r1, [r3, #0]
        g_outLen--;
20001122:	f24c 5303 	movw	r3, #50435	; 0xc503
20001126:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000112a:	f893 c000 	ldrb.w	ip, [r3]
2000112e:	f10c 3cff 	add.w	ip, ip, #4294967295
20001132:	f883 c000 	strb.w	ip, [r3]
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
20001136:	2940      	cmp	r1, #64	; 0x40
20001138:	d10d      	bne.n	20001156 <getWord+0x66>
            g_outReadIndex = 0;
2000113a:	f24c 5302 	movw	r3, #50434	; 0xc502
2000113e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001142:	f04f 0100 	mov.w	r1, #0
20001146:	7019      	strb	r1, [r3, #0]
20001148:	e005      	b.n	20001156 <getWord+0x66>
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte
2000114a:	f04f 005a 	mov.w	r0, #90	; 0x5a
2000114e:	f7ff ffb7 	bl	200010c0 <getByte>
20001152:	f04f 0200 	mov.w	r2, #0

    w <<= 8;
20001156:	ea4f 2400 	mov.w	r4, r0, lsl #8
2000115a:	b2a4      	uxth	r4, r4
    c = getByte(cout);  // send out data byte
2000115c:	4610      	mov	r0, r2
2000115e:	f7ff ffaf 	bl	200010c0 <getByte>
20001162:	ea40 0004 	orr.w	r0, r0, r4
    w |= c;

    return w;
}
20001166:	b280      	uxth	r0, r0
20001168:	bd10      	pop	{r4, pc}
2000116a:	bf00      	nop

2000116c <Pixy_get_start>:
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}

int Pixy_get_start(void) {
2000116c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
20001170:	f7ff ffbe 	bl	200010f0 <getWord>
20001174:	f64f 74ff 	movw	r4, #65535	; 0xffff
        if (w == 0 && lastw == 0)
            return 0;  // no start code
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
20001178:	f64a 2555 	movw	r5, #43605	; 0xaa55
            g_blockType = NORMAL_BLOCK;
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
2000117c:	f64a 2756 	movw	r7, #43606	; 0xaa56
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
20001180:	f245 56aa 	movw	r6, #21930	; 0x55aa
            getByte(0);  // we're out of sync! (backwards)
20001184:	f04f 0800 	mov.w	r8, #0
20001188:	e006      	b.n	20001198 <Pixy_get_start+0x2c>
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
2000118a:	f7ff ffb1 	bl	200010f0 <getWord>
        if (w == 0 && lastw == 0)
2000118e:	ea44 0300 	orr.w	r3, r4, r0
20001192:	b29b      	uxth	r3, r3
20001194:	2b00      	cmp	r3, #0
20001196:	d02c      	beq.n	200011f2 <Pixy_get_start+0x86>
            return 0;  // no start code
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
20001198:	42ac      	cmp	r4, r5
2000119a:	bf14      	ite	ne
2000119c:	2400      	movne	r4, #0
2000119e:	2401      	moveq	r4, #1
200011a0:	42a8      	cmp	r0, r5
200011a2:	bf14      	ite	ne
200011a4:	2300      	movne	r3, #0
200011a6:	f004 0301 	andeq.w	r3, r4, #1
200011aa:	b153      	cbz	r3, 200011c2 <Pixy_get_start+0x56>
            g_blockType = NORMAL_BLOCK;
200011ac:	f24c 53d0 	movw	r3, #50640	; 0xc5d0
200011b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011b4:	f04f 0200 	mov.w	r2, #0
200011b8:	701a      	strb	r2, [r3, #0]
200011ba:	f04f 0001 	mov.w	r0, #1
            return 1;  // code found!
200011be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
200011c2:	42b8      	cmp	r0, r7
200011c4:	bf14      	ite	ne
200011c6:	2400      	movne	r4, #0
200011c8:	f004 0401 	andeq.w	r4, r4, #1
200011cc:	b144      	cbz	r4, 200011e0 <Pixy_get_start+0x74>
            g_blockType = CC_BLOCK;  // found color code block
200011ce:	f24c 53d0 	movw	r3, #50640	; 0xc5d0
200011d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011d6:	f04f 0001 	mov.w	r0, #1
200011da:	7018      	strb	r0, [r3, #0]
            return 1;
200011dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        } else if (w == PIXY_START_WORDX)
200011e0:	42b0      	cmp	r0, r6
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
200011e2:	bf18      	it	ne
200011e4:	4604      	movne	r4, r0
            g_blockType = NORMAL_BLOCK;
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
200011e6:	d1d0      	bne.n	2000118a <Pixy_get_start+0x1e>
            getByte(0);  // we're out of sync! (backwards)
200011e8:	4640      	mov	r0, r8
200011ea:	f7ff ff69 	bl	200010c0 <getByte>
200011ee:	4634      	mov	r4, r6
200011f0:	e7cb      	b.n	2000118a <Pixy_get_start+0x1e>
200011f2:	f04f 0000 	mov.w	r0, #0

        lastw = w;
    }
}
200011f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200011fa:	bf00      	nop

200011fc <Pixy_get_blocks>:

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
200011fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20001200:	b083      	sub	sp, #12
20001202:	9000      	str	r0, [sp, #0]
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
20001204:	f24c 5304 	movw	r3, #50436	; 0xc504
20001208:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000120c:	681b      	ldr	r3, [r3, #0]
2000120e:	b91b      	cbnz	r3, 20001218 <Pixy_get_blocks+0x1c>
        if (Pixy_get_start() == 0)
20001210:	f7ff ffac 	bl	2000116c <Pixy_get_start>
20001214:	b938      	cbnz	r0, 20001226 <Pixy_get_blocks+0x2a>
20001216:	e092      	b.n	2000133e <Pixy_get_blocks+0x142>
            return 0;
    } else
        g_skipStart = 0;
20001218:	f24c 5304 	movw	r3, #50436	; 0xc504
2000121c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001220:	f04f 0200 	mov.w	r2, #0
20001224:	601a      	str	r2, [r3, #0]
20001226:	f04f 0600 	mov.w	r6, #0
            g_blockType = CC_BLOCK;
            return blockCount;
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;
2000122a:	f24c 5bcc 	movw	fp, #50636	; 0xc5cc
2000122e:	f2c2 0b00 	movt	fp, #8192	; 0x2000

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
20001232:	f24c 57d0 	movw	r7, #50640	; 0xc5d0
20001236:	f2c2 0700 	movt	r7, #8192	; 0x2000

        // check checksum
        if (checksum == sum)
            blockCount++;
        else
            printf("checksum error!\n");
2000123a:	f64b 3240 	movw	r2, #47936	; 0xbb40
2000123e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001242:	9201      	str	r2, [sp, #4]
20001244:	e06e      	b.n	20001324 <Pixy_get_blocks+0x128>
    } else
        g_skipStart = 0;

    for (blockCount = 0;
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
20001246:	f7ff ff53 	bl	200010f0 <getWord>
2000124a:	4680      	mov	r8, r0
        if (checksum ==
2000124c:	f64a 2355 	movw	r3, #43605	; 0xaa55
20001250:	4298      	cmp	r0, r3
20001252:	d10e      	bne.n	20001272 <Pixy_get_blocks+0x76>
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
20001254:	f24c 5304 	movw	r3, #50436	; 0xc504
20001258:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000125c:	f04f 0201 	mov.w	r2, #1
20001260:	601a      	str	r2, [r3, #0]
            g_blockType = NORMAL_BLOCK;
20001262:	f24c 53d0 	movw	r3, #50640	; 0xc5d0
20001266:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000126a:	f04f 0200 	mov.w	r2, #0
2000126e:	701a      	strb	r2, [r3, #0]
            return blockCount;
20001270:	e067      	b.n	20001342 <Pixy_get_blocks+0x146>
        } else if (checksum == PIXY_START_WORD_CC) {
20001272:	f64a 2256 	movw	r2, #43606	; 0xaa56
20001276:	4290      	cmp	r0, r2
20001278:	d10c      	bne.n	20001294 <Pixy_get_blocks+0x98>
            g_skipStart = 1;
2000127a:	f24c 5304 	movw	r3, #50436	; 0xc504
2000127e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001282:	f04f 0201 	mov.w	r2, #1
20001286:	601a      	str	r2, [r3, #0]
            g_blockType = CC_BLOCK;
20001288:	f24c 53d0 	movw	r3, #50640	; 0xc5d0
2000128c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001290:	701a      	strb	r2, [r3, #0]
            return blockCount;
20001292:	e056      	b.n	20001342 <Pixy_get_blocks+0x146>
        } else if (checksum == 0)
20001294:	2800      	cmp	r0, #0
20001296:	d054      	beq.n	20001342 <Pixy_get_blocks+0x146>
            return blockCount;

        block = g_blocks + blockCount;
20001298:	eb06 0946 	add.w	r9, r6, r6, lsl #1
2000129c:	f8db 3000 	ldr.w	r3, [fp]
200012a0:	eb03 0989 	add.w	r9, r3, r9, lsl #2
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
200012a4:	f7ff ff24 	bl	200010f0 <getWord>
            sum += w;
            *((uint16_t *)block + i) = w;
200012a8:	f8a9 0000 	strh.w	r0, [r9]
200012ac:	4605      	mov	r5, r0
200012ae:	f04f 0401 	mov.w	r4, #1
200012b2:	46c2      	mov	sl, r8
200012b4:	46b0      	mov	r8, r6
200012b6:	464e      	mov	r6, r9
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
200012b8:	783a      	ldrb	r2, [r7, #0]
200012ba:	2c04      	cmp	r4, #4
200012bc:	bfd4      	ite	le
200012be:	2300      	movle	r3, #0
200012c0:	2301      	movgt	r3, #1
200012c2:	2a00      	cmp	r2, #0
200012c4:	bf14      	ite	ne
200012c6:	2300      	movne	r3, #0
200012c8:	f003 0301 	andeq.w	r3, r3, #1
200012cc:	b133      	cbz	r3, 200012dc <Pixy_get_blocks+0xe0>
200012ce:	4646      	mov	r6, r8
200012d0:	46d0      	mov	r8, sl
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
200012d2:	f04f 0300 	mov.w	r3, #0
200012d6:	f8a9 300a 	strh.w	r3, [r9, #10]
                break;
200012da:	e00b      	b.n	200012f4 <Pixy_get_blocks+0xf8>
            }
            w = getWord();
200012dc:	f7ff ff08 	bl	200010f0 <getWord>
            sum += w;
200012e0:	4405      	add	r5, r0
200012e2:	b2ad      	uxth	r5, r5
            *((uint16_t *)block + i) = w;
200012e4:	f826 0014 	strh.w	r0, [r6, r4, lsl #1]
200012e8:	f104 0401 	add.w	r4, r4, #1
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
200012ec:	2c06      	cmp	r4, #6
200012ee:	d1e3      	bne.n	200012b8 <Pixy_get_blocks+0xbc>
200012f0:	4646      	mov	r6, r8
200012f2:	46d0      	mov	r8, sl
            sum += w;
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
200012f4:	4545      	cmp	r5, r8
            blockCount++;
200012f6:	bf04      	itt	eq
200012f8:	3601      	addeq	r6, #1
200012fa:	b2b6      	uxtheq	r6, r6
            sum += w;
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
200012fc:	d002      	beq.n	20001304 <Pixy_get_blocks+0x108>
            blockCount++;
        else
            printf("checksum error!\n");
200012fe:	9801      	ldr	r0, [sp, #4]
20001300:	f003 fe94 	bl	2000502c <puts>

        w = getWord();
20001304:	f7ff fef4 	bl	200010f0 <getWord>
        if (w == PIXY_START_WORD)
20001308:	f64a 2255 	movw	r2, #43605	; 0xaa55
2000130c:	4290      	cmp	r0, r2
            g_blockType = NORMAL_BLOCK;
2000130e:	bf04      	itt	eq
20001310:	2300      	moveq	r3, #0
20001312:	703b      	strbeq	r3, [r7, #0]
            blockCount++;
        else
            printf("checksum error!\n");

        w = getWord();
        if (w == PIXY_START_WORD)
20001314:	d006      	beq.n	20001324 <Pixy_get_blocks+0x128>
            g_blockType = NORMAL_BLOCK;
        else if (w == PIXY_START_WORD_CC)
20001316:	f64a 2256 	movw	r2, #43606	; 0xaa56
2000131a:	4290      	cmp	r0, r2
2000131c:	d111      	bne.n	20001342 <Pixy_get_blocks+0x146>
            g_blockType = CC_BLOCK;
2000131e:	f04f 0301 	mov.w	r3, #1
20001322:	703b      	strb	r3, [r7, #0]
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;

    for (blockCount = 0;
20001324:	2e63      	cmp	r6, #99	; 0x63
20001326:	bf8c      	ite	hi
20001328:	2300      	movhi	r3, #0
2000132a:	2301      	movls	r3, #1
2000132c:	9a00      	ldr	r2, [sp, #0]
2000132e:	4296      	cmp	r6, r2
20001330:	bf2c      	ite	cs
20001332:	2300      	movcs	r3, #0
20001334:	f003 0301 	andcc.w	r3, r3, #1
20001338:	2b00      	cmp	r3, #0
2000133a:	d184      	bne.n	20001246 <Pixy_get_blocks+0x4a>
2000133c:	e002      	b.n	20001344 <Pixy_get_blocks+0x148>
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
2000133e:	f04f 0600 	mov.w	r6, #0
20001342:	4630      	mov	r0, r6
20001344:	b003      	add	sp, #12
20001346:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000134a:	bf00      	nop

2000134c <Pixy_get_target_location>:
    if (Pixy_get_blocks(1) == 0)
        return NULL;
    return g_blocks;
}

int Pixy_get_target_location(target_pos_t* target) {
2000134c:	b510      	push	{r4, lr}
2000134e:	4604      	mov	r4, r0

    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
20001350:	f04f 0001 	mov.w	r0, #1
20001354:	f7ff ff52 	bl	200011fc <Pixy_get_blocks>
20001358:	b910      	cbnz	r0, 20001360 <Pixy_get_target_location+0x14>
2000135a:	f04f 30ff 	mov.w	r0, #4294967295
2000135e:	bd10      	pop	{r4, pc}
        return -1;
    }

    target->x = g_blocks[0].x;
20001360:	f24c 53cc 	movw	r3, #50636	; 0xc5cc
20001364:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001368:	681a      	ldr	r2, [r3, #0]
2000136a:	8852      	ldrh	r2, [r2, #2]
2000136c:	8022      	strh	r2, [r4, #0]
    target->y = g_blocks[0].y;
2000136e:	681b      	ldr	r3, [r3, #0]
20001370:	889b      	ldrh	r3, [r3, #4]
20001372:	8063      	strh	r3, [r4, #2]
20001374:	f04f 0000 	mov.w	r0, #0

    return 0;
}
20001378:	bd10      	pop	{r4, pc}
2000137a:	bf00      	nop

2000137c <n64_get_state>:

#include "n64_driver.h"

// read the current state
void n64_get_state(n64_state_t* state)
{
2000137c:	b508      	push	{r3, lr}
    volatile n64_state_t* address = (volatile n64_state_t*)N64_ADDR;
    *state = *address;
2000137e:	f240 0100 	movw	r1, #0
20001382:	f2c4 0105 	movt	r1, #16389	; 0x4005
20001386:	f04f 0204 	mov.w	r2, #4
2000138a:	f003 fcab 	bl	20004ce4 <memcpy>
}
2000138e:	bd08      	pop	{r3, pc}

20001390 <n64_reset>:

// send a reset signal
void n64_reset()
{
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
    *address = N64_RESET;
20001390:	f240 0300 	movw	r3, #0
20001394:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001398:	f04f 02ff 	mov.w	r2, #255	; 0xff
2000139c:	601a      	str	r2, [r3, #0]
}
2000139e:	4770      	bx	lr

200013a0 <n64_enable>:

// enable button polling
void n64_enable()
{
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
    *address = N64_GET_BUTTONS;
200013a0:	f240 0300 	movw	r3, #0
200013a4:	f2c4 0305 	movt	r3, #16389	; 0x4005
200013a8:	f04f 0201 	mov.w	r2, #1
200013ac:	601a      	str	r2, [r3, #0]
}
200013ae:	4770      	bx	lr

200013b0 <_map_n64_to_pwm_val>:

#define SERVO_NEUTRAL 150000
uint32_t _map_n64_to_pwm_val(int8_t val) {

	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
200013b0:	f100 0306 	add.w	r3, r0, #6
200013b4:	f003 03ff 	and.w	r3, r3, #255	; 0xff
200013b8:	2b0c      	cmp	r3, #12
200013ba:	bf98      	it	ls
200013bc:	2000      	movls	r0, #0
200013be:	f06f 034f 	mvn.w	r3, #79	; 0x4f
200013c2:	4298      	cmp	r0, r3
200013c4:	bfb8      	it	lt
200013c6:	4618      	movlt	r0, r3
200013c8:	2850      	cmp	r0, #80	; 0x50
200013ca:	bfa8      	it	ge
200013cc:	2050      	movge	r0, #80	; 0x50
200013ce:	f644 13f0 	movw	r3, #18928	; 0x49f0
200013d2:	f2c0 0302 	movt	r3, #2
	// calculate scaling factor
	int32_t scaling_factor = val * N64_ANALOG_TO_PWM_CYCLES;

	// final pwm value
	return SERVO_NEUTRAL - scaling_factor;
}
200013d6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
200013da:	fb02 3010 	mls	r0, r2, r0, r3
200013de:	4770      	bx	lr

200013e0 <map_n64_analog_to_servo_pwm>:


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {
200013e0:	b538      	push	{r3, r4, r5, lr}
200013e2:	4605      	mov	r5, r0
200013e4:	460c      	mov	r4, r1

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
200013e6:	f990 0002 	ldrsb.w	r0, [r0, #2]
200013ea:	f7ff ffe1 	bl	200013b0 <_map_n64_to_pwm_val>
200013ee:	6020      	str	r0, [r4, #0]
	pwm_vals->y_pwm = _map_n64_to_pwm_val(state->Y_axis);
200013f0:	f995 0003 	ldrsb.w	r0, [r5, #3]
200013f4:	f7ff ffdc 	bl	200013b0 <_map_n64_to_pwm_val>
200013f8:	6060      	str	r0, [r4, #4]
}
200013fa:	bd38      	pop	{r3, r4, r5, pc}

200013fc <set_x_servo_analog_pw>:
#include "servo_control.h"

void set_x_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
200013fc:	f64b 73a4 	movw	r3, #49060	; 0xbfa4
20001400:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001404:	681b      	ldr	r3, [r3, #0]
20001406:	4298      	cmp	r0, r3
20001408:	d009      	beq.n	2000141e <set_x_servo_analog_pw+0x22>
        return;
    }

    servo_w(X_SET_SERVO, new_pw);
2000140a:	f240 1300 	movw	r3, #256	; 0x100
2000140e:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001412:	6018      	str	r0, [r3, #0]

    current_pw = new_pw;
20001414:	f64b 73a4 	movw	r3, #49060	; 0xbfa4
20001418:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000141c:	6018      	str	r0, [r3, #0]
2000141e:	4770      	bx	lr

20001420 <set_y_servo_analog_pw>:
}

void set_y_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
20001420:	f64b 73a8 	movw	r3, #49064	; 0xbfa8
20001424:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001428:	681b      	ldr	r3, [r3, #0]
2000142a:	4298      	cmp	r0, r3
2000142c:	d009      	beq.n	20001442 <set_y_servo_analog_pw+0x22>
        return;
    }

    servo_w(Y_SET_SERVO, new_pw);
2000142e:	f240 1340 	movw	r3, #320	; 0x140
20001432:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001436:	6018      	str	r0, [r3, #0]

    current_pw = new_pw;
20001438:	f64b 73a8 	movw	r3, #49064	; 0xbfa8
2000143c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001440:	6018      	str	r0, [r3, #0]
20001442:	4770      	bx	lr

20001444 <disp_upd_finish>:
}

//Clear the way for subsequent calls to update
//This guy should free the initial argument
void disp_upd_finish(void* u_arg_v){
	g_disp_update_lock = 0;
20001444:	f24c 53c0 	movw	r3, #50624	; 0xc5c0
20001448:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000144c:	f04f 0200 	mov.w	r2, #0
20001450:	701a      	strb	r2, [r3, #0]
	DBG("cleaning up update");
	//upd_disp_arg_t* u_arg = (upd_dist_arg_t*) u_arg_v;

}
20001452:	4770      	bx	lr

20001454 <disp_scale_x>:
*/

/*
* pixy_x will be between 0 and 319
*/
uint8_t disp_scale_x(uint16_t pixy_x){
20001454:	b508      	push	{r3, lr}
20001456:	f002 ff73 	bl	20004340 <__aeabi_ui2f>
2000145a:	f641 3149 	movw	r1, #6985	; 0x1b49
2000145e:	f6c3 61a2 	movt	r1, #16034	; 0x3ea2
20001462:	f002 ffc5 	bl	200043f0 <__aeabi_fmul>
20001466:	f003 f913 	bl	20004690 <__aeabi_f2uiz>
	float pixy_to_lcd = (float) TARGET_X_MAX/ (float) PIXY_X_MAX;
	float scaled_value = (float) pixy_x * pixy_to_lcd;

	//DBG("scaled x val: %d, original: %d", (uint8_t) scaled_value, pixy_x);
	return (uint8_t) scaled_value;
}
2000146a:	b2c0      	uxtb	r0, r0
2000146c:	bd08      	pop	{r3, pc}
2000146e:	bf00      	nop

20001470 <disp_scale_y>:

/*
 * pixy_t will be between 0 and 199
 */
uint8_t disp_scale_y(uint16_t pixy_y){
20001470:	b508      	push	{r3, lr}
20001472:	f002 ff65 	bl	20004340 <__aeabi_ui2f>
20001476:	f64f 4124 	movw	r1, #64548	; 0xfc24
2000147a:	f6c3 61e4 	movt	r1, #16100	; 0x3ee4
2000147e:	f002 ffb7 	bl	200043f0 <__aeabi_fmul>
20001482:	f003 f905 	bl	20004690 <__aeabi_f2uiz>
	float pixy_to_lcd = (float) TARGET_Y_MAX/ (float) PIXY_Y_MAX;
	float scaled_value = (float) pixy_y * pixy_to_lcd;

	//DBG("scaled y val: %d, original: %d", (uint8_t) scaled_value, pixy_y);
	return (uint8_t) scaled_value;
}
20001486:	b2c0      	uxtb	r0, r0
20001488:	bd08      	pop	{r3, pc}
2000148a:	bf00      	nop

2000148c <disp_write_mode>:
	sprintf(num, "%03d", distance);
	LCD_printStr(num);
	//DBG("writing distance %u", distance);
}

void disp_write_mode(void *m_v){
2000148c:	b508      	push	{r3, lr}
	upd_mode_arg_t* m = (upd_mode_arg_t*) m_v;

	//redundant, for clarity
	uint8_t mode = m->mode;
2000148e:	7803      	ldrb	r3, [r0, #0]
20001490:	2b01      	cmp	r3, #1
	if(mode == AUTO_MODE){
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
20001492:	f04f 0007 	mov.w	r0, #7
20001496:	f04f 0148 	mov.w	r1, #72	; 0x48

void disp_write_mode(void *m_v){
	upd_mode_arg_t* m = (upd_mode_arg_t*) m_v;

	//redundant, for clarity
	uint8_t mode = m->mode;
2000149a:	d108      	bne.n	200014ae <disp_write_mode+0x22>
	if(mode == AUTO_MODE){
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
2000149c:	f7ff fdb6 	bl	2000100c <LCD_setPos>
		LCD_printStr(AUTO_STR);
200014a0:	f64b 3050 	movw	r0, #47952	; 0xbb50
200014a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200014a8:	f7ff fdd4 	bl	20001054 <LCD_printStr>
200014ac:	bd08      	pop	{r3, pc}
	} else {
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
200014ae:	f7ff fdad 	bl	2000100c <LCD_setPos>
		LCD_printStr(MANUAL_STR);
200014b2:	f64b 3058 	movw	r0, #47960	; 0xbb58
200014b6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200014ba:	f7ff fdcb 	bl	20001054 <LCD_printStr>
200014be:	bd08      	pop	{r3, pc}

200014c0 <disp_write_shots>:
}

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
void disp_write_shots(void *s_v){
200014c0:	b510      	push	{r4, lr}
	upd_shots_arg_t* s = (upd_shots_arg_t*) s_v;
	uint8_t status = s->chamber_status;
200014c2:	7804      	ldrb	r4, [r0, #0]
	//LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
	//Write on the next line
	LCD_setPos(SHOTS_LEFT_POS_X + CHAR_WIDTH, SHOTS_LEFT_POS_Y - CHAR_HEIGHT);
200014c4:	f04f 0007 	mov.w	r0, #7
200014c8:	f04f 0166 	mov.w	r1, #102	; 0x66
200014cc:	f7ff fd9e 	bl	2000100c <LCD_setPos>
	if(status == CHAMBER_LOADED){
200014d0:	2c01      	cmp	r4, #1
		LCD_printStr(SHOTS_LOADED_STR);
200014d2:	bf07      	ittee	eq
200014d4:	f64b 3060 	movweq	r0, #47968	; 0xbb60
200014d8:	f2c2 0000 	movteq	r0, #8192	; 0x2000
		//DBG("writing chamber status as %s", SHOTS_LOADED_STR);
	}
	else /*CHAMBER_EMPTY*/ {
		LCD_printStr(SHOTS_EMPTY_STR);
200014dc:	f64b 3068 	movwne	r0, #47976	; 0xbb68
200014e0:	f2c2 0000 	movtne	r0, #8192	; 0x2000
200014e4:	f7ff fdb6 	bl	20001054 <LCD_printStr>
200014e8:	bd10      	pop	{r4, pc}
200014ea:	bf00      	nop

200014ec <disp_write_dist>:

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
//Argument is assumed to have already been scaled
void disp_write_dist(void *d_v){
200014ec:	b530      	push	{r4, r5, lr}
200014ee:	b083      	sub	sp, #12
	upd_dist_arg_t* d = (upd_dist_arg_t*) d_v;

	uint8_t distance = d->dist;
200014f0:	7805      	ldrb	r5, [r0, #0]
	char num[4];
	//LCD_setPos(DIST_POS_X, DIST_POS_Y);
	LCD_setPos(DIST_POS_X + CHAR_WIDTH, DIST_POS_Y - CHAR_HEIGHT);
200014f2:	f04f 0007 	mov.w	r0, #7
200014f6:	f04f 012a 	mov.w	r1, #42	; 0x2a
200014fa:	f7ff fd87 	bl	2000100c <LCD_setPos>
	sprintf(num, "%03d", distance);
200014fe:	ac01      	add	r4, sp, #4
20001500:	4620      	mov	r0, r4
20001502:	f64b 3170 	movw	r1, #47984	; 0xbb70
20001506:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000150a:	462a      	mov	r2, r5
2000150c:	f003 fdaa 	bl	20005064 <sprintf>
	LCD_printStr(num);
20001510:	4620      	mov	r0, r4
20001512:	f7ff fd9f 	bl	20001054 <LCD_printStr>
	//DBG("writing distance %u", distance);
}
20001516:	b003      	add	sp, #12
20001518:	bd30      	pop	{r4, r5, pc}
2000151a:	bf00      	nop

2000151c <disp_write_target>:


//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
void disp_write_target(void *t_v){
2000151c:	b5f0      	push	{r4, r5, r6, r7, lr}
2000151e:	b083      	sub	sp, #12
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;

	circle_t* targ = t->targ;
20001520:	6803      	ldr	r3, [r0, #0]
	circle_t* lasttarg = t->lasttarg;
20001522:	6845      	ldr	r5, [r0, #4]
	uint8_t tx = targ->x;
20001524:	781e      	ldrb	r6, [r3, #0]
	uint8_t ty = targ->y;
20001526:	785f      	ldrb	r7, [r3, #1]
	uint8_t ly;

	char horz[4];
	char vert[4];

	sprintf(horz, "%03d", tx);
20001528:	f64b 3470 	movw	r4, #47984	; 0xbb70
2000152c:	f2c2 0400 	movt	r4, #8192	; 0x2000
20001530:	a801      	add	r0, sp, #4
20001532:	4621      	mov	r1, r4
20001534:	4632      	mov	r2, r6
20001536:	f003 fd95 	bl	20005064 <sprintf>
	sprintf(vert, "%03d", ty);
2000153a:	4668      	mov	r0, sp
2000153c:	4621      	mov	r1, r4
2000153e:	463a      	mov	r2, r7
20001540:	f003 fd90 	bl	20005064 <sprintf>
	//This just clears the whole screen, inefficient
	//LCD_eraseBlock(TARGET_UL_POS_X, TARGET_UL_POS_Y, TARGET_LR_POS_X, TARGET_LR_POS_Y); //Clear X:aaaY:bbb
	//LCD_eraseBlock(TARGET_BOX_X1+1, TARGET_BOX_Y1+1, TARGET_BOX_X2-1, TARGET_BOX_Y2-1); //Clear entire target area
	//erase last circle only if the second arg isn't null
	if(lasttarg != NULL){
20001544:	b16d      	cbz	r5, 20001562 <disp_write_target+0x46>
		lx = lasttarg->x;
		ly = lasttarg->y;
		LCD_drawCircle(lx + TARGET_BOX_X1 + TARGET_RAD +1 , ly + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_UNSET); //Clear the old circle
20001546:	7828      	ldrb	r0, [r5, #0]
20001548:	f100 0036 	add.w	r0, r0, #54	; 0x36
2000154c:	7869      	ldrb	r1, [r5, #1]
2000154e:	f101 0122 	add.w	r1, r1, #34	; 0x22
20001552:	b2c0      	uxtb	r0, r0
20001554:	b2c9      	uxtb	r1, r1
20001556:	f04f 0203 	mov.w	r2, #3
2000155a:	f04f 0300 	mov.w	r3, #0
2000155e:	f7ff fc25 	bl	20000dac <LCD_drawCircle>
	}
	//X:
	LCD_setPos(TARGET_HORZ_POS_X + TARGET_HORZ_STR_SZ*CHAR_WIDTH, TARGET_HORZ_POS_Y);
20001562:	f04f 0060 	mov.w	r0, #96	; 0x60
20001566:	f04f 010f 	mov.w	r1, #15
2000156a:	f7ff fd4f 	bl	2000100c <LCD_setPos>
	//LCD_printStr(TARGET_HORZ_STR);
	LCD_printStr(horz);
2000156e:	a801      	add	r0, sp, #4
20001570:	f7ff fd70 	bl	20001054 <LCD_printStr>
	//Y:
	LCD_setPos(TARGET_VERT_POS_X + TARGET_VERT_STR_SZ*CHAR_WIDTH, TARGET_VERT_POS_Y);
20001574:	f04f 0088 	mov.w	r0, #136	; 0x88
20001578:	f04f 010f 	mov.w	r1, #15
2000157c:	f7ff fd46 	bl	2000100c <LCD_setPos>
	//LCD_printStr(TARGET_VERT_STR);
	LCD_printStr(vert);
20001580:	4668      	mov	r0, sp
20001582:	f7ff fd67 	bl	20001054 <LCD_printStr>

	//Draw the new target
	//add radius + 1 to prevent clipping with edges of target box
	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
20001586:	f106 0036 	add.w	r0, r6, #54	; 0x36
2000158a:	f107 0122 	add.w	r1, r7, #34	; 0x22
2000158e:	b2c0      	uxtb	r0, r0
20001590:	b2c9      	uxtb	r1, r1
20001592:	f04f 0203 	mov.w	r2, #3
20001596:	f04f 0301 	mov.w	r3, #1
2000159a:	f7ff fc07 	bl	20000dac <LCD_drawCircle>
	DBG("drawing target (%u,%u)", tx, ty);

}
2000159e:	b003      	add	sp, #12
200015a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
200015a2:	bf00      	nop

200015a4 <disp_update>:
static upd_targ_arg_t t_arg;
static upd_dist_arg_t d_arg;
static upd_shots_arg_t s_arg;
static upd_mode_arg_t m_arg;

void disp_update(void *u_arg_v){
200015a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	upd_disp_arg_t *u_arg_global = (upd_disp_arg_t*) u_arg_v;
	if(g_disp_update_lock || u_arg_v == NULL){//This will probably drop some updates, and idgaf
200015a8:	f24c 53c0 	movw	r3, #50624	; 0xc5c0
200015ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015b0:	781b      	ldrb	r3, [r3, #0]
200015b2:	4602      	mov	r2, r0
200015b4:	f1d0 0001 	rsbs	r0, r0, #1
200015b8:	bf38      	it	cc
200015ba:	2000      	movcc	r0, #0
200015bc:	2b00      	cmp	r3, #0
200015be:	bf0c      	ite	eq
200015c0:	4603      	moveq	r3, r0
200015c2:	f040 0301 	orrne.w	r3, r0, #1
200015c6:	2b00      	cmp	r3, #0
200015c8:	f040 80bd 	bne.w	20001746 <disp_update+0x1a2>
		//	free(u_arg_global->last_state);
		DBG("screen is already updating, current update dropped");
	//	free(u_arg_v);
		return; //add frees
	}
	g_disp_update_lock = 1;
200015cc:	f24c 53c0 	movw	r3, #50624	; 0xc5c0
200015d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015d4:	f04f 0101 	mov.w	r1, #1
200015d8:	7019      	strb	r1, [r3, #0]

	DBG("beginning update");
	//This is a pointer to a global in main: copy state to prevent
	//changes in the middle of the update pipeline
	//upd_disp_arg_t *u_arg = malloc(sizeof(upd_disp_arg_t));
	u_arg = *u_arg_global;
200015da:	f24c 5364 	movw	r3, #50532	; 0xc564
200015de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015e2:	e892 0003 	ldmia.w	r2, {r0, r1}
200015e6:	e883 0003 	stmia.w	r3, {r0, r1}

	lcd_screen_state_t* lcd_state = u_arg.lcd_state;
200015ea:	4603      	mov	r3, r0
	lcd_screen_state_t* last_state = u_arg.last_state;
200015ec:	460c      	mov	r4, r1
	//circle_t *targ = lcd_state->target_pos;
	//circle_t *lasttarg = last_state->target_pos;
	//circle_t *targ = malloc(sizeof(circle_t));
	//circle_t *lasttarg = NULL;

	uint8_t dist 		= lcd_state->distance;
200015ee:	7906      	ldrb	r6, [r0, #4]
	uint8_t chamber_status = lcd_state->chamber_status;
200015f0:	7947      	ldrb	r7, [r0, #5]
	uint8_t mode 		= lcd_state->target_mode;
200015f2:	f890 a006 	ldrb.w	sl, [r0, #6]
	//upd_targ_arg_t* t_arg = NULL;
	//upd_dist_arg_t* d_arg = NULL;
	//upd_shots_arg_t* s_arg = NULL;
	//upd_mode_arg_t* m_arg = NULL;

	targ = *(lcd_state->target_pos);
200015f6:	f24c 5048 	movw	r0, #50504	; 0xc548
200015fa:	f2c2 0000 	movt	r0, #8192	; 0x2000
200015fe:	6819      	ldr	r1, [r3, #0]
20001600:	f04f 0203 	mov.w	r2, #3
20001604:	f003 fb6e 	bl	20004ce4 <memcpy>
	
	if(last_state){
20001608:	b1c4      	cbz	r4, 2000163c <disp_update+0x98>
		//lasttarg = malloc(sizeof(circle_t));
		lasttarg = *(last_state->target_pos);
2000160a:	f24c 5554 	movw	r5, #50516	; 0xc554
2000160e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001612:	4628      	mov	r0, r5
20001614:	6821      	ldr	r1, [r4, #0]
20001616:	f04f 0203 	mov.w	r2, #3
2000161a:	f003 fb63 	bl	20004ce4 <memcpy>

		lastdist= last_state->distance;
2000161e:	f894 8004 	ldrb.w	r8, [r4, #4]
 		lastchamber = last_state->chamber_status;
20001622:	f894 9005 	ldrb.w	r9, [r4, #5]
 		lastmode= last_state->target_mode;
20001626:	f894 b006 	ldrb.w	fp, [r4, #6]
	//Don't need a timer for our first UART xfer
	//Need to delay subsequent requests to LCD
	//May need to change this depending on how often this function is being called
	//t_arg = malloc(sizeof(upd_targ_arg_t));
	if(last_state){
		if(targ.x != lasttarg.x || targ.y != lasttarg.y){
2000162a:	f24c 5348 	movw	r3, #50504	; 0xc548
2000162e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001632:	781a      	ldrb	r2, [r3, #0]
20001634:	782b      	ldrb	r3, [r5, #0]
20001636:	429a      	cmp	r2, r3
20001638:	d128      	bne.n	2000168c <disp_update+0xe8>
2000163a:	e01b      	b.n	20001674 <disp_update+0xd0>

		lastdist= last_state->distance;
 		lastchamber = last_state->chamber_status;
 		lastmode= last_state->target_mode;
	} else { //force update
		lastdist = dist+1;
2000163c:	f106 0801 	add.w	r8, r6, #1
20001640:	fa5f f888 	uxtb.w	r8, r8
		lastchamber = (chamber_status ? 0 : 1);
20001644:	f1d7 0901 	rsbs	r9, r7, #1
20001648:	bf38      	it	cc
2000164a:	f04f 0900 	movcc.w	r9, #0
		lastmode = mode+1;
2000164e:	f10a 0b01 	add.w	fp, sl, #1
20001652:	fa5f fb8b 	uxtb.w	fp, fp
			t_arg.lasttarg = &lasttarg;
			disp_write_target(&t_arg);
		}
	}
	else{
		t_arg.targ = &targ;
20001656:	f24c 505c 	movw	r0, #50524	; 0xc55c
2000165a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000165e:	f24c 5348 	movw	r3, #50504	; 0xc548
20001662:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001666:	6003      	str	r3, [r0, #0]
		t_arg.lasttarg = NULL;
20001668:	f04f 0300 	mov.w	r3, #0
2000166c:	6043      	str	r3, [r0, #4]
		disp_write_target(&t_arg);
2000166e:	f7ff ff55 	bl	2000151c <disp_write_target>
20001672:	e01b      	b.n	200016ac <disp_update+0x108>
	//Don't need a timer for our first UART xfer
	//Need to delay subsequent requests to LCD
	//May need to change this depending on how often this function is being called
	//t_arg = malloc(sizeof(upd_targ_arg_t));
	if(last_state){
		if(targ.x != lasttarg.x || targ.y != lasttarg.y){
20001674:	f24c 5248 	movw	r2, #50504	; 0xc548
20001678:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000167c:	f24c 5354 	movw	r3, #50516	; 0xc554
20001680:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001684:	7852      	ldrb	r2, [r2, #1]
20001686:	785b      	ldrb	r3, [r3, #1]
20001688:	429a      	cmp	r2, r3
2000168a:	d00f      	beq.n	200016ac <disp_update+0x108>
			t_arg.targ = &targ;
2000168c:	f24c 505c 	movw	r0, #50524	; 0xc55c
20001690:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001694:	f24c 5348 	movw	r3, #50504	; 0xc548
20001698:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000169c:	6003      	str	r3, [r0, #0]
			t_arg.lasttarg = &lasttarg;
2000169e:	f24c 5354 	movw	r3, #50516	; 0xc554
200016a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016a6:	6043      	str	r3, [r0, #4]
			disp_write_target(&t_arg);
200016a8:	f7ff ff38 	bl	2000151c <disp_write_target>
	//refreshes its display
	//
	//Therefore, all arguments must be malloc'd to avoid problems w/stack
	//cleanup
	uint8_t upd_dur = TRG_DELAY_MS;
	if(dist != lastdist){ //Add to timer queue
200016ac:	4546      	cmp	r6, r8
200016ae:	bf08      	it	eq
200016b0:	2405      	moveq	r4, #5
200016b2:	d012      	beq.n	200016da <disp_update+0x136>
		DBG("adding distance update to fire in %u ms", upd_dur);
		//d_arg = malloc(sizeof(upd_dist_arg_t));
		d_arg.dist = dist;
200016b4:	f24c 544c 	movw	r4, #50508	; 0xc54c
200016b8:	f2c2 0400 	movt	r4, #8192	; 0x2000
200016bc:	7026      	strb	r6, [r4, #0]
		add_timer_single((handler_t)disp_write_dist, &d_arg, to_ticks(upd_dur));
200016be:	f04f 0005 	mov.w	r0, #5
200016c2:	f000 f8ef 	bl	200018a4 <to_ticks>
200016c6:	4602      	mov	r2, r0
200016c8:	f241 40ed 	movw	r0, #5357	; 0x14ed
200016cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200016d0:	4621      	mov	r1, r4
200016d2:	f000 f90f 	bl	200018f4 <add_timer_single>
200016d6:	f04f 040a 	mov.w	r4, #10
		//disp_write_dist(d_arg);
		upd_dur += DIST_DELAY_MS;
	}
	if(chamber_status != lastchamber){
200016da:	454f      	cmp	r7, r9
200016dc:	d012      	beq.n	20001704 <disp_update+0x160>
		DBG("adding shots update to fire in %u ms", upd_dur);
		//s_arg = malloc(sizeof(upd_shots_arg_t));
		s_arg.chamber_status = chamber_status;
200016de:	f24c 5558 	movw	r5, #50520	; 0xc558
200016e2:	f2c2 0500 	movt	r5, #8192	; 0x2000
200016e6:	702f      	strb	r7, [r5, #0]
		add_timer_single((handler_t)disp_write_shots, &s_arg, to_ticks(upd_dur));
200016e8:	4620      	mov	r0, r4
200016ea:	f000 f8db 	bl	200018a4 <to_ticks>
200016ee:	4602      	mov	r2, r0
200016f0:	f241 40c1 	movw	r0, #5313	; 0x14c1
200016f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200016f8:	4629      	mov	r1, r5
200016fa:	f000 f8fb 	bl	200018f4 <add_timer_single>
		//disp_write_shots(shots);
		upd_dur += SHOTS_DELAY_MS;
200016fe:	f104 0405 	add.w	r4, r4, #5
20001702:	b2e4      	uxtb	r4, r4
	}
	if(mode != lastmode){
20001704:	45da      	cmp	sl, fp
20001706:	d013      	beq.n	20001730 <disp_update+0x18c>
		DBG("adding mode update to fire in %u ms", upd_dur);
		//m_arg = malloc(sizeof(upd_mode_arg_t));
		m_arg.mode = mode;
20001708:	f24c 5550 	movw	r5, #50512	; 0xc550
2000170c:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001710:	f885 a000 	strb.w	sl, [r5]
		add_timer_single((handler_t)disp_write_mode, &m_arg, to_ticks(upd_dur));
20001714:	4620      	mov	r0, r4
20001716:	f000 f8c5 	bl	200018a4 <to_ticks>
2000171a:	4602      	mov	r2, r0
2000171c:	f241 408d 	movw	r0, #5261	; 0x148d
20001720:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001724:	4629      	mov	r1, r5
20001726:	f000 f8e5 	bl	200018f4 <add_timer_single>
		//disp_write_mode(mode);
		upd_dur += MODE_DELAY_MS;
2000172a:	f104 0405 	add.w	r4, r4, #5
2000172e:	b2e4      	uxtb	r4, r4
	}
	DBG("adding cleanup to fire in %u ms", upd_dur);
	add_timer_single((handler_t)disp_upd_finish, &u_arg, upd_dur);
20001730:	f241 4045 	movw	r0, #5189	; 0x1445
20001734:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001738:	f24c 5164 	movw	r1, #50532	; 0xc564
2000173c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001740:	4622      	mov	r2, r4
20001742:	f000 f8d7 	bl	200018f4 <add_timer_single>
20001746:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000174a:	bf00      	nop

2000174c <disp_init>:
#include "LCD.h"
#include "timer_t.h"
#include "debug_macros.h"
#include "Pixy_SPI.h"

void disp_init(){
2000174c:	b510      	push	{r4, lr}
2000174e:	b082      	sub	sp, #8
	LCD_init();
20001750:	f7ff fc8a 	bl	20001068 <LCD_init>
	LCD_clearScreen();
20001754:	f7ff fc62 	bl	2000101c <LCD_clearScreen>

	//LCD_setPixel(10, 10, 1);
	//Draws targeting box
	LCD_drawBox(TARGET_BOX_X1, TARGET_BOX_Y1, TARGET_BOX_X2, TARGET_BOX_Y2, SET);
20001758:	f04f 0401 	mov.w	r4, #1
2000175c:	9400      	str	r4, [sp, #0]
2000175e:	f04f 0032 	mov.w	r0, #50	; 0x32
20001762:	f04f 011e 	mov.w	r1, #30
20001766:	f04f 029f 	mov.w	r2, #159	; 0x9f
2000176a:	f04f 037f 	mov.w	r3, #127	; 0x7f
2000176e:	f7ff fb9f 	bl	20000eb0 <LCD_drawBox>
	//Draws N64 debug box
	//LCD_drawBox(N64_DBG_BOX_X1, N64_DBG_BOX_Y1, N64_DBG_BOX_X2, N64_DBG_BOX_Y2, SET);
	//Draw pos data
	LCD_setPos(TARGET_HORZ_POS_X, TARGET_HORZ_POS_Y);
20001772:	f04f 004e 	mov.w	r0, #78	; 0x4e
20001776:	f04f 010f 	mov.w	r1, #15
2000177a:	f7ff fc47 	bl	2000100c <LCD_setPos>
	LCD_printStr(TARGET_HORZ_STR);
2000177e:	f64b 3078 	movw	r0, #47992	; 0xbb78
20001782:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001786:	f7ff fc65 	bl	20001054 <LCD_printStr>
	LCD_setPos(TARGET_VERT_POS_X, TARGET_VERT_POS_Y);
2000178a:	f04f 0076 	mov.w	r0, #118	; 0x76
2000178e:	f04f 010f 	mov.w	r1, #15
20001792:	f7ff fc3b 	bl	2000100c <LCD_setPos>
	LCD_printStr(TARGET_VERT_STR);
20001796:	f64b 307c 	movw	r0, #47996	; 0xbb7c
2000179a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000179e:	f7ff fc59 	bl	20001054 <LCD_printStr>
	//Draw distance
	LCD_setPos(DIST_POS_X, DIST_POS_Y);
200017a2:	4620      	mov	r0, r4
200017a4:	f04f 0132 	mov.w	r1, #50	; 0x32
200017a8:	f7ff fc30 	bl	2000100c <LCD_setPos>
	LCD_printStr(DIST_STR);
200017ac:	f64b 3080 	movw	r0, #48000	; 0xbb80
200017b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017b4:	f7ff fc4e 	bl	20001054 <LCD_printStr>
	//Draw shots left
	LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
200017b8:	4620      	mov	r0, r4
200017ba:	f04f 016e 	mov.w	r1, #110	; 0x6e
200017be:	f7ff fc25 	bl	2000100c <LCD_setPos>
	LCD_printStr(SHOTS_STR);
200017c2:	f64b 3088 	movw	r0, #48008	; 0xbb88
200017c6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017ca:	f7ff fc43 	bl	20001054 <LCD_printStr>
	//Draw mode indicator
	LCD_setPos(MODE_POS_X, MODE_POS_Y);
200017ce:	4620      	mov	r0, r4
200017d0:	f04f 0150 	mov.w	r1, #80	; 0x50
200017d4:	f7ff fc1a 	bl	2000100c <LCD_setPos>
	LCD_printStr(MODE_STR);
200017d8:	f64b 3094 	movw	r0, #48020	; 0xbb94
200017dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017e0:	f7ff fc38 	bl	20001054 <LCD_printStr>
}
200017e4:	b002      	add	sp, #8
200017e6:	bd10      	pop	{r4, pc}

200017e8 <start_hardware_timer>:

        free(tmp);
    }
}

void start_hardware_timer() {
200017e8:	b430      	push	{r4, r5}
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200017ea:	f24e 1200 	movw	r2, #57600	; 0xe100
200017ee:	f2ce 0200 	movt	r2, #57344	; 0xe000
200017f2:	f44f 1480 	mov.w	r4, #1048576	; 0x100000
200017f6:	f8c2 4080 	str.w	r4, [r2, #128]	; 0x80
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
200017fa:	f242 0300 	movw	r3, #8192	; 0x2000
200017fe:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001802:	6b19      	ldr	r1, [r3, #48]	; 0x30
20001804:	f021 0140 	bic.w	r1, r1, #64	; 0x40
20001808:	6319      	str	r1, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
2000180a:	f245 0100 	movw	r1, #20480	; 0x5000
2000180e:	f2c4 0100 	movt	r1, #16384	; 0x4000
20001812:	f04f 0000 	mov.w	r0, #0
20001816:	6548      	str	r0, [r1, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
20001818:	f240 0300 	movw	r3, #0
2000181c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001820:	f8c3 0180 	str.w	r0, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
20001824:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
20001828:	f04f 0001 	mov.w	r0, #1
2000182c:	f8c3 0184 	str.w	r0, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
20001830:	6108      	str	r0, [r1, #16]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001832:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180

    MSS_TIM1_init(MSS_TIMER_ONE_SHOT_MODE);
    MSS_TIM1_load_immediate(root->time_left);
20001836:	f24c 556c 	movw	r5, #50540	; 0xc56c
2000183a:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000183e:	682d      	ldr	r5, [r5, #0]
20001840:	686d      	ldr	r5, [r5, #4]
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
    TIMER->TIM1_LOADVAL = load_value;
20001842:	604d      	str	r5, [r1, #4]
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
20001844:	f8c3 0180 	str.w	r0, [r3, #384]	; 0x180
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
    TIMER_BITBAND->TIM1INTEN = 1U;
20001848:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000184c:	6014      	str	r4, [r2, #0]
    MSS_TIM1_start();
    MSS_TIM1_enable_irq();
}
2000184e:	bc30      	pop	{r4, r5}
20001850:	4770      	bx	lr
20001852:	bf00      	nop

20001854 <insert_timer>:

// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
20001854:	b410      	push	{r4}
	DBG("inserting timer");
    // insert empty case
    if (root == NULL) {
20001856:	f24c 536c 	movw	r3, #50540	; 0xc56c
2000185a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000185e:	681a      	ldr	r2, [r3, #0]
20001860:	b92a      	cbnz	r2, 2000186e <insert_timer+0x1a>
        root = newtimer;
20001862:	f24c 536c 	movw	r3, #50540	; 0xc56c
20001866:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000186a:	6018      	str	r0, [r3, #0]
        return;
2000186c:	e012      	b.n	20001894 <insert_timer+0x40>
    }

    // front insert case
    if (newtimer->time_left < root->time_left) {
2000186e:	6844      	ldr	r4, [r0, #4]
20001870:	6853      	ldr	r3, [r2, #4]
20001872:	429c      	cmp	r4, r3
20001874:	d207      	bcs.n	20001886 <insert_timer+0x32>
    	DBG("inserting timer at root");
        newtimer->next = root;
20001876:	6102      	str	r2, [r0, #16]
        root = newtimer;
20001878:	f24c 536c 	movw	r3, #50540	; 0xc56c
2000187c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001880:	6018      	str	r0, [r3, #0]
        return;
20001882:	e007      	b.n	20001894 <insert_timer+0x40>
20001884:	461a      	mov	r2, r3
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
20001886:	6913      	ldr	r3, [r2, #16]
20001888:	b113      	cbz	r3, 20001890 <insert_timer+0x3c>
2000188a:	6859      	ldr	r1, [r3, #4]
2000188c:	428c      	cmp	r4, r1
2000188e:	d8f9      	bhi.n	20001884 <insert_timer+0x30>
        DBG("inserting timer in middle of list");
    	pos = pos->next;
    }

    // insert after pos
    newtimer->next = pos->next;
20001890:	6103      	str	r3, [r0, #16]
    pos->next = newtimer;
20001892:	6110      	str	r0, [r2, #16]
}
20001894:	bc10      	pop	{r4}
20001896:	4770      	bx	lr

20001898 <set_clk>:
    add_timer(handler, arg, period, ONE_SHOT);
}

static uint32_t g_clk_hz;
void set_clk(uint32_t clk_hz){
	g_clk_hz = clk_hz;
20001898:	f24c 5370 	movw	r3, #50544	; 0xc570
2000189c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018a0:	6018      	str	r0, [r3, #0]
}
200018a2:	4770      	bx	lr

200018a4 <to_ticks>:
uint32_t to_ticks(uint32_t dur_ms){
200018a4:	f24c 5370 	movw	r3, #50544	; 0xc570
200018a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018ac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
200018b0:	fbb2 f2f0 	udiv	r2, r2, r0
200018b4:	6818      	ldr	r0, [r3, #0]
	uint32_t ticks = g_clk_hz/(MS_TO_S/dur_ms);
	return ticks;
}
200018b6:	fbb0 f0f2 	udiv	r0, r0, r2
200018ba:	4770      	bx	lr

200018bc <_end_delay_timer>:

// dumb delay timer callback lock
volatile uint8_t delay_timer_lock;
void _end_delay_timer(void* null_arg) {
	DBG("unlocking");
	delay_timer_lock = 0;
200018bc:	f24c 53d1 	movw	r3, #50641	; 0xc5d1
200018c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018c4:	f04f 0200 	mov.w	r2, #0
200018c8:	701a      	strb	r2, [r3, #0]
}
200018ca:	4770      	bx	lr

200018cc <add_timer>:
    // insert after pos
    newtimer->next = pos->next;
    pos->next = newtimer;
}

void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
200018cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200018ce:	4605      	mov	r5, r0
200018d0:	460f      	mov	r7, r1
200018d2:	4614      	mov	r4, r2
200018d4:	461e      	mov	r6, r3
    struct Timer* newtimer = malloc(sizeof(struct Timer));
200018d6:	f04f 0018 	mov.w	r0, #24
200018da:	f002 ff29 	bl	20004730 <malloc>


    newtimer->handler = handler;
200018de:	6005      	str	r5, [r0, #0]
    newtimer->time_left = period;
200018e0:	6044      	str	r4, [r0, #4]
    newtimer->period = period;
200018e2:	6084      	str	r4, [r0, #8]
    newtimer->mode = mode;
200018e4:	60c6      	str	r6, [r0, #12]
    newtimer->next = NULL;
200018e6:	f04f 0200 	mov.w	r2, #0
200018ea:	6102      	str	r2, [r0, #16]
    newtimer->arg = arg;
200018ec:	6147      	str	r7, [r0, #20]

    insert_timer(newtimer);
200018ee:	f7ff ffb1 	bl	20001854 <insert_timer>
}
200018f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

200018f4 <add_timer_single>:
	DBG("Adding periodic timer: %d", period);
    add_timer(handler, arg, period, PERIODIC);
}

// add a one shot timer to the linked list.
void add_timer_single(handler_t handler, void *arg, uint32_t period) {
200018f4:	b508      	push	{r3, lr}
    add_timer(handler, arg, period, ONE_SHOT);
200018f6:	f04f 0301 	mov.w	r3, #1
200018fa:	f7ff ffe7 	bl	200018cc <add_timer>
}
200018fe:	bd08      	pop	{r3, pc}

20001900 <use_me_carefully_ms_delay_timer>:
void _end_delay_timer(void* null_arg) {
	DBG("unlocking");
	delay_timer_lock = 0;
}

void use_me_carefully_ms_delay_timer(uint32_t ms) {
20001900:	b508      	push	{r3, lr}

	delay_timer_lock = 1;
20001902:	f24c 53d1 	movw	r3, #50641	; 0xc5d1
20001906:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000190a:	f04f 0201 	mov.w	r2, #1
2000190e:	701a      	strb	r2, [r3, #0]
	DBG("delaying for %d", ms);
	// start hardware timer with _end_timer callback
	add_timer_single((handler_t)_end_delay_timer, NULL, to_ticks(ms));
20001910:	f7ff ffc8 	bl	200018a4 <to_ticks>
20001914:	4602      	mov	r2, r0
20001916:	f641 00bd 	movw	r0, #6333	; 0x18bd
2000191a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000191e:	f04f 0100 	mov.w	r1, #0
20001922:	f7ff ffe7 	bl	200018f4 <add_timer_single>
	start_hardware_timer();
20001926:	f7ff ff5f 	bl	200017e8 <start_hardware_timer>
	while (delay_timer_lock) {}
2000192a:	f24c 52d1 	movw	r2, #50641	; 0xc5d1
2000192e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001932:	7813      	ldrb	r3, [r2, #0]
20001934:	2b00      	cmp	r3, #0
20001936:	d1fc      	bne.n	20001932 <use_me_carefully_ms_delay_timer+0x32>
}
20001938:	bd08      	pop	{r3, pc}
2000193a:	bf00      	nop

2000193c <update_timers>:
	return ticks;
}

// update down count with elapsed time, call fnc if timer zero,
// update continuous timers with new down count
struct Handler* update_timers(void) {
2000193c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
	DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
20001940:	f24c 536c 	movw	r3, #50540	; 0xc56c
20001944:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001948:	681b      	ldr	r3, [r3, #0]
    uint32_t elapsed = root->time_left;
2000194a:	6859      	ldr	r1, [r3, #4]

    while (node) {
2000194c:	b133      	cbz	r3, 2000195c <update_timers+0x20>
        node->time_left -= elapsed;
2000194e:	685a      	ldr	r2, [r3, #4]
20001950:	ebc1 0202 	rsb	r2, r1, r2
20001954:	605a      	str	r2, [r3, #4]
        node = node->next;
20001956:	691b      	ldr	r3, [r3, #16]
	DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
    uint32_t elapsed = root->time_left;

    while (node) {
20001958:	2b00      	cmp	r3, #0
2000195a:	d1f8      	bne.n	2000194e <update_timers+0x12>
2000195c:	f04f 0800 	mov.w	r8, #0
20001960:	4647      	mov	r7, r8
    struct Handler* handlers_root = NULL;
    struct Handler* handlers_tail = NULL;


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
20001962:	f24c 556c 	movw	r5, #50540	; 0xc56c
20001966:	f2c2 0500 	movt	r5, #8192	; 0x2000

        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
2000196a:	f04f 0a0c 	mov.w	sl, #12
        new_handler->handler = NULL;
2000196e:	4646      	mov	r6, r8
20001970:	e01e      	b.n	200019b0 <update_timers+0x74>

    // second, deal with the zeroed timer
    while (root->time_left == 0) {

        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
20001972:	4650      	mov	r0, sl
20001974:	f002 fedc 	bl	20004730 <malloc>
20001978:	4604      	mov	r4, r0
        new_handler->handler = NULL;
2000197a:	6006      	str	r6, [r0, #0]
        new_handler->next = NULL;
2000197c:	6046      	str	r6, [r0, #4]

        if (handlers_root == NULL) {
2000197e:	f1b8 0f00 	cmp.w	r8, #0
20001982:	d101      	bne.n	20001988 <update_timers+0x4c>
20001984:	4680      	mov	r8, r0
20001986:	e000      	b.n	2000198a <update_timers+0x4e>
            handlers_root = new_handler;
            handlers_tail = new_handler;
        }
        else {
        	DBG("returining multiple handlers");
            handlers_tail->next = new_handler;
20001988:	6078      	str	r0, [r7, #4]
        }
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
2000198a:	6828      	ldr	r0, [r5, #0]
        root = head->next;
2000198c:	6903      	ldr	r3, [r0, #16]
2000198e:	602b      	str	r3, [r5, #0]

        new_handler->handler = head->handler;
20001990:	6803      	ldr	r3, [r0, #0]
20001992:	6023      	str	r3, [r4, #0]
        new_handler->arg = head->arg;
20001994:	6943      	ldr	r3, [r0, #20]
20001996:	60a3      	str	r3, [r4, #8]
        if (head->mode == ONE_SHOT) {
20001998:	68c3      	ldr	r3, [r0, #12]
2000199a:	2b01      	cmp	r3, #1
2000199c:	d102      	bne.n	200019a4 <update_timers+0x68>
            free(head);
2000199e:	f002 febf 	bl	20004720 <free>
200019a2:	e004      	b.n	200019ae <update_timers+0x72>
        }

        else {
            head->time_left = head->period;
200019a4:	6883      	ldr	r3, [r0, #8]
200019a6:	6043      	str	r3, [r0, #4]
            head->next = NULL;
200019a8:	6106      	str	r6, [r0, #16]
            insert_timer(head);
200019aa:	f7ff ff53 	bl	20001854 <insert_timer>
200019ae:	4627      	mov	r7, r4
    struct Handler* handlers_root = NULL;
    struct Handler* handlers_tail = NULL;


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
200019b0:	682b      	ldr	r3, [r5, #0]
200019b2:	685b      	ldr	r3, [r3, #4]
200019b4:	2b00      	cmp	r3, #0
200019b6:	d0dc      	beq.n	20001972 <update_timers+0x36>
            insert_timer(head);
        }
    }

    return handlers_root;
}
200019b8:	4640      	mov	r0, r8
200019ba:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
200019be:	bf00      	nop

200019c0 <Timer1_IRQHandler>:
#define MS_TO_S 1000

// pointer to start of linked list
struct Timer* root = NULL;

void Timer1_IRQHandler(void) {
200019c0:	b538      	push	{r3, r4, r5, lr}
	DBG("TIOMER INTERURUPT");
    struct Handler* handlers = update_timers();
200019c2:	f7ff ffbb 	bl	2000193c <update_timers>
200019c6:	4604      	mov	r4, r0
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
    TIMER->TIM1_RIS = 1U;
200019c8:	f245 0300 	movw	r3, #20480	; 0x5000
200019cc:	f2c4 0300 	movt	r3, #16384	; 0x4000
200019d0:	f04f 0201 	mov.w	r2, #1
200019d4:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
200019d6:	f3bf 8f4f 	dsb	sy

    MSS_TIM1_clear_irq();

    // if not empty, start the timer again
    if (root) {
200019da:	f24c 536c 	movw	r3, #50540	; 0xc56c
200019de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019e2:	681b      	ldr	r3, [r3, #0]
200019e4:	b16b      	cbz	r3, 20001a02 <Timer1_IRQHandler+0x42>
        MSS_TIM1_load_immediate(root->time_left);
200019e6:	685a      	ldr	r2, [r3, #4]
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
    TIMER->TIM1_LOADVAL = load_value;
200019e8:	f245 0300 	movw	r3, #20480	; 0x5000
200019ec:	f2c4 0300 	movt	r3, #16384	; 0x4000
200019f0:	605a      	str	r2, [r3, #4]
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
200019f2:	f240 0300 	movw	r3, #0
200019f6:	f2c4 230a 	movt	r3, #16906	; 0x420a
200019fa:	f04f 0201 	mov.w	r2, #1
200019fe:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        MSS_TIM1_start();
    }

    // call the timer handlers
    while (handlers) {
20001a02:	b14c      	cbz	r4, 20001a18 <Timer1_IRQHandler+0x58>
        handlers->handler(handlers->arg);
20001a04:	6823      	ldr	r3, [r4, #0]
20001a06:	68a0      	ldr	r0, [r4, #8]
20001a08:	4798      	blx	r3

        struct Handler* tmp = handlers;
        handlers = handlers->next;
20001a0a:	6865      	ldr	r5, [r4, #4]

        free(tmp);
20001a0c:	4620      	mov	r0, r4
20001a0e:	f002 fe87 	bl	20004720 <free>
        MSS_TIM1_load_immediate(root->time_left);
        MSS_TIM1_start();
    }

    // call the timer handlers
    while (handlers) {
20001a12:	b10d      	cbz	r5, 20001a18 <Timer1_IRQHandler+0x58>
20001a14:	462c      	mov	r4, r5
20001a16:	e7f5      	b.n	20001a04 <Timer1_IRQHandler+0x44>
20001a18:	bd38      	pop	{r3, r4, r5, pc}
20001a1a:	bf00      	nop

20001a1c <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
20001a1c:	b480      	push	{r7}
20001a1e:	b083      	sub	sp, #12
20001a20:	af00      	add	r7, sp, #0
20001a22:	6078      	str	r0, [r7, #4]
    return -1;
20001a24:	f04f 33ff 	mov.w	r3, #4294967295
}
20001a28:	4618      	mov	r0, r3
20001a2a:	f107 070c 	add.w	r7, r7, #12
20001a2e:	46bd      	mov	sp, r7
20001a30:	bc80      	pop	{r7}
20001a32:	4770      	bx	lr

20001a34 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
20001a34:	b480      	push	{r7}
20001a36:	b083      	sub	sp, #12
20001a38:	af00      	add	r7, sp, #0
20001a3a:	6078      	str	r0, [r7, #4]
20001a3c:	e7fe      	b.n	20001a3c <_exit+0x8>
20001a3e:	bf00      	nop

20001a40 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
20001a40:	b480      	push	{r7}
20001a42:	b083      	sub	sp, #12
20001a44:	af00      	add	r7, sp, #0
20001a46:	6078      	str	r0, [r7, #4]
20001a48:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
20001a4a:	683b      	ldr	r3, [r7, #0]
20001a4c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20001a50:	605a      	str	r2, [r3, #4]
    return 0;
20001a52:	f04f 0300 	mov.w	r3, #0
}
20001a56:	4618      	mov	r0, r3
20001a58:	f107 070c 	add.w	r7, r7, #12
20001a5c:	46bd      	mov	sp, r7
20001a5e:	bc80      	pop	{r7}
20001a60:	4770      	bx	lr
20001a62:	bf00      	nop

20001a64 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
20001a64:	b480      	push	{r7}
20001a66:	b083      	sub	sp, #12
20001a68:	af00      	add	r7, sp, #0
20001a6a:	6078      	str	r0, [r7, #4]
    return 1;
20001a6c:	f04f 0301 	mov.w	r3, #1
}
20001a70:	4618      	mov	r0, r3
20001a72:	f107 070c 	add.w	r7, r7, #12
20001a76:	46bd      	mov	sp, r7
20001a78:	bc80      	pop	{r7}
20001a7a:	4770      	bx	lr

20001a7c <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
20001a7c:	b480      	push	{r7}
20001a7e:	b085      	sub	sp, #20
20001a80:	af00      	add	r7, sp, #0
20001a82:	60f8      	str	r0, [r7, #12]
20001a84:	60b9      	str	r1, [r7, #8]
20001a86:	607a      	str	r2, [r7, #4]
    return 0;
20001a88:	f04f 0300 	mov.w	r3, #0
}
20001a8c:	4618      	mov	r0, r3
20001a8e:	f107 0714 	add.w	r7, r7, #20
20001a92:	46bd      	mov	sp, r7
20001a94:	bc80      	pop	{r7}
20001a96:	4770      	bx	lr

20001a98 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
20001a98:	b480      	push	{r7}
20001a9a:	b085      	sub	sp, #20
20001a9c:	af00      	add	r7, sp, #0
20001a9e:	60f8      	str	r0, [r7, #12]
20001aa0:	60b9      	str	r1, [r7, #8]
20001aa2:	607a      	str	r2, [r7, #4]
    return 0;
20001aa4:	f04f 0300 	mov.w	r3, #0
}
20001aa8:	4618      	mov	r0, r3
20001aaa:	f107 0714 	add.w	r7, r7, #20
20001aae:	46bd      	mov	sp, r7
20001ab0:	bc80      	pop	{r7}
20001ab2:	4770      	bx	lr

20001ab4 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20001ab4:	b580      	push	{r7, lr}
20001ab6:	b084      	sub	sp, #16
20001ab8:	af00      	add	r7, sp, #0
20001aba:	60f8      	str	r0, [r7, #12]
20001abc:	60b9      	str	r1, [r7, #8]
20001abe:	607a      	str	r2, [r7, #4]
20001ac0:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
20001ac2:	f24c 5374 	movw	r3, #50548	; 0xc574
20001ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001aca:	681b      	ldr	r3, [r3, #0]
20001acc:	2b00      	cmp	r3, #0
20001ace:	d110      	bne.n	20001af2 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
20001ad0:	f24c 50fc 	movw	r0, #50684	; 0xc5fc
20001ad4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001ad8:	f44f 4161 	mov.w	r1, #57600	; 0xe100
20001adc:	f04f 0203 	mov.w	r2, #3
20001ae0:	f000 f87e 	bl	20001be0 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
20001ae4:	f24c 5374 	movw	r3, #50548	; 0xc574
20001ae8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001aec:	f04f 0201 	mov.w	r2, #1
20001af0:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
20001af2:	683b      	ldr	r3, [r7, #0]
20001af4:	f24c 50fc 	movw	r0, #50684	; 0xc5fc
20001af8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001afc:	6879      	ldr	r1, [r7, #4]
20001afe:	461a      	mov	r2, r3
20001b00:	f000 f970 	bl	20001de4 <MSS_UART_polled_tx>
    
    return len;
20001b04:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
20001b06:	4618      	mov	r0, r3
20001b08:	f107 0710 	add.w	r7, r7, #16
20001b0c:	46bd      	mov	sp, r7
20001b0e:	bd80      	pop	{r7, pc}

20001b10 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20001b10:	b580      	push	{r7, lr}
20001b12:	b084      	sub	sp, #16
20001b14:	af00      	add	r7, sp, #0
20001b16:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20001b18:	f24c 5378 	movw	r3, #50552	; 0xc578
20001b1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b20:	681b      	ldr	r3, [r3, #0]
20001b22:	2b00      	cmp	r3, #0
20001b24:	d108      	bne.n	20001b38 <_sbrk+0x28>
    {
      heap_end = &_end;
20001b26:	f24c 5378 	movw	r3, #50552	; 0xc578
20001b2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b2e:	f24c 7230 	movw	r2, #50992	; 0xc730
20001b32:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001b36:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20001b38:	f24c 5378 	movw	r3, #50552	; 0xc578
20001b3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b40:	681b      	ldr	r3, [r3, #0]
20001b42:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20001b44:	f3ef 8308 	mrs	r3, MSP
20001b48:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
20001b4a:	f24c 5378 	movw	r3, #50552	; 0xc578
20001b4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b52:	681a      	ldr	r2, [r3, #0]
20001b54:	687b      	ldr	r3, [r7, #4]
20001b56:	441a      	add	r2, r3
20001b58:	68fb      	ldr	r3, [r7, #12]
20001b5a:	429a      	cmp	r2, r3
20001b5c:	d90f      	bls.n	20001b7e <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20001b5e:	f04f 0000 	mov.w	r0, #0
20001b62:	f04f 0101 	mov.w	r1, #1
20001b66:	f64b 329c 	movw	r2, #48028	; 0xbb9c
20001b6a:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001b6e:	f04f 0319 	mov.w	r3, #25
20001b72:	f7ff ff9f 	bl	20001ab4 <_write_r>
      _exit (1);
20001b76:	f04f 0001 	mov.w	r0, #1
20001b7a:	f7ff ff5b 	bl	20001a34 <_exit>
    }
  
    heap_end += incr;
20001b7e:	f24c 5378 	movw	r3, #50552	; 0xc578
20001b82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b86:	681a      	ldr	r2, [r3, #0]
20001b88:	687b      	ldr	r3, [r7, #4]
20001b8a:	441a      	add	r2, r3
20001b8c:	f24c 5378 	movw	r3, #50552	; 0xc578
20001b90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b94:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
20001b96:	68bb      	ldr	r3, [r7, #8]
}
20001b98:	4618      	mov	r0, r3
20001b9a:	f107 0710 	add.w	r7, r7, #16
20001b9e:	46bd      	mov	sp, r7
20001ba0:	bd80      	pop	{r7, pc}
20001ba2:	bf00      	nop

20001ba4 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001ba4:	b480      	push	{r7}
20001ba6:	b083      	sub	sp, #12
20001ba8:	af00      	add	r7, sp, #0
20001baa:	4603      	mov	r3, r0
20001bac:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001bae:	f24e 1300 	movw	r3, #57600	; 0xe100
20001bb2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001bb6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001bba:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001bbe:	88f9      	ldrh	r1, [r7, #6]
20001bc0:	f001 011f 	and.w	r1, r1, #31
20001bc4:	f04f 0001 	mov.w	r0, #1
20001bc8:	fa00 f101 	lsl.w	r1, r0, r1
20001bcc:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001bd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001bd4:	f107 070c 	add.w	r7, r7, #12
20001bd8:	46bd      	mov	sp, r7
20001bda:	bc80      	pop	{r7}
20001bdc:	4770      	bx	lr
20001bde:	bf00      	nop

20001be0 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20001be0:	b580      	push	{r7, lr}
20001be2:	b088      	sub	sp, #32
20001be4:	af00      	add	r7, sp, #0
20001be6:	60f8      	str	r0, [r7, #12]
20001be8:	60b9      	str	r1, [r7, #8]
20001bea:	4613      	mov	r3, r2
20001bec:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
20001bee:	f04f 0301 	mov.w	r3, #1
20001bf2:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
20001bf4:	f04f 0300 	mov.w	r3, #0
20001bf8:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001bfa:	68fa      	ldr	r2, [r7, #12]
20001bfc:	f24c 53fc 	movw	r3, #50684	; 0xc5fc
20001c00:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c04:	429a      	cmp	r2, r3
20001c06:	d007      	beq.n	20001c18 <MSS_UART_init+0x38>
20001c08:	68fa      	ldr	r2, [r7, #12]
20001c0a:	f24c 53d4 	movw	r3, #50644	; 0xc5d4
20001c0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c12:	429a      	cmp	r2, r3
20001c14:	d000      	beq.n	20001c18 <MSS_UART_init+0x38>
20001c16:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20001c18:	68bb      	ldr	r3, [r7, #8]
20001c1a:	2b00      	cmp	r3, #0
20001c1c:	d100      	bne.n	20001c20 <MSS_UART_init+0x40>
20001c1e:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20001c20:	f001 fa4a 	bl	200030b8 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20001c24:	68fa      	ldr	r2, [r7, #12]
20001c26:	f24c 53fc 	movw	r3, #50684	; 0xc5fc
20001c2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c2e:	429a      	cmp	r2, r3
20001c30:	d12e      	bne.n	20001c90 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
20001c32:	68fb      	ldr	r3, [r7, #12]
20001c34:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20001c38:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20001c3a:	68fb      	ldr	r3, [r7, #12]
20001c3c:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20001c40:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20001c42:	68fb      	ldr	r3, [r7, #12]
20001c44:	f04f 020a 	mov.w	r2, #10
20001c48:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20001c4a:	f64b 73b4 	movw	r3, #49076	; 0xbfb4
20001c4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c52:	681b      	ldr	r3, [r3, #0]
20001c54:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20001c56:	f242 0300 	movw	r3, #8192	; 0x2000
20001c5a:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001c5e:	f242 0200 	movw	r2, #8192	; 0x2000
20001c62:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001c66:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001c68:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20001c6c:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20001c6e:	f04f 000a 	mov.w	r0, #10
20001c72:	f7ff ff97 	bl	20001ba4 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20001c76:	f242 0300 	movw	r3, #8192	; 0x2000
20001c7a:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001c7e:	f242 0200 	movw	r2, #8192	; 0x2000
20001c82:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001c86:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001c88:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20001c8c:	631a      	str	r2, [r3, #48]	; 0x30
20001c8e:	e031      	b.n	20001cf4 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20001c90:	68fa      	ldr	r2, [r7, #12]
20001c92:	f240 0300 	movw	r3, #0
20001c96:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001c9a:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20001c9c:	68fa      	ldr	r2, [r7, #12]
20001c9e:	f240 0300 	movw	r3, #0
20001ca2:	f2c4 2320 	movt	r3, #16928	; 0x4220
20001ca6:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20001ca8:	68fb      	ldr	r3, [r7, #12]
20001caa:	f04f 020b 	mov.w	r2, #11
20001cae:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20001cb0:	f64b 73b8 	movw	r3, #49080	; 0xbfb8
20001cb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cb8:	681b      	ldr	r3, [r3, #0]
20001cba:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20001cbc:	f242 0300 	movw	r3, #8192	; 0x2000
20001cc0:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001cc4:	f242 0200 	movw	r2, #8192	; 0x2000
20001cc8:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001ccc:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001cce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20001cd2:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20001cd4:	f04f 000b 	mov.w	r0, #11
20001cd8:	f7ff ff64 	bl	20001ba4 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20001cdc:	f242 0300 	movw	r3, #8192	; 0x2000
20001ce0:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001ce4:	f242 0200 	movw	r2, #8192	; 0x2000
20001ce8:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001cec:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001cee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20001cf2:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20001cf4:	68fb      	ldr	r3, [r7, #12]
20001cf6:	681b      	ldr	r3, [r3, #0]
20001cf8:	f04f 0200 	mov.w	r2, #0
20001cfc:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20001cfe:	68bb      	ldr	r3, [r7, #8]
20001d00:	2b00      	cmp	r3, #0
20001d02:	d021      	beq.n	20001d48 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20001d04:	69ba      	ldr	r2, [r7, #24]
20001d06:	68bb      	ldr	r3, [r7, #8]
20001d08:	fbb2 f3f3 	udiv	r3, r2, r3
20001d0c:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
20001d0e:	69fb      	ldr	r3, [r7, #28]
20001d10:	f003 0308 	and.w	r3, r3, #8
20001d14:	2b00      	cmp	r3, #0
20001d16:	d006      	beq.n	20001d26 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20001d18:	69fb      	ldr	r3, [r7, #28]
20001d1a:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001d1e:	f103 0301 	add.w	r3, r3, #1
20001d22:	61fb      	str	r3, [r7, #28]
20001d24:	e003      	b.n	20001d2e <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
20001d26:	69fb      	ldr	r3, [r7, #28]
20001d28:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001d2c:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001d2e:	69fa      	ldr	r2, [r7, #28]
20001d30:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001d34:	429a      	cmp	r2, r3
20001d36:	d900      	bls.n	20001d3a <MSS_UART_init+0x15a>
20001d38:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
20001d3a:	69fa      	ldr	r2, [r7, #28]
20001d3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001d40:	429a      	cmp	r2, r3
20001d42:	d801      	bhi.n	20001d48 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20001d44:	69fb      	ldr	r3, [r7, #28]
20001d46:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20001d48:	68fb      	ldr	r3, [r7, #12]
20001d4a:	685b      	ldr	r3, [r3, #4]
20001d4c:	f04f 0201 	mov.w	r2, #1
20001d50:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20001d54:	68fb      	ldr	r3, [r7, #12]
20001d56:	681b      	ldr	r3, [r3, #0]
20001d58:	8afa      	ldrh	r2, [r7, #22]
20001d5a:	ea4f 2212 	mov.w	r2, r2, lsr #8
20001d5e:	b292      	uxth	r2, r2
20001d60:	b2d2      	uxtb	r2, r2
20001d62:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20001d64:	68fb      	ldr	r3, [r7, #12]
20001d66:	681b      	ldr	r3, [r3, #0]
20001d68:	8afa      	ldrh	r2, [r7, #22]
20001d6a:	b2d2      	uxtb	r2, r2
20001d6c:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20001d6e:	68fb      	ldr	r3, [r7, #12]
20001d70:	685b      	ldr	r3, [r3, #4]
20001d72:	f04f 0200 	mov.w	r2, #0
20001d76:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20001d7a:	68fb      	ldr	r3, [r7, #12]
20001d7c:	681b      	ldr	r3, [r3, #0]
20001d7e:	79fa      	ldrb	r2, [r7, #7]
20001d80:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20001d82:	68fb      	ldr	r3, [r7, #12]
20001d84:	681b      	ldr	r3, [r3, #0]
20001d86:	f04f 020e 	mov.w	r2, #14
20001d8a:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20001d8c:	68fb      	ldr	r3, [r7, #12]
20001d8e:	685b      	ldr	r3, [r3, #4]
20001d90:	f04f 0200 	mov.w	r2, #0
20001d94:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20001d98:	68fb      	ldr	r3, [r7, #12]
20001d9a:	f04f 0200 	mov.w	r2, #0
20001d9e:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20001da0:	68fb      	ldr	r3, [r7, #12]
20001da2:	f04f 0200 	mov.w	r2, #0
20001da6:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20001da8:	68fb      	ldr	r3, [r7, #12]
20001daa:	f04f 0200 	mov.w	r2, #0
20001dae:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20001db0:	68fb      	ldr	r3, [r7, #12]
20001db2:	f04f 0200 	mov.w	r2, #0
20001db6:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20001db8:	68fa      	ldr	r2, [r7, #12]
20001dba:	f242 03b5 	movw	r3, #8373	; 0x20b5
20001dbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dc2:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20001dc4:	68fb      	ldr	r3, [r7, #12]
20001dc6:	f04f 0200 	mov.w	r2, #0
20001dca:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20001dcc:	68fb      	ldr	r3, [r7, #12]
20001dce:	f04f 0200 	mov.w	r2, #0
20001dd2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20001dd4:	68fb      	ldr	r3, [r7, #12]
20001dd6:	f04f 0200 	mov.w	r2, #0
20001dda:	729a      	strb	r2, [r3, #10]
}
20001ddc:	f107 0720 	add.w	r7, r7, #32
20001de0:	46bd      	mov	sp, r7
20001de2:	bd80      	pop	{r7, pc}

20001de4 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20001de4:	b480      	push	{r7}
20001de6:	b089      	sub	sp, #36	; 0x24
20001de8:	af00      	add	r7, sp, #0
20001dea:	60f8      	str	r0, [r7, #12]
20001dec:	60b9      	str	r1, [r7, #8]
20001dee:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20001df0:	f04f 0300 	mov.w	r3, #0
20001df4:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001df6:	68fa      	ldr	r2, [r7, #12]
20001df8:	f24c 53fc 	movw	r3, #50684	; 0xc5fc
20001dfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e00:	429a      	cmp	r2, r3
20001e02:	d007      	beq.n	20001e14 <MSS_UART_polled_tx+0x30>
20001e04:	68fa      	ldr	r2, [r7, #12]
20001e06:	f24c 53d4 	movw	r3, #50644	; 0xc5d4
20001e0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e0e:	429a      	cmp	r2, r3
20001e10:	d000      	beq.n	20001e14 <MSS_UART_polled_tx+0x30>
20001e12:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20001e14:	68bb      	ldr	r3, [r7, #8]
20001e16:	2b00      	cmp	r3, #0
20001e18:	d100      	bne.n	20001e1c <MSS_UART_polled_tx+0x38>
20001e1a:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20001e1c:	687b      	ldr	r3, [r7, #4]
20001e1e:	2b00      	cmp	r3, #0
20001e20:	d100      	bne.n	20001e24 <MSS_UART_polled_tx+0x40>
20001e22:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001e24:	68fa      	ldr	r2, [r7, #12]
20001e26:	f24c 53fc 	movw	r3, #50684	; 0xc5fc
20001e2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e2e:	429a      	cmp	r2, r3
20001e30:	d006      	beq.n	20001e40 <MSS_UART_polled_tx+0x5c>
20001e32:	68fa      	ldr	r2, [r7, #12]
20001e34:	f24c 53d4 	movw	r3, #50644	; 0xc5d4
20001e38:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e3c:	429a      	cmp	r2, r3
20001e3e:	d13d      	bne.n	20001ebc <MSS_UART_polled_tx+0xd8>
20001e40:	68bb      	ldr	r3, [r7, #8]
20001e42:	2b00      	cmp	r3, #0
20001e44:	d03a      	beq.n	20001ebc <MSS_UART_polled_tx+0xd8>
20001e46:	687b      	ldr	r3, [r7, #4]
20001e48:	2b00      	cmp	r3, #0
20001e4a:	d037      	beq.n	20001ebc <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20001e4c:	68fb      	ldr	r3, [r7, #12]
20001e4e:	681b      	ldr	r3, [r3, #0]
20001e50:	7d1b      	ldrb	r3, [r3, #20]
20001e52:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20001e54:	68fb      	ldr	r3, [r7, #12]
20001e56:	7a9a      	ldrb	r2, [r3, #10]
20001e58:	7efb      	ldrb	r3, [r7, #27]
20001e5a:	ea42 0303 	orr.w	r3, r2, r3
20001e5e:	b2da      	uxtb	r2, r3
20001e60:	68fb      	ldr	r3, [r7, #12]
20001e62:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20001e64:	7efb      	ldrb	r3, [r7, #27]
20001e66:	f003 0320 	and.w	r3, r3, #32
20001e6a:	2b00      	cmp	r3, #0
20001e6c:	d023      	beq.n	20001eb6 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20001e6e:	f04f 0310 	mov.w	r3, #16
20001e72:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20001e74:	687b      	ldr	r3, [r7, #4]
20001e76:	2b0f      	cmp	r3, #15
20001e78:	d801      	bhi.n	20001e7e <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
20001e7a:	687b      	ldr	r3, [r7, #4]
20001e7c:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001e7e:	f04f 0300 	mov.w	r3, #0
20001e82:	617b      	str	r3, [r7, #20]
20001e84:	e00e      	b.n	20001ea4 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20001e86:	68fb      	ldr	r3, [r7, #12]
20001e88:	681b      	ldr	r3, [r3, #0]
20001e8a:	68b9      	ldr	r1, [r7, #8]
20001e8c:	693a      	ldr	r2, [r7, #16]
20001e8e:	440a      	add	r2, r1
20001e90:	7812      	ldrb	r2, [r2, #0]
20001e92:	701a      	strb	r2, [r3, #0]
20001e94:	693b      	ldr	r3, [r7, #16]
20001e96:	f103 0301 	add.w	r3, r3, #1
20001e9a:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001e9c:	697b      	ldr	r3, [r7, #20]
20001e9e:	f103 0301 	add.w	r3, r3, #1
20001ea2:	617b      	str	r3, [r7, #20]
20001ea4:	697a      	ldr	r2, [r7, #20]
20001ea6:	69fb      	ldr	r3, [r7, #28]
20001ea8:	429a      	cmp	r2, r3
20001eaa:	d3ec      	bcc.n	20001e86 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20001eac:	687a      	ldr	r2, [r7, #4]
20001eae:	697b      	ldr	r3, [r7, #20]
20001eb0:	ebc3 0302 	rsb	r3, r3, r2
20001eb4:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
20001eb6:	687b      	ldr	r3, [r7, #4]
20001eb8:	2b00      	cmp	r3, #0
20001eba:	d1c7      	bne.n	20001e4c <MSS_UART_polled_tx+0x68>
    }
}
20001ebc:	f107 0724 	add.w	r7, r7, #36	; 0x24
20001ec0:	46bd      	mov	sp, r7
20001ec2:	bc80      	pop	{r7}
20001ec4:	4770      	bx	lr
20001ec6:	bf00      	nop

20001ec8 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
20001ec8:	b480      	push	{r7}
20001eca:	b087      	sub	sp, #28
20001ecc:	af00      	add	r7, sp, #0
20001ece:	6078      	str	r0, [r7, #4]
20001ed0:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
20001ed2:	f04f 0300 	mov.w	r3, #0
20001ed6:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001ed8:	687a      	ldr	r2, [r7, #4]
20001eda:	f24c 53fc 	movw	r3, #50684	; 0xc5fc
20001ede:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ee2:	429a      	cmp	r2, r3
20001ee4:	d007      	beq.n	20001ef6 <MSS_UART_polled_tx_string+0x2e>
20001ee6:	687a      	ldr	r2, [r7, #4]
20001ee8:	f24c 53d4 	movw	r3, #50644	; 0xc5d4
20001eec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ef0:	429a      	cmp	r2, r3
20001ef2:	d000      	beq.n	20001ef6 <MSS_UART_polled_tx_string+0x2e>
20001ef4:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
20001ef6:	683b      	ldr	r3, [r7, #0]
20001ef8:	2b00      	cmp	r3, #0
20001efa:	d100      	bne.n	20001efe <MSS_UART_polled_tx_string+0x36>
20001efc:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001efe:	687a      	ldr	r2, [r7, #4]
20001f00:	f24c 53fc 	movw	r3, #50684	; 0xc5fc
20001f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f08:	429a      	cmp	r2, r3
20001f0a:	d006      	beq.n	20001f1a <MSS_UART_polled_tx_string+0x52>
20001f0c:	687a      	ldr	r2, [r7, #4]
20001f0e:	f24c 53d4 	movw	r3, #50644	; 0xc5d4
20001f12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f16:	429a      	cmp	r2, r3
20001f18:	d138      	bne.n	20001f8c <MSS_UART_polled_tx_string+0xc4>
20001f1a:	683b      	ldr	r3, [r7, #0]
20001f1c:	2b00      	cmp	r3, #0
20001f1e:	d035      	beq.n	20001f8c <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
20001f20:	683a      	ldr	r2, [r7, #0]
20001f22:	68bb      	ldr	r3, [r7, #8]
20001f24:	4413      	add	r3, r2
20001f26:	781b      	ldrb	r3, [r3, #0]
20001f28:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20001f2a:	e02c      	b.n	20001f86 <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
20001f2c:	687b      	ldr	r3, [r7, #4]
20001f2e:	681b      	ldr	r3, [r3, #0]
20001f30:	7d1b      	ldrb	r3, [r3, #20]
20001f32:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
20001f34:	687b      	ldr	r3, [r7, #4]
20001f36:	7a9a      	ldrb	r2, [r3, #10]
20001f38:	7dfb      	ldrb	r3, [r7, #23]
20001f3a:	ea42 0303 	orr.w	r3, r2, r3
20001f3e:	b2da      	uxtb	r2, r3
20001f40:	687b      	ldr	r3, [r7, #4]
20001f42:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
20001f44:	7dfb      	ldrb	r3, [r7, #23]
20001f46:	f003 0320 	and.w	r3, r3, #32
20001f4a:	2b00      	cmp	r3, #0
20001f4c:	d0ee      	beq.n	20001f2c <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
20001f4e:	f04f 0300 	mov.w	r3, #0
20001f52:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20001f54:	e011      	b.n	20001f7a <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
20001f56:	687b      	ldr	r3, [r7, #4]
20001f58:	681b      	ldr	r3, [r3, #0]
20001f5a:	693a      	ldr	r2, [r7, #16]
20001f5c:	b2d2      	uxtb	r2, r2
20001f5e:	701a      	strb	r2, [r3, #0]
                ++fill_size;
20001f60:	68fb      	ldr	r3, [r7, #12]
20001f62:	f103 0301 	add.w	r3, r3, #1
20001f66:	60fb      	str	r3, [r7, #12]
                char_idx++;
20001f68:	68bb      	ldr	r3, [r7, #8]
20001f6a:	f103 0301 	add.w	r3, r3, #1
20001f6e:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20001f70:	683a      	ldr	r2, [r7, #0]
20001f72:	68bb      	ldr	r3, [r7, #8]
20001f74:	4413      	add	r3, r2
20001f76:	781b      	ldrb	r3, [r3, #0]
20001f78:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20001f7a:	693b      	ldr	r3, [r7, #16]
20001f7c:	2b00      	cmp	r3, #0
20001f7e:	d002      	beq.n	20001f86 <MSS_UART_polled_tx_string+0xbe>
20001f80:	68fb      	ldr	r3, [r7, #12]
20001f82:	2b0f      	cmp	r3, #15
20001f84:	d9e7      	bls.n	20001f56 <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20001f86:	693b      	ldr	r3, [r7, #16]
20001f88:	2b00      	cmp	r3, #0
20001f8a:	d1cf      	bne.n	20001f2c <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
20001f8c:	f107 071c 	add.w	r7, r7, #28
20001f90:	46bd      	mov	sp, r7
20001f92:	bc80      	pop	{r7}
20001f94:	4770      	bx	lr
20001f96:	bf00      	nop

20001f98 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20001f98:	b580      	push	{r7, lr}
20001f9a:	b084      	sub	sp, #16
20001f9c:	af00      	add	r7, sp, #0
20001f9e:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001fa0:	687a      	ldr	r2, [r7, #4]
20001fa2:	f24c 53fc 	movw	r3, #50684	; 0xc5fc
20001fa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001faa:	429a      	cmp	r2, r3
20001fac:	d007      	beq.n	20001fbe <MSS_UART_isr+0x26>
20001fae:	687a      	ldr	r2, [r7, #4]
20001fb0:	f24c 53d4 	movw	r3, #50644	; 0xc5d4
20001fb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fb8:	429a      	cmp	r2, r3
20001fba:	d000      	beq.n	20001fbe <MSS_UART_isr+0x26>
20001fbc:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20001fbe:	687a      	ldr	r2, [r7, #4]
20001fc0:	f24c 53fc 	movw	r3, #50684	; 0xc5fc
20001fc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fc8:	429a      	cmp	r2, r3
20001fca:	d006      	beq.n	20001fda <MSS_UART_isr+0x42>
20001fcc:	687a      	ldr	r2, [r7, #4]
20001fce:	f24c 53d4 	movw	r3, #50644	; 0xc5d4
20001fd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fd6:	429a      	cmp	r2, r3
20001fd8:	d167      	bne.n	200020aa <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20001fda:	687b      	ldr	r3, [r7, #4]
20001fdc:	681b      	ldr	r3, [r3, #0]
20001fde:	7a1b      	ldrb	r3, [r3, #8]
20001fe0:	b2db      	uxtb	r3, r3
20001fe2:	f003 030f 	and.w	r3, r3, #15
20001fe6:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
20001fe8:	7bfb      	ldrb	r3, [r7, #15]
20001fea:	2b0c      	cmp	r3, #12
20001fec:	d854      	bhi.n	20002098 <MSS_UART_isr+0x100>
20001fee:	a201      	add	r2, pc, #4	; (adr r2, 20001ff4 <MSS_UART_isr+0x5c>)
20001ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20001ff4:	20002029 	.word	0x20002029
20001ff8:	20002099 	.word	0x20002099
20001ffc:	20002045 	.word	0x20002045
20002000:	20002099 	.word	0x20002099
20002004:	20002061 	.word	0x20002061
20002008:	20002099 	.word	0x20002099
2000200c:	2000207d 	.word	0x2000207d
20002010:	20002099 	.word	0x20002099
20002014:	20002099 	.word	0x20002099
20002018:	20002099 	.word	0x20002099
2000201c:	20002099 	.word	0x20002099
20002020:	20002099 	.word	0x20002099
20002024:	20002061 	.word	0x20002061
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20002028:	687b      	ldr	r3, [r7, #4]
2000202a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
2000202c:	2b00      	cmp	r3, #0
2000202e:	d100      	bne.n	20002032 <MSS_UART_isr+0x9a>
20002030:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
20002032:	687b      	ldr	r3, [r7, #4]
20002034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20002036:	2b00      	cmp	r3, #0
20002038:	d030      	beq.n	2000209c <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
2000203a:	687b      	ldr	r3, [r7, #4]
2000203c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
2000203e:	6878      	ldr	r0, [r7, #4]
20002040:	4798      	blx	r3
                }
            }
            break;
20002042:	e032      	b.n	200020aa <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20002044:	687b      	ldr	r3, [r7, #4]
20002046:	6a1b      	ldr	r3, [r3, #32]
20002048:	2b00      	cmp	r3, #0
2000204a:	d100      	bne.n	2000204e <MSS_UART_isr+0xb6>
2000204c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
2000204e:	687b      	ldr	r3, [r7, #4]
20002050:	6a1b      	ldr	r3, [r3, #32]
20002052:	2b00      	cmp	r3, #0
20002054:	d024      	beq.n	200020a0 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
20002056:	687b      	ldr	r3, [r7, #4]
20002058:	6a1b      	ldr	r3, [r3, #32]
2000205a:	6878      	ldr	r0, [r7, #4]
2000205c:	4798      	blx	r3
                }
            }
            break;
2000205e:	e024      	b.n	200020aa <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20002060:	687b      	ldr	r3, [r7, #4]
20002062:	69db      	ldr	r3, [r3, #28]
20002064:	2b00      	cmp	r3, #0
20002066:	d100      	bne.n	2000206a <MSS_UART_isr+0xd2>
20002068:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
2000206a:	687b      	ldr	r3, [r7, #4]
2000206c:	69db      	ldr	r3, [r3, #28]
2000206e:	2b00      	cmp	r3, #0
20002070:	d018      	beq.n	200020a4 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
20002072:	687b      	ldr	r3, [r7, #4]
20002074:	69db      	ldr	r3, [r3, #28]
20002076:	6878      	ldr	r0, [r7, #4]
20002078:	4798      	blx	r3
                }
            }
            break;
2000207a:	e016      	b.n	200020aa <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
2000207c:	687b      	ldr	r3, [r7, #4]
2000207e:	699b      	ldr	r3, [r3, #24]
20002080:	2b00      	cmp	r3, #0
20002082:	d100      	bne.n	20002086 <MSS_UART_isr+0xee>
20002084:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
20002086:	687b      	ldr	r3, [r7, #4]
20002088:	699b      	ldr	r3, [r3, #24]
2000208a:	2b00      	cmp	r3, #0
2000208c:	d00c      	beq.n	200020a8 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
2000208e:	687b      	ldr	r3, [r7, #4]
20002090:	699b      	ldr	r3, [r3, #24]
20002092:	6878      	ldr	r0, [r7, #4]
20002094:	4798      	blx	r3
                }
            }
            break;
20002096:	e008      	b.n	200020aa <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20002098:	be00      	bkpt	0x0000
2000209a:	e006      	b.n	200020aa <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
2000209c:	bf00      	nop
2000209e:	e004      	b.n	200020aa <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
200020a0:	bf00      	nop
200020a2:	e002      	b.n	200020aa <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
200020a4:	bf00      	nop
200020a6:	e000      	b.n	200020aa <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
200020a8:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
200020aa:	f107 0710 	add.w	r7, r7, #16
200020ae:	46bd      	mov	sp, r7
200020b0:	bd80      	pop	{r7, pc}
200020b2:	bf00      	nop

200020b4 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
200020b4:	b480      	push	{r7}
200020b6:	b087      	sub	sp, #28
200020b8:	af00      	add	r7, sp, #0
200020ba:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200020bc:	687a      	ldr	r2, [r7, #4]
200020be:	f24c 53fc 	movw	r3, #50684	; 0xc5fc
200020c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020c6:	429a      	cmp	r2, r3
200020c8:	d007      	beq.n	200020da <default_tx_handler+0x26>
200020ca:	687a      	ldr	r2, [r7, #4]
200020cc:	f24c 53d4 	movw	r3, #50644	; 0xc5d4
200020d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020d4:	429a      	cmp	r2, r3
200020d6:	d000      	beq.n	200020da <default_tx_handler+0x26>
200020d8:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
200020da:	687b      	ldr	r3, [r7, #4]
200020dc:	68db      	ldr	r3, [r3, #12]
200020de:	2b00      	cmp	r3, #0
200020e0:	d100      	bne.n	200020e4 <default_tx_handler+0x30>
200020e2:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
200020e4:	687b      	ldr	r3, [r7, #4]
200020e6:	691b      	ldr	r3, [r3, #16]
200020e8:	2b00      	cmp	r3, #0
200020ea:	d100      	bne.n	200020ee <default_tx_handler+0x3a>
200020ec:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200020ee:	687a      	ldr	r2, [r7, #4]
200020f0:	f24c 53fc 	movw	r3, #50684	; 0xc5fc
200020f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020f8:	429a      	cmp	r2, r3
200020fa:	d006      	beq.n	2000210a <default_tx_handler+0x56>
200020fc:	687a      	ldr	r2, [r7, #4]
200020fe:	f24c 53d4 	movw	r3, #50644	; 0xc5d4
20002102:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002106:	429a      	cmp	r2, r3
20002108:	d152      	bne.n	200021b0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
2000210a:	687b      	ldr	r3, [r7, #4]
2000210c:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000210e:	2b00      	cmp	r3, #0
20002110:	d04e      	beq.n	200021b0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
20002112:	687b      	ldr	r3, [r7, #4]
20002114:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20002116:	2b00      	cmp	r3, #0
20002118:	d04a      	beq.n	200021b0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
2000211a:	687b      	ldr	r3, [r7, #4]
2000211c:	681b      	ldr	r3, [r3, #0]
2000211e:	7d1b      	ldrb	r3, [r3, #20]
20002120:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
20002122:	687b      	ldr	r3, [r7, #4]
20002124:	7a9a      	ldrb	r2, [r3, #10]
20002126:	7afb      	ldrb	r3, [r7, #11]
20002128:	ea42 0303 	orr.w	r3, r2, r3
2000212c:	b2da      	uxtb	r2, r3
2000212e:	687b      	ldr	r3, [r7, #4]
20002130:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20002132:	7afb      	ldrb	r3, [r7, #11]
20002134:	f003 0320 	and.w	r3, r3, #32
20002138:	2b00      	cmp	r3, #0
2000213a:	d029      	beq.n	20002190 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
2000213c:	f04f 0310 	mov.w	r3, #16
20002140:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20002142:	687b      	ldr	r3, [r7, #4]
20002144:	691a      	ldr	r2, [r3, #16]
20002146:	687b      	ldr	r3, [r7, #4]
20002148:	695b      	ldr	r3, [r3, #20]
2000214a:	ebc3 0302 	rsb	r3, r3, r2
2000214e:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20002150:	697b      	ldr	r3, [r7, #20]
20002152:	2b0f      	cmp	r3, #15
20002154:	d801      	bhi.n	2000215a <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
20002156:	697b      	ldr	r3, [r7, #20]
20002158:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
2000215a:	f04f 0300 	mov.w	r3, #0
2000215e:	60fb      	str	r3, [r7, #12]
20002160:	e012      	b.n	20002188 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20002162:	687b      	ldr	r3, [r7, #4]
20002164:	681b      	ldr	r3, [r3, #0]
20002166:	687a      	ldr	r2, [r7, #4]
20002168:	68d1      	ldr	r1, [r2, #12]
2000216a:	687a      	ldr	r2, [r7, #4]
2000216c:	6952      	ldr	r2, [r2, #20]
2000216e:	440a      	add	r2, r1
20002170:	7812      	ldrb	r2, [r2, #0]
20002172:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
20002174:	687b      	ldr	r3, [r7, #4]
20002176:	695b      	ldr	r3, [r3, #20]
20002178:	f103 0201 	add.w	r2, r3, #1
2000217c:	687b      	ldr	r3, [r7, #4]
2000217e:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20002180:	68fb      	ldr	r3, [r7, #12]
20002182:	f103 0301 	add.w	r3, r3, #1
20002186:	60fb      	str	r3, [r7, #12]
20002188:	68fa      	ldr	r2, [r7, #12]
2000218a:	693b      	ldr	r3, [r7, #16]
2000218c:	429a      	cmp	r2, r3
2000218e:	d3e8      	bcc.n	20002162 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20002190:	687b      	ldr	r3, [r7, #4]
20002192:	695a      	ldr	r2, [r3, #20]
20002194:	687b      	ldr	r3, [r7, #4]
20002196:	691b      	ldr	r3, [r3, #16]
20002198:	429a      	cmp	r2, r3
2000219a:	d109      	bne.n	200021b0 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
2000219c:	687b      	ldr	r3, [r7, #4]
2000219e:	f04f 0200 	mov.w	r2, #0
200021a2:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
200021a4:	687b      	ldr	r3, [r7, #4]
200021a6:	685b      	ldr	r3, [r3, #4]
200021a8:	f04f 0200 	mov.w	r2, #0
200021ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
200021b0:	f107 071c 	add.w	r7, r7, #28
200021b4:	46bd      	mov	sp, r7
200021b6:	bc80      	pop	{r7}
200021b8:	4770      	bx	lr
200021ba:	bf00      	nop

200021bc <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
200021bc:	4668      	mov	r0, sp
200021be:	f020 0107 	bic.w	r1, r0, #7
200021c2:	468d      	mov	sp, r1
200021c4:	b589      	push	{r0, r3, r7, lr}
200021c6:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
200021c8:	f24c 50fc 	movw	r0, #50684	; 0xc5fc
200021cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200021d0:	f7ff fee2 	bl	20001f98 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
200021d4:	f04f 000a 	mov.w	r0, #10
200021d8:	f7ff fce4 	bl	20001ba4 <NVIC_ClearPendingIRQ>
}
200021dc:	46bd      	mov	sp, r7
200021de:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200021e2:	4685      	mov	sp, r0
200021e4:	4770      	bx	lr
200021e6:	bf00      	nop

200021e8 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
200021e8:	4668      	mov	r0, sp
200021ea:	f020 0107 	bic.w	r1, r0, #7
200021ee:	468d      	mov	sp, r1
200021f0:	b589      	push	{r0, r3, r7, lr}
200021f2:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
200021f4:	f24c 50d4 	movw	r0, #50644	; 0xc5d4
200021f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200021fc:	f7ff fecc 	bl	20001f98 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
20002200:	f04f 000b 	mov.w	r0, #11
20002204:	f7ff fcce 	bl	20001ba4 <NVIC_ClearPendingIRQ>
}
20002208:	46bd      	mov	sp, r7
2000220a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000220e:	4685      	mov	sp, r0
20002210:	4770      	bx	lr
20002212:	bf00      	nop

20002214 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20002214:	b480      	push	{r7}
20002216:	b083      	sub	sp, #12
20002218:	af00      	add	r7, sp, #0
2000221a:	4603      	mov	r3, r0
2000221c:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000221e:	f24e 1300 	movw	r3, #57600	; 0xe100
20002222:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002226:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000222a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000222e:	88f9      	ldrh	r1, [r7, #6]
20002230:	f001 011f 	and.w	r1, r1, #31
20002234:	f04f 0001 	mov.w	r0, #1
20002238:	fa00 f101 	lsl.w	r1, r0, r1
2000223c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002240:	f107 070c 	add.w	r7, r7, #12
20002244:	46bd      	mov	sp, r7
20002246:	bc80      	pop	{r7}
20002248:	4770      	bx	lr
2000224a:	bf00      	nop

2000224c <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
2000224c:	b480      	push	{r7}
2000224e:	b083      	sub	sp, #12
20002250:	af00      	add	r7, sp, #0
20002252:	4603      	mov	r3, r0
20002254:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20002256:	f24e 1300 	movw	r3, #57600	; 0xe100
2000225a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000225e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002262:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002266:	88f9      	ldrh	r1, [r7, #6]
20002268:	f001 011f 	and.w	r1, r1, #31
2000226c:	f04f 0001 	mov.w	r0, #1
20002270:	fa00 f101 	lsl.w	r1, r0, r1
20002274:	f102 0220 	add.w	r2, r2, #32
20002278:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000227c:	f107 070c 	add.w	r7, r7, #12
20002280:	46bd      	mov	sp, r7
20002282:	bc80      	pop	{r7}
20002284:	4770      	bx	lr
20002286:	bf00      	nop

20002288 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002288:	b480      	push	{r7}
2000228a:	b083      	sub	sp, #12
2000228c:	af00      	add	r7, sp, #0
2000228e:	4603      	mov	r3, r0
20002290:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002292:	f24e 1300 	movw	r3, #57600	; 0xe100
20002296:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000229a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000229e:	ea4f 1252 	mov.w	r2, r2, lsr #5
200022a2:	88f9      	ldrh	r1, [r7, #6]
200022a4:	f001 011f 	and.w	r1, r1, #31
200022a8:	f04f 0001 	mov.w	r0, #1
200022ac:	fa00 f101 	lsl.w	r1, r0, r1
200022b0:	f102 0260 	add.w	r2, r2, #96	; 0x60
200022b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200022b8:	f107 070c 	add.w	r7, r7, #12
200022bc:	46bd      	mov	sp, r7
200022be:	bc80      	pop	{r7}
200022c0:	4770      	bx	lr
200022c2:	bf00      	nop

200022c4 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
200022c4:	b580      	push	{r7, lr}
200022c6:	b084      	sub	sp, #16
200022c8:	af00      	add	r7, sp, #0
200022ca:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200022cc:	687a      	ldr	r2, [r7, #4]
200022ce:	f24c 63a8 	movw	r3, #50856	; 0xc6a8
200022d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022d6:	429a      	cmp	r2, r3
200022d8:	d007      	beq.n	200022ea <MSS_SPI_init+0x26>
200022da:	687a      	ldr	r2, [r7, #4]
200022dc:	f24c 6324 	movw	r3, #50724	; 0xc624
200022e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022e4:	429a      	cmp	r2, r3
200022e6:	d000      	beq.n	200022ea <MSS_SPI_init+0x26>
200022e8:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200022ea:	687b      	ldr	r3, [r7, #4]
200022ec:	889b      	ldrh	r3, [r3, #4]
200022ee:	b21b      	sxth	r3, r3
200022f0:	4618      	mov	r0, r3
200022f2:	f7ff ffab 	bl	2000224c <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
200022f6:	6878      	ldr	r0, [r7, #4]
200022f8:	f04f 0100 	mov.w	r1, #0
200022fc:	f04f 0284 	mov.w	r2, #132	; 0x84
20002300:	f002 fdb8 	bl	20004e74 <memset>
    
    this_spi->cmd_done = 1u;
20002304:	687b      	ldr	r3, [r7, #4]
20002306:	f04f 0201 	mov.w	r2, #1
2000230a:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
2000230c:	f04f 0300 	mov.w	r3, #0
20002310:	81fb      	strh	r3, [r7, #14]
20002312:	e00d      	b.n	20002330 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
20002314:	89fb      	ldrh	r3, [r7, #14]
20002316:	687a      	ldr	r2, [r7, #4]
20002318:	f103 0306 	add.w	r3, r3, #6
2000231c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002320:	4413      	add	r3, r2
20002322:	f04f 32ff 	mov.w	r2, #4294967295
20002326:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20002328:	89fb      	ldrh	r3, [r7, #14]
2000232a:	f103 0301 	add.w	r3, r3, #1
2000232e:	81fb      	strh	r3, [r7, #14]
20002330:	89fb      	ldrh	r3, [r7, #14]
20002332:	2b07      	cmp	r3, #7
20002334:	d9ee      	bls.n	20002314 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
20002336:	687a      	ldr	r2, [r7, #4]
20002338:	f24c 63a8 	movw	r3, #50856	; 0xc6a8
2000233c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002340:	429a      	cmp	r2, r3
20002342:	d126      	bne.n	20002392 <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20002344:	687a      	ldr	r2, [r7, #4]
20002346:	f241 0300 	movw	r3, #4096	; 0x1000
2000234a:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000234e:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20002350:	687b      	ldr	r3, [r7, #4]
20002352:	f04f 020c 	mov.w	r2, #12
20002356:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20002358:	f242 0300 	movw	r3, #8192	; 0x2000
2000235c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002360:	f242 0200 	movw	r2, #8192	; 0x2000
20002364:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002368:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000236a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
2000236e:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20002370:	f04f 000c 	mov.w	r0, #12
20002374:	f7ff ff88 	bl	20002288 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20002378:	f242 0300 	movw	r3, #8192	; 0x2000
2000237c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002380:	f242 0200 	movw	r2, #8192	; 0x2000
20002384:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002388:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000238a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
2000238e:	631a      	str	r2, [r3, #48]	; 0x30
20002390:	e025      	b.n	200023de <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20002392:	687a      	ldr	r2, [r7, #4]
20002394:	f241 0300 	movw	r3, #4096	; 0x1000
20002398:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000239c:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
2000239e:	687b      	ldr	r3, [r7, #4]
200023a0:	f04f 020d 	mov.w	r2, #13
200023a4:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
200023a6:	f242 0300 	movw	r3, #8192	; 0x2000
200023aa:	f2ce 0304 	movt	r3, #57348	; 0xe004
200023ae:	f242 0200 	movw	r2, #8192	; 0x2000
200023b2:	f2ce 0204 	movt	r2, #57348	; 0xe004
200023b6:	6b12      	ldr	r2, [r2, #48]	; 0x30
200023b8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
200023bc:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
200023be:	f04f 000d 	mov.w	r0, #13
200023c2:	f7ff ff61 	bl	20002288 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
200023c6:	f242 0300 	movw	r3, #8192	; 0x2000
200023ca:	f2ce 0304 	movt	r3, #57348	; 0xe004
200023ce:	f242 0200 	movw	r2, #8192	; 0x2000
200023d2:	f2ce 0204 	movt	r2, #57348	; 0xe004
200023d6:	6b12      	ldr	r2, [r2, #48]	; 0x30
200023d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
200023dc:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
200023de:	687b      	ldr	r3, [r7, #4]
200023e0:	681b      	ldr	r3, [r3, #0]
200023e2:	687a      	ldr	r2, [r7, #4]
200023e4:	6812      	ldr	r2, [r2, #0]
200023e6:	6812      	ldr	r2, [r2, #0]
200023e8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
200023ec:	601a      	str	r2, [r3, #0]
}
200023ee:	f107 0710 	add.w	r7, r7, #16
200023f2:	46bd      	mov	sp, r7
200023f4:	bd80      	pop	{r7, pc}
200023f6:	bf00      	nop

200023f8 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
200023f8:	b580      	push	{r7, lr}
200023fa:	b08a      	sub	sp, #40	; 0x28
200023fc:	af00      	add	r7, sp, #0
200023fe:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
20002400:	687b      	ldr	r3, [r7, #4]
20002402:	681b      	ldr	r3, [r3, #0]
20002404:	681b      	ldr	r3, [r3, #0]
20002406:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
20002408:	687b      	ldr	r3, [r7, #4]
2000240a:	681b      	ldr	r3, [r3, #0]
2000240c:	699b      	ldr	r3, [r3, #24]
2000240e:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
20002410:	687b      	ldr	r3, [r7, #4]
20002412:	681b      	ldr	r3, [r3, #0]
20002414:	685b      	ldr	r3, [r3, #4]
20002416:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
20002418:	687b      	ldr	r3, [r7, #4]
2000241a:	681b      	ldr	r3, [r3, #0]
2000241c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
2000241e:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
20002420:	687b      	ldr	r3, [r7, #4]
20002422:	681b      	ldr	r3, [r3, #0]
20002424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002426:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
20002428:	687b      	ldr	r3, [r7, #4]
2000242a:	681b      	ldr	r3, [r3, #0]
2000242c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
2000242e:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
20002430:	687b      	ldr	r3, [r7, #4]
20002432:	681b      	ldr	r3, [r3, #0]
20002434:	69db      	ldr	r3, [r3, #28]
20002436:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
20002438:	687a      	ldr	r2, [r7, #4]
2000243a:	f24c 63a8 	movw	r3, #50856	; 0xc6a8
2000243e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002442:	429a      	cmp	r2, r3
20002444:	d12e      	bne.n	200024a4 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20002446:	687a      	ldr	r2, [r7, #4]
20002448:	f241 0300 	movw	r3, #4096	; 0x1000
2000244c:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002450:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20002452:	687b      	ldr	r3, [r7, #4]
20002454:	f04f 020c 	mov.w	r2, #12
20002458:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
2000245a:	f242 0300 	movw	r3, #8192	; 0x2000
2000245e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002462:	f242 0200 	movw	r2, #8192	; 0x2000
20002466:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000246a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000246c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20002470:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20002472:	f04f 000c 	mov.w	r0, #12
20002476:	f7ff ff07 	bl	20002288 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
2000247a:	f242 0300 	movw	r3, #8192	; 0x2000
2000247e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002482:	f242 0200 	movw	r2, #8192	; 0x2000
20002486:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000248a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000248c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20002490:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002492:	687b      	ldr	r3, [r7, #4]
20002494:	681b      	ldr	r3, [r3, #0]
20002496:	687a      	ldr	r2, [r7, #4]
20002498:	6812      	ldr	r2, [r2, #0]
2000249a:	6812      	ldr	r2, [r2, #0]
2000249c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
200024a0:	601a      	str	r2, [r3, #0]
200024a2:	e02d      	b.n	20002500 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
200024a4:	687a      	ldr	r2, [r7, #4]
200024a6:	f241 0300 	movw	r3, #4096	; 0x1000
200024aa:	f2c4 0301 	movt	r3, #16385	; 0x4001
200024ae:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
200024b0:	687b      	ldr	r3, [r7, #4]
200024b2:	f04f 020d 	mov.w	r2, #13
200024b6:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
200024b8:	f242 0300 	movw	r3, #8192	; 0x2000
200024bc:	f2ce 0304 	movt	r3, #57348	; 0xe004
200024c0:	f242 0200 	movw	r2, #8192	; 0x2000
200024c4:	f2ce 0204 	movt	r2, #57348	; 0xe004
200024c8:	6b12      	ldr	r2, [r2, #48]	; 0x30
200024ca:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
200024ce:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
200024d0:	f04f 000d 	mov.w	r0, #13
200024d4:	f7ff fed8 	bl	20002288 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
200024d8:	f242 0300 	movw	r3, #8192	; 0x2000
200024dc:	f2ce 0304 	movt	r3, #57348	; 0xe004
200024e0:	f242 0200 	movw	r2, #8192	; 0x2000
200024e4:	f2ce 0204 	movt	r2, #57348	; 0xe004
200024e8:	6b12      	ldr	r2, [r2, #48]	; 0x30
200024ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
200024ee:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
200024f0:	687b      	ldr	r3, [r7, #4]
200024f2:	681b      	ldr	r3, [r3, #0]
200024f4:	687a      	ldr	r2, [r7, #4]
200024f6:	6812      	ldr	r2, [r2, #0]
200024f8:	6812      	ldr	r2, [r2, #0]
200024fa:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
200024fe:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
20002500:	68fb      	ldr	r3, [r7, #12]
20002502:	f023 0301 	bic.w	r3, r3, #1
20002506:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
20002508:	687b      	ldr	r3, [r7, #4]
2000250a:	681b      	ldr	r3, [r3, #0]
2000250c:	68fa      	ldr	r2, [r7, #12]
2000250e:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
20002510:	687b      	ldr	r3, [r7, #4]
20002512:	681b      	ldr	r3, [r3, #0]
20002514:	693a      	ldr	r2, [r7, #16]
20002516:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
20002518:	687b      	ldr	r3, [r7, #4]
2000251a:	681b      	ldr	r3, [r3, #0]
2000251c:	697a      	ldr	r2, [r7, #20]
2000251e:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002520:	687b      	ldr	r3, [r7, #4]
20002522:	681b      	ldr	r3, [r3, #0]
20002524:	687a      	ldr	r2, [r7, #4]
20002526:	6812      	ldr	r2, [r2, #0]
20002528:	6812      	ldr	r2, [r2, #0]
2000252a:	f042 0201 	orr.w	r2, r2, #1
2000252e:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
20002530:	687b      	ldr	r3, [r7, #4]
20002532:	681b      	ldr	r3, [r3, #0]
20002534:	69ba      	ldr	r2, [r7, #24]
20002536:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
20002538:	687b      	ldr	r3, [r7, #4]
2000253a:	681b      	ldr	r3, [r3, #0]
2000253c:	69fa      	ldr	r2, [r7, #28]
2000253e:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
20002540:	687b      	ldr	r3, [r7, #4]
20002542:	681b      	ldr	r3, [r3, #0]
20002544:	6a3a      	ldr	r2, [r7, #32]
20002546:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
20002548:	687b      	ldr	r3, [r7, #4]
2000254a:	681b      	ldr	r3, [r3, #0]
2000254c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
2000254e:	61da      	str	r2, [r3, #28]
}
20002550:	f107 0728 	add.w	r7, r7, #40	; 0x28
20002554:	46bd      	mov	sp, r7
20002556:	bd80      	pop	{r7, pc}

20002558 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
20002558:	b580      	push	{r7, lr}
2000255a:	b084      	sub	sp, #16
2000255c:	af00      	add	r7, sp, #0
2000255e:	60f8      	str	r0, [r7, #12]
20002560:	607a      	str	r2, [r7, #4]
20002562:	460a      	mov	r2, r1
20002564:	72fa      	strb	r2, [r7, #11]
20002566:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002568:	68fa      	ldr	r2, [r7, #12]
2000256a:	f24c 63a8 	movw	r3, #50856	; 0xc6a8
2000256e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002572:	429a      	cmp	r2, r3
20002574:	d007      	beq.n	20002586 <MSS_SPI_configure_master_mode+0x2e>
20002576:	68fa      	ldr	r2, [r7, #12]
20002578:	f24c 6324 	movw	r3, #50724	; 0xc624
2000257c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002580:	429a      	cmp	r2, r3
20002582:	d000      	beq.n	20002586 <MSS_SPI_configure_master_mode+0x2e>
20002584:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
20002586:	7afb      	ldrb	r3, [r7, #11]
20002588:	2b07      	cmp	r3, #7
2000258a:	d900      	bls.n	2000258e <MSS_SPI_configure_master_mode+0x36>
2000258c:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
2000258e:	7e3b      	ldrb	r3, [r7, #24]
20002590:	2b20      	cmp	r3, #32
20002592:	d900      	bls.n	20002596 <MSS_SPI_configure_master_mode+0x3e>
20002594:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002596:	68fb      	ldr	r3, [r7, #12]
20002598:	889b      	ldrh	r3, [r3, #4]
2000259a:	b21b      	sxth	r3, r3
2000259c:	4618      	mov	r0, r3
2000259e:	f7ff fe55 	bl	2000224c <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
200025a2:	68fb      	ldr	r3, [r7, #12]
200025a4:	f04f 0200 	mov.w	r2, #0
200025a8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
200025ac:	68fb      	ldr	r3, [r7, #12]
200025ae:	681b      	ldr	r3, [r3, #0]
200025b0:	68fa      	ldr	r2, [r7, #12]
200025b2:	6812      	ldr	r2, [r2, #0]
200025b4:	6812      	ldr	r2, [r2, #0]
200025b6:	f022 0201 	bic.w	r2, r2, #1
200025ba:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
200025bc:	68fb      	ldr	r3, [r7, #12]
200025be:	681b      	ldr	r3, [r3, #0]
200025c0:	68fa      	ldr	r2, [r7, #12]
200025c2:	6812      	ldr	r2, [r2, #0]
200025c4:	6812      	ldr	r2, [r2, #0]
200025c6:	f042 0202 	orr.w	r2, r2, #2
200025ca:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
200025cc:	68fb      	ldr	r3, [r7, #12]
200025ce:	681b      	ldr	r3, [r3, #0]
200025d0:	68fa      	ldr	r2, [r7, #12]
200025d2:	6812      	ldr	r2, [r2, #0]
200025d4:	6812      	ldr	r2, [r2, #0]
200025d6:	f042 0201 	orr.w	r2, r2, #1
200025da:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
200025dc:	7afb      	ldrb	r3, [r7, #11]
200025de:	2b07      	cmp	r3, #7
200025e0:	d83f      	bhi.n	20002662 <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
200025e2:	687b      	ldr	r3, [r7, #4]
200025e4:	2b00      	cmp	r3, #0
200025e6:	d00b      	beq.n	20002600 <MSS_SPI_configure_master_mode+0xa8>
200025e8:	687b      	ldr	r3, [r7, #4]
200025ea:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
200025ee:	d007      	beq.n	20002600 <MSS_SPI_configure_master_mode+0xa8>
200025f0:	687b      	ldr	r3, [r7, #4]
200025f2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
200025f6:	d003      	beq.n	20002600 <MSS_SPI_configure_master_mode+0xa8>
200025f8:	687b      	ldr	r3, [r7, #4]
200025fa:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
200025fe:	d10f      	bne.n	20002620 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
20002600:	7afa      	ldrb	r2, [r7, #11]
20002602:	6879      	ldr	r1, [r7, #4]
20002604:	f240 1302 	movw	r3, #258	; 0x102
20002608:	f2c2 4300 	movt	r3, #9216	; 0x2400
2000260c:	ea41 0303 	orr.w	r3, r1, r3
20002610:	68f9      	ldr	r1, [r7, #12]
20002612:	f102 0206 	add.w	r2, r2, #6
20002616:	ea4f 02c2 	mov.w	r2, r2, lsl #3
2000261a:	440a      	add	r2, r1
2000261c:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
2000261e:	e00e      	b.n	2000263e <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
20002620:	7afa      	ldrb	r2, [r7, #11]
20002622:	6879      	ldr	r1, [r7, #4]
20002624:	f240 1302 	movw	r3, #258	; 0x102
20002628:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000262c:	ea41 0303 	orr.w	r3, r1, r3
20002630:	68f9      	ldr	r1, [r7, #12]
20002632:	f102 0206 	add.w	r2, r2, #6
20002636:	ea4f 02c2 	mov.w	r2, r2, lsl #3
2000263a:	440a      	add	r2, r1
2000263c:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
2000263e:	7afb      	ldrb	r3, [r7, #11]
20002640:	68fa      	ldr	r2, [r7, #12]
20002642:	f103 0306 	add.w	r3, r3, #6
20002646:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000264a:	4413      	add	r3, r2
2000264c:	7e3a      	ldrb	r2, [r7, #24]
2000264e:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
20002650:	7afb      	ldrb	r3, [r7, #11]
20002652:	68fa      	ldr	r2, [r7, #12]
20002654:	f103 0306 	add.w	r3, r3, #6
20002658:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000265c:	4413      	add	r3, r2
2000265e:	78fa      	ldrb	r2, [r7, #3]
20002660:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002662:	68fb      	ldr	r3, [r7, #12]
20002664:	889b      	ldrh	r3, [r3, #4]
20002666:	b21b      	sxth	r3, r3
20002668:	4618      	mov	r0, r3
2000266a:	f7ff fdd3 	bl	20002214 <NVIC_EnableIRQ>
}
2000266e:	f107 0710 	add.w	r7, r7, #16
20002672:	46bd      	mov	sp, r7
20002674:	bd80      	pop	{r7, pc}
20002676:	bf00      	nop

20002678 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20002678:	b580      	push	{r7, lr}
2000267a:	b084      	sub	sp, #16
2000267c:	af00      	add	r7, sp, #0
2000267e:	6078      	str	r0, [r7, #4]
20002680:	460b      	mov	r3, r1
20002682:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002684:	687a      	ldr	r2, [r7, #4]
20002686:	f24c 63a8 	movw	r3, #50856	; 0xc6a8
2000268a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000268e:	429a      	cmp	r2, r3
20002690:	d007      	beq.n	200026a2 <MSS_SPI_set_slave_select+0x2a>
20002692:	687a      	ldr	r2, [r7, #4]
20002694:	f24c 6324 	movw	r3, #50724	; 0xc624
20002698:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000269c:	429a      	cmp	r2, r3
2000269e:	d000      	beq.n	200026a2 <MSS_SPI_set_slave_select+0x2a>
200026a0:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
200026a2:	687b      	ldr	r3, [r7, #4]
200026a4:	681b      	ldr	r3, [r3, #0]
200026a6:	681b      	ldr	r3, [r3, #0]
200026a8:	f003 0302 	and.w	r3, r3, #2
200026ac:	2b00      	cmp	r3, #0
200026ae:	d100      	bne.n	200026b2 <MSS_SPI_set_slave_select+0x3a>
200026b0:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
200026b2:	78fb      	ldrb	r3, [r7, #3]
200026b4:	687a      	ldr	r2, [r7, #4]
200026b6:	f103 0306 	add.w	r3, r3, #6
200026ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200026be:	4413      	add	r3, r2
200026c0:	685b      	ldr	r3, [r3, #4]
200026c2:	f1b3 3fff 	cmp.w	r3, #4294967295
200026c6:	d100      	bne.n	200026ca <MSS_SPI_set_slave_select+0x52>
200026c8:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200026ca:	687b      	ldr	r3, [r7, #4]
200026cc:	889b      	ldrh	r3, [r3, #4]
200026ce:	b21b      	sxth	r3, r3
200026d0:	4618      	mov	r0, r3
200026d2:	f7ff fdbb 	bl	2000224c <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
200026d6:	687b      	ldr	r3, [r7, #4]
200026d8:	681b      	ldr	r3, [r3, #0]
200026da:	689b      	ldr	r3, [r3, #8]
200026dc:	f003 0304 	and.w	r3, r3, #4
200026e0:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
200026e2:	68fb      	ldr	r3, [r7, #12]
200026e4:	2b00      	cmp	r3, #0
200026e6:	d002      	beq.n	200026ee <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
200026e8:	6878      	ldr	r0, [r7, #4]
200026ea:	f7ff fe85 	bl	200023f8 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
200026ee:	687b      	ldr	r3, [r7, #4]
200026f0:	681b      	ldr	r3, [r3, #0]
200026f2:	687a      	ldr	r2, [r7, #4]
200026f4:	6812      	ldr	r2, [r2, #0]
200026f6:	6812      	ldr	r2, [r2, #0]
200026f8:	f022 0201 	bic.w	r2, r2, #1
200026fc:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
200026fe:	687b      	ldr	r3, [r7, #4]
20002700:	681a      	ldr	r2, [r3, #0]
20002702:	78fb      	ldrb	r3, [r7, #3]
20002704:	6879      	ldr	r1, [r7, #4]
20002706:	f103 0306 	add.w	r3, r3, #6
2000270a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000270e:	440b      	add	r3, r1
20002710:	685b      	ldr	r3, [r3, #4]
20002712:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
20002714:	687b      	ldr	r3, [r7, #4]
20002716:	681a      	ldr	r2, [r3, #0]
20002718:	78fb      	ldrb	r3, [r7, #3]
2000271a:	6879      	ldr	r1, [r7, #4]
2000271c:	f103 0306 	add.w	r3, r3, #6
20002720:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002724:	440b      	add	r3, r1
20002726:	7a5b      	ldrb	r3, [r3, #9]
20002728:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
2000272a:	687b      	ldr	r3, [r7, #4]
2000272c:	681a      	ldr	r2, [r3, #0]
2000272e:	78fb      	ldrb	r3, [r7, #3]
20002730:	6879      	ldr	r1, [r7, #4]
20002732:	f103 0306 	add.w	r3, r3, #6
20002736:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000273a:	440b      	add	r3, r1
2000273c:	7a1b      	ldrb	r3, [r3, #8]
2000273e:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002740:	687b      	ldr	r3, [r7, #4]
20002742:	681b      	ldr	r3, [r3, #0]
20002744:	687a      	ldr	r2, [r7, #4]
20002746:	6812      	ldr	r2, [r2, #0]
20002748:	6812      	ldr	r2, [r2, #0]
2000274a:	f042 0201 	orr.w	r2, r2, #1
2000274e:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
20002750:	687b      	ldr	r3, [r7, #4]
20002752:	681b      	ldr	r3, [r3, #0]
20002754:	687a      	ldr	r2, [r7, #4]
20002756:	6812      	ldr	r2, [r2, #0]
20002758:	69d1      	ldr	r1, [r2, #28]
2000275a:	78fa      	ldrb	r2, [r7, #3]
2000275c:	f04f 0001 	mov.w	r0, #1
20002760:	fa00 f202 	lsl.w	r2, r0, r2
20002764:	ea41 0202 	orr.w	r2, r1, r2
20002768:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
2000276a:	687b      	ldr	r3, [r7, #4]
2000276c:	889b      	ldrh	r3, [r3, #4]
2000276e:	b21b      	sxth	r3, r3
20002770:	4618      	mov	r0, r3
20002772:	f7ff fd4f 	bl	20002214 <NVIC_EnableIRQ>
}
20002776:	f107 0710 	add.w	r7, r7, #16
2000277a:	46bd      	mov	sp, r7
2000277c:	bd80      	pop	{r7, pc}
2000277e:	bf00      	nop

20002780 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20002780:	b580      	push	{r7, lr}
20002782:	b084      	sub	sp, #16
20002784:	af00      	add	r7, sp, #0
20002786:	6078      	str	r0, [r7, #4]
20002788:	460b      	mov	r3, r1
2000278a:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
2000278c:	687a      	ldr	r2, [r7, #4]
2000278e:	f24c 63a8 	movw	r3, #50856	; 0xc6a8
20002792:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002796:	429a      	cmp	r2, r3
20002798:	d007      	beq.n	200027aa <MSS_SPI_clear_slave_select+0x2a>
2000279a:	687a      	ldr	r2, [r7, #4]
2000279c:	f24c 6324 	movw	r3, #50724	; 0xc624
200027a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027a4:	429a      	cmp	r2, r3
200027a6:	d000      	beq.n	200027aa <MSS_SPI_clear_slave_select+0x2a>
200027a8:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
200027aa:	687b      	ldr	r3, [r7, #4]
200027ac:	681b      	ldr	r3, [r3, #0]
200027ae:	681b      	ldr	r3, [r3, #0]
200027b0:	f003 0302 	and.w	r3, r3, #2
200027b4:	2b00      	cmp	r3, #0
200027b6:	d100      	bne.n	200027ba <MSS_SPI_clear_slave_select+0x3a>
200027b8:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200027ba:	687b      	ldr	r3, [r7, #4]
200027bc:	889b      	ldrh	r3, [r3, #4]
200027be:	b21b      	sxth	r3, r3
200027c0:	4618      	mov	r0, r3
200027c2:	f7ff fd43 	bl	2000224c <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
200027c6:	687b      	ldr	r3, [r7, #4]
200027c8:	681b      	ldr	r3, [r3, #0]
200027ca:	689b      	ldr	r3, [r3, #8]
200027cc:	f003 0304 	and.w	r3, r3, #4
200027d0:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
200027d2:	68fb      	ldr	r3, [r7, #12]
200027d4:	2b00      	cmp	r3, #0
200027d6:	d002      	beq.n	200027de <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
200027d8:	6878      	ldr	r0, [r7, #4]
200027da:	f7ff fe0d 	bl	200023f8 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
200027de:	687b      	ldr	r3, [r7, #4]
200027e0:	681b      	ldr	r3, [r3, #0]
200027e2:	687a      	ldr	r2, [r7, #4]
200027e4:	6812      	ldr	r2, [r2, #0]
200027e6:	69d1      	ldr	r1, [r2, #28]
200027e8:	78fa      	ldrb	r2, [r7, #3]
200027ea:	f04f 0001 	mov.w	r0, #1
200027ee:	fa00 f202 	lsl.w	r2, r0, r2
200027f2:	ea6f 0202 	mvn.w	r2, r2
200027f6:	ea01 0202 	and.w	r2, r1, r2
200027fa:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
200027fc:	687b      	ldr	r3, [r7, #4]
200027fe:	889b      	ldrh	r3, [r3, #4]
20002800:	b21b      	sxth	r3, r3
20002802:	4618      	mov	r0, r3
20002804:	f7ff fd06 	bl	20002214 <NVIC_EnableIRQ>
}
20002808:	f107 0710 	add.w	r7, r7, #16
2000280c:	46bd      	mov	sp, r7
2000280e:	bd80      	pop	{r7, pc}

20002810 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
20002810:	b480      	push	{r7}
20002812:	b087      	sub	sp, #28
20002814:	af00      	add	r7, sp, #0
20002816:	6078      	str	r0, [r7, #4]
20002818:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
2000281a:	687a      	ldr	r2, [r7, #4]
2000281c:	f24c 63a8 	movw	r3, #50856	; 0xc6a8
20002820:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002824:	429a      	cmp	r2, r3
20002826:	d007      	beq.n	20002838 <MSS_SPI_transfer_frame+0x28>
20002828:	687a      	ldr	r2, [r7, #4]
2000282a:	f24c 6324 	movw	r3, #50724	; 0xc624
2000282e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002832:	429a      	cmp	r2, r3
20002834:	d000      	beq.n	20002838 <MSS_SPI_transfer_frame+0x28>
20002836:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002838:	687b      	ldr	r3, [r7, #4]
2000283a:	681b      	ldr	r3, [r3, #0]
2000283c:	681b      	ldr	r3, [r3, #0]
2000283e:	f003 0302 	and.w	r3, r3, #2
20002842:	2b00      	cmp	r3, #0
20002844:	d100      	bne.n	20002848 <MSS_SPI_transfer_frame+0x38>
20002846:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20002848:	687b      	ldr	r3, [r7, #4]
2000284a:	681a      	ldr	r2, [r3, #0]
2000284c:	687b      	ldr	r3, [r7, #4]
2000284e:	681b      	ldr	r3, [r3, #0]
20002850:	6819      	ldr	r1, [r3, #0]
20002852:	f240 03ff 	movw	r3, #255	; 0xff
20002856:	f6cf 7300 	movt	r3, #65280	; 0xff00
2000285a:	ea01 0303 	and.w	r3, r1, r3
2000285e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20002862:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20002864:	687b      	ldr	r3, [r7, #4]
20002866:	681b      	ldr	r3, [r3, #0]
20002868:	687a      	ldr	r2, [r7, #4]
2000286a:	6812      	ldr	r2, [r2, #0]
2000286c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
2000286e:	f042 020c 	orr.w	r2, r2, #12
20002872:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20002874:	687b      	ldr	r3, [r7, #4]
20002876:	681b      	ldr	r3, [r3, #0]
20002878:	689b      	ldr	r3, [r3, #8]
2000287a:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000287e:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
20002880:	e00b      	b.n	2000289a <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
20002882:	687b      	ldr	r3, [r7, #4]
20002884:	681b      	ldr	r3, [r3, #0]
20002886:	691b      	ldr	r3, [r3, #16]
20002888:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
2000288a:	68bb      	ldr	r3, [r7, #8]
2000288c:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
2000288e:	687b      	ldr	r3, [r7, #4]
20002890:	681b      	ldr	r3, [r3, #0]
20002892:	689b      	ldr	r3, [r3, #8]
20002894:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002898:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
2000289a:	68fb      	ldr	r3, [r7, #12]
2000289c:	2b00      	cmp	r3, #0
2000289e:	d0f0      	beq.n	20002882 <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
200028a0:	687b      	ldr	r3, [r7, #4]
200028a2:	681b      	ldr	r3, [r3, #0]
200028a4:	683a      	ldr	r2, [r7, #0]
200028a6:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
200028a8:	687b      	ldr	r3, [r7, #4]
200028aa:	681b      	ldr	r3, [r3, #0]
200028ac:	689b      	ldr	r3, [r3, #8]
200028ae:	f003 0301 	and.w	r3, r3, #1
200028b2:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
200028b4:	e005      	b.n	200028c2 <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
200028b6:	687b      	ldr	r3, [r7, #4]
200028b8:	681b      	ldr	r3, [r3, #0]
200028ba:	689b      	ldr	r3, [r3, #8]
200028bc:	f003 0301 	and.w	r3, r3, #1
200028c0:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
200028c2:	697b      	ldr	r3, [r7, #20]
200028c4:	2b00      	cmp	r3, #0
200028c6:	d0f6      	beq.n	200028b6 <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
200028c8:	687b      	ldr	r3, [r7, #4]
200028ca:	681b      	ldr	r3, [r3, #0]
200028cc:	689b      	ldr	r3, [r3, #8]
200028ce:	f003 0302 	and.w	r3, r3, #2
200028d2:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
200028d4:	e005      	b.n	200028e2 <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
200028d6:	687b      	ldr	r3, [r7, #4]
200028d8:	681b      	ldr	r3, [r3, #0]
200028da:	689b      	ldr	r3, [r3, #8]
200028dc:	f003 0302 	and.w	r3, r3, #2
200028e0:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
200028e2:	693b      	ldr	r3, [r7, #16]
200028e4:	2b00      	cmp	r3, #0
200028e6:	d0f6      	beq.n	200028d6 <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
200028e8:	687b      	ldr	r3, [r7, #4]
200028ea:	681b      	ldr	r3, [r3, #0]
200028ec:	691b      	ldr	r3, [r3, #16]
}
200028ee:	4618      	mov	r0, r3
200028f0:	f107 071c 	add.w	r7, r7, #28
200028f4:	46bd      	mov	sp, r7
200028f6:	bc80      	pop	{r7}
200028f8:	4770      	bx	lr
200028fa:	bf00      	nop

200028fc <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
200028fc:	b480      	push	{r7}
200028fe:	b085      	sub	sp, #20
20002900:	af00      	add	r7, sp, #0
20002902:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
20002904:	f04f 0300 	mov.w	r3, #0
20002908:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000290a:	e00e      	b.n	2000292a <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
2000290c:	687b      	ldr	r3, [r7, #4]
2000290e:	681b      	ldr	r3, [r3, #0]
20002910:	687a      	ldr	r2, [r7, #4]
20002912:	6891      	ldr	r1, [r2, #8]
20002914:	687a      	ldr	r2, [r7, #4]
20002916:	6912      	ldr	r2, [r2, #16]
20002918:	440a      	add	r2, r1
2000291a:	7812      	ldrb	r2, [r2, #0]
2000291c:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
2000291e:	687b      	ldr	r3, [r7, #4]
20002920:	691b      	ldr	r3, [r3, #16]
20002922:	f103 0201 	add.w	r2, r3, #1
20002926:	687b      	ldr	r3, [r7, #4]
20002928:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000292a:	687b      	ldr	r3, [r7, #4]
2000292c:	681b      	ldr	r3, [r3, #0]
2000292e:	689b      	ldr	r3, [r3, #8]
20002930:	f403 7380 	and.w	r3, r3, #256	; 0x100
20002934:	2b00      	cmp	r3, #0
20002936:	d105      	bne.n	20002944 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
20002938:	687b      	ldr	r3, [r7, #4]
2000293a:	691a      	ldr	r2, [r3, #16]
2000293c:	687b      	ldr	r3, [r7, #4]
2000293e:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002940:	429a      	cmp	r2, r3
20002942:	d3e3      	bcc.n	2000290c <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
20002944:	687b      	ldr	r3, [r7, #4]
20002946:	691a      	ldr	r2, [r3, #16]
20002948:	687b      	ldr	r3, [r7, #4]
2000294a:	68db      	ldr	r3, [r3, #12]
2000294c:	429a      	cmp	r2, r3
2000294e:	d31c      	bcc.n	2000298a <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002950:	e00e      	b.n	20002970 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
20002952:	687b      	ldr	r3, [r7, #4]
20002954:	681b      	ldr	r3, [r3, #0]
20002956:	687a      	ldr	r2, [r7, #4]
20002958:	6951      	ldr	r1, [r2, #20]
2000295a:	687a      	ldr	r2, [r7, #4]
2000295c:	69d2      	ldr	r2, [r2, #28]
2000295e:	440a      	add	r2, r1
20002960:	7812      	ldrb	r2, [r2, #0]
20002962:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
20002964:	687b      	ldr	r3, [r7, #4]
20002966:	69db      	ldr	r3, [r3, #28]
20002968:	f103 0201 	add.w	r2, r3, #1
2000296c:	687b      	ldr	r3, [r7, #4]
2000296e:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002970:	687b      	ldr	r3, [r7, #4]
20002972:	681b      	ldr	r3, [r3, #0]
20002974:	689b      	ldr	r3, [r3, #8]
20002976:	f403 7380 	and.w	r3, r3, #256	; 0x100
2000297a:	2b00      	cmp	r3, #0
2000297c:	d105      	bne.n	2000298a <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
2000297e:	687b      	ldr	r3, [r7, #4]
20002980:	69da      	ldr	r2, [r3, #28]
20002982:	687b      	ldr	r3, [r7, #4]
20002984:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002986:	429a      	cmp	r2, r3
20002988:	d3e3      	bcc.n	20002952 <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
2000298a:	687b      	ldr	r3, [r7, #4]
2000298c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
2000298e:	2b00      	cmp	r3, #0
20002990:	d01f      	beq.n	200029d2 <fill_slave_tx_fifo+0xd6>
20002992:	687b      	ldr	r3, [r7, #4]
20002994:	691a      	ldr	r2, [r3, #16]
20002996:	687b      	ldr	r3, [r7, #4]
20002998:	68db      	ldr	r3, [r3, #12]
2000299a:	429a      	cmp	r2, r3
2000299c:	d319      	bcc.n	200029d2 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
2000299e:	687b      	ldr	r3, [r7, #4]
200029a0:	69da      	ldr	r2, [r3, #28]
200029a2:	687b      	ldr	r3, [r7, #4]
200029a4:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
200029a6:	429a      	cmp	r2, r3
200029a8:	d313      	bcc.n	200029d2 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200029aa:	e008      	b.n	200029be <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
200029ac:	687b      	ldr	r3, [r7, #4]
200029ae:	681b      	ldr	r3, [r3, #0]
200029b0:	f04f 0200 	mov.w	r2, #0
200029b4:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
200029b6:	68fb      	ldr	r3, [r7, #12]
200029b8:	f103 0301 	add.w	r3, r3, #1
200029bc:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200029be:	687b      	ldr	r3, [r7, #4]
200029c0:	681b      	ldr	r3, [r3, #0]
200029c2:	689b      	ldr	r3, [r3, #8]
200029c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
200029c8:	2b00      	cmp	r3, #0
200029ca:	d102      	bne.n	200029d2 <fill_slave_tx_fifo+0xd6>
200029cc:	68fb      	ldr	r3, [r7, #12]
200029ce:	2b1f      	cmp	r3, #31
200029d0:	d9ec      	bls.n	200029ac <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
200029d2:	f107 0714 	add.w	r7, r7, #20
200029d6:	46bd      	mov	sp, r7
200029d8:	bc80      	pop	{r7}
200029da:	4770      	bx	lr

200029dc <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
200029dc:	b580      	push	{r7, lr}
200029de:	b084      	sub	sp, #16
200029e0:	af00      	add	r7, sp, #0
200029e2:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
200029e4:	687b      	ldr	r3, [r7, #4]
200029e6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200029ea:	2b02      	cmp	r3, #2
200029ec:	d115      	bne.n	20002a1a <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200029ee:	e00c      	b.n	20002a0a <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
200029f0:	687b      	ldr	r3, [r7, #4]
200029f2:	681b      	ldr	r3, [r3, #0]
200029f4:	691b      	ldr	r3, [r3, #16]
200029f6:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
200029f8:	687b      	ldr	r3, [r7, #4]
200029fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200029fc:	2b00      	cmp	r3, #0
200029fe:	d004      	beq.n	20002a0a <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
20002a00:	687b      	ldr	r3, [r7, #4]
20002a02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002a04:	68fa      	ldr	r2, [r7, #12]
20002a06:	4610      	mov	r0, r2
20002a08:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002a0a:	687b      	ldr	r3, [r7, #4]
20002a0c:	681b      	ldr	r3, [r3, #0]
20002a0e:	689b      	ldr	r3, [r3, #8]
20002a10:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002a14:	2b00      	cmp	r3, #0
20002a16:	d0eb      	beq.n	200029f0 <read_slave_rx_fifo+0x14>
20002a18:	e032      	b.n	20002a80 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20002a1a:	687b      	ldr	r3, [r7, #4]
20002a1c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002a20:	2b01      	cmp	r3, #1
20002a22:	d125      	bne.n	20002a70 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002a24:	e017      	b.n	20002a56 <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20002a26:	687b      	ldr	r3, [r7, #4]
20002a28:	681b      	ldr	r3, [r3, #0]
20002a2a:	691b      	ldr	r3, [r3, #16]
20002a2c:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
20002a2e:	687b      	ldr	r3, [r7, #4]
20002a30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002a32:	687b      	ldr	r3, [r7, #4]
20002a34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20002a36:	429a      	cmp	r2, r3
20002a38:	d207      	bcs.n	20002a4a <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20002a3a:	687b      	ldr	r3, [r7, #4]
20002a3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20002a3e:	687b      	ldr	r3, [r7, #4]
20002a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002a42:	4413      	add	r3, r2
20002a44:	68fa      	ldr	r2, [r7, #12]
20002a46:	b2d2      	uxtb	r2, r2
20002a48:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
20002a4a:	687b      	ldr	r3, [r7, #4]
20002a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002a4e:	f103 0201 	add.w	r2, r3, #1
20002a52:	687b      	ldr	r3, [r7, #4]
20002a54:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002a56:	687b      	ldr	r3, [r7, #4]
20002a58:	681b      	ldr	r3, [r3, #0]
20002a5a:	689b      	ldr	r3, [r3, #8]
20002a5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002a60:	2b00      	cmp	r3, #0
20002a62:	d0e0      	beq.n	20002a26 <read_slave_rx_fifo+0x4a>
20002a64:	e00c      	b.n	20002a80 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20002a66:	687b      	ldr	r3, [r7, #4]
20002a68:	681b      	ldr	r3, [r3, #0]
20002a6a:	691b      	ldr	r3, [r3, #16]
20002a6c:	60fb      	str	r3, [r7, #12]
20002a6e:	e000      	b.n	20002a72 <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002a70:	bf00      	nop
20002a72:	687b      	ldr	r3, [r7, #4]
20002a74:	681b      	ldr	r3, [r3, #0]
20002a76:	689b      	ldr	r3, [r3, #8]
20002a78:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002a7c:	2b00      	cmp	r3, #0
20002a7e:	d0f2      	beq.n	20002a66 <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
20002a80:	f107 0710 	add.w	r7, r7, #16
20002a84:	46bd      	mov	sp, r7
20002a86:	bd80      	pop	{r7, pc}

20002a88 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
20002a88:	b580      	push	{r7, lr}
20002a8a:	b086      	sub	sp, #24
20002a8c:	af00      	add	r7, sp, #0
20002a8e:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
20002a90:	687b      	ldr	r3, [r7, #4]
20002a92:	681b      	ldr	r3, [r3, #0]
20002a94:	f103 0320 	add.w	r3, r3, #32
20002a98:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002a9a:	687a      	ldr	r2, [r7, #4]
20002a9c:	f24c 63a8 	movw	r3, #50856	; 0xc6a8
20002aa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002aa4:	429a      	cmp	r2, r3
20002aa6:	d007      	beq.n	20002ab8 <mss_spi_isr+0x30>
20002aa8:	687a      	ldr	r2, [r7, #4]
20002aaa:	f24c 6324 	movw	r3, #50724	; 0xc624
20002aae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ab2:	429a      	cmp	r2, r3
20002ab4:	d000      	beq.n	20002ab8 <mss_spi_isr+0x30>
20002ab6:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
20002ab8:	693b      	ldr	r3, [r7, #16]
20002aba:	681b      	ldr	r3, [r3, #0]
20002abc:	f003 0302 	and.w	r3, r3, #2
20002ac0:	2b00      	cmp	r3, #0
20002ac2:	d052      	beq.n	20002b6a <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20002ac4:	687b      	ldr	r3, [r7, #4]
20002ac6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002aca:	2b02      	cmp	r3, #2
20002acc:	d115      	bne.n	20002afa <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002ace:	e00c      	b.n	20002aea <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20002ad0:	687b      	ldr	r3, [r7, #4]
20002ad2:	681b      	ldr	r3, [r3, #0]
20002ad4:	691b      	ldr	r3, [r3, #16]
20002ad6:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
20002ad8:	687b      	ldr	r3, [r7, #4]
20002ada:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002adc:	2b00      	cmp	r3, #0
20002ade:	d004      	beq.n	20002aea <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
20002ae0:	687b      	ldr	r3, [r7, #4]
20002ae2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002ae4:	68fa      	ldr	r2, [r7, #12]
20002ae6:	4610      	mov	r0, r2
20002ae8:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002aea:	687b      	ldr	r3, [r7, #4]
20002aec:	681b      	ldr	r3, [r3, #0]
20002aee:	689b      	ldr	r3, [r3, #8]
20002af0:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002af4:	2b00      	cmp	r3, #0
20002af6:	d0eb      	beq.n	20002ad0 <mss_spi_isr+0x48>
20002af8:	e032      	b.n	20002b60 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20002afa:	687b      	ldr	r3, [r7, #4]
20002afc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002b00:	2b01      	cmp	r3, #1
20002b02:	d125      	bne.n	20002b50 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002b04:	e017      	b.n	20002b36 <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
20002b06:	687b      	ldr	r3, [r7, #4]
20002b08:	681b      	ldr	r3, [r3, #0]
20002b0a:	691b      	ldr	r3, [r3, #16]
20002b0c:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
20002b0e:	687b      	ldr	r3, [r7, #4]
20002b10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002b12:	687b      	ldr	r3, [r7, #4]
20002b14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20002b16:	429a      	cmp	r2, r3
20002b18:	d207      	bcs.n	20002b2a <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20002b1a:	687b      	ldr	r3, [r7, #4]
20002b1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20002b1e:	687b      	ldr	r3, [r7, #4]
20002b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002b22:	4413      	add	r3, r2
20002b24:	68fa      	ldr	r2, [r7, #12]
20002b26:	b2d2      	uxtb	r2, r2
20002b28:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
20002b2a:	687b      	ldr	r3, [r7, #4]
20002b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002b2e:	f103 0201 	add.w	r2, r3, #1
20002b32:	687b      	ldr	r3, [r7, #4]
20002b34:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002b36:	687b      	ldr	r3, [r7, #4]
20002b38:	681b      	ldr	r3, [r3, #0]
20002b3a:	689b      	ldr	r3, [r3, #8]
20002b3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002b40:	2b00      	cmp	r3, #0
20002b42:	d0e0      	beq.n	20002b06 <mss_spi_isr+0x7e>
20002b44:	e00c      	b.n	20002b60 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20002b46:	687b      	ldr	r3, [r7, #4]
20002b48:	681b      	ldr	r3, [r3, #0]
20002b4a:	691b      	ldr	r3, [r3, #16]
20002b4c:	60fb      	str	r3, [r7, #12]
20002b4e:	e000      	b.n	20002b52 <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002b50:	bf00      	nop
20002b52:	687b      	ldr	r3, [r7, #4]
20002b54:	681b      	ldr	r3, [r3, #0]
20002b56:	689b      	ldr	r3, [r3, #8]
20002b58:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002b5c:	2b00      	cmp	r3, #0
20002b5e:	d0f2      	beq.n	20002b46 <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
20002b60:	687b      	ldr	r3, [r7, #4]
20002b62:	681b      	ldr	r3, [r3, #0]
20002b64:	f04f 0202 	mov.w	r2, #2
20002b68:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
20002b6a:	693b      	ldr	r3, [r7, #16]
20002b6c:	681b      	ldr	r3, [r3, #0]
20002b6e:	f003 0301 	and.w	r3, r3, #1
20002b72:	b2db      	uxtb	r3, r3
20002b74:	2b00      	cmp	r3, #0
20002b76:	d012      	beq.n	20002b9e <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20002b78:	687b      	ldr	r3, [r7, #4]
20002b7a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002b7e:	2b02      	cmp	r3, #2
20002b80:	d105      	bne.n	20002b8e <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20002b82:	687b      	ldr	r3, [r7, #4]
20002b84:	681b      	ldr	r3, [r3, #0]
20002b86:	687a      	ldr	r2, [r7, #4]
20002b88:	6f92      	ldr	r2, [r2, #120]	; 0x78
20002b8a:	615a      	str	r2, [r3, #20]
20002b8c:	e002      	b.n	20002b94 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
20002b8e:	6878      	ldr	r0, [r7, #4]
20002b90:	f7ff feb4 	bl	200028fc <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
20002b94:	687b      	ldr	r3, [r7, #4]
20002b96:	681b      	ldr	r3, [r3, #0]
20002b98:	f04f 0201 	mov.w	r2, #1
20002b9c:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
20002b9e:	693b      	ldr	r3, [r7, #16]
20002ba0:	681b      	ldr	r3, [r3, #0]
20002ba2:	f003 0310 	and.w	r3, r3, #16
20002ba6:	2b00      	cmp	r3, #0
20002ba8:	d023      	beq.n	20002bf2 <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
20002baa:	6878      	ldr	r0, [r7, #4]
20002bac:	f7ff ff16 	bl	200029dc <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
20002bb0:	687b      	ldr	r3, [r7, #4]
20002bb2:	6a1b      	ldr	r3, [r3, #32]
20002bb4:	2b00      	cmp	r3, #0
20002bb6:	d00b      	beq.n	20002bd0 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
20002bb8:	687b      	ldr	r3, [r7, #4]
20002bba:	6a1b      	ldr	r3, [r3, #32]
20002bbc:	687a      	ldr	r2, [r7, #4]
20002bbe:	6a91      	ldr	r1, [r2, #40]	; 0x28
20002bc0:	687a      	ldr	r2, [r7, #4]
20002bc2:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002bc4:	4608      	mov	r0, r1
20002bc6:	4611      	mov	r1, r2
20002bc8:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
20002bca:	6878      	ldr	r0, [r7, #4]
20002bcc:	f7ff fe96 	bl	200028fc <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
20002bd0:	687b      	ldr	r3, [r7, #4]
20002bd2:	f04f 0201 	mov.w	r2, #1
20002bd6:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
20002bd8:	687b      	ldr	r3, [r7, #4]
20002bda:	681b      	ldr	r3, [r3, #0]
20002bdc:	687a      	ldr	r2, [r7, #4]
20002bde:	6812      	ldr	r2, [r2, #0]
20002be0:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002be2:	f022 0210 	bic.w	r2, r2, #16
20002be6:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20002be8:	687b      	ldr	r3, [r7, #4]
20002bea:	681b      	ldr	r3, [r3, #0]
20002bec:	f04f 0210 	mov.w	r2, #16
20002bf0:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
20002bf2:	693b      	ldr	r3, [r7, #16]
20002bf4:	681b      	ldr	r3, [r3, #0]
20002bf6:	f003 0304 	and.w	r3, r3, #4
20002bfa:	2b00      	cmp	r3, #0
20002bfc:	d00f      	beq.n	20002c1e <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
20002bfe:	687b      	ldr	r3, [r7, #4]
20002c00:	681b      	ldr	r3, [r3, #0]
20002c02:	687a      	ldr	r2, [r7, #4]
20002c04:	6812      	ldr	r2, [r2, #0]
20002c06:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002c08:	f042 0204 	orr.w	r2, r2, #4
20002c0c:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
20002c0e:	6878      	ldr	r0, [r7, #4]
20002c10:	f7ff fbf2 	bl	200023f8 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
20002c14:	687b      	ldr	r3, [r7, #4]
20002c16:	681b      	ldr	r3, [r3, #0]
20002c18:	f04f 0204 	mov.w	r2, #4
20002c1c:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
20002c1e:	693b      	ldr	r3, [r7, #16]
20002c20:	681b      	ldr	r3, [r3, #0]
20002c22:	f003 0308 	and.w	r3, r3, #8
20002c26:	2b00      	cmp	r3, #0
20002c28:	d031      	beq.n	20002c8e <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
20002c2a:	687b      	ldr	r3, [r7, #4]
20002c2c:	681b      	ldr	r3, [r3, #0]
20002c2e:	687a      	ldr	r2, [r7, #4]
20002c30:	6812      	ldr	r2, [r2, #0]
20002c32:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002c34:	f042 0208 	orr.w	r2, r2, #8
20002c38:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20002c3a:	687b      	ldr	r3, [r7, #4]
20002c3c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002c40:	2b02      	cmp	r3, #2
20002c42:	d113      	bne.n	20002c6c <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20002c44:	687b      	ldr	r3, [r7, #4]
20002c46:	681a      	ldr	r2, [r3, #0]
20002c48:	687b      	ldr	r3, [r7, #4]
20002c4a:	681b      	ldr	r3, [r3, #0]
20002c4c:	6819      	ldr	r1, [r3, #0]
20002c4e:	f240 03ff 	movw	r3, #255	; 0xff
20002c52:	f6cf 7300 	movt	r3, #65280	; 0xff00
20002c56:	ea01 0303 	and.w	r3, r1, r3
20002c5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20002c5e:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20002c60:	687b      	ldr	r3, [r7, #4]
20002c62:	681b      	ldr	r3, [r3, #0]
20002c64:	687a      	ldr	r2, [r7, #4]
20002c66:	6f92      	ldr	r2, [r2, #120]	; 0x78
20002c68:	615a      	str	r2, [r3, #20]
20002c6a:	e00b      	b.n	20002c84 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
20002c6c:	687b      	ldr	r3, [r7, #4]
20002c6e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002c72:	2b01      	cmp	r3, #1
20002c74:	d106      	bne.n	20002c84 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
20002c76:	687b      	ldr	r3, [r7, #4]
20002c78:	f04f 0200 	mov.w	r2, #0
20002c7c:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
20002c7e:	6878      	ldr	r0, [r7, #4]
20002c80:	f7ff fe3c 	bl	200028fc <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
20002c84:	687b      	ldr	r3, [r7, #4]
20002c86:	681b      	ldr	r3, [r3, #0]
20002c88:	f04f 0208 	mov.w	r2, #8
20002c8c:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
20002c8e:	693b      	ldr	r3, [r7, #16]
20002c90:	681b      	ldr	r3, [r3, #0]
20002c92:	f003 0320 	and.w	r3, r3, #32
20002c96:	2b00      	cmp	r3, #0
20002c98:	d049      	beq.n	20002d2e <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
20002c9a:	6878      	ldr	r0, [r7, #4]
20002c9c:	f7ff fe9e 	bl	200029dc <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
20002ca0:	687b      	ldr	r3, [r7, #4]
20002ca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002ca4:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
20002ca6:	687b      	ldr	r3, [r7, #4]
20002ca8:	6a1b      	ldr	r3, [r3, #32]
20002caa:	2b00      	cmp	r3, #0
20002cac:	d01c      	beq.n	20002ce8 <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
20002cae:	687b      	ldr	r3, [r7, #4]
20002cb0:	f04f 0200 	mov.w	r2, #0
20002cb4:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
20002cb6:	687b      	ldr	r3, [r7, #4]
20002cb8:	f04f 0200 	mov.w	r2, #0
20002cbc:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
20002cbe:	687b      	ldr	r3, [r7, #4]
20002cc0:	f04f 0200 	mov.w	r2, #0
20002cc4:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
20002cc6:	687b      	ldr	r3, [r7, #4]
20002cc8:	f04f 0200 	mov.w	r2, #0
20002ccc:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20002cce:	687b      	ldr	r3, [r7, #4]
20002cd0:	681b      	ldr	r3, [r3, #0]
20002cd2:	f04f 0210 	mov.w	r2, #16
20002cd6:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
20002cd8:	687b      	ldr	r3, [r7, #4]
20002cda:	681b      	ldr	r3, [r3, #0]
20002cdc:	687a      	ldr	r2, [r7, #4]
20002cde:	6812      	ldr	r2, [r2, #0]
20002ce0:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002ce2:	f042 0210 	orr.w	r2, r2, #16
20002ce6:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
20002ce8:	687b      	ldr	r3, [r7, #4]
20002cea:	f04f 0200 	mov.w	r2, #0
20002cee:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20002cf0:	687b      	ldr	r3, [r7, #4]
20002cf2:	681b      	ldr	r3, [r3, #0]
20002cf4:	687a      	ldr	r2, [r7, #4]
20002cf6:	6812      	ldr	r2, [r2, #0]
20002cf8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002cfa:	f042 020c 	orr.w	r2, r2, #12
20002cfe:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
20002d00:	6878      	ldr	r0, [r7, #4]
20002d02:	f7ff fdfb 	bl	200028fc <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
20002d06:	687b      	ldr	r3, [r7, #4]
20002d08:	f04f 0200 	mov.w	r2, #0
20002d0c:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
20002d0e:	687b      	ldr	r3, [r7, #4]
20002d10:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20002d12:	2b00      	cmp	r3, #0
20002d14:	d006      	beq.n	20002d24 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
20002d16:	687b      	ldr	r3, [r7, #4]
20002d18:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20002d1a:	687a      	ldr	r2, [r7, #4]
20002d1c:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002d1e:	4610      	mov	r0, r2
20002d20:	6979      	ldr	r1, [r7, #20]
20002d22:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
20002d24:	687b      	ldr	r3, [r7, #4]
20002d26:	681b      	ldr	r3, [r3, #0]
20002d28:	f04f 0220 	mov.w	r2, #32
20002d2c:	60da      	str	r2, [r3, #12]
    }
}
20002d2e:	f107 0718 	add.w	r7, r7, #24
20002d32:	46bd      	mov	sp, r7
20002d34:	bd80      	pop	{r7, pc}
20002d36:	bf00      	nop

20002d38 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
20002d38:	4668      	mov	r0, sp
20002d3a:	f020 0107 	bic.w	r1, r0, #7
20002d3e:	468d      	mov	sp, r1
20002d40:	b589      	push	{r0, r3, r7, lr}
20002d42:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
20002d44:	f24c 60a8 	movw	r0, #50856	; 0xc6a8
20002d48:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002d4c:	f7ff fe9c 	bl	20002a88 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
20002d50:	f04f 000c 	mov.w	r0, #12
20002d54:	f7ff fa98 	bl	20002288 <NVIC_ClearPendingIRQ>
}
20002d58:	46bd      	mov	sp, r7
20002d5a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002d5e:	4685      	mov	sp, r0
20002d60:	4770      	bx	lr
20002d62:	bf00      	nop

20002d64 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
20002d64:	4668      	mov	r0, sp
20002d66:	f020 0107 	bic.w	r1, r0, #7
20002d6a:	468d      	mov	sp, r1
20002d6c:	b589      	push	{r0, r3, r7, lr}
20002d6e:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
20002d70:	f24c 6024 	movw	r0, #50724	; 0xc624
20002d74:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002d78:	f7ff fe86 	bl	20002a88 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
20002d7c:	f04f 000d 	mov.w	r0, #13
20002d80:	f7ff fa82 	bl	20002288 <NVIC_ClearPendingIRQ>
}
20002d84:	46bd      	mov	sp, r7
20002d86:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002d8a:	4685      	mov	sp, r0
20002d8c:	4770      	bx	lr
20002d8e:	bf00      	nop

20002d90 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002d90:	b480      	push	{r7}
20002d92:	b083      	sub	sp, #12
20002d94:	af00      	add	r7, sp, #0
20002d96:	4603      	mov	r3, r0
20002d98:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002d9a:	f24e 1300 	movw	r3, #57600	; 0xe100
20002d9e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002da2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002da6:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002daa:	88f9      	ldrh	r1, [r7, #6]
20002dac:	f001 011f 	and.w	r1, r1, #31
20002db0:	f04f 0001 	mov.w	r0, #1
20002db4:	fa00 f101 	lsl.w	r1, r0, r1
20002db8:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002dbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002dc0:	f107 070c 	add.w	r7, r7, #12
20002dc4:	46bd      	mov	sp, r7
20002dc6:	bc80      	pop	{r7}
20002dc8:	4770      	bx	lr
20002dca:	bf00      	nop

20002dcc <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
20002dcc:	b580      	push	{r7, lr}
20002dce:	b082      	sub	sp, #8
20002dd0:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
20002dd2:	f242 0300 	movw	r3, #8192	; 0x2000
20002dd6:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002dda:	f242 0200 	movw	r2, #8192	; 0x2000
20002dde:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002de2:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002de4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
20002de8:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20002dea:	f04f 0300 	mov.w	r3, #0
20002dee:	607b      	str	r3, [r7, #4]
20002df0:	e00e      	b.n	20002e10 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
20002df2:	687a      	ldr	r2, [r7, #4]
20002df4:	f64b 4338 	movw	r3, #48184	; 0xbc38
20002df8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002dfc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20002e00:	b21b      	sxth	r3, r3
20002e02:	4618      	mov	r0, r3
20002e04:	f7ff ffc4 	bl	20002d90 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20002e08:	687b      	ldr	r3, [r7, #4]
20002e0a:	f103 0301 	add.w	r3, r3, #1
20002e0e:	607b      	str	r3, [r7, #4]
20002e10:	687b      	ldr	r3, [r7, #4]
20002e12:	2b1f      	cmp	r3, #31
20002e14:	d9ed      	bls.n	20002df2 <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
20002e16:	f242 0300 	movw	r3, #8192	; 0x2000
20002e1a:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002e1e:	f242 0200 	movw	r2, #8192	; 0x2000
20002e22:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002e26:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002e28:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
20002e2c:	631a      	str	r2, [r3, #48]	; 0x30
}
20002e2e:	f107 0708 	add.w	r7, r7, #8
20002e32:	46bd      	mov	sp, r7
20002e34:	bd80      	pop	{r7, pc}
20002e36:	bf00      	nop

20002e38 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
20002e38:	b480      	push	{r7}
20002e3a:	b085      	sub	sp, #20
20002e3c:	af00      	add	r7, sp, #0
20002e3e:	4603      	mov	r3, r0
20002e40:	6039      	str	r1, [r7, #0]
20002e42:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
20002e44:	79fb      	ldrb	r3, [r7, #7]
20002e46:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002e48:	68fb      	ldr	r3, [r7, #12]
20002e4a:	2b1f      	cmp	r3, #31
20002e4c:	d900      	bls.n	20002e50 <MSS_GPIO_config+0x18>
20002e4e:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
20002e50:	68fb      	ldr	r3, [r7, #12]
20002e52:	2b1f      	cmp	r3, #31
20002e54:	d808      	bhi.n	20002e68 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
20002e56:	68fa      	ldr	r2, [r7, #12]
20002e58:	f64b 33b8 	movw	r3, #48056	; 0xbbb8
20002e5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20002e64:	683a      	ldr	r2, [r7, #0]
20002e66:	601a      	str	r2, [r3, #0]
    }
}
20002e68:	f107 0714 	add.w	r7, r7, #20
20002e6c:	46bd      	mov	sp, r7
20002e6e:	bc80      	pop	{r7}
20002e70:	4770      	bx	lr
20002e72:	bf00      	nop

20002e74 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
20002e74:	b480      	push	{r7}
20002e76:	b085      	sub	sp, #20
20002e78:	af00      	add	r7, sp, #0
20002e7a:	4602      	mov	r2, r0
20002e7c:	460b      	mov	r3, r1
20002e7e:	71fa      	strb	r2, [r7, #7]
20002e80:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
20002e82:	79fb      	ldrb	r3, [r7, #7]
20002e84:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002e86:	68fb      	ldr	r3, [r7, #12]
20002e88:	2b1f      	cmp	r3, #31
20002e8a:	d900      	bls.n	20002e8e <MSS_GPIO_set_output+0x1a>
20002e8c:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20002e8e:	68fb      	ldr	r3, [r7, #12]
20002e90:	2b1f      	cmp	r3, #31
20002e92:	d809      	bhi.n	20002ea8 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
20002e94:	f240 0300 	movw	r3, #0
20002e98:	f2c4 2326 	movt	r3, #16934	; 0x4226
20002e9c:	68fa      	ldr	r2, [r7, #12]
20002e9e:	79b9      	ldrb	r1, [r7, #6]
20002ea0:	f502 6288 	add.w	r2, r2, #1088	; 0x440
20002ea4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
20002ea8:	f107 0714 	add.w	r7, r7, #20
20002eac:	46bd      	mov	sp, r7
20002eae:	bc80      	pop	{r7}
20002eb0:	4770      	bx	lr
20002eb2:	bf00      	nop

20002eb4 <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
20002eb4:	b580      	push	{r7, lr}
20002eb6:	af00      	add	r7, sp, #0
    /* Initialize driver's internal data. */
    ace_init_flags();
20002eb8:	f000 fb12 	bl	200034e0 <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
20002ebc:	f000 fa18 	bl	200032f0 <ace_init_convert>
}
20002ec0:	bd80      	pop	{r7, pc}
20002ec2:	bf00      	nop

20002ec4 <ACE_configure_sdd>:
	sdd_id_t            sdd_id,
	sdd_resolution_t    resolution,
    uint8_t             mode,
    sdd_update_method_t sync_update
)
{
20002ec4:	b490      	push	{r4, r7}
20002ec6:	b086      	sub	sp, #24
20002ec8:	af00      	add	r7, sp, #0
20002eca:	71f8      	strb	r0, [r7, #7]
20002ecc:	71b9      	strb	r1, [r7, #6]
20002ece:	717a      	strb	r2, [r7, #5]
20002ed0:	713b      	strb	r3, [r7, #4]
    ASSERT( sdd_id < NB_OF_SDD );
20002ed2:	79fb      	ldrb	r3, [r7, #7]
20002ed4:	2b02      	cmp	r3, #2
20002ed6:	d900      	bls.n	20002eda <ACE_configure_sdd+0x16>
20002ed8:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
20002eda:	79fb      	ldrb	r3, [r7, #7]
20002edc:	2b02      	cmp	r3, #2
20002ede:	f200 80bc 	bhi.w	2000305a <ACE_configure_sdd+0x196>
    {
#ifdef SMARTFUSION_060_DEVICE
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u};
#else	
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u, 2u, 4u};
20002ee2:	f64b 4294 	movw	r2, #48276	; 0xbc94
20002ee6:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002eea:	f107 030c 	add.w	r3, r7, #12
20002eee:	6812      	ldr	r2, [r2, #0]
20002ef0:	4611      	mov	r1, r2
20002ef2:	8019      	strh	r1, [r3, #0]
20002ef4:	f103 0302 	add.w	r3, r3, #2
20002ef8:	ea4f 4212 	mov.w	r2, r2, lsr #16
20002efc:	701a      	strb	r2, [r3, #0]
#endif
        uint8_t quad_id;
        uint8_t obd_mode_idx = 1u;
20002efe:	f04f 0301 	mov.w	r3, #1
20002f02:	74bb      	strb	r3, [r7, #18]
        uint8_t chopping_mode_idx = 0u;
20002f04:	f04f 0300 	mov.w	r3, #0
20002f08:	74fb      	strb	r3, [r7, #19]
        uint32_t saved_pc2_ctrl;
        
        quad_id = sdd_2_quad_lut[sdd_id];
20002f0a:	79fb      	ldrb	r3, [r7, #7]
20002f0c:	f107 0218 	add.w	r2, r7, #24
20002f10:	4413      	add	r3, r2
20002f12:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
20002f16:	747b      	strb	r3, [r7, #17]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
20002f18:	f240 0300 	movw	r3, #0
20002f1c:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002f20:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
20002f24:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
20002f26:	f240 0300 	movw	r3, #0
20002f2a:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002f2e:	f04f 0200 	mov.w	r2, #0
20002f32:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        /* Select between voltage/current and RTZ modes.*/
        ACE->ACB_DATA[quad_id].b6 = mode;
20002f36:	f240 0200 	movw	r2, #0
20002f3a:	f2c4 0202 	movt	r2, #16386	; 0x4002
20002f3e:	7c79      	ldrb	r1, [r7, #17]
20002f40:	460b      	mov	r3, r1
20002f42:	ea4f 0343 	mov.w	r3, r3, lsl #1
20002f46:	440b      	add	r3, r1
20002f48:	ea4f 1303 	mov.w	r3, r3, lsl #4
20002f4c:	4413      	add	r3, r2
20002f4e:	f503 7306 	add.w	r3, r3, #536	; 0x218
20002f52:	797a      	ldrb	r2, [r7, #5]
20002f54:	711a      	strb	r2, [r3, #4]
        
        /* Load manufacturing generated trim value. */
        if ( (mode & OBD_MODE_MASK) > 0u )
20002f56:	797b      	ldrb	r3, [r7, #5]
20002f58:	f003 0301 	and.w	r3, r3, #1
20002f5c:	b2db      	uxtb	r3, r3
20002f5e:	2b00      	cmp	r3, #0
20002f60:	d002      	beq.n	20002f68 <ACE_configure_sdd+0xa4>
        {
            obd_mode_idx = 0u;
20002f62:	f04f 0300 	mov.w	r3, #0
20002f66:	74bb      	strb	r3, [r7, #18]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
20002f68:	797b      	ldrb	r3, [r7, #5]
20002f6a:	f003 0302 	and.w	r3, r3, #2
20002f6e:	2b00      	cmp	r3, #0
20002f70:	d002      	beq.n	20002f78 <ACE_configure_sdd+0xb4>
        {
            chopping_mode_idx = 1u;
20002f72:	f04f 0301 	mov.w	r3, #1
20002f76:	74fb      	strb	r3, [r7, #19]
        }
        ACE->ACB_DATA[quad_id].b4
20002f78:	f240 0200 	movw	r2, #0
20002f7c:	f2c4 0202 	movt	r2, #16386	; 0x4002
20002f80:	7c79      	ldrb	r1, [r7, #17]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
20002f82:	f64b 4390 	movw	r3, #48272	; 0xbc90
20002f86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f8a:	681b      	ldr	r3, [r3, #0]
20002f8c:	79fc      	ldrb	r4, [r7, #7]
20002f8e:	f897 c012 	ldrb.w	ip, [r7, #18]
20002f92:	7cf8      	ldrb	r0, [r7, #19]
20002f94:	ea4f 0444 	mov.w	r4, r4, lsl #1
20002f98:	44a4      	add	ip, r4
20002f9a:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20002f9e:	4460      	add	r0, ip
20002fa0:	4403      	add	r3, r0
20002fa2:	f103 0380 	add.w	r3, r3, #128	; 0x80
20002fa6:	7918      	ldrb	r0, [r3, #4]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
20002fa8:	460b      	mov	r3, r1
20002faa:	ea4f 0343 	mov.w	r3, r3, lsl #1
20002fae:	440b      	add	r3, r1
20002fb0:	ea4f 1303 	mov.w	r3, r3, lsl #4
20002fb4:	4413      	add	r3, r2
20002fb6:	f503 7304 	add.w	r3, r3, #528	; 0x210
20002fba:	4602      	mov	r2, r0
20002fbc:	711a      	strb	r2, [r3, #4]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
20002fbe:	f240 0300 	movw	r3, #0
20002fc2:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002fc6:	697a      	ldr	r2, [r7, #20]
20002fc8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        /* Set SDD resolution. */
        *dac_ctrl_reg_lut[sdd_id] = (uint32_t)resolution;
20002fcc:	79fa      	ldrb	r2, [r7, #7]
20002fce:	f64b 4378 	movw	r3, #48248	; 0xbc78
20002fd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002fd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20002fda:	79ba      	ldrb	r2, [r7, #6]
20002fdc:	601a      	str	r2, [r3, #0]
        
        /* Update SDD value through SSE_DACn_BYTES01. */
        *dac_ctrl_reg_lut[sdd_id] |= SDD_REG_SEL_MASK;
20002fde:	79fa      	ldrb	r2, [r7, #7]
20002fe0:	f64b 4378 	movw	r3, #48248	; 0xbc78
20002fe4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002fe8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
20002fec:	79f9      	ldrb	r1, [r7, #7]
20002fee:	f64b 4378 	movw	r3, #48248	; 0xbc78
20002ff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ff6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
20002ffa:	681b      	ldr	r3, [r3, #0]
20002ffc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20003000:	6013      	str	r3, [r2, #0]
        
        /* Synchronous or individual SDD update. */
        if ( INDIVIDUAL_UPDATE == sync_update )
20003002:	793b      	ldrb	r3, [r7, #4]
20003004:	2b00      	cmp	r3, #0
20003006:	d115      	bne.n	20003034 <ACE_configure_sdd+0x170>
        {
            ACE->DAC_SYNC_CTRL &= ~dac_enable_masks_lut[sdd_id];
20003008:	f240 0300 	movw	r3, #0
2000300c:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003010:	f240 0200 	movw	r2, #0
20003014:	f2c4 0202 	movt	r2, #16386	; 0x4002
20003018:	6911      	ldr	r1, [r2, #16]
2000301a:	79f8      	ldrb	r0, [r7, #7]
2000301c:	f64b 4284 	movw	r2, #48260	; 0xbc84
20003020:	f2c2 0200 	movt	r2, #8192	; 0x2000
20003024:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
20003028:	ea6f 0202 	mvn.w	r2, r2
2000302c:	ea01 0202 	and.w	r2, r1, r2
20003030:	611a      	str	r2, [r3, #16]
20003032:	e012      	b.n	2000305a <ACE_configure_sdd+0x196>
        }
        else
        {
            ACE->DAC_SYNC_CTRL |= dac_enable_masks_lut[sdd_id];
20003034:	f240 0300 	movw	r3, #0
20003038:	f2c4 0302 	movt	r3, #16386	; 0x4002
2000303c:	f240 0200 	movw	r2, #0
20003040:	f2c4 0202 	movt	r2, #16386	; 0x4002
20003044:	6911      	ldr	r1, [r2, #16]
20003046:	79f8      	ldrb	r0, [r7, #7]
20003048:	f64b 4284 	movw	r2, #48260	; 0xbc84
2000304c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20003050:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
20003054:	ea41 0202 	orr.w	r2, r1, r2
20003058:	611a      	str	r2, [r3, #16]
        }
    }
}
2000305a:	f107 0718 	add.w	r7, r7, #24
2000305e:	46bd      	mov	sp, r7
20003060:	bc90      	pop	{r4, r7}
20003062:	4770      	bx	lr

20003064 <ACE_enable_sdd>:
 */
void ACE_enable_sdd
(
	sdd_id_t    sdd_id
)
{
20003064:	b480      	push	{r7}
20003066:	b083      	sub	sp, #12
20003068:	af00      	add	r7, sp, #0
2000306a:	4603      	mov	r3, r0
2000306c:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
2000306e:	79fb      	ldrb	r3, [r7, #7]
20003070:	2b02      	cmp	r3, #2
20003072:	d900      	bls.n	20003076 <ACE_enable_sdd+0x12>
20003074:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
20003076:	79fb      	ldrb	r3, [r7, #7]
20003078:	2b02      	cmp	r3, #2
2000307a:	d811      	bhi.n	200030a0 <ACE_enable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] |= SDD_ENABLE_MASK;
2000307c:	79fa      	ldrb	r2, [r7, #7]
2000307e:	f64b 4378 	movw	r3, #48248	; 0xbc78
20003082:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003086:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
2000308a:	79f9      	ldrb	r1, [r7, #7]
2000308c:	f64b 4378 	movw	r3, #48248	; 0xbc78
20003090:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003094:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
20003098:	681b      	ldr	r3, [r3, #0]
2000309a:	f043 0320 	orr.w	r3, r3, #32
2000309e:	6013      	str	r3, [r2, #0]
    }
}
200030a0:	f107 070c 	add.w	r7, r7, #12
200030a4:	46bd      	mov	sp, r7
200030a6:	bc80      	pop	{r7}
200030a8:	4770      	bx	lr
200030aa:	bf00      	nop

200030ac <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
200030ac:	b480      	push	{r7}
200030ae:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
200030b0:	46bd      	mov	sp, r7
200030b2:	bc80      	pop	{r7}
200030b4:	4770      	bx	lr
200030b6:	bf00      	nop

200030b8 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
200030b8:	b580      	push	{r7, lr}
200030ba:	b08a      	sub	sp, #40	; 0x28
200030bc:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
200030be:	f64b 4398 	movw	r3, #48280	; 0xbc98
200030c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200030c6:	46bc      	mov	ip, r7
200030c8:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
200030ca:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
200030ce:	f242 0300 	movw	r3, #8192	; 0x2000
200030d2:	f2ce 0304 	movt	r3, #57348	; 0xe004
200030d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200030d8:	ea4f 0393 	mov.w	r3, r3, lsr #2
200030dc:	f003 0303 	and.w	r3, r3, #3
200030e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
200030e4:	f107 0228 	add.w	r2, r7, #40	; 0x28
200030e8:	4413      	add	r3, r2
200030ea:	f853 3c28 	ldr.w	r3, [r3, #-40]
200030ee:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
200030f0:	f242 0300 	movw	r3, #8192	; 0x2000
200030f4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200030f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200030fa:	ea4f 1313 	mov.w	r3, r3, lsr #4
200030fe:	f003 0303 	and.w	r3, r3, #3
20003102:	ea4f 0383 	mov.w	r3, r3, lsl #2
20003106:	f107 0228 	add.w	r2, r7, #40	; 0x28
2000310a:	4413      	add	r3, r2
2000310c:	f853 3c28 	ldr.w	r3, [r3, #-40]
20003110:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20003112:	f242 0300 	movw	r3, #8192	; 0x2000
20003116:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000311a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
2000311c:	ea4f 1393 	mov.w	r3, r3, lsr #6
20003120:	f003 0303 	and.w	r3, r3, #3
20003124:	ea4f 0383 	mov.w	r3, r3, lsl #2
20003128:	f107 0228 	add.w	r2, r7, #40	; 0x28
2000312c:	4413      	add	r3, r2
2000312e:	f853 3c28 	ldr.w	r3, [r3, #-40]
20003132:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20003134:	f242 0300 	movw	r3, #8192	; 0x2000
20003138:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000313c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
2000313e:	ea4f 2313 	mov.w	r3, r3, lsr #8
20003142:	f003 031f 	and.w	r3, r3, #31
20003146:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20003148:	f242 0300 	movw	r3, #8192	; 0x2000
2000314c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003150:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20003152:	ea4f 3353 	mov.w	r3, r3, lsr #13
20003156:	f003 0301 	and.w	r3, r3, #1
2000315a:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
2000315c:	6a3b      	ldr	r3, [r7, #32]
2000315e:	f103 0301 	add.w	r3, r3, #1
20003162:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
20003164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20003166:	2b00      	cmp	r3, #0
20003168:	d003      	beq.n	20003172 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
2000316a:	69fb      	ldr	r3, [r7, #28]
2000316c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20003170:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20003172:	f000 f849 	bl	20003208 <GetSystemClock>
20003176:	4602      	mov	r2, r0
20003178:	f64b 73b0 	movw	r3, #49072	; 0xbfb0
2000317c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003180:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20003182:	f64b 73b0 	movw	r3, #49072	; 0xbfb0
20003186:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000318a:	681a      	ldr	r2, [r3, #0]
2000318c:	693b      	ldr	r3, [r7, #16]
2000318e:	fbb2 f2f3 	udiv	r2, r2, r3
20003192:	f64b 73b4 	movw	r3, #49076	; 0xbfb4
20003196:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000319a:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
2000319c:	f64b 73b0 	movw	r3, #49072	; 0xbfb0
200031a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200031a4:	681a      	ldr	r2, [r3, #0]
200031a6:	697b      	ldr	r3, [r7, #20]
200031a8:	fbb2 f2f3 	udiv	r2, r2, r3
200031ac:	f64b 73b8 	movw	r3, #49080	; 0xbfb8
200031b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200031b4:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
200031b6:	f64b 73b0 	movw	r3, #49072	; 0xbfb0
200031ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200031be:	681a      	ldr	r2, [r3, #0]
200031c0:	69bb      	ldr	r3, [r7, #24]
200031c2:	fbb2 f2f3 	udiv	r2, r2, r3
200031c6:	f64b 73bc 	movw	r3, #49084	; 0xbfbc
200031ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200031ce:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
200031d0:	f64b 73b0 	movw	r3, #49072	; 0xbfb0
200031d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200031d8:	681a      	ldr	r2, [r3, #0]
200031da:	69fb      	ldr	r3, [r7, #28]
200031dc:	fbb2 f2f3 	udiv	r2, r2, r3
200031e0:	f64b 73c0 	movw	r3, #49088	; 0xbfc0
200031e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200031e8:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
200031ea:	f64b 73b0 	movw	r3, #49072	; 0xbfb0
200031ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200031f2:	681a      	ldr	r2, [r3, #0]
200031f4:	f64b 73ac 	movw	r3, #49068	; 0xbfac
200031f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200031fc:	601a      	str	r2, [r3, #0]
}
200031fe:	f107 0728 	add.w	r7, r7, #40	; 0x28
20003202:	46bd      	mov	sp, r7
20003204:	bd80      	pop	{r7, pc}
20003206:	bf00      	nop

20003208 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
20003208:	b480      	push	{r7}
2000320a:	b08b      	sub	sp, #44	; 0x2c
2000320c:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
2000320e:	f04f 0300 	mov.w	r3, #0
20003212:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
20003214:	f640 031c 	movw	r3, #2076	; 0x81c
20003218:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000321c:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
2000321e:	f240 2330 	movw	r3, #560	; 0x230
20003222:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003226:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20003228:	68fb      	ldr	r3, [r7, #12]
2000322a:	681b      	ldr	r3, [r3, #0]
2000322c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
20003230:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
20003232:	693a      	ldr	r2, [r7, #16]
20003234:	f241 13cf 	movw	r3, #4559	; 0x11cf
20003238:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
2000323c:	429a      	cmp	r2, r3
2000323e:	d108      	bne.n	20003252 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
20003240:	f64e 732c 	movw	r3, #61228	; 0xef2c
20003244:	f2c6 0301 	movt	r3, #24577	; 0x6001
20003248:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
2000324a:	697b      	ldr	r3, [r7, #20]
2000324c:	681b      	ldr	r3, [r3, #0]
2000324e:	607b      	str	r3, [r7, #4]
20003250:	e03d      	b.n	200032ce <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20003252:	68bb      	ldr	r3, [r7, #8]
20003254:	681a      	ldr	r2, [r3, #0]
20003256:	f244 3341 	movw	r3, #17217	; 0x4341
2000325a:	f6c4 4354 	movt	r3, #19540	; 0x4c54
2000325e:	429a      	cmp	r2, r3
20003260:	d135      	bne.n	200032ce <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
20003262:	f640 0340 	movw	r3, #2112	; 0x840
20003266:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000326a:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
2000326c:	69bb      	ldr	r3, [r7, #24]
2000326e:	681b      	ldr	r3, [r3, #0]
20003270:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20003272:	69fb      	ldr	r3, [r7, #28]
20003274:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20003278:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
2000327a:	69fa      	ldr	r2, [r7, #28]
2000327c:	f240 3300 	movw	r3, #768	; 0x300
20003280:	f2c0 0301 	movt	r3, #1
20003284:	429a      	cmp	r2, r3
20003286:	d922      	bls.n	200032ce <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20003288:	69fa      	ldr	r2, [r7, #28]
2000328a:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000328e:	f2c0 0301 	movt	r3, #1
20003292:	429a      	cmp	r2, r3
20003294:	d808      	bhi.n	200032a8 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
20003296:	f241 632c 	movw	r3, #5676	; 0x162c
2000329a:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000329e:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
200032a0:	6a3b      	ldr	r3, [r7, #32]
200032a2:	681b      	ldr	r3, [r3, #0]
200032a4:	607b      	str	r3, [r7, #4]
200032a6:	e012      	b.n	200032ce <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
200032a8:	69fa      	ldr	r2, [r7, #28]
200032aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
200032ae:	f2c0 0302 	movt	r3, #2
200032b2:	429a      	cmp	r2, r3
200032b4:	d808      	bhi.n	200032c8 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
200032b6:	f641 63ac 	movw	r3, #7852	; 0x1eac
200032ba:	f2c6 0308 	movt	r3, #24584	; 0x6008
200032be:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
200032c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200032c2:	681b      	ldr	r3, [r3, #0]
200032c4:	607b      	str	r3, [r7, #4]
200032c6:	e002      	b.n	200032ce <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
200032c8:	f04f 0300 	mov.w	r3, #0
200032cc:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
200032ce:	687b      	ldr	r3, [r7, #4]
200032d0:	2b00      	cmp	r3, #0
200032d2:	d105      	bne.n	200032e0 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
200032d4:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
200032d6:	f647 0340 	movw	r3, #30784	; 0x7840
200032da:	f2c0 137d 	movt	r3, #381	; 0x17d
200032de:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
200032e0:	687b      	ldr	r3, [r7, #4]
}
200032e2:	4618      	mov	r0, r3
200032e4:	f107 072c 	add.w	r7, r7, #44	; 0x2c
200032e8:	46bd      	mov	sp, r7
200032ea:	bc80      	pop	{r7}
200032ec:	4770      	bx	lr
200032ee:	bf00      	nop

200032f0 <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
200032f0:	b480      	push	{r7}
200032f2:	b087      	sub	sp, #28
200032f4:	af00      	add	r7, sp, #0
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
200032f6:	f240 0300 	movw	r3, #0
200032fa:	f2c4 0302 	movt	r3, #16386	; 0x4002
200032fe:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
20003302:	60fb      	str	r3, [r7, #12]
    ACE->PC2_CTRL = 0u;
20003304:	f240 0300 	movw	r3, #0
20003308:	f2c4 0302 	movt	r3, #16386	; 0x4002
2000330c:	f04f 0200 	mov.w	r2, #0
20003310:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
20003314:	f04f 0300 	mov.w	r3, #0
20003318:	71fb      	strb	r3, [r7, #7]
2000331a:	e039      	b.n	20003390 <ace_init_convert+0xa0>
    {
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
2000331c:	79fb      	ldrb	r3, [r7, #7]
2000331e:	ea4f 0353 	mov.w	r3, r3, lsr #1
20003322:	747b      	strb	r3, [r7, #17]
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
20003324:	f240 0200 	movw	r2, #0
20003328:	f2c4 0202 	movt	r2, #16386	; 0x4002
2000332c:	7c79      	ldrb	r1, [r7, #17]
2000332e:	460b      	mov	r3, r1
20003330:	ea4f 0343 	mov.w	r3, r3, lsl #1
20003334:	440b      	add	r3, r1
20003336:	ea4f 1303 	mov.w	r3, r3, lsl #4
2000333a:	4413      	add	r3, r2
2000333c:	f503 7308 	add.w	r3, r3, #544	; 0x220
20003340:	791b      	ldrb	r3, [r3, #4]
20003342:	74bb      	strb	r3, [r7, #18]
        channel_is_abps2 = abps_idx & 0x01u;
20003344:	79fb      	ldrb	r3, [r7, #7]
20003346:	f003 0301 	and.w	r3, r3, #1
2000334a:	74fb      	strb	r3, [r7, #19]
        if(channel_is_abps2)
2000334c:	7cfb      	ldrb	r3, [r7, #19]
2000334e:	2b00      	cmp	r3, #0
20003350:	d00d      	beq.n	2000336e <ace_init_convert+0x7e>
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
20003352:	79f9      	ldrb	r1, [r7, #7]
20003354:	7cbb      	ldrb	r3, [r7, #18]
20003356:	ea4f 1353 	mov.w	r3, r3, lsr #5
2000335a:	b2db      	uxtb	r3, r3
2000335c:	461a      	mov	r2, r3
2000335e:	f002 0203 	and.w	r2, r2, #3
20003362:	f24c 537c 	movw	r3, #50556	; 0xc57c
20003366:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000336a:	545a      	strb	r2, [r3, r1]
2000336c:	e00c      	b.n	20003388 <ace_init_convert+0x98>
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
2000336e:	79f9      	ldrb	r1, [r7, #7]
20003370:	7cbb      	ldrb	r3, [r7, #18]
20003372:	ea4f 0353 	mov.w	r3, r3, lsr #1
20003376:	b2db      	uxtb	r3, r3
20003378:	461a      	mov	r2, r3
2000337a:	f002 0203 	and.w	r2, r2, #3
2000337e:	f24c 537c 	movw	r3, #50556	; 0xc57c
20003382:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003386:	545a      	strb	r2, [r3, r1]
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
20003388:	79fb      	ldrb	r3, [r7, #7]
2000338a:	f103 0301 	add.w	r3, r3, #1
2000338e:	71fb      	strb	r3, [r7, #7]
20003390:	79fb      	ldrb	r3, [r7, #7]
20003392:	2b09      	cmp	r3, #9
20003394:	d9c2      	bls.n	2000331c <ace_init_convert+0x2c>
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
20003396:	f04f 0300 	mov.w	r3, #0
2000339a:	60bb      	str	r3, [r7, #8]
2000339c:	e073      	b.n	20003486 <ace_init_convert+0x196>
        uint8_t quad_id;
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
2000339e:	68ba      	ldr	r2, [r7, #8]
200033a0:	f64b 73c4 	movw	r3, #49092	; 0xbfc4
200033a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200033a8:	ea4f 1202 	mov.w	r2, r2, lsl #4
200033ac:	4413      	add	r3, r2
200033ae:	791b      	ldrb	r3, [r3, #4]
200033b0:	75bb      	strb	r3, [r7, #22]
        quad_id = channel_quad_lut[channel_id];
200033b2:	7dba      	ldrb	r2, [r7, #22]
200033b4:	f64b 43e0 	movw	r3, #48352	; 0xbce0
200033b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200033bc:	5c9b      	ldrb	r3, [r3, r2]
200033be:	753b      	strb	r3, [r7, #20]
        
        switch (channel_type_lut[channel_id])
200033c0:	7dba      	ldrb	r2, [r7, #22]
200033c2:	f64b 43b0 	movw	r3, #48304	; 0xbcb0
200033c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200033ca:	5c9b      	ldrb	r3, [r3, r2]
200033cc:	2b01      	cmp	r3, #1
200033ce:	d007      	beq.n	200033e0 <ace_init_convert+0xf0>
200033d0:	2b02      	cmp	r3, #2
200033d2:	d027      	beq.n	20003424 <ace_init_convert+0x134>
200033d4:	2b00      	cmp	r3, #0
200033d6:	d147      	bne.n	20003468 <ace_init_convert+0x178>
        {
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
200033d8:	f04f 0300 	mov.w	r3, #0
200033dc:	75fb      	strb	r3, [r7, #23]
                break;
200033de:	e047      	b.n	20003470 <ace_init_convert+0x180>
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
200033e0:	7d3b      	ldrb	r3, [r7, #20]
200033e2:	2bff      	cmp	r3, #255	; 0xff
200033e4:	d100      	bne.n	200033e8 <ace_init_convert+0xf8>
200033e6:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
200033e8:	f240 0200 	movw	r2, #0
200033ec:	f2c4 0202 	movt	r2, #16386	; 0x4002
200033f0:	7d39      	ldrb	r1, [r7, #20]
200033f2:	460b      	mov	r3, r1
200033f4:	ea4f 0343 	mov.w	r3, r3, lsl #1
200033f8:	440b      	add	r3, r1
200033fa:	ea4f 1303 	mov.w	r3, r3, lsl #4
200033fe:	4413      	add	r3, r2
20003400:	f503 7308 	add.w	r3, r3, #544	; 0x220
20003404:	7a1b      	ldrb	r3, [r3, #8]
20003406:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
20003408:	7d7b      	ldrb	r3, [r7, #21]
2000340a:	f003 0301 	and.w	r3, r3, #1
2000340e:	b2db      	uxtb	r3, r3
20003410:	2b00      	cmp	r3, #0
20003412:	d003      	beq.n	2000341c <ace_init_convert+0x12c>
                {
                    channel_type = VOLTAGE;
20003414:	f04f 0300 	mov.w	r3, #0
20003418:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = CURRENT;
                }
                break;
2000341a:	e029      	b.n	20003470 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = CURRENT;
2000341c:	f04f 0301 	mov.w	r3, #1
20003420:	75fb      	strb	r3, [r7, #23]
                }
                break;
20003422:	e025      	b.n	20003470 <ace_init_convert+0x180>
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
20003424:	7d3b      	ldrb	r3, [r7, #20]
20003426:	2bff      	cmp	r3, #255	; 0xff
20003428:	d100      	bne.n	2000342c <ace_init_convert+0x13c>
2000342a:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
2000342c:	f240 0200 	movw	r2, #0
20003430:	f2c4 0202 	movt	r2, #16386	; 0x4002
20003434:	7d39      	ldrb	r1, [r7, #20]
20003436:	460b      	mov	r3, r1
20003438:	ea4f 0343 	mov.w	r3, r3, lsl #1
2000343c:	440b      	add	r3, r1
2000343e:	ea4f 1303 	mov.w	r3, r3, lsl #4
20003442:	4413      	add	r3, r2
20003444:	f503 730a 	add.w	r3, r3, #552	; 0x228
20003448:	791b      	ldrb	r3, [r3, #4]
2000344a:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
2000344c:	7d7b      	ldrb	r3, [r7, #21]
2000344e:	f003 0301 	and.w	r3, r3, #1
20003452:	b2db      	uxtb	r3, r3
20003454:	2b00      	cmp	r3, #0
20003456:	d003      	beq.n	20003460 <ace_init_convert+0x170>
                {
                    channel_type = VOLTAGE;
20003458:	f04f 0300 	mov.w	r3, #0
2000345c:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = TEMPERATURE;
                }
                break;
2000345e:	e007      	b.n	20003470 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = TEMPERATURE;
20003460:	f04f 0302 	mov.w	r3, #2
20003464:	75fb      	strb	r3, [r7, #23]
                }
                break;
20003466:	e003      	b.n	20003470 <ace_init_convert+0x180>
                
            default:
                ASSERT(0);
20003468:	be00      	bkpt	0x0000
                channel_type = VOLTAGE;
2000346a:	f04f 0300 	mov.w	r3, #0
2000346e:	75fb      	strb	r3, [r7, #23]
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
20003470:	68ba      	ldr	r2, [r7, #8]
20003472:	f24c 5388 	movw	r3, #50568	; 0xc588
20003476:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000347a:	7df9      	ldrb	r1, [r7, #23]
2000347c:	5499      	strb	r1, [r3, r2]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
2000347e:	68bb      	ldr	r3, [r7, #8]
20003480:	f103 0301 	add.w	r3, r3, #1
20003484:	60bb      	str	r3, [r7, #8]
20003486:	68bb      	ldr	r3, [r7, #8]
20003488:	2b00      	cmp	r3, #0
2000348a:	dd88      	ble.n	2000339e <ace_init_convert+0xae>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
2000348c:	f240 0300 	movw	r3, #0
20003490:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003494:	68fa      	ldr	r2, [r7, #12]
20003496:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
2000349a:	f107 071c 	add.w	r7, r7, #28
2000349e:	46bd      	mov	sp, r7
200034a0:	bc80      	pop	{r7}
200034a2:	4770      	bx	lr

200034a4 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200034a4:	b480      	push	{r7}
200034a6:	b083      	sub	sp, #12
200034a8:	af00      	add	r7, sp, #0
200034aa:	4603      	mov	r3, r0
200034ac:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200034ae:	f24e 1300 	movw	r3, #57600	; 0xe100
200034b2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200034b6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200034ba:	ea4f 1252 	mov.w	r2, r2, lsr #5
200034be:	88f9      	ldrh	r1, [r7, #6]
200034c0:	f001 011f 	and.w	r1, r1, #31
200034c4:	f04f 0001 	mov.w	r0, #1
200034c8:	fa00 f101 	lsl.w	r1, r0, r1
200034cc:	f102 0260 	add.w	r2, r2, #96	; 0x60
200034d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200034d4:	f107 070c 	add.w	r7, r7, #12
200034d8:	46bd      	mov	sp, r7
200034da:	bc80      	pop	{r7}
200034dc:	4770      	bx	lr
200034de:	bf00      	nop

200034e0 <ace_init_flags>:
/*-------------------------------------------------------------------------*//**
  Intialise the ACE driver's internal data structures used by flag control
  functions.
 */
void ace_init_flags( void )
{
200034e0:	b480      	push	{r7}
200034e2:	af00      	add	r7, sp, #0
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
200034e4:	46bd      	mov	sp, r7
200034e6:	bc80      	pop	{r7}
200034e8:	4770      	bx	lr
200034ea:	bf00      	nop

200034ec <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
200034ec:	b480      	push	{r7}
200034ee:	b083      	sub	sp, #12
200034f0:	af00      	add	r7, sp, #0
200034f2:	4603      	mov	r3, r0
200034f4:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
200034f6:	f107 070c 	add.w	r7, r7, #12
200034fa:	46bd      	mov	sp, r7
200034fc:	bc80      	pop	{r7}
200034fe:	4770      	bx	lr

20003500 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
20003500:	4668      	mov	r0, sp
20003502:	f020 0107 	bic.w	r1, r0, #7
20003506:	468d      	mov	sp, r1
20003508:	b589      	push	{r0, r3, r7, lr}
2000350a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
2000350c:	f04f 0000 	mov.w	r0, #0
20003510:	f7ff ffec 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
20003514:	f04f 0076 	mov.w	r0, #118	; 0x76
20003518:	f7ff ffc4 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
2000351c:	46bd      	mov	sp, r7
2000351e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003522:	4685      	mov	sp, r0
20003524:	4770      	bx	lr
20003526:	bf00      	nop

20003528 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
20003528:	4668      	mov	r0, sp
2000352a:	f020 0107 	bic.w	r1, r0, #7
2000352e:	468d      	mov	sp, r1
20003530:	b589      	push	{r0, r3, r7, lr}
20003532:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
20003534:	f04f 0001 	mov.w	r0, #1
20003538:	f7ff ffd8 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
2000353c:	f04f 0077 	mov.w	r0, #119	; 0x77
20003540:	f7ff ffb0 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
20003544:	46bd      	mov	sp, r7
20003546:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000354a:	4685      	mov	sp, r0
2000354c:	4770      	bx	lr
2000354e:	bf00      	nop

20003550 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
20003550:	4668      	mov	r0, sp
20003552:	f020 0107 	bic.w	r1, r0, #7
20003556:	468d      	mov	sp, r1
20003558:	b589      	push	{r0, r3, r7, lr}
2000355a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
2000355c:	f04f 0002 	mov.w	r0, #2
20003560:	f7ff ffc4 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
20003564:	f04f 0078 	mov.w	r0, #120	; 0x78
20003568:	f7ff ff9c 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
2000356c:	46bd      	mov	sp, r7
2000356e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003572:	4685      	mov	sp, r0
20003574:	4770      	bx	lr
20003576:	bf00      	nop

20003578 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
20003578:	4668      	mov	r0, sp
2000357a:	f020 0107 	bic.w	r1, r0, #7
2000357e:	468d      	mov	sp, r1
20003580:	b589      	push	{r0, r3, r7, lr}
20003582:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
20003584:	f04f 0003 	mov.w	r0, #3
20003588:	f7ff ffb0 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
2000358c:	f04f 0079 	mov.w	r0, #121	; 0x79
20003590:	f7ff ff88 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
20003594:	46bd      	mov	sp, r7
20003596:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000359a:	4685      	mov	sp, r0
2000359c:	4770      	bx	lr
2000359e:	bf00      	nop

200035a0 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
200035a0:	4668      	mov	r0, sp
200035a2:	f020 0107 	bic.w	r1, r0, #7
200035a6:	468d      	mov	sp, r1
200035a8:	b589      	push	{r0, r3, r7, lr}
200035aa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
200035ac:	f04f 0004 	mov.w	r0, #4
200035b0:	f7ff ff9c 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
200035b4:	f04f 007a 	mov.w	r0, #122	; 0x7a
200035b8:	f7ff ff74 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
200035bc:	46bd      	mov	sp, r7
200035be:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200035c2:	4685      	mov	sp, r0
200035c4:	4770      	bx	lr
200035c6:	bf00      	nop

200035c8 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
200035c8:	4668      	mov	r0, sp
200035ca:	f020 0107 	bic.w	r1, r0, #7
200035ce:	468d      	mov	sp, r1
200035d0:	b589      	push	{r0, r3, r7, lr}
200035d2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
200035d4:	f04f 0005 	mov.w	r0, #5
200035d8:	f7ff ff88 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
200035dc:	f04f 007b 	mov.w	r0, #123	; 0x7b
200035e0:	f7ff ff60 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
200035e4:	46bd      	mov	sp, r7
200035e6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200035ea:	4685      	mov	sp, r0
200035ec:	4770      	bx	lr
200035ee:	bf00      	nop

200035f0 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
200035f0:	4668      	mov	r0, sp
200035f2:	f020 0107 	bic.w	r1, r0, #7
200035f6:	468d      	mov	sp, r1
200035f8:	b589      	push	{r0, r3, r7, lr}
200035fa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
200035fc:	f04f 0006 	mov.w	r0, #6
20003600:	f7ff ff74 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
20003604:	f04f 007c 	mov.w	r0, #124	; 0x7c
20003608:	f7ff ff4c 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
2000360c:	46bd      	mov	sp, r7
2000360e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003612:	4685      	mov	sp, r0
20003614:	4770      	bx	lr
20003616:	bf00      	nop

20003618 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
20003618:	4668      	mov	r0, sp
2000361a:	f020 0107 	bic.w	r1, r0, #7
2000361e:	468d      	mov	sp, r1
20003620:	b589      	push	{r0, r3, r7, lr}
20003622:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
20003624:	f04f 0007 	mov.w	r0, #7
20003628:	f7ff ff60 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
2000362c:	f04f 007d 	mov.w	r0, #125	; 0x7d
20003630:	f7ff ff38 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
20003634:	46bd      	mov	sp, r7
20003636:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000363a:	4685      	mov	sp, r0
2000363c:	4770      	bx	lr
2000363e:	bf00      	nop

20003640 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
20003640:	4668      	mov	r0, sp
20003642:	f020 0107 	bic.w	r1, r0, #7
20003646:	468d      	mov	sp, r1
20003648:	b589      	push	{r0, r3, r7, lr}
2000364a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
2000364c:	f04f 0008 	mov.w	r0, #8
20003650:	f7ff ff4c 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
20003654:	f04f 007e 	mov.w	r0, #126	; 0x7e
20003658:	f7ff ff24 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
2000365c:	46bd      	mov	sp, r7
2000365e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003662:	4685      	mov	sp, r0
20003664:	4770      	bx	lr
20003666:	bf00      	nop

20003668 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
20003668:	4668      	mov	r0, sp
2000366a:	f020 0107 	bic.w	r1, r0, #7
2000366e:	468d      	mov	sp, r1
20003670:	b589      	push	{r0, r3, r7, lr}
20003672:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
20003674:	f04f 0009 	mov.w	r0, #9
20003678:	f7ff ff38 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
2000367c:	f04f 007f 	mov.w	r0, #127	; 0x7f
20003680:	f7ff ff10 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
20003684:	46bd      	mov	sp, r7
20003686:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000368a:	4685      	mov	sp, r0
2000368c:	4770      	bx	lr
2000368e:	bf00      	nop

20003690 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
20003690:	4668      	mov	r0, sp
20003692:	f020 0107 	bic.w	r1, r0, #7
20003696:	468d      	mov	sp, r1
20003698:	b589      	push	{r0, r3, r7, lr}
2000369a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
2000369c:	f04f 000a 	mov.w	r0, #10
200036a0:	f7ff ff24 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
200036a4:	f04f 0080 	mov.w	r0, #128	; 0x80
200036a8:	f7ff fefc 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
200036ac:	46bd      	mov	sp, r7
200036ae:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200036b2:	4685      	mov	sp, r0
200036b4:	4770      	bx	lr
200036b6:	bf00      	nop

200036b8 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
200036b8:	4668      	mov	r0, sp
200036ba:	f020 0107 	bic.w	r1, r0, #7
200036be:	468d      	mov	sp, r1
200036c0:	b589      	push	{r0, r3, r7, lr}
200036c2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
200036c4:	f04f 000b 	mov.w	r0, #11
200036c8:	f7ff ff10 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
200036cc:	f04f 0081 	mov.w	r0, #129	; 0x81
200036d0:	f7ff fee8 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
200036d4:	46bd      	mov	sp, r7
200036d6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200036da:	4685      	mov	sp, r0
200036dc:	4770      	bx	lr
200036de:	bf00      	nop

200036e0 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
200036e0:	4668      	mov	r0, sp
200036e2:	f020 0107 	bic.w	r1, r0, #7
200036e6:	468d      	mov	sp, r1
200036e8:	b589      	push	{r0, r3, r7, lr}
200036ea:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
200036ec:	f04f 000c 	mov.w	r0, #12
200036f0:	f7ff fefc 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
200036f4:	f04f 0082 	mov.w	r0, #130	; 0x82
200036f8:	f7ff fed4 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
200036fc:	46bd      	mov	sp, r7
200036fe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003702:	4685      	mov	sp, r0
20003704:	4770      	bx	lr
20003706:	bf00      	nop

20003708 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
20003708:	4668      	mov	r0, sp
2000370a:	f020 0107 	bic.w	r1, r0, #7
2000370e:	468d      	mov	sp, r1
20003710:	b589      	push	{r0, r3, r7, lr}
20003712:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
20003714:	f04f 000d 	mov.w	r0, #13
20003718:	f7ff fee8 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
2000371c:	f04f 0083 	mov.w	r0, #131	; 0x83
20003720:	f7ff fec0 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
20003724:	46bd      	mov	sp, r7
20003726:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000372a:	4685      	mov	sp, r0
2000372c:	4770      	bx	lr
2000372e:	bf00      	nop

20003730 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
20003730:	4668      	mov	r0, sp
20003732:	f020 0107 	bic.w	r1, r0, #7
20003736:	468d      	mov	sp, r1
20003738:	b589      	push	{r0, r3, r7, lr}
2000373a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
2000373c:	f04f 000e 	mov.w	r0, #14
20003740:	f7ff fed4 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
20003744:	f04f 0084 	mov.w	r0, #132	; 0x84
20003748:	f7ff feac 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
2000374c:	46bd      	mov	sp, r7
2000374e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003752:	4685      	mov	sp, r0
20003754:	4770      	bx	lr
20003756:	bf00      	nop

20003758 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
20003758:	4668      	mov	r0, sp
2000375a:	f020 0107 	bic.w	r1, r0, #7
2000375e:	468d      	mov	sp, r1
20003760:	b589      	push	{r0, r3, r7, lr}
20003762:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
20003764:	f04f 000f 	mov.w	r0, #15
20003768:	f7ff fec0 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
2000376c:	f04f 0085 	mov.w	r0, #133	; 0x85
20003770:	f7ff fe98 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
20003774:	46bd      	mov	sp, r7
20003776:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000377a:	4685      	mov	sp, r0
2000377c:	4770      	bx	lr
2000377e:	bf00      	nop

20003780 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
20003780:	4668      	mov	r0, sp
20003782:	f020 0107 	bic.w	r1, r0, #7
20003786:	468d      	mov	sp, r1
20003788:	b589      	push	{r0, r3, r7, lr}
2000378a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
2000378c:	f04f 0010 	mov.w	r0, #16
20003790:	f7ff feac 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
20003794:	f04f 0086 	mov.w	r0, #134	; 0x86
20003798:	f7ff fe84 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
2000379c:	46bd      	mov	sp, r7
2000379e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200037a2:	4685      	mov	sp, r0
200037a4:	4770      	bx	lr
200037a6:	bf00      	nop

200037a8 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
200037a8:	4668      	mov	r0, sp
200037aa:	f020 0107 	bic.w	r1, r0, #7
200037ae:	468d      	mov	sp, r1
200037b0:	b589      	push	{r0, r3, r7, lr}
200037b2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
200037b4:	f04f 0011 	mov.w	r0, #17
200037b8:	f7ff fe98 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
200037bc:	f04f 0087 	mov.w	r0, #135	; 0x87
200037c0:	f7ff fe70 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
200037c4:	46bd      	mov	sp, r7
200037c6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200037ca:	4685      	mov	sp, r0
200037cc:	4770      	bx	lr
200037ce:	bf00      	nop

200037d0 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
200037d0:	4668      	mov	r0, sp
200037d2:	f020 0107 	bic.w	r1, r0, #7
200037d6:	468d      	mov	sp, r1
200037d8:	b589      	push	{r0, r3, r7, lr}
200037da:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
200037dc:	f04f 0012 	mov.w	r0, #18
200037e0:	f7ff fe84 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
200037e4:	f04f 0088 	mov.w	r0, #136	; 0x88
200037e8:	f7ff fe5c 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
200037ec:	46bd      	mov	sp, r7
200037ee:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200037f2:	4685      	mov	sp, r0
200037f4:	4770      	bx	lr
200037f6:	bf00      	nop

200037f8 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
200037f8:	4668      	mov	r0, sp
200037fa:	f020 0107 	bic.w	r1, r0, #7
200037fe:	468d      	mov	sp, r1
20003800:	b589      	push	{r0, r3, r7, lr}
20003802:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
20003804:	f04f 0013 	mov.w	r0, #19
20003808:	f7ff fe70 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
2000380c:	f04f 0089 	mov.w	r0, #137	; 0x89
20003810:	f7ff fe48 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
20003814:	46bd      	mov	sp, r7
20003816:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000381a:	4685      	mov	sp, r0
2000381c:	4770      	bx	lr
2000381e:	bf00      	nop

20003820 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
20003820:	4668      	mov	r0, sp
20003822:	f020 0107 	bic.w	r1, r0, #7
20003826:	468d      	mov	sp, r1
20003828:	b589      	push	{r0, r3, r7, lr}
2000382a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
2000382c:	f04f 0014 	mov.w	r0, #20
20003830:	f7ff fe5c 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
20003834:	f04f 008a 	mov.w	r0, #138	; 0x8a
20003838:	f7ff fe34 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
2000383c:	46bd      	mov	sp, r7
2000383e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003842:	4685      	mov	sp, r0
20003844:	4770      	bx	lr
20003846:	bf00      	nop

20003848 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
20003848:	4668      	mov	r0, sp
2000384a:	f020 0107 	bic.w	r1, r0, #7
2000384e:	468d      	mov	sp, r1
20003850:	b589      	push	{r0, r3, r7, lr}
20003852:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
20003854:	f04f 0015 	mov.w	r0, #21
20003858:	f7ff fe48 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
2000385c:	f04f 008b 	mov.w	r0, #139	; 0x8b
20003860:	f7ff fe20 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
20003864:	46bd      	mov	sp, r7
20003866:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000386a:	4685      	mov	sp, r0
2000386c:	4770      	bx	lr
2000386e:	bf00      	nop

20003870 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
20003870:	4668      	mov	r0, sp
20003872:	f020 0107 	bic.w	r1, r0, #7
20003876:	468d      	mov	sp, r1
20003878:	b589      	push	{r0, r3, r7, lr}
2000387a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
2000387c:	f04f 0016 	mov.w	r0, #22
20003880:	f7ff fe34 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
20003884:	f04f 008c 	mov.w	r0, #140	; 0x8c
20003888:	f7ff fe0c 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
2000388c:	46bd      	mov	sp, r7
2000388e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003892:	4685      	mov	sp, r0
20003894:	4770      	bx	lr
20003896:	bf00      	nop

20003898 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
20003898:	4668      	mov	r0, sp
2000389a:	f020 0107 	bic.w	r1, r0, #7
2000389e:	468d      	mov	sp, r1
200038a0:	b589      	push	{r0, r3, r7, lr}
200038a2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
200038a4:	f04f 0017 	mov.w	r0, #23
200038a8:	f7ff fe20 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
200038ac:	f04f 008d 	mov.w	r0, #141	; 0x8d
200038b0:	f7ff fdf8 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
200038b4:	46bd      	mov	sp, r7
200038b6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200038ba:	4685      	mov	sp, r0
200038bc:	4770      	bx	lr
200038be:	bf00      	nop

200038c0 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
200038c0:	4668      	mov	r0, sp
200038c2:	f020 0107 	bic.w	r1, r0, #7
200038c6:	468d      	mov	sp, r1
200038c8:	b589      	push	{r0, r3, r7, lr}
200038ca:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
200038cc:	f04f 0018 	mov.w	r0, #24
200038d0:	f7ff fe0c 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
200038d4:	f04f 008e 	mov.w	r0, #142	; 0x8e
200038d8:	f7ff fde4 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
200038dc:	46bd      	mov	sp, r7
200038de:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200038e2:	4685      	mov	sp, r0
200038e4:	4770      	bx	lr
200038e6:	bf00      	nop

200038e8 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
200038e8:	4668      	mov	r0, sp
200038ea:	f020 0107 	bic.w	r1, r0, #7
200038ee:	468d      	mov	sp, r1
200038f0:	b589      	push	{r0, r3, r7, lr}
200038f2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
200038f4:	f04f 0019 	mov.w	r0, #25
200038f8:	f7ff fdf8 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
200038fc:	f04f 008f 	mov.w	r0, #143	; 0x8f
20003900:	f7ff fdd0 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
20003904:	46bd      	mov	sp, r7
20003906:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000390a:	4685      	mov	sp, r0
2000390c:	4770      	bx	lr
2000390e:	bf00      	nop

20003910 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
20003910:	4668      	mov	r0, sp
20003912:	f020 0107 	bic.w	r1, r0, #7
20003916:	468d      	mov	sp, r1
20003918:	b589      	push	{r0, r3, r7, lr}
2000391a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
2000391c:	f04f 001a 	mov.w	r0, #26
20003920:	f7ff fde4 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
20003924:	f04f 0090 	mov.w	r0, #144	; 0x90
20003928:	f7ff fdbc 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
2000392c:	46bd      	mov	sp, r7
2000392e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003932:	4685      	mov	sp, r0
20003934:	4770      	bx	lr
20003936:	bf00      	nop

20003938 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
20003938:	4668      	mov	r0, sp
2000393a:	f020 0107 	bic.w	r1, r0, #7
2000393e:	468d      	mov	sp, r1
20003940:	b589      	push	{r0, r3, r7, lr}
20003942:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
20003944:	f04f 001b 	mov.w	r0, #27
20003948:	f7ff fdd0 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
2000394c:	f04f 0091 	mov.w	r0, #145	; 0x91
20003950:	f7ff fda8 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
20003954:	46bd      	mov	sp, r7
20003956:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000395a:	4685      	mov	sp, r0
2000395c:	4770      	bx	lr
2000395e:	bf00      	nop

20003960 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
20003960:	4668      	mov	r0, sp
20003962:	f020 0107 	bic.w	r1, r0, #7
20003966:	468d      	mov	sp, r1
20003968:	b589      	push	{r0, r3, r7, lr}
2000396a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
2000396c:	f04f 001c 	mov.w	r0, #28
20003970:	f7ff fdbc 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
20003974:	f04f 0092 	mov.w	r0, #146	; 0x92
20003978:	f7ff fd94 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
2000397c:	46bd      	mov	sp, r7
2000397e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003982:	4685      	mov	sp, r0
20003984:	4770      	bx	lr
20003986:	bf00      	nop

20003988 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
20003988:	4668      	mov	r0, sp
2000398a:	f020 0107 	bic.w	r1, r0, #7
2000398e:	468d      	mov	sp, r1
20003990:	b589      	push	{r0, r3, r7, lr}
20003992:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
20003994:	f04f 001d 	mov.w	r0, #29
20003998:	f7ff fda8 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
2000399c:	f04f 0093 	mov.w	r0, #147	; 0x93
200039a0:	f7ff fd80 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
200039a4:	46bd      	mov	sp, r7
200039a6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200039aa:	4685      	mov	sp, r0
200039ac:	4770      	bx	lr
200039ae:	bf00      	nop

200039b0 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
200039b0:	4668      	mov	r0, sp
200039b2:	f020 0107 	bic.w	r1, r0, #7
200039b6:	468d      	mov	sp, r1
200039b8:	b589      	push	{r0, r3, r7, lr}
200039ba:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
200039bc:	f04f 001e 	mov.w	r0, #30
200039c0:	f7ff fd94 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
200039c4:	f04f 0094 	mov.w	r0, #148	; 0x94
200039c8:	f7ff fd6c 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
200039cc:	46bd      	mov	sp, r7
200039ce:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200039d2:	4685      	mov	sp, r0
200039d4:	4770      	bx	lr
200039d6:	bf00      	nop

200039d8 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
200039d8:	4668      	mov	r0, sp
200039da:	f020 0107 	bic.w	r1, r0, #7
200039de:	468d      	mov	sp, r1
200039e0:	b589      	push	{r0, r3, r7, lr}
200039e2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
200039e4:	f04f 001f 	mov.w	r0, #31
200039e8:	f7ff fd80 	bl	200034ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
200039ec:	f04f 0095 	mov.w	r0, #149	; 0x95
200039f0:	f7ff fd58 	bl	200034a4 <NVIC_ClearPendingIRQ>
}
200039f4:	46bd      	mov	sp, r7
200039f6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200039fa:	4685      	mov	sp, r0
200039fc:	4770      	bx	lr
200039fe:	bf00      	nop

20003a00 <__aeabi_drsub>:
20003a00:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20003a04:	e002      	b.n	20003a0c <__adddf3>
20003a06:	bf00      	nop

20003a08 <__aeabi_dsub>:
20003a08:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20003a0c <__adddf3>:
20003a0c:	b530      	push	{r4, r5, lr}
20003a0e:	ea4f 0441 	mov.w	r4, r1, lsl #1
20003a12:	ea4f 0543 	mov.w	r5, r3, lsl #1
20003a16:	ea94 0f05 	teq	r4, r5
20003a1a:	bf08      	it	eq
20003a1c:	ea90 0f02 	teqeq	r0, r2
20003a20:	bf1f      	itttt	ne
20003a22:	ea54 0c00 	orrsne.w	ip, r4, r0
20003a26:	ea55 0c02 	orrsne.w	ip, r5, r2
20003a2a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20003a2e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20003a32:	f000 80e2 	beq.w	20003bfa <__adddf3+0x1ee>
20003a36:	ea4f 5454 	mov.w	r4, r4, lsr #21
20003a3a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20003a3e:	bfb8      	it	lt
20003a40:	426d      	neglt	r5, r5
20003a42:	dd0c      	ble.n	20003a5e <__adddf3+0x52>
20003a44:	442c      	add	r4, r5
20003a46:	ea80 0202 	eor.w	r2, r0, r2
20003a4a:	ea81 0303 	eor.w	r3, r1, r3
20003a4e:	ea82 0000 	eor.w	r0, r2, r0
20003a52:	ea83 0101 	eor.w	r1, r3, r1
20003a56:	ea80 0202 	eor.w	r2, r0, r2
20003a5a:	ea81 0303 	eor.w	r3, r1, r3
20003a5e:	2d36      	cmp	r5, #54	; 0x36
20003a60:	bf88      	it	hi
20003a62:	bd30      	pophi	{r4, r5, pc}
20003a64:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20003a68:	ea4f 3101 	mov.w	r1, r1, lsl #12
20003a6c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20003a70:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20003a74:	d002      	beq.n	20003a7c <__adddf3+0x70>
20003a76:	4240      	negs	r0, r0
20003a78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20003a7c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20003a80:	ea4f 3303 	mov.w	r3, r3, lsl #12
20003a84:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
20003a88:	d002      	beq.n	20003a90 <__adddf3+0x84>
20003a8a:	4252      	negs	r2, r2
20003a8c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20003a90:	ea94 0f05 	teq	r4, r5
20003a94:	f000 80a7 	beq.w	20003be6 <__adddf3+0x1da>
20003a98:	f1a4 0401 	sub.w	r4, r4, #1
20003a9c:	f1d5 0e20 	rsbs	lr, r5, #32
20003aa0:	db0d      	blt.n	20003abe <__adddf3+0xb2>
20003aa2:	fa02 fc0e 	lsl.w	ip, r2, lr
20003aa6:	fa22 f205 	lsr.w	r2, r2, r5
20003aaa:	1880      	adds	r0, r0, r2
20003aac:	f141 0100 	adc.w	r1, r1, #0
20003ab0:	fa03 f20e 	lsl.w	r2, r3, lr
20003ab4:	1880      	adds	r0, r0, r2
20003ab6:	fa43 f305 	asr.w	r3, r3, r5
20003aba:	4159      	adcs	r1, r3
20003abc:	e00e      	b.n	20003adc <__adddf3+0xd0>
20003abe:	f1a5 0520 	sub.w	r5, r5, #32
20003ac2:	f10e 0e20 	add.w	lr, lr, #32
20003ac6:	2a01      	cmp	r2, #1
20003ac8:	fa03 fc0e 	lsl.w	ip, r3, lr
20003acc:	bf28      	it	cs
20003ace:	f04c 0c02 	orrcs.w	ip, ip, #2
20003ad2:	fa43 f305 	asr.w	r3, r3, r5
20003ad6:	18c0      	adds	r0, r0, r3
20003ad8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20003adc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20003ae0:	d507      	bpl.n	20003af2 <__adddf3+0xe6>
20003ae2:	f04f 0e00 	mov.w	lr, #0
20003ae6:	f1dc 0c00 	rsbs	ip, ip, #0
20003aea:	eb7e 0000 	sbcs.w	r0, lr, r0
20003aee:	eb6e 0101 	sbc.w	r1, lr, r1
20003af2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
20003af6:	d31b      	bcc.n	20003b30 <__adddf3+0x124>
20003af8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20003afc:	d30c      	bcc.n	20003b18 <__adddf3+0x10c>
20003afe:	0849      	lsrs	r1, r1, #1
20003b00:	ea5f 0030 	movs.w	r0, r0, rrx
20003b04:	ea4f 0c3c 	mov.w	ip, ip, rrx
20003b08:	f104 0401 	add.w	r4, r4, #1
20003b0c:	ea4f 5244 	mov.w	r2, r4, lsl #21
20003b10:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20003b14:	f080 809a 	bcs.w	20003c4c <__adddf3+0x240>
20003b18:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20003b1c:	bf08      	it	eq
20003b1e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20003b22:	f150 0000 	adcs.w	r0, r0, #0
20003b26:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20003b2a:	ea41 0105 	orr.w	r1, r1, r5
20003b2e:	bd30      	pop	{r4, r5, pc}
20003b30:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20003b34:	4140      	adcs	r0, r0
20003b36:	eb41 0101 	adc.w	r1, r1, r1
20003b3a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003b3e:	f1a4 0401 	sub.w	r4, r4, #1
20003b42:	d1e9      	bne.n	20003b18 <__adddf3+0x10c>
20003b44:	f091 0f00 	teq	r1, #0
20003b48:	bf04      	itt	eq
20003b4a:	4601      	moveq	r1, r0
20003b4c:	2000      	moveq	r0, #0
20003b4e:	fab1 f381 	clz	r3, r1
20003b52:	bf08      	it	eq
20003b54:	3320      	addeq	r3, #32
20003b56:	f1a3 030b 	sub.w	r3, r3, #11
20003b5a:	f1b3 0220 	subs.w	r2, r3, #32
20003b5e:	da0c      	bge.n	20003b7a <__adddf3+0x16e>
20003b60:	320c      	adds	r2, #12
20003b62:	dd08      	ble.n	20003b76 <__adddf3+0x16a>
20003b64:	f102 0c14 	add.w	ip, r2, #20
20003b68:	f1c2 020c 	rsb	r2, r2, #12
20003b6c:	fa01 f00c 	lsl.w	r0, r1, ip
20003b70:	fa21 f102 	lsr.w	r1, r1, r2
20003b74:	e00c      	b.n	20003b90 <__adddf3+0x184>
20003b76:	f102 0214 	add.w	r2, r2, #20
20003b7a:	bfd8      	it	le
20003b7c:	f1c2 0c20 	rsble	ip, r2, #32
20003b80:	fa01 f102 	lsl.w	r1, r1, r2
20003b84:	fa20 fc0c 	lsr.w	ip, r0, ip
20003b88:	bfdc      	itt	le
20003b8a:	ea41 010c 	orrle.w	r1, r1, ip
20003b8e:	4090      	lslle	r0, r2
20003b90:	1ae4      	subs	r4, r4, r3
20003b92:	bfa2      	ittt	ge
20003b94:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
20003b98:	4329      	orrge	r1, r5
20003b9a:	bd30      	popge	{r4, r5, pc}
20003b9c:	ea6f 0404 	mvn.w	r4, r4
20003ba0:	3c1f      	subs	r4, #31
20003ba2:	da1c      	bge.n	20003bde <__adddf3+0x1d2>
20003ba4:	340c      	adds	r4, #12
20003ba6:	dc0e      	bgt.n	20003bc6 <__adddf3+0x1ba>
20003ba8:	f104 0414 	add.w	r4, r4, #20
20003bac:	f1c4 0220 	rsb	r2, r4, #32
20003bb0:	fa20 f004 	lsr.w	r0, r0, r4
20003bb4:	fa01 f302 	lsl.w	r3, r1, r2
20003bb8:	ea40 0003 	orr.w	r0, r0, r3
20003bbc:	fa21 f304 	lsr.w	r3, r1, r4
20003bc0:	ea45 0103 	orr.w	r1, r5, r3
20003bc4:	bd30      	pop	{r4, r5, pc}
20003bc6:	f1c4 040c 	rsb	r4, r4, #12
20003bca:	f1c4 0220 	rsb	r2, r4, #32
20003bce:	fa20 f002 	lsr.w	r0, r0, r2
20003bd2:	fa01 f304 	lsl.w	r3, r1, r4
20003bd6:	ea40 0003 	orr.w	r0, r0, r3
20003bda:	4629      	mov	r1, r5
20003bdc:	bd30      	pop	{r4, r5, pc}
20003bde:	fa21 f004 	lsr.w	r0, r1, r4
20003be2:	4629      	mov	r1, r5
20003be4:	bd30      	pop	{r4, r5, pc}
20003be6:	f094 0f00 	teq	r4, #0
20003bea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
20003bee:	bf06      	itte	eq
20003bf0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20003bf4:	3401      	addeq	r4, #1
20003bf6:	3d01      	subne	r5, #1
20003bf8:	e74e      	b.n	20003a98 <__adddf3+0x8c>
20003bfa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20003bfe:	bf18      	it	ne
20003c00:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20003c04:	d029      	beq.n	20003c5a <__adddf3+0x24e>
20003c06:	ea94 0f05 	teq	r4, r5
20003c0a:	bf08      	it	eq
20003c0c:	ea90 0f02 	teqeq	r0, r2
20003c10:	d005      	beq.n	20003c1e <__adddf3+0x212>
20003c12:	ea54 0c00 	orrs.w	ip, r4, r0
20003c16:	bf04      	itt	eq
20003c18:	4619      	moveq	r1, r3
20003c1a:	4610      	moveq	r0, r2
20003c1c:	bd30      	pop	{r4, r5, pc}
20003c1e:	ea91 0f03 	teq	r1, r3
20003c22:	bf1e      	ittt	ne
20003c24:	2100      	movne	r1, #0
20003c26:	2000      	movne	r0, #0
20003c28:	bd30      	popne	{r4, r5, pc}
20003c2a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
20003c2e:	d105      	bne.n	20003c3c <__adddf3+0x230>
20003c30:	0040      	lsls	r0, r0, #1
20003c32:	4149      	adcs	r1, r1
20003c34:	bf28      	it	cs
20003c36:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
20003c3a:	bd30      	pop	{r4, r5, pc}
20003c3c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20003c40:	bf3c      	itt	cc
20003c42:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
20003c46:	bd30      	popcc	{r4, r5, pc}
20003c48:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20003c4c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20003c50:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20003c54:	f04f 0000 	mov.w	r0, #0
20003c58:	bd30      	pop	{r4, r5, pc}
20003c5a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20003c5e:	bf1a      	itte	ne
20003c60:	4619      	movne	r1, r3
20003c62:	4610      	movne	r0, r2
20003c64:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
20003c68:	bf1c      	itt	ne
20003c6a:	460b      	movne	r3, r1
20003c6c:	4602      	movne	r2, r0
20003c6e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20003c72:	bf06      	itte	eq
20003c74:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
20003c78:	ea91 0f03 	teqeq	r1, r3
20003c7c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20003c80:	bd30      	pop	{r4, r5, pc}
20003c82:	bf00      	nop

20003c84 <__aeabi_ui2d>:
20003c84:	f090 0f00 	teq	r0, #0
20003c88:	bf04      	itt	eq
20003c8a:	2100      	moveq	r1, #0
20003c8c:	4770      	bxeq	lr
20003c8e:	b530      	push	{r4, r5, lr}
20003c90:	f44f 6480 	mov.w	r4, #1024	; 0x400
20003c94:	f104 0432 	add.w	r4, r4, #50	; 0x32
20003c98:	f04f 0500 	mov.w	r5, #0
20003c9c:	f04f 0100 	mov.w	r1, #0
20003ca0:	e750      	b.n	20003b44 <__adddf3+0x138>
20003ca2:	bf00      	nop

20003ca4 <__aeabi_i2d>:
20003ca4:	f090 0f00 	teq	r0, #0
20003ca8:	bf04      	itt	eq
20003caa:	2100      	moveq	r1, #0
20003cac:	4770      	bxeq	lr
20003cae:	b530      	push	{r4, r5, lr}
20003cb0:	f44f 6480 	mov.w	r4, #1024	; 0x400
20003cb4:	f104 0432 	add.w	r4, r4, #50	; 0x32
20003cb8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
20003cbc:	bf48      	it	mi
20003cbe:	4240      	negmi	r0, r0
20003cc0:	f04f 0100 	mov.w	r1, #0
20003cc4:	e73e      	b.n	20003b44 <__adddf3+0x138>
20003cc6:	bf00      	nop

20003cc8 <__aeabi_f2d>:
20003cc8:	0042      	lsls	r2, r0, #1
20003cca:	ea4f 01e2 	mov.w	r1, r2, asr #3
20003cce:	ea4f 0131 	mov.w	r1, r1, rrx
20003cd2:	ea4f 7002 	mov.w	r0, r2, lsl #28
20003cd6:	bf1f      	itttt	ne
20003cd8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20003cdc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20003ce0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20003ce4:	4770      	bxne	lr
20003ce6:	f092 0f00 	teq	r2, #0
20003cea:	bf14      	ite	ne
20003cec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20003cf0:	4770      	bxeq	lr
20003cf2:	b530      	push	{r4, r5, lr}
20003cf4:	f44f 7460 	mov.w	r4, #896	; 0x380
20003cf8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20003cfc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20003d00:	e720      	b.n	20003b44 <__adddf3+0x138>
20003d02:	bf00      	nop

20003d04 <__aeabi_ul2d>:
20003d04:	ea50 0201 	orrs.w	r2, r0, r1
20003d08:	bf08      	it	eq
20003d0a:	4770      	bxeq	lr
20003d0c:	b530      	push	{r4, r5, lr}
20003d0e:	f04f 0500 	mov.w	r5, #0
20003d12:	e00a      	b.n	20003d2a <__aeabi_l2d+0x16>

20003d14 <__aeabi_l2d>:
20003d14:	ea50 0201 	orrs.w	r2, r0, r1
20003d18:	bf08      	it	eq
20003d1a:	4770      	bxeq	lr
20003d1c:	b530      	push	{r4, r5, lr}
20003d1e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
20003d22:	d502      	bpl.n	20003d2a <__aeabi_l2d+0x16>
20003d24:	4240      	negs	r0, r0
20003d26:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20003d2a:	f44f 6480 	mov.w	r4, #1024	; 0x400
20003d2e:	f104 0432 	add.w	r4, r4, #50	; 0x32
20003d32:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20003d36:	f43f aedc 	beq.w	20003af2 <__adddf3+0xe6>
20003d3a:	f04f 0203 	mov.w	r2, #3
20003d3e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20003d42:	bf18      	it	ne
20003d44:	3203      	addne	r2, #3
20003d46:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20003d4a:	bf18      	it	ne
20003d4c:	3203      	addne	r2, #3
20003d4e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20003d52:	f1c2 0320 	rsb	r3, r2, #32
20003d56:	fa00 fc03 	lsl.w	ip, r0, r3
20003d5a:	fa20 f002 	lsr.w	r0, r0, r2
20003d5e:	fa01 fe03 	lsl.w	lr, r1, r3
20003d62:	ea40 000e 	orr.w	r0, r0, lr
20003d66:	fa21 f102 	lsr.w	r1, r1, r2
20003d6a:	4414      	add	r4, r2
20003d6c:	e6c1      	b.n	20003af2 <__adddf3+0xe6>
20003d6e:	bf00      	nop

20003d70 <__aeabi_dmul>:
20003d70:	b570      	push	{r4, r5, r6, lr}
20003d72:	f04f 0cff 	mov.w	ip, #255	; 0xff
20003d76:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20003d7a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20003d7e:	bf1d      	ittte	ne
20003d80:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20003d84:	ea94 0f0c 	teqne	r4, ip
20003d88:	ea95 0f0c 	teqne	r5, ip
20003d8c:	f000 f8de 	bleq	20003f4c <__aeabi_dmul+0x1dc>
20003d90:	442c      	add	r4, r5
20003d92:	ea81 0603 	eor.w	r6, r1, r3
20003d96:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
20003d9a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
20003d9e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
20003da2:	bf18      	it	ne
20003da4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
20003da8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20003dac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
20003db0:	d038      	beq.n	20003e24 <__aeabi_dmul+0xb4>
20003db2:	fba0 ce02 	umull	ip, lr, r0, r2
20003db6:	f04f 0500 	mov.w	r5, #0
20003dba:	fbe1 e502 	umlal	lr, r5, r1, r2
20003dbe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
20003dc2:	fbe0 e503 	umlal	lr, r5, r0, r3
20003dc6:	f04f 0600 	mov.w	r6, #0
20003dca:	fbe1 5603 	umlal	r5, r6, r1, r3
20003dce:	f09c 0f00 	teq	ip, #0
20003dd2:	bf18      	it	ne
20003dd4:	f04e 0e01 	orrne.w	lr, lr, #1
20003dd8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
20003ddc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
20003de0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20003de4:	d204      	bcs.n	20003df0 <__aeabi_dmul+0x80>
20003de6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
20003dea:	416d      	adcs	r5, r5
20003dec:	eb46 0606 	adc.w	r6, r6, r6
20003df0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20003df4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20003df8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20003dfc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20003e00:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20003e04:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20003e08:	bf88      	it	hi
20003e0a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20003e0e:	d81e      	bhi.n	20003e4e <__aeabi_dmul+0xde>
20003e10:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20003e14:	bf08      	it	eq
20003e16:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
20003e1a:	f150 0000 	adcs.w	r0, r0, #0
20003e1e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20003e22:	bd70      	pop	{r4, r5, r6, pc}
20003e24:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20003e28:	ea46 0101 	orr.w	r1, r6, r1
20003e2c:	ea40 0002 	orr.w	r0, r0, r2
20003e30:	ea81 0103 	eor.w	r1, r1, r3
20003e34:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20003e38:	bfc2      	ittt	gt
20003e3a:	ebd4 050c 	rsbsgt	r5, r4, ip
20003e3e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20003e42:	bd70      	popgt	{r4, r5, r6, pc}
20003e44:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20003e48:	f04f 0e00 	mov.w	lr, #0
20003e4c:	3c01      	subs	r4, #1
20003e4e:	f300 80ab 	bgt.w	20003fa8 <__aeabi_dmul+0x238>
20003e52:	f114 0f36 	cmn.w	r4, #54	; 0x36
20003e56:	bfde      	ittt	le
20003e58:	2000      	movle	r0, #0
20003e5a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20003e5e:	bd70      	pople	{r4, r5, r6, pc}
20003e60:	f1c4 0400 	rsb	r4, r4, #0
20003e64:	3c20      	subs	r4, #32
20003e66:	da35      	bge.n	20003ed4 <__aeabi_dmul+0x164>
20003e68:	340c      	adds	r4, #12
20003e6a:	dc1b      	bgt.n	20003ea4 <__aeabi_dmul+0x134>
20003e6c:	f104 0414 	add.w	r4, r4, #20
20003e70:	f1c4 0520 	rsb	r5, r4, #32
20003e74:	fa00 f305 	lsl.w	r3, r0, r5
20003e78:	fa20 f004 	lsr.w	r0, r0, r4
20003e7c:	fa01 f205 	lsl.w	r2, r1, r5
20003e80:	ea40 0002 	orr.w	r0, r0, r2
20003e84:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
20003e88:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20003e8c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20003e90:	fa21 f604 	lsr.w	r6, r1, r4
20003e94:	eb42 0106 	adc.w	r1, r2, r6
20003e98:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20003e9c:	bf08      	it	eq
20003e9e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20003ea2:	bd70      	pop	{r4, r5, r6, pc}
20003ea4:	f1c4 040c 	rsb	r4, r4, #12
20003ea8:	f1c4 0520 	rsb	r5, r4, #32
20003eac:	fa00 f304 	lsl.w	r3, r0, r4
20003eb0:	fa20 f005 	lsr.w	r0, r0, r5
20003eb4:	fa01 f204 	lsl.w	r2, r1, r4
20003eb8:	ea40 0002 	orr.w	r0, r0, r2
20003ebc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003ec0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20003ec4:	f141 0100 	adc.w	r1, r1, #0
20003ec8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20003ecc:	bf08      	it	eq
20003ece:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20003ed2:	bd70      	pop	{r4, r5, r6, pc}
20003ed4:	f1c4 0520 	rsb	r5, r4, #32
20003ed8:	fa00 f205 	lsl.w	r2, r0, r5
20003edc:	ea4e 0e02 	orr.w	lr, lr, r2
20003ee0:	fa20 f304 	lsr.w	r3, r0, r4
20003ee4:	fa01 f205 	lsl.w	r2, r1, r5
20003ee8:	ea43 0302 	orr.w	r3, r3, r2
20003eec:	fa21 f004 	lsr.w	r0, r1, r4
20003ef0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003ef4:	fa21 f204 	lsr.w	r2, r1, r4
20003ef8:	ea20 0002 	bic.w	r0, r0, r2
20003efc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
20003f00:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20003f04:	bf08      	it	eq
20003f06:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20003f0a:	bd70      	pop	{r4, r5, r6, pc}
20003f0c:	f094 0f00 	teq	r4, #0
20003f10:	d10f      	bne.n	20003f32 <__aeabi_dmul+0x1c2>
20003f12:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
20003f16:	0040      	lsls	r0, r0, #1
20003f18:	eb41 0101 	adc.w	r1, r1, r1
20003f1c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003f20:	bf08      	it	eq
20003f22:	3c01      	subeq	r4, #1
20003f24:	d0f7      	beq.n	20003f16 <__aeabi_dmul+0x1a6>
20003f26:	ea41 0106 	orr.w	r1, r1, r6
20003f2a:	f095 0f00 	teq	r5, #0
20003f2e:	bf18      	it	ne
20003f30:	4770      	bxne	lr
20003f32:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
20003f36:	0052      	lsls	r2, r2, #1
20003f38:	eb43 0303 	adc.w	r3, r3, r3
20003f3c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20003f40:	bf08      	it	eq
20003f42:	3d01      	subeq	r5, #1
20003f44:	d0f7      	beq.n	20003f36 <__aeabi_dmul+0x1c6>
20003f46:	ea43 0306 	orr.w	r3, r3, r6
20003f4a:	4770      	bx	lr
20003f4c:	ea94 0f0c 	teq	r4, ip
20003f50:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20003f54:	bf18      	it	ne
20003f56:	ea95 0f0c 	teqne	r5, ip
20003f5a:	d00c      	beq.n	20003f76 <__aeabi_dmul+0x206>
20003f5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20003f60:	bf18      	it	ne
20003f62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20003f66:	d1d1      	bne.n	20003f0c <__aeabi_dmul+0x19c>
20003f68:	ea81 0103 	eor.w	r1, r1, r3
20003f6c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003f70:	f04f 0000 	mov.w	r0, #0
20003f74:	bd70      	pop	{r4, r5, r6, pc}
20003f76:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20003f7a:	bf06      	itte	eq
20003f7c:	4610      	moveq	r0, r2
20003f7e:	4619      	moveq	r1, r3
20003f80:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20003f84:	d019      	beq.n	20003fba <__aeabi_dmul+0x24a>
20003f86:	ea94 0f0c 	teq	r4, ip
20003f8a:	d102      	bne.n	20003f92 <__aeabi_dmul+0x222>
20003f8c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
20003f90:	d113      	bne.n	20003fba <__aeabi_dmul+0x24a>
20003f92:	ea95 0f0c 	teq	r5, ip
20003f96:	d105      	bne.n	20003fa4 <__aeabi_dmul+0x234>
20003f98:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
20003f9c:	bf1c      	itt	ne
20003f9e:	4610      	movne	r0, r2
20003fa0:	4619      	movne	r1, r3
20003fa2:	d10a      	bne.n	20003fba <__aeabi_dmul+0x24a>
20003fa4:	ea81 0103 	eor.w	r1, r1, r3
20003fa8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003fac:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20003fb0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20003fb4:	f04f 0000 	mov.w	r0, #0
20003fb8:	bd70      	pop	{r4, r5, r6, pc}
20003fba:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20003fbe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
20003fc2:	bd70      	pop	{r4, r5, r6, pc}

20003fc4 <__aeabi_ddiv>:
20003fc4:	b570      	push	{r4, r5, r6, lr}
20003fc6:	f04f 0cff 	mov.w	ip, #255	; 0xff
20003fca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20003fce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20003fd2:	bf1d      	ittte	ne
20003fd4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20003fd8:	ea94 0f0c 	teqne	r4, ip
20003fdc:	ea95 0f0c 	teqne	r5, ip
20003fe0:	f000 f8a7 	bleq	20004132 <__aeabi_ddiv+0x16e>
20003fe4:	eba4 0405 	sub.w	r4, r4, r5
20003fe8:	ea81 0e03 	eor.w	lr, r1, r3
20003fec:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20003ff0:	ea4f 3101 	mov.w	r1, r1, lsl #12
20003ff4:	f000 8088 	beq.w	20004108 <__aeabi_ddiv+0x144>
20003ff8:	ea4f 3303 	mov.w	r3, r3, lsl #12
20003ffc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
20004000:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20004004:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20004008:	ea4f 2202 	mov.w	r2, r2, lsl #8
2000400c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20004010:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20004014:	ea4f 2600 	mov.w	r6, r0, lsl #8
20004018:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
2000401c:	429d      	cmp	r5, r3
2000401e:	bf08      	it	eq
20004020:	4296      	cmpeq	r6, r2
20004022:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
20004026:	f504 7440 	add.w	r4, r4, #768	; 0x300
2000402a:	d202      	bcs.n	20004032 <__aeabi_ddiv+0x6e>
2000402c:	085b      	lsrs	r3, r3, #1
2000402e:	ea4f 0232 	mov.w	r2, r2, rrx
20004032:	1ab6      	subs	r6, r6, r2
20004034:	eb65 0503 	sbc.w	r5, r5, r3
20004038:	085b      	lsrs	r3, r3, #1
2000403a:	ea4f 0232 	mov.w	r2, r2, rrx
2000403e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20004042:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
20004046:	ebb6 0e02 	subs.w	lr, r6, r2
2000404a:	eb75 0e03 	sbcs.w	lr, r5, r3
2000404e:	bf22      	ittt	cs
20004050:	1ab6      	subcs	r6, r6, r2
20004052:	4675      	movcs	r5, lr
20004054:	ea40 000c 	orrcs.w	r0, r0, ip
20004058:	085b      	lsrs	r3, r3, #1
2000405a:	ea4f 0232 	mov.w	r2, r2, rrx
2000405e:	ebb6 0e02 	subs.w	lr, r6, r2
20004062:	eb75 0e03 	sbcs.w	lr, r5, r3
20004066:	bf22      	ittt	cs
20004068:	1ab6      	subcs	r6, r6, r2
2000406a:	4675      	movcs	r5, lr
2000406c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20004070:	085b      	lsrs	r3, r3, #1
20004072:	ea4f 0232 	mov.w	r2, r2, rrx
20004076:	ebb6 0e02 	subs.w	lr, r6, r2
2000407a:	eb75 0e03 	sbcs.w	lr, r5, r3
2000407e:	bf22      	ittt	cs
20004080:	1ab6      	subcs	r6, r6, r2
20004082:	4675      	movcs	r5, lr
20004084:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
20004088:	085b      	lsrs	r3, r3, #1
2000408a:	ea4f 0232 	mov.w	r2, r2, rrx
2000408e:	ebb6 0e02 	subs.w	lr, r6, r2
20004092:	eb75 0e03 	sbcs.w	lr, r5, r3
20004096:	bf22      	ittt	cs
20004098:	1ab6      	subcs	r6, r6, r2
2000409a:	4675      	movcs	r5, lr
2000409c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
200040a0:	ea55 0e06 	orrs.w	lr, r5, r6
200040a4:	d018      	beq.n	200040d8 <__aeabi_ddiv+0x114>
200040a6:	ea4f 1505 	mov.w	r5, r5, lsl #4
200040aa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
200040ae:	ea4f 1606 	mov.w	r6, r6, lsl #4
200040b2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200040b6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
200040ba:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200040be:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
200040c2:	d1c0      	bne.n	20004046 <__aeabi_ddiv+0x82>
200040c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200040c8:	d10b      	bne.n	200040e2 <__aeabi_ddiv+0x11e>
200040ca:	ea41 0100 	orr.w	r1, r1, r0
200040ce:	f04f 0000 	mov.w	r0, #0
200040d2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
200040d6:	e7b6      	b.n	20004046 <__aeabi_ddiv+0x82>
200040d8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200040dc:	bf04      	itt	eq
200040de:	4301      	orreq	r1, r0
200040e0:	2000      	moveq	r0, #0
200040e2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
200040e6:	bf88      	it	hi
200040e8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
200040ec:	f63f aeaf 	bhi.w	20003e4e <__aeabi_dmul+0xde>
200040f0:	ebb5 0c03 	subs.w	ip, r5, r3
200040f4:	bf04      	itt	eq
200040f6:	ebb6 0c02 	subseq.w	ip, r6, r2
200040fa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
200040fe:	f150 0000 	adcs.w	r0, r0, #0
20004102:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20004106:	bd70      	pop	{r4, r5, r6, pc}
20004108:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
2000410c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20004110:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20004114:	bfc2      	ittt	gt
20004116:	ebd4 050c 	rsbsgt	r5, r4, ip
2000411a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
2000411e:	bd70      	popgt	{r4, r5, r6, pc}
20004120:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20004124:	f04f 0e00 	mov.w	lr, #0
20004128:	3c01      	subs	r4, #1
2000412a:	e690      	b.n	20003e4e <__aeabi_dmul+0xde>
2000412c:	ea45 0e06 	orr.w	lr, r5, r6
20004130:	e68d      	b.n	20003e4e <__aeabi_dmul+0xde>
20004132:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20004136:	ea94 0f0c 	teq	r4, ip
2000413a:	bf08      	it	eq
2000413c:	ea95 0f0c 	teqeq	r5, ip
20004140:	f43f af3b 	beq.w	20003fba <__aeabi_dmul+0x24a>
20004144:	ea94 0f0c 	teq	r4, ip
20004148:	d10a      	bne.n	20004160 <__aeabi_ddiv+0x19c>
2000414a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
2000414e:	f47f af34 	bne.w	20003fba <__aeabi_dmul+0x24a>
20004152:	ea95 0f0c 	teq	r5, ip
20004156:	f47f af25 	bne.w	20003fa4 <__aeabi_dmul+0x234>
2000415a:	4610      	mov	r0, r2
2000415c:	4619      	mov	r1, r3
2000415e:	e72c      	b.n	20003fba <__aeabi_dmul+0x24a>
20004160:	ea95 0f0c 	teq	r5, ip
20004164:	d106      	bne.n	20004174 <__aeabi_ddiv+0x1b0>
20004166:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
2000416a:	f43f aefd 	beq.w	20003f68 <__aeabi_dmul+0x1f8>
2000416e:	4610      	mov	r0, r2
20004170:	4619      	mov	r1, r3
20004172:	e722      	b.n	20003fba <__aeabi_dmul+0x24a>
20004174:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20004178:	bf18      	it	ne
2000417a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
2000417e:	f47f aec5 	bne.w	20003f0c <__aeabi_dmul+0x19c>
20004182:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
20004186:	f47f af0d 	bne.w	20003fa4 <__aeabi_dmul+0x234>
2000418a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
2000418e:	f47f aeeb 	bne.w	20003f68 <__aeabi_dmul+0x1f8>
20004192:	e712      	b.n	20003fba <__aeabi_dmul+0x24a>

20004194 <__aeabi_d2uiz>:
20004194:	004a      	lsls	r2, r1, #1
20004196:	d211      	bcs.n	200041bc <__aeabi_d2uiz+0x28>
20004198:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
2000419c:	d211      	bcs.n	200041c2 <__aeabi_d2uiz+0x2e>
2000419e:	d50d      	bpl.n	200041bc <__aeabi_d2uiz+0x28>
200041a0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
200041a4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
200041a8:	d40e      	bmi.n	200041c8 <__aeabi_d2uiz+0x34>
200041aa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
200041ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
200041b2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
200041b6:	fa23 f002 	lsr.w	r0, r3, r2
200041ba:	4770      	bx	lr
200041bc:	f04f 0000 	mov.w	r0, #0
200041c0:	4770      	bx	lr
200041c2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
200041c6:	d102      	bne.n	200041ce <__aeabi_d2uiz+0x3a>
200041c8:	f04f 30ff 	mov.w	r0, #4294967295
200041cc:	4770      	bx	lr
200041ce:	f04f 0000 	mov.w	r0, #0
200041d2:	4770      	bx	lr

200041d4 <__aeabi_frsub>:
200041d4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
200041d8:	e002      	b.n	200041e0 <__addsf3>
200041da:	bf00      	nop

200041dc <__aeabi_fsub>:
200041dc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

200041e0 <__addsf3>:
200041e0:	0042      	lsls	r2, r0, #1
200041e2:	bf1f      	itttt	ne
200041e4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
200041e8:	ea92 0f03 	teqne	r2, r3
200041ec:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
200041f0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
200041f4:	d06a      	beq.n	200042cc <__addsf3+0xec>
200041f6:	ea4f 6212 	mov.w	r2, r2, lsr #24
200041fa:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
200041fe:	bfc1      	itttt	gt
20004200:	18d2      	addgt	r2, r2, r3
20004202:	4041      	eorgt	r1, r0
20004204:	4048      	eorgt	r0, r1
20004206:	4041      	eorgt	r1, r0
20004208:	bfb8      	it	lt
2000420a:	425b      	neglt	r3, r3
2000420c:	2b19      	cmp	r3, #25
2000420e:	bf88      	it	hi
20004210:	4770      	bxhi	lr
20004212:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
20004216:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
2000421a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
2000421e:	bf18      	it	ne
20004220:	4240      	negne	r0, r0
20004222:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20004226:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
2000422a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
2000422e:	bf18      	it	ne
20004230:	4249      	negne	r1, r1
20004232:	ea92 0f03 	teq	r2, r3
20004236:	d03f      	beq.n	200042b8 <__addsf3+0xd8>
20004238:	f1a2 0201 	sub.w	r2, r2, #1
2000423c:	fa41 fc03 	asr.w	ip, r1, r3
20004240:	eb10 000c 	adds.w	r0, r0, ip
20004244:	f1c3 0320 	rsb	r3, r3, #32
20004248:	fa01 f103 	lsl.w	r1, r1, r3
2000424c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
20004250:	d502      	bpl.n	20004258 <__addsf3+0x78>
20004252:	4249      	negs	r1, r1
20004254:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
20004258:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
2000425c:	d313      	bcc.n	20004286 <__addsf3+0xa6>
2000425e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
20004262:	d306      	bcc.n	20004272 <__addsf3+0x92>
20004264:	0840      	lsrs	r0, r0, #1
20004266:	ea4f 0131 	mov.w	r1, r1, rrx
2000426a:	f102 0201 	add.w	r2, r2, #1
2000426e:	2afe      	cmp	r2, #254	; 0xfe
20004270:	d251      	bcs.n	20004316 <__addsf3+0x136>
20004272:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
20004276:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
2000427a:	bf08      	it	eq
2000427c:	f020 0001 	biceq.w	r0, r0, #1
20004280:	ea40 0003 	orr.w	r0, r0, r3
20004284:	4770      	bx	lr
20004286:	0049      	lsls	r1, r1, #1
20004288:	eb40 0000 	adc.w	r0, r0, r0
2000428c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
20004290:	f1a2 0201 	sub.w	r2, r2, #1
20004294:	d1ed      	bne.n	20004272 <__addsf3+0x92>
20004296:	fab0 fc80 	clz	ip, r0
2000429a:	f1ac 0c08 	sub.w	ip, ip, #8
2000429e:	ebb2 020c 	subs.w	r2, r2, ip
200042a2:	fa00 f00c 	lsl.w	r0, r0, ip
200042a6:	bfaa      	itet	ge
200042a8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
200042ac:	4252      	neglt	r2, r2
200042ae:	4318      	orrge	r0, r3
200042b0:	bfbc      	itt	lt
200042b2:	40d0      	lsrlt	r0, r2
200042b4:	4318      	orrlt	r0, r3
200042b6:	4770      	bx	lr
200042b8:	f092 0f00 	teq	r2, #0
200042bc:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
200042c0:	bf06      	itte	eq
200042c2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
200042c6:	3201      	addeq	r2, #1
200042c8:	3b01      	subne	r3, #1
200042ca:	e7b5      	b.n	20004238 <__addsf3+0x58>
200042cc:	ea4f 0341 	mov.w	r3, r1, lsl #1
200042d0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
200042d4:	bf18      	it	ne
200042d6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
200042da:	d021      	beq.n	20004320 <__addsf3+0x140>
200042dc:	ea92 0f03 	teq	r2, r3
200042e0:	d004      	beq.n	200042ec <__addsf3+0x10c>
200042e2:	f092 0f00 	teq	r2, #0
200042e6:	bf08      	it	eq
200042e8:	4608      	moveq	r0, r1
200042ea:	4770      	bx	lr
200042ec:	ea90 0f01 	teq	r0, r1
200042f0:	bf1c      	itt	ne
200042f2:	2000      	movne	r0, #0
200042f4:	4770      	bxne	lr
200042f6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
200042fa:	d104      	bne.n	20004306 <__addsf3+0x126>
200042fc:	0040      	lsls	r0, r0, #1
200042fe:	bf28      	it	cs
20004300:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
20004304:	4770      	bx	lr
20004306:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
2000430a:	bf3c      	itt	cc
2000430c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
20004310:	4770      	bxcc	lr
20004312:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
20004316:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
2000431a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
2000431e:	4770      	bx	lr
20004320:	ea7f 6222 	mvns.w	r2, r2, asr #24
20004324:	bf16      	itet	ne
20004326:	4608      	movne	r0, r1
20004328:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
2000432c:	4601      	movne	r1, r0
2000432e:	0242      	lsls	r2, r0, #9
20004330:	bf06      	itte	eq
20004332:	ea5f 2341 	movseq.w	r3, r1, lsl #9
20004336:	ea90 0f01 	teqeq	r0, r1
2000433a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
2000433e:	4770      	bx	lr

20004340 <__aeabi_ui2f>:
20004340:	f04f 0300 	mov.w	r3, #0
20004344:	e004      	b.n	20004350 <__aeabi_i2f+0x8>
20004346:	bf00      	nop

20004348 <__aeabi_i2f>:
20004348:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
2000434c:	bf48      	it	mi
2000434e:	4240      	negmi	r0, r0
20004350:	ea5f 0c00 	movs.w	ip, r0
20004354:	bf08      	it	eq
20004356:	4770      	bxeq	lr
20004358:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
2000435c:	4601      	mov	r1, r0
2000435e:	f04f 0000 	mov.w	r0, #0
20004362:	e01c      	b.n	2000439e <__aeabi_l2f+0x2a>

20004364 <__aeabi_ul2f>:
20004364:	ea50 0201 	orrs.w	r2, r0, r1
20004368:	bf08      	it	eq
2000436a:	4770      	bxeq	lr
2000436c:	f04f 0300 	mov.w	r3, #0
20004370:	e00a      	b.n	20004388 <__aeabi_l2f+0x14>
20004372:	bf00      	nop

20004374 <__aeabi_l2f>:
20004374:	ea50 0201 	orrs.w	r2, r0, r1
20004378:	bf08      	it	eq
2000437a:	4770      	bxeq	lr
2000437c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
20004380:	d502      	bpl.n	20004388 <__aeabi_l2f+0x14>
20004382:	4240      	negs	r0, r0
20004384:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20004388:	ea5f 0c01 	movs.w	ip, r1
2000438c:	bf02      	ittt	eq
2000438e:	4684      	moveq	ip, r0
20004390:	4601      	moveq	r1, r0
20004392:	2000      	moveq	r0, #0
20004394:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
20004398:	bf08      	it	eq
2000439a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
2000439e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
200043a2:	fabc f28c 	clz	r2, ip
200043a6:	3a08      	subs	r2, #8
200043a8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
200043ac:	db10      	blt.n	200043d0 <__aeabi_l2f+0x5c>
200043ae:	fa01 fc02 	lsl.w	ip, r1, r2
200043b2:	4463      	add	r3, ip
200043b4:	fa00 fc02 	lsl.w	ip, r0, r2
200043b8:	f1c2 0220 	rsb	r2, r2, #32
200043bc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
200043c0:	fa20 f202 	lsr.w	r2, r0, r2
200043c4:	eb43 0002 	adc.w	r0, r3, r2
200043c8:	bf08      	it	eq
200043ca:	f020 0001 	biceq.w	r0, r0, #1
200043ce:	4770      	bx	lr
200043d0:	f102 0220 	add.w	r2, r2, #32
200043d4:	fa01 fc02 	lsl.w	ip, r1, r2
200043d8:	f1c2 0220 	rsb	r2, r2, #32
200043dc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
200043e0:	fa21 f202 	lsr.w	r2, r1, r2
200043e4:	eb43 0002 	adc.w	r0, r3, r2
200043e8:	bf08      	it	eq
200043ea:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
200043ee:	4770      	bx	lr

200043f0 <__aeabi_fmul>:
200043f0:	f04f 0cff 	mov.w	ip, #255	; 0xff
200043f4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
200043f8:	bf1e      	ittt	ne
200043fa:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
200043fe:	ea92 0f0c 	teqne	r2, ip
20004402:	ea93 0f0c 	teqne	r3, ip
20004406:	d06f      	beq.n	200044e8 <__aeabi_fmul+0xf8>
20004408:	441a      	add	r2, r3
2000440a:	ea80 0c01 	eor.w	ip, r0, r1
2000440e:	0240      	lsls	r0, r0, #9
20004410:	bf18      	it	ne
20004412:	ea5f 2141 	movsne.w	r1, r1, lsl #9
20004416:	d01e      	beq.n	20004456 <__aeabi_fmul+0x66>
20004418:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
2000441c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
20004420:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
20004424:	fba0 3101 	umull	r3, r1, r0, r1
20004428:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
2000442c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
20004430:	bf3e      	ittt	cc
20004432:	0049      	lslcc	r1, r1, #1
20004434:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
20004438:	005b      	lslcc	r3, r3, #1
2000443a:	ea40 0001 	orr.w	r0, r0, r1
2000443e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
20004442:	2afd      	cmp	r2, #253	; 0xfd
20004444:	d81d      	bhi.n	20004482 <__aeabi_fmul+0x92>
20004446:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
2000444a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
2000444e:	bf08      	it	eq
20004450:	f020 0001 	biceq.w	r0, r0, #1
20004454:	4770      	bx	lr
20004456:	f090 0f00 	teq	r0, #0
2000445a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
2000445e:	bf08      	it	eq
20004460:	0249      	lsleq	r1, r1, #9
20004462:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
20004466:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
2000446a:	3a7f      	subs	r2, #127	; 0x7f
2000446c:	bfc2      	ittt	gt
2000446e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
20004472:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
20004476:	4770      	bxgt	lr
20004478:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
2000447c:	f04f 0300 	mov.w	r3, #0
20004480:	3a01      	subs	r2, #1
20004482:	dc5d      	bgt.n	20004540 <__aeabi_fmul+0x150>
20004484:	f112 0f19 	cmn.w	r2, #25
20004488:	bfdc      	itt	le
2000448a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
2000448e:	4770      	bxle	lr
20004490:	f1c2 0200 	rsb	r2, r2, #0
20004494:	0041      	lsls	r1, r0, #1
20004496:	fa21 f102 	lsr.w	r1, r1, r2
2000449a:	f1c2 0220 	rsb	r2, r2, #32
2000449e:	fa00 fc02 	lsl.w	ip, r0, r2
200044a2:	ea5f 0031 	movs.w	r0, r1, rrx
200044a6:	f140 0000 	adc.w	r0, r0, #0
200044aa:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
200044ae:	bf08      	it	eq
200044b0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
200044b4:	4770      	bx	lr
200044b6:	f092 0f00 	teq	r2, #0
200044ba:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
200044be:	bf02      	ittt	eq
200044c0:	0040      	lsleq	r0, r0, #1
200044c2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
200044c6:	3a01      	subeq	r2, #1
200044c8:	d0f9      	beq.n	200044be <__aeabi_fmul+0xce>
200044ca:	ea40 000c 	orr.w	r0, r0, ip
200044ce:	f093 0f00 	teq	r3, #0
200044d2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
200044d6:	bf02      	ittt	eq
200044d8:	0049      	lsleq	r1, r1, #1
200044da:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
200044de:	3b01      	subeq	r3, #1
200044e0:	d0f9      	beq.n	200044d6 <__aeabi_fmul+0xe6>
200044e2:	ea41 010c 	orr.w	r1, r1, ip
200044e6:	e78f      	b.n	20004408 <__aeabi_fmul+0x18>
200044e8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
200044ec:	ea92 0f0c 	teq	r2, ip
200044f0:	bf18      	it	ne
200044f2:	ea93 0f0c 	teqne	r3, ip
200044f6:	d00a      	beq.n	2000450e <__aeabi_fmul+0x11e>
200044f8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
200044fc:	bf18      	it	ne
200044fe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
20004502:	d1d8      	bne.n	200044b6 <__aeabi_fmul+0xc6>
20004504:	ea80 0001 	eor.w	r0, r0, r1
20004508:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
2000450c:	4770      	bx	lr
2000450e:	f090 0f00 	teq	r0, #0
20004512:	bf17      	itett	ne
20004514:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
20004518:	4608      	moveq	r0, r1
2000451a:	f091 0f00 	teqne	r1, #0
2000451e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
20004522:	d014      	beq.n	2000454e <__aeabi_fmul+0x15e>
20004524:	ea92 0f0c 	teq	r2, ip
20004528:	d101      	bne.n	2000452e <__aeabi_fmul+0x13e>
2000452a:	0242      	lsls	r2, r0, #9
2000452c:	d10f      	bne.n	2000454e <__aeabi_fmul+0x15e>
2000452e:	ea93 0f0c 	teq	r3, ip
20004532:	d103      	bne.n	2000453c <__aeabi_fmul+0x14c>
20004534:	024b      	lsls	r3, r1, #9
20004536:	bf18      	it	ne
20004538:	4608      	movne	r0, r1
2000453a:	d108      	bne.n	2000454e <__aeabi_fmul+0x15e>
2000453c:	ea80 0001 	eor.w	r0, r0, r1
20004540:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
20004544:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
20004548:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
2000454c:	4770      	bx	lr
2000454e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
20004552:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
20004556:	4770      	bx	lr

20004558 <__aeabi_fdiv>:
20004558:	f04f 0cff 	mov.w	ip, #255	; 0xff
2000455c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
20004560:	bf1e      	ittt	ne
20004562:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
20004566:	ea92 0f0c 	teqne	r2, ip
2000456a:	ea93 0f0c 	teqne	r3, ip
2000456e:	d069      	beq.n	20004644 <__aeabi_fdiv+0xec>
20004570:	eba2 0203 	sub.w	r2, r2, r3
20004574:	ea80 0c01 	eor.w	ip, r0, r1
20004578:	0249      	lsls	r1, r1, #9
2000457a:	ea4f 2040 	mov.w	r0, r0, lsl #9
2000457e:	d037      	beq.n	200045f0 <__aeabi_fdiv+0x98>
20004580:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
20004584:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
20004588:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
2000458c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
20004590:	428b      	cmp	r3, r1
20004592:	bf38      	it	cc
20004594:	005b      	lslcc	r3, r3, #1
20004596:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
2000459a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
2000459e:	428b      	cmp	r3, r1
200045a0:	bf24      	itt	cs
200045a2:	1a5b      	subcs	r3, r3, r1
200045a4:	ea40 000c 	orrcs.w	r0, r0, ip
200045a8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
200045ac:	bf24      	itt	cs
200045ae:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
200045b2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
200045b6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
200045ba:	bf24      	itt	cs
200045bc:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
200045c0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
200045c4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
200045c8:	bf24      	itt	cs
200045ca:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
200045ce:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
200045d2:	011b      	lsls	r3, r3, #4
200045d4:	bf18      	it	ne
200045d6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
200045da:	d1e0      	bne.n	2000459e <__aeabi_fdiv+0x46>
200045dc:	2afd      	cmp	r2, #253	; 0xfd
200045de:	f63f af50 	bhi.w	20004482 <__aeabi_fmul+0x92>
200045e2:	428b      	cmp	r3, r1
200045e4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
200045e8:	bf08      	it	eq
200045ea:	f020 0001 	biceq.w	r0, r0, #1
200045ee:	4770      	bx	lr
200045f0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
200045f4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
200045f8:	327f      	adds	r2, #127	; 0x7f
200045fa:	bfc2      	ittt	gt
200045fc:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
20004600:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
20004604:	4770      	bxgt	lr
20004606:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
2000460a:	f04f 0300 	mov.w	r3, #0
2000460e:	3a01      	subs	r2, #1
20004610:	e737      	b.n	20004482 <__aeabi_fmul+0x92>
20004612:	f092 0f00 	teq	r2, #0
20004616:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
2000461a:	bf02      	ittt	eq
2000461c:	0040      	lsleq	r0, r0, #1
2000461e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
20004622:	3a01      	subeq	r2, #1
20004624:	d0f9      	beq.n	2000461a <__aeabi_fdiv+0xc2>
20004626:	ea40 000c 	orr.w	r0, r0, ip
2000462a:	f093 0f00 	teq	r3, #0
2000462e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
20004632:	bf02      	ittt	eq
20004634:	0049      	lsleq	r1, r1, #1
20004636:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
2000463a:	3b01      	subeq	r3, #1
2000463c:	d0f9      	beq.n	20004632 <__aeabi_fdiv+0xda>
2000463e:	ea41 010c 	orr.w	r1, r1, ip
20004642:	e795      	b.n	20004570 <__aeabi_fdiv+0x18>
20004644:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
20004648:	ea92 0f0c 	teq	r2, ip
2000464c:	d108      	bne.n	20004660 <__aeabi_fdiv+0x108>
2000464e:	0242      	lsls	r2, r0, #9
20004650:	f47f af7d 	bne.w	2000454e <__aeabi_fmul+0x15e>
20004654:	ea93 0f0c 	teq	r3, ip
20004658:	f47f af70 	bne.w	2000453c <__aeabi_fmul+0x14c>
2000465c:	4608      	mov	r0, r1
2000465e:	e776      	b.n	2000454e <__aeabi_fmul+0x15e>
20004660:	ea93 0f0c 	teq	r3, ip
20004664:	d104      	bne.n	20004670 <__aeabi_fdiv+0x118>
20004666:	024b      	lsls	r3, r1, #9
20004668:	f43f af4c 	beq.w	20004504 <__aeabi_fmul+0x114>
2000466c:	4608      	mov	r0, r1
2000466e:	e76e      	b.n	2000454e <__aeabi_fmul+0x15e>
20004670:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
20004674:	bf18      	it	ne
20004676:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
2000467a:	d1ca      	bne.n	20004612 <__aeabi_fdiv+0xba>
2000467c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
20004680:	f47f af5c 	bne.w	2000453c <__aeabi_fmul+0x14c>
20004684:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
20004688:	f47f af3c 	bne.w	20004504 <__aeabi_fmul+0x114>
2000468c:	e75f      	b.n	2000454e <__aeabi_fmul+0x15e>
2000468e:	bf00      	nop

20004690 <__aeabi_f2uiz>:
20004690:	0042      	lsls	r2, r0, #1
20004692:	d20e      	bcs.n	200046b2 <__aeabi_f2uiz+0x22>
20004694:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
20004698:	d30b      	bcc.n	200046b2 <__aeabi_f2uiz+0x22>
2000469a:	f04f 039e 	mov.w	r3, #158	; 0x9e
2000469e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
200046a2:	d409      	bmi.n	200046b8 <__aeabi_f2uiz+0x28>
200046a4:	ea4f 2300 	mov.w	r3, r0, lsl #8
200046a8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
200046ac:	fa23 f002 	lsr.w	r0, r3, r2
200046b0:	4770      	bx	lr
200046b2:	f04f 0000 	mov.w	r0, #0
200046b6:	4770      	bx	lr
200046b8:	f112 0f61 	cmn.w	r2, #97	; 0x61
200046bc:	d101      	bne.n	200046c2 <__aeabi_f2uiz+0x32>
200046be:	0242      	lsls	r2, r0, #9
200046c0:	d102      	bne.n	200046c8 <__aeabi_f2uiz+0x38>
200046c2:	f04f 30ff 	mov.w	r0, #4294967295
200046c6:	4770      	bx	lr
200046c8:	f04f 0000 	mov.w	r0, #0
200046cc:	4770      	bx	lr
200046ce:	bf00      	nop

200046d0 <__libc_init_array>:
200046d0:	b570      	push	{r4, r5, r6, lr}
200046d2:	f64b 7690 	movw	r6, #49040	; 0xbf90
200046d6:	f64b 7590 	movw	r5, #49040	; 0xbf90
200046da:	f2c2 0600 	movt	r6, #8192	; 0x2000
200046de:	f2c2 0500 	movt	r5, #8192	; 0x2000
200046e2:	1b76      	subs	r6, r6, r5
200046e4:	10b6      	asrs	r6, r6, #2
200046e6:	d006      	beq.n	200046f6 <__libc_init_array+0x26>
200046e8:	2400      	movs	r4, #0
200046ea:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
200046ee:	3401      	adds	r4, #1
200046f0:	4798      	blx	r3
200046f2:	42a6      	cmp	r6, r4
200046f4:	d8f9      	bhi.n	200046ea <__libc_init_array+0x1a>
200046f6:	f64b 7590 	movw	r5, #49040	; 0xbf90
200046fa:	f64b 7694 	movw	r6, #49044	; 0xbf94
200046fe:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004702:	f2c2 0600 	movt	r6, #8192	; 0x2000
20004706:	1b76      	subs	r6, r6, r5
20004708:	f007 fc36 	bl	2000bf78 <_init>
2000470c:	10b6      	asrs	r6, r6, #2
2000470e:	d006      	beq.n	2000471e <__libc_init_array+0x4e>
20004710:	2400      	movs	r4, #0
20004712:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20004716:	3401      	adds	r4, #1
20004718:	4798      	blx	r3
2000471a:	42a6      	cmp	r6, r4
2000471c:	d8f9      	bhi.n	20004712 <__libc_init_array+0x42>
2000471e:	bd70      	pop	{r4, r5, r6, pc}

20004720 <free>:
20004720:	f64b 73d4 	movw	r3, #49108	; 0xbfd4
20004724:	4601      	mov	r1, r0
20004726:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000472a:	6818      	ldr	r0, [r3, #0]
2000472c:	f004 bedc 	b.w	200094e8 <_free_r>

20004730 <malloc>:
20004730:	f64b 73d4 	movw	r3, #49108	; 0xbfd4
20004734:	4601      	mov	r1, r0
20004736:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000473a:	6818      	ldr	r0, [r3, #0]
2000473c:	f000 b800 	b.w	20004740 <_malloc_r>

20004740 <_malloc_r>:
20004740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004744:	f101 040b 	add.w	r4, r1, #11
20004748:	2c16      	cmp	r4, #22
2000474a:	b083      	sub	sp, #12
2000474c:	4606      	mov	r6, r0
2000474e:	d82f      	bhi.n	200047b0 <_malloc_r+0x70>
20004750:	2300      	movs	r3, #0
20004752:	2410      	movs	r4, #16
20004754:	428c      	cmp	r4, r1
20004756:	bf2c      	ite	cs
20004758:	4619      	movcs	r1, r3
2000475a:	f043 0101 	orrcc.w	r1, r3, #1
2000475e:	2900      	cmp	r1, #0
20004760:	d130      	bne.n	200047c4 <_malloc_r+0x84>
20004762:	4630      	mov	r0, r6
20004764:	f000 fbf0 	bl	20004f48 <__malloc_lock>
20004768:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
2000476c:	d22e      	bcs.n	200047cc <_malloc_r+0x8c>
2000476e:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
20004772:	f24c 05c8 	movw	r5, #49352	; 0xc0c8
20004776:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000477a:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
2000477e:	68d3      	ldr	r3, [r2, #12]
20004780:	4293      	cmp	r3, r2
20004782:	f000 8206 	beq.w	20004b92 <_malloc_r+0x452>
20004786:	685a      	ldr	r2, [r3, #4]
20004788:	f103 0508 	add.w	r5, r3, #8
2000478c:	68d9      	ldr	r1, [r3, #12]
2000478e:	4630      	mov	r0, r6
20004790:	f022 0c03 	bic.w	ip, r2, #3
20004794:	689a      	ldr	r2, [r3, #8]
20004796:	4463      	add	r3, ip
20004798:	685c      	ldr	r4, [r3, #4]
2000479a:	608a      	str	r2, [r1, #8]
2000479c:	f044 0401 	orr.w	r4, r4, #1
200047a0:	60d1      	str	r1, [r2, #12]
200047a2:	605c      	str	r4, [r3, #4]
200047a4:	f000 fbd2 	bl	20004f4c <__malloc_unlock>
200047a8:	4628      	mov	r0, r5
200047aa:	b003      	add	sp, #12
200047ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200047b0:	f024 0407 	bic.w	r4, r4, #7
200047b4:	0fe3      	lsrs	r3, r4, #31
200047b6:	428c      	cmp	r4, r1
200047b8:	bf2c      	ite	cs
200047ba:	4619      	movcs	r1, r3
200047bc:	f043 0101 	orrcc.w	r1, r3, #1
200047c0:	2900      	cmp	r1, #0
200047c2:	d0ce      	beq.n	20004762 <_malloc_r+0x22>
200047c4:	230c      	movs	r3, #12
200047c6:	2500      	movs	r5, #0
200047c8:	6033      	str	r3, [r6, #0]
200047ca:	e7ed      	b.n	200047a8 <_malloc_r+0x68>
200047cc:	ea5f 2e54 	movs.w	lr, r4, lsr #9
200047d0:	bf04      	itt	eq
200047d2:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
200047d6:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
200047da:	f040 8090 	bne.w	200048fe <_malloc_r+0x1be>
200047de:	f24c 05c8 	movw	r5, #49352	; 0xc0c8
200047e2:	f2c2 0500 	movt	r5, #8192	; 0x2000
200047e6:	1828      	adds	r0, r5, r0
200047e8:	68c3      	ldr	r3, [r0, #12]
200047ea:	4298      	cmp	r0, r3
200047ec:	d106      	bne.n	200047fc <_malloc_r+0xbc>
200047ee:	e00d      	b.n	2000480c <_malloc_r+0xcc>
200047f0:	2a00      	cmp	r2, #0
200047f2:	f280 816f 	bge.w	20004ad4 <_malloc_r+0x394>
200047f6:	68db      	ldr	r3, [r3, #12]
200047f8:	4298      	cmp	r0, r3
200047fa:	d007      	beq.n	2000480c <_malloc_r+0xcc>
200047fc:	6859      	ldr	r1, [r3, #4]
200047fe:	f021 0103 	bic.w	r1, r1, #3
20004802:	1b0a      	subs	r2, r1, r4
20004804:	2a0f      	cmp	r2, #15
20004806:	ddf3      	ble.n	200047f0 <_malloc_r+0xb0>
20004808:	f10e 3eff 	add.w	lr, lr, #4294967295
2000480c:	f10e 0e01 	add.w	lr, lr, #1
20004810:	f24c 07c8 	movw	r7, #49352	; 0xc0c8
20004814:	f2c2 0700 	movt	r7, #8192	; 0x2000
20004818:	f107 0108 	add.w	r1, r7, #8
2000481c:	688b      	ldr	r3, [r1, #8]
2000481e:	4299      	cmp	r1, r3
20004820:	bf08      	it	eq
20004822:	687a      	ldreq	r2, [r7, #4]
20004824:	d026      	beq.n	20004874 <_malloc_r+0x134>
20004826:	685a      	ldr	r2, [r3, #4]
20004828:	f022 0c03 	bic.w	ip, r2, #3
2000482c:	ebc4 020c 	rsb	r2, r4, ip
20004830:	2a0f      	cmp	r2, #15
20004832:	f300 8194 	bgt.w	20004b5e <_malloc_r+0x41e>
20004836:	2a00      	cmp	r2, #0
20004838:	60c9      	str	r1, [r1, #12]
2000483a:	6089      	str	r1, [r1, #8]
2000483c:	f280 8099 	bge.w	20004972 <_malloc_r+0x232>
20004840:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20004844:	f080 8165 	bcs.w	20004b12 <_malloc_r+0x3d2>
20004848:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
2000484c:	f04f 0a01 	mov.w	sl, #1
20004850:	687a      	ldr	r2, [r7, #4]
20004852:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
20004856:	ea4f 0cac 	mov.w	ip, ip, asr #2
2000485a:	fa0a fc0c 	lsl.w	ip, sl, ip
2000485e:	60d8      	str	r0, [r3, #12]
20004860:	f8d0 8008 	ldr.w	r8, [r0, #8]
20004864:	ea4c 0202 	orr.w	r2, ip, r2
20004868:	607a      	str	r2, [r7, #4]
2000486a:	f8c3 8008 	str.w	r8, [r3, #8]
2000486e:	f8c8 300c 	str.w	r3, [r8, #12]
20004872:	6083      	str	r3, [r0, #8]
20004874:	f04f 0c01 	mov.w	ip, #1
20004878:	ea4f 03ae 	mov.w	r3, lr, asr #2
2000487c:	fa0c fc03 	lsl.w	ip, ip, r3
20004880:	4594      	cmp	ip, r2
20004882:	f200 8082 	bhi.w	2000498a <_malloc_r+0x24a>
20004886:	ea12 0f0c 	tst.w	r2, ip
2000488a:	d108      	bne.n	2000489e <_malloc_r+0x15e>
2000488c:	f02e 0e03 	bic.w	lr, lr, #3
20004890:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004894:	f10e 0e04 	add.w	lr, lr, #4
20004898:	ea12 0f0c 	tst.w	r2, ip
2000489c:	d0f8      	beq.n	20004890 <_malloc_r+0x150>
2000489e:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
200048a2:	46f2      	mov	sl, lr
200048a4:	46c8      	mov	r8, r9
200048a6:	f8d8 300c 	ldr.w	r3, [r8, #12]
200048aa:	4598      	cmp	r8, r3
200048ac:	d107      	bne.n	200048be <_malloc_r+0x17e>
200048ae:	e168      	b.n	20004b82 <_malloc_r+0x442>
200048b0:	2a00      	cmp	r2, #0
200048b2:	f280 8178 	bge.w	20004ba6 <_malloc_r+0x466>
200048b6:	68db      	ldr	r3, [r3, #12]
200048b8:	4598      	cmp	r8, r3
200048ba:	f000 8162 	beq.w	20004b82 <_malloc_r+0x442>
200048be:	6858      	ldr	r0, [r3, #4]
200048c0:	f020 0003 	bic.w	r0, r0, #3
200048c4:	1b02      	subs	r2, r0, r4
200048c6:	2a0f      	cmp	r2, #15
200048c8:	ddf2      	ble.n	200048b0 <_malloc_r+0x170>
200048ca:	461d      	mov	r5, r3
200048cc:	191f      	adds	r7, r3, r4
200048ce:	f8d3 c00c 	ldr.w	ip, [r3, #12]
200048d2:	f044 0e01 	orr.w	lr, r4, #1
200048d6:	f855 4f08 	ldr.w	r4, [r5, #8]!
200048da:	4630      	mov	r0, r6
200048dc:	50ba      	str	r2, [r7, r2]
200048de:	f042 0201 	orr.w	r2, r2, #1
200048e2:	f8c3 e004 	str.w	lr, [r3, #4]
200048e6:	f8cc 4008 	str.w	r4, [ip, #8]
200048ea:	f8c4 c00c 	str.w	ip, [r4, #12]
200048ee:	608f      	str	r7, [r1, #8]
200048f0:	60cf      	str	r7, [r1, #12]
200048f2:	607a      	str	r2, [r7, #4]
200048f4:	60b9      	str	r1, [r7, #8]
200048f6:	60f9      	str	r1, [r7, #12]
200048f8:	f000 fb28 	bl	20004f4c <__malloc_unlock>
200048fc:	e754      	b.n	200047a8 <_malloc_r+0x68>
200048fe:	f1be 0f04 	cmp.w	lr, #4
20004902:	bf9e      	ittt	ls
20004904:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20004908:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
2000490c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004910:	f67f af65 	bls.w	200047de <_malloc_r+0x9e>
20004914:	f1be 0f14 	cmp.w	lr, #20
20004918:	bf9c      	itt	ls
2000491a:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
2000491e:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004922:	f67f af5c 	bls.w	200047de <_malloc_r+0x9e>
20004926:	f1be 0f54 	cmp.w	lr, #84	; 0x54
2000492a:	bf9e      	ittt	ls
2000492c:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20004930:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20004934:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004938:	f67f af51 	bls.w	200047de <_malloc_r+0x9e>
2000493c:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20004940:	bf9e      	ittt	ls
20004942:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
20004946:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
2000494a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000494e:	f67f af46 	bls.w	200047de <_malloc_r+0x9e>
20004952:	f240 5354 	movw	r3, #1364	; 0x554
20004956:	459e      	cmp	lr, r3
20004958:	bf95      	itete	ls
2000495a:	ea4f 4e94 	movls.w	lr, r4, lsr #18
2000495e:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20004962:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20004966:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
2000496a:	bf98      	it	ls
2000496c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004970:	e735      	b.n	200047de <_malloc_r+0x9e>
20004972:	eb03 020c 	add.w	r2, r3, ip
20004976:	f103 0508 	add.w	r5, r3, #8
2000497a:	4630      	mov	r0, r6
2000497c:	6853      	ldr	r3, [r2, #4]
2000497e:	f043 0301 	orr.w	r3, r3, #1
20004982:	6053      	str	r3, [r2, #4]
20004984:	f000 fae2 	bl	20004f4c <__malloc_unlock>
20004988:	e70e      	b.n	200047a8 <_malloc_r+0x68>
2000498a:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000498e:	f8d8 3004 	ldr.w	r3, [r8, #4]
20004992:	f023 0903 	bic.w	r9, r3, #3
20004996:	ebc4 0209 	rsb	r2, r4, r9
2000499a:	454c      	cmp	r4, r9
2000499c:	bf94      	ite	ls
2000499e:	2300      	movls	r3, #0
200049a0:	2301      	movhi	r3, #1
200049a2:	2a0f      	cmp	r2, #15
200049a4:	bfd8      	it	le
200049a6:	f043 0301 	orrle.w	r3, r3, #1
200049aa:	2b00      	cmp	r3, #0
200049ac:	f000 80a1 	beq.w	20004af2 <_malloc_r+0x3b2>
200049b0:	f24c 5b8c 	movw	fp, #50572	; 0xc58c
200049b4:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
200049b8:	f2c2 0b00 	movt	fp, #8192	; 0x2000
200049bc:	f8db 3000 	ldr.w	r3, [fp]
200049c0:	3310      	adds	r3, #16
200049c2:	191b      	adds	r3, r3, r4
200049c4:	f1b2 3fff 	cmp.w	r2, #4294967295
200049c8:	d006      	beq.n	200049d8 <_malloc_r+0x298>
200049ca:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
200049ce:	331f      	adds	r3, #31
200049d0:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
200049d4:	f023 031f 	bic.w	r3, r3, #31
200049d8:	4619      	mov	r1, r3
200049da:	4630      	mov	r0, r6
200049dc:	9301      	str	r3, [sp, #4]
200049de:	f000 fb2d 	bl	2000503c <_sbrk_r>
200049e2:	9b01      	ldr	r3, [sp, #4]
200049e4:	f1b0 3fff 	cmp.w	r0, #4294967295
200049e8:	4682      	mov	sl, r0
200049ea:	f000 80f4 	beq.w	20004bd6 <_malloc_r+0x496>
200049ee:	eb08 0109 	add.w	r1, r8, r9
200049f2:	4281      	cmp	r1, r0
200049f4:	f200 80ec 	bhi.w	20004bd0 <_malloc_r+0x490>
200049f8:	f8db 2004 	ldr.w	r2, [fp, #4]
200049fc:	189a      	adds	r2, r3, r2
200049fe:	4551      	cmp	r1, sl
20004a00:	f8cb 2004 	str.w	r2, [fp, #4]
20004a04:	f000 8145 	beq.w	20004c92 <_malloc_r+0x552>
20004a08:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20004a0c:	f24c 00c8 	movw	r0, #49352	; 0xc0c8
20004a10:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004a14:	f1b5 3fff 	cmp.w	r5, #4294967295
20004a18:	bf08      	it	eq
20004a1a:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20004a1e:	d003      	beq.n	20004a28 <_malloc_r+0x2e8>
20004a20:	4452      	add	r2, sl
20004a22:	1a51      	subs	r1, r2, r1
20004a24:	f8cb 1004 	str.w	r1, [fp, #4]
20004a28:	f01a 0507 	ands.w	r5, sl, #7
20004a2c:	4630      	mov	r0, r6
20004a2e:	bf17      	itett	ne
20004a30:	f1c5 0508 	rsbne	r5, r5, #8
20004a34:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
20004a38:	44aa      	addne	sl, r5
20004a3a:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20004a3e:	4453      	add	r3, sl
20004a40:	051b      	lsls	r3, r3, #20
20004a42:	0d1b      	lsrs	r3, r3, #20
20004a44:	1aed      	subs	r5, r5, r3
20004a46:	4629      	mov	r1, r5
20004a48:	f000 faf8 	bl	2000503c <_sbrk_r>
20004a4c:	f1b0 3fff 	cmp.w	r0, #4294967295
20004a50:	f000 812c 	beq.w	20004cac <_malloc_r+0x56c>
20004a54:	ebca 0100 	rsb	r1, sl, r0
20004a58:	1949      	adds	r1, r1, r5
20004a5a:	f041 0101 	orr.w	r1, r1, #1
20004a5e:	f8db 2004 	ldr.w	r2, [fp, #4]
20004a62:	f24c 538c 	movw	r3, #50572	; 0xc58c
20004a66:	f8c7 a008 	str.w	sl, [r7, #8]
20004a6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004a6e:	18aa      	adds	r2, r5, r2
20004a70:	45b8      	cmp	r8, r7
20004a72:	f8cb 2004 	str.w	r2, [fp, #4]
20004a76:	f8ca 1004 	str.w	r1, [sl, #4]
20004a7a:	d017      	beq.n	20004aac <_malloc_r+0x36c>
20004a7c:	f1b9 0f0f 	cmp.w	r9, #15
20004a80:	f240 80df 	bls.w	20004c42 <_malloc_r+0x502>
20004a84:	f1a9 010c 	sub.w	r1, r9, #12
20004a88:	2505      	movs	r5, #5
20004a8a:	f021 0107 	bic.w	r1, r1, #7
20004a8e:	eb08 0001 	add.w	r0, r8, r1
20004a92:	290f      	cmp	r1, #15
20004a94:	6085      	str	r5, [r0, #8]
20004a96:	6045      	str	r5, [r0, #4]
20004a98:	f8d8 0004 	ldr.w	r0, [r8, #4]
20004a9c:	f000 0001 	and.w	r0, r0, #1
20004aa0:	ea41 0000 	orr.w	r0, r1, r0
20004aa4:	f8c8 0004 	str.w	r0, [r8, #4]
20004aa8:	f200 80ac 	bhi.w	20004c04 <_malloc_r+0x4c4>
20004aac:	46d0      	mov	r8, sl
20004aae:	f24c 538c 	movw	r3, #50572	; 0xc58c
20004ab2:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
20004ab6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004aba:	428a      	cmp	r2, r1
20004abc:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20004ac0:	bf88      	it	hi
20004ac2:	62da      	strhi	r2, [r3, #44]	; 0x2c
20004ac4:	f24c 538c 	movw	r3, #50572	; 0xc58c
20004ac8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004acc:	428a      	cmp	r2, r1
20004ace:	bf88      	it	hi
20004ad0:	631a      	strhi	r2, [r3, #48]	; 0x30
20004ad2:	e082      	b.n	20004bda <_malloc_r+0x49a>
20004ad4:	185c      	adds	r4, r3, r1
20004ad6:	689a      	ldr	r2, [r3, #8]
20004ad8:	68d9      	ldr	r1, [r3, #12]
20004ada:	4630      	mov	r0, r6
20004adc:	6866      	ldr	r6, [r4, #4]
20004ade:	f103 0508 	add.w	r5, r3, #8
20004ae2:	608a      	str	r2, [r1, #8]
20004ae4:	f046 0301 	orr.w	r3, r6, #1
20004ae8:	60d1      	str	r1, [r2, #12]
20004aea:	6063      	str	r3, [r4, #4]
20004aec:	f000 fa2e 	bl	20004f4c <__malloc_unlock>
20004af0:	e65a      	b.n	200047a8 <_malloc_r+0x68>
20004af2:	eb08 0304 	add.w	r3, r8, r4
20004af6:	f042 0201 	orr.w	r2, r2, #1
20004afa:	f044 0401 	orr.w	r4, r4, #1
20004afe:	4630      	mov	r0, r6
20004b00:	f8c8 4004 	str.w	r4, [r8, #4]
20004b04:	f108 0508 	add.w	r5, r8, #8
20004b08:	605a      	str	r2, [r3, #4]
20004b0a:	60bb      	str	r3, [r7, #8]
20004b0c:	f000 fa1e 	bl	20004f4c <__malloc_unlock>
20004b10:	e64a      	b.n	200047a8 <_malloc_r+0x68>
20004b12:	ea4f 225c 	mov.w	r2, ip, lsr #9
20004b16:	2a04      	cmp	r2, #4
20004b18:	d954      	bls.n	20004bc4 <_malloc_r+0x484>
20004b1a:	2a14      	cmp	r2, #20
20004b1c:	f200 8089 	bhi.w	20004c32 <_malloc_r+0x4f2>
20004b20:	325b      	adds	r2, #91	; 0x5b
20004b22:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004b26:	44a8      	add	r8, r5
20004b28:	f24c 07c8 	movw	r7, #49352	; 0xc0c8
20004b2c:	f2c2 0700 	movt	r7, #8192	; 0x2000
20004b30:	f8d8 0008 	ldr.w	r0, [r8, #8]
20004b34:	4540      	cmp	r0, r8
20004b36:	d103      	bne.n	20004b40 <_malloc_r+0x400>
20004b38:	e06f      	b.n	20004c1a <_malloc_r+0x4da>
20004b3a:	6880      	ldr	r0, [r0, #8]
20004b3c:	4580      	cmp	r8, r0
20004b3e:	d004      	beq.n	20004b4a <_malloc_r+0x40a>
20004b40:	6842      	ldr	r2, [r0, #4]
20004b42:	f022 0203 	bic.w	r2, r2, #3
20004b46:	4594      	cmp	ip, r2
20004b48:	d3f7      	bcc.n	20004b3a <_malloc_r+0x3fa>
20004b4a:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20004b4e:	f8c3 c00c 	str.w	ip, [r3, #12]
20004b52:	6098      	str	r0, [r3, #8]
20004b54:	687a      	ldr	r2, [r7, #4]
20004b56:	60c3      	str	r3, [r0, #12]
20004b58:	f8cc 3008 	str.w	r3, [ip, #8]
20004b5c:	e68a      	b.n	20004874 <_malloc_r+0x134>
20004b5e:	191f      	adds	r7, r3, r4
20004b60:	4630      	mov	r0, r6
20004b62:	f044 0401 	orr.w	r4, r4, #1
20004b66:	60cf      	str	r7, [r1, #12]
20004b68:	605c      	str	r4, [r3, #4]
20004b6a:	f103 0508 	add.w	r5, r3, #8
20004b6e:	50ba      	str	r2, [r7, r2]
20004b70:	f042 0201 	orr.w	r2, r2, #1
20004b74:	608f      	str	r7, [r1, #8]
20004b76:	607a      	str	r2, [r7, #4]
20004b78:	60b9      	str	r1, [r7, #8]
20004b7a:	60f9      	str	r1, [r7, #12]
20004b7c:	f000 f9e6 	bl	20004f4c <__malloc_unlock>
20004b80:	e612      	b.n	200047a8 <_malloc_r+0x68>
20004b82:	f10a 0a01 	add.w	sl, sl, #1
20004b86:	f01a 0f03 	tst.w	sl, #3
20004b8a:	d05f      	beq.n	20004c4c <_malloc_r+0x50c>
20004b8c:	f103 0808 	add.w	r8, r3, #8
20004b90:	e689      	b.n	200048a6 <_malloc_r+0x166>
20004b92:	f103 0208 	add.w	r2, r3, #8
20004b96:	68d3      	ldr	r3, [r2, #12]
20004b98:	429a      	cmp	r2, r3
20004b9a:	bf08      	it	eq
20004b9c:	f10e 0e02 	addeq.w	lr, lr, #2
20004ba0:	f43f ae36 	beq.w	20004810 <_malloc_r+0xd0>
20004ba4:	e5ef      	b.n	20004786 <_malloc_r+0x46>
20004ba6:	461d      	mov	r5, r3
20004ba8:	1819      	adds	r1, r3, r0
20004baa:	68da      	ldr	r2, [r3, #12]
20004bac:	4630      	mov	r0, r6
20004bae:	f855 3f08 	ldr.w	r3, [r5, #8]!
20004bb2:	684c      	ldr	r4, [r1, #4]
20004bb4:	6093      	str	r3, [r2, #8]
20004bb6:	f044 0401 	orr.w	r4, r4, #1
20004bba:	60da      	str	r2, [r3, #12]
20004bbc:	604c      	str	r4, [r1, #4]
20004bbe:	f000 f9c5 	bl	20004f4c <__malloc_unlock>
20004bc2:	e5f1      	b.n	200047a8 <_malloc_r+0x68>
20004bc4:	ea4f 129c 	mov.w	r2, ip, lsr #6
20004bc8:	3238      	adds	r2, #56	; 0x38
20004bca:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004bce:	e7aa      	b.n	20004b26 <_malloc_r+0x3e6>
20004bd0:	45b8      	cmp	r8, r7
20004bd2:	f43f af11 	beq.w	200049f8 <_malloc_r+0x2b8>
20004bd6:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004bda:	f8d8 2004 	ldr.w	r2, [r8, #4]
20004bde:	f022 0203 	bic.w	r2, r2, #3
20004be2:	4294      	cmp	r4, r2
20004be4:	bf94      	ite	ls
20004be6:	2300      	movls	r3, #0
20004be8:	2301      	movhi	r3, #1
20004bea:	1b12      	subs	r2, r2, r4
20004bec:	2a0f      	cmp	r2, #15
20004bee:	bfd8      	it	le
20004bf0:	f043 0301 	orrle.w	r3, r3, #1
20004bf4:	2b00      	cmp	r3, #0
20004bf6:	f43f af7c 	beq.w	20004af2 <_malloc_r+0x3b2>
20004bfa:	4630      	mov	r0, r6
20004bfc:	2500      	movs	r5, #0
20004bfe:	f000 f9a5 	bl	20004f4c <__malloc_unlock>
20004c02:	e5d1      	b.n	200047a8 <_malloc_r+0x68>
20004c04:	f108 0108 	add.w	r1, r8, #8
20004c08:	4630      	mov	r0, r6
20004c0a:	9301      	str	r3, [sp, #4]
20004c0c:	f004 fc6c 	bl	200094e8 <_free_r>
20004c10:	9b01      	ldr	r3, [sp, #4]
20004c12:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004c16:	685a      	ldr	r2, [r3, #4]
20004c18:	e749      	b.n	20004aae <_malloc_r+0x36e>
20004c1a:	f04f 0a01 	mov.w	sl, #1
20004c1e:	f8d7 8004 	ldr.w	r8, [r7, #4]
20004c22:	1092      	asrs	r2, r2, #2
20004c24:	4684      	mov	ip, r0
20004c26:	fa0a f202 	lsl.w	r2, sl, r2
20004c2a:	ea48 0202 	orr.w	r2, r8, r2
20004c2e:	607a      	str	r2, [r7, #4]
20004c30:	e78d      	b.n	20004b4e <_malloc_r+0x40e>
20004c32:	2a54      	cmp	r2, #84	; 0x54
20004c34:	d824      	bhi.n	20004c80 <_malloc_r+0x540>
20004c36:	ea4f 321c 	mov.w	r2, ip, lsr #12
20004c3a:	326e      	adds	r2, #110	; 0x6e
20004c3c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004c40:	e771      	b.n	20004b26 <_malloc_r+0x3e6>
20004c42:	2301      	movs	r3, #1
20004c44:	46d0      	mov	r8, sl
20004c46:	f8ca 3004 	str.w	r3, [sl, #4]
20004c4a:	e7c6      	b.n	20004bda <_malloc_r+0x49a>
20004c4c:	464a      	mov	r2, r9
20004c4e:	f01e 0f03 	tst.w	lr, #3
20004c52:	4613      	mov	r3, r2
20004c54:	f10e 3eff 	add.w	lr, lr, #4294967295
20004c58:	d033      	beq.n	20004cc2 <_malloc_r+0x582>
20004c5a:	f853 2908 	ldr.w	r2, [r3], #-8
20004c5e:	429a      	cmp	r2, r3
20004c60:	d0f5      	beq.n	20004c4e <_malloc_r+0x50e>
20004c62:	687b      	ldr	r3, [r7, #4]
20004c64:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004c68:	459c      	cmp	ip, r3
20004c6a:	f63f ae8e 	bhi.w	2000498a <_malloc_r+0x24a>
20004c6e:	f1bc 0f00 	cmp.w	ip, #0
20004c72:	f43f ae8a 	beq.w	2000498a <_malloc_r+0x24a>
20004c76:	ea1c 0f03 	tst.w	ip, r3
20004c7a:	d027      	beq.n	20004ccc <_malloc_r+0x58c>
20004c7c:	46d6      	mov	lr, sl
20004c7e:	e60e      	b.n	2000489e <_malloc_r+0x15e>
20004c80:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20004c84:	d815      	bhi.n	20004cb2 <_malloc_r+0x572>
20004c86:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20004c8a:	3277      	adds	r2, #119	; 0x77
20004c8c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004c90:	e749      	b.n	20004b26 <_malloc_r+0x3e6>
20004c92:	0508      	lsls	r0, r1, #20
20004c94:	0d00      	lsrs	r0, r0, #20
20004c96:	2800      	cmp	r0, #0
20004c98:	f47f aeb6 	bne.w	20004a08 <_malloc_r+0x2c8>
20004c9c:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004ca0:	444b      	add	r3, r9
20004ca2:	f043 0301 	orr.w	r3, r3, #1
20004ca6:	f8c8 3004 	str.w	r3, [r8, #4]
20004caa:	e700      	b.n	20004aae <_malloc_r+0x36e>
20004cac:	2101      	movs	r1, #1
20004cae:	2500      	movs	r5, #0
20004cb0:	e6d5      	b.n	20004a5e <_malloc_r+0x31e>
20004cb2:	f240 5054 	movw	r0, #1364	; 0x554
20004cb6:	4282      	cmp	r2, r0
20004cb8:	d90d      	bls.n	20004cd6 <_malloc_r+0x596>
20004cba:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20004cbe:	227e      	movs	r2, #126	; 0x7e
20004cc0:	e731      	b.n	20004b26 <_malloc_r+0x3e6>
20004cc2:	687b      	ldr	r3, [r7, #4]
20004cc4:	ea23 030c 	bic.w	r3, r3, ip
20004cc8:	607b      	str	r3, [r7, #4]
20004cca:	e7cb      	b.n	20004c64 <_malloc_r+0x524>
20004ccc:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004cd0:	f10a 0a04 	add.w	sl, sl, #4
20004cd4:	e7cf      	b.n	20004c76 <_malloc_r+0x536>
20004cd6:	ea4f 429c 	mov.w	r2, ip, lsr #18
20004cda:	327c      	adds	r2, #124	; 0x7c
20004cdc:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004ce0:	e721      	b.n	20004b26 <_malloc_r+0x3e6>
20004ce2:	bf00      	nop

20004ce4 <memcpy>:
20004ce4:	2a03      	cmp	r2, #3
20004ce6:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20004cea:	d80b      	bhi.n	20004d04 <memcpy+0x20>
20004cec:	b13a      	cbz	r2, 20004cfe <memcpy+0x1a>
20004cee:	2300      	movs	r3, #0
20004cf0:	f811 c003 	ldrb.w	ip, [r1, r3]
20004cf4:	f800 c003 	strb.w	ip, [r0, r3]
20004cf8:	3301      	adds	r3, #1
20004cfa:	4293      	cmp	r3, r2
20004cfc:	d1f8      	bne.n	20004cf0 <memcpy+0xc>
20004cfe:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20004d02:	4770      	bx	lr
20004d04:	1882      	adds	r2, r0, r2
20004d06:	460c      	mov	r4, r1
20004d08:	4603      	mov	r3, r0
20004d0a:	e003      	b.n	20004d14 <memcpy+0x30>
20004d0c:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20004d10:	f803 1c01 	strb.w	r1, [r3, #-1]
20004d14:	f003 0603 	and.w	r6, r3, #3
20004d18:	4619      	mov	r1, r3
20004d1a:	46a4      	mov	ip, r4
20004d1c:	3301      	adds	r3, #1
20004d1e:	3401      	adds	r4, #1
20004d20:	2e00      	cmp	r6, #0
20004d22:	d1f3      	bne.n	20004d0c <memcpy+0x28>
20004d24:	f01c 0403 	ands.w	r4, ip, #3
20004d28:	4663      	mov	r3, ip
20004d2a:	bf08      	it	eq
20004d2c:	ebc1 0c02 	rsbeq	ip, r1, r2
20004d30:	d068      	beq.n	20004e04 <memcpy+0x120>
20004d32:	4265      	negs	r5, r4
20004d34:	f1c4 0a04 	rsb	sl, r4, #4
20004d38:	eb0c 0705 	add.w	r7, ip, r5
20004d3c:	4633      	mov	r3, r6
20004d3e:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20004d42:	f85c 6005 	ldr.w	r6, [ip, r5]
20004d46:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20004d4a:	1a55      	subs	r5, r2, r1
20004d4c:	e008      	b.n	20004d60 <memcpy+0x7c>
20004d4e:	f857 4f04 	ldr.w	r4, [r7, #4]!
20004d52:	4626      	mov	r6, r4
20004d54:	fa04 f40a 	lsl.w	r4, r4, sl
20004d58:	ea49 0404 	orr.w	r4, r9, r4
20004d5c:	50cc      	str	r4, [r1, r3]
20004d5e:	3304      	adds	r3, #4
20004d60:	185c      	adds	r4, r3, r1
20004d62:	2d03      	cmp	r5, #3
20004d64:	fa26 f908 	lsr.w	r9, r6, r8
20004d68:	f1a5 0504 	sub.w	r5, r5, #4
20004d6c:	eb0c 0603 	add.w	r6, ip, r3
20004d70:	dced      	bgt.n	20004d4e <memcpy+0x6a>
20004d72:	2300      	movs	r3, #0
20004d74:	e002      	b.n	20004d7c <memcpy+0x98>
20004d76:	5cf1      	ldrb	r1, [r6, r3]
20004d78:	54e1      	strb	r1, [r4, r3]
20004d7a:	3301      	adds	r3, #1
20004d7c:	1919      	adds	r1, r3, r4
20004d7e:	4291      	cmp	r1, r2
20004d80:	d3f9      	bcc.n	20004d76 <memcpy+0x92>
20004d82:	e7bc      	b.n	20004cfe <memcpy+0x1a>
20004d84:	f853 4c40 	ldr.w	r4, [r3, #-64]
20004d88:	f841 4c40 	str.w	r4, [r1, #-64]
20004d8c:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20004d90:	f841 4c3c 	str.w	r4, [r1, #-60]
20004d94:	f853 4c38 	ldr.w	r4, [r3, #-56]
20004d98:	f841 4c38 	str.w	r4, [r1, #-56]
20004d9c:	f853 4c34 	ldr.w	r4, [r3, #-52]
20004da0:	f841 4c34 	str.w	r4, [r1, #-52]
20004da4:	f853 4c30 	ldr.w	r4, [r3, #-48]
20004da8:	f841 4c30 	str.w	r4, [r1, #-48]
20004dac:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20004db0:	f841 4c2c 	str.w	r4, [r1, #-44]
20004db4:	f853 4c28 	ldr.w	r4, [r3, #-40]
20004db8:	f841 4c28 	str.w	r4, [r1, #-40]
20004dbc:	f853 4c24 	ldr.w	r4, [r3, #-36]
20004dc0:	f841 4c24 	str.w	r4, [r1, #-36]
20004dc4:	f853 4c20 	ldr.w	r4, [r3, #-32]
20004dc8:	f841 4c20 	str.w	r4, [r1, #-32]
20004dcc:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20004dd0:	f841 4c1c 	str.w	r4, [r1, #-28]
20004dd4:	f853 4c18 	ldr.w	r4, [r3, #-24]
20004dd8:	f841 4c18 	str.w	r4, [r1, #-24]
20004ddc:	f853 4c14 	ldr.w	r4, [r3, #-20]
20004de0:	f841 4c14 	str.w	r4, [r1, #-20]
20004de4:	f853 4c10 	ldr.w	r4, [r3, #-16]
20004de8:	f841 4c10 	str.w	r4, [r1, #-16]
20004dec:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20004df0:	f841 4c0c 	str.w	r4, [r1, #-12]
20004df4:	f853 4c08 	ldr.w	r4, [r3, #-8]
20004df8:	f841 4c08 	str.w	r4, [r1, #-8]
20004dfc:	f853 4c04 	ldr.w	r4, [r3, #-4]
20004e00:	f841 4c04 	str.w	r4, [r1, #-4]
20004e04:	461c      	mov	r4, r3
20004e06:	460d      	mov	r5, r1
20004e08:	3340      	adds	r3, #64	; 0x40
20004e0a:	3140      	adds	r1, #64	; 0x40
20004e0c:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20004e10:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20004e14:	dcb6      	bgt.n	20004d84 <memcpy+0xa0>
20004e16:	4621      	mov	r1, r4
20004e18:	462b      	mov	r3, r5
20004e1a:	1b54      	subs	r4, r2, r5
20004e1c:	e00f      	b.n	20004e3e <memcpy+0x15a>
20004e1e:	f851 5c10 	ldr.w	r5, [r1, #-16]
20004e22:	f843 5c10 	str.w	r5, [r3, #-16]
20004e26:	f851 5c0c 	ldr.w	r5, [r1, #-12]
20004e2a:	f843 5c0c 	str.w	r5, [r3, #-12]
20004e2e:	f851 5c08 	ldr.w	r5, [r1, #-8]
20004e32:	f843 5c08 	str.w	r5, [r3, #-8]
20004e36:	f851 5c04 	ldr.w	r5, [r1, #-4]
20004e3a:	f843 5c04 	str.w	r5, [r3, #-4]
20004e3e:	2c0f      	cmp	r4, #15
20004e40:	460d      	mov	r5, r1
20004e42:	469c      	mov	ip, r3
20004e44:	f101 0110 	add.w	r1, r1, #16
20004e48:	f103 0310 	add.w	r3, r3, #16
20004e4c:	f1a4 0410 	sub.w	r4, r4, #16
20004e50:	dce5      	bgt.n	20004e1e <memcpy+0x13a>
20004e52:	ebcc 0102 	rsb	r1, ip, r2
20004e56:	2300      	movs	r3, #0
20004e58:	e003      	b.n	20004e62 <memcpy+0x17e>
20004e5a:	58ec      	ldr	r4, [r5, r3]
20004e5c:	f84c 4003 	str.w	r4, [ip, r3]
20004e60:	3304      	adds	r3, #4
20004e62:	195e      	adds	r6, r3, r5
20004e64:	2903      	cmp	r1, #3
20004e66:	eb03 040c 	add.w	r4, r3, ip
20004e6a:	f1a1 0104 	sub.w	r1, r1, #4
20004e6e:	dcf4      	bgt.n	20004e5a <memcpy+0x176>
20004e70:	e77f      	b.n	20004d72 <memcpy+0x8e>
20004e72:	bf00      	nop

20004e74 <memset>:
20004e74:	2a03      	cmp	r2, #3
20004e76:	b2c9      	uxtb	r1, r1
20004e78:	b430      	push	{r4, r5}
20004e7a:	d807      	bhi.n	20004e8c <memset+0x18>
20004e7c:	b122      	cbz	r2, 20004e88 <memset+0x14>
20004e7e:	2300      	movs	r3, #0
20004e80:	54c1      	strb	r1, [r0, r3]
20004e82:	3301      	adds	r3, #1
20004e84:	4293      	cmp	r3, r2
20004e86:	d1fb      	bne.n	20004e80 <memset+0xc>
20004e88:	bc30      	pop	{r4, r5}
20004e8a:	4770      	bx	lr
20004e8c:	eb00 0c02 	add.w	ip, r0, r2
20004e90:	4603      	mov	r3, r0
20004e92:	e001      	b.n	20004e98 <memset+0x24>
20004e94:	f803 1c01 	strb.w	r1, [r3, #-1]
20004e98:	f003 0403 	and.w	r4, r3, #3
20004e9c:	461a      	mov	r2, r3
20004e9e:	3301      	adds	r3, #1
20004ea0:	2c00      	cmp	r4, #0
20004ea2:	d1f7      	bne.n	20004e94 <memset+0x20>
20004ea4:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20004ea8:	ebc2 040c 	rsb	r4, r2, ip
20004eac:	fb03 f301 	mul.w	r3, r3, r1
20004eb0:	e01f      	b.n	20004ef2 <memset+0x7e>
20004eb2:	f842 3c40 	str.w	r3, [r2, #-64]
20004eb6:	f842 3c3c 	str.w	r3, [r2, #-60]
20004eba:	f842 3c38 	str.w	r3, [r2, #-56]
20004ebe:	f842 3c34 	str.w	r3, [r2, #-52]
20004ec2:	f842 3c30 	str.w	r3, [r2, #-48]
20004ec6:	f842 3c2c 	str.w	r3, [r2, #-44]
20004eca:	f842 3c28 	str.w	r3, [r2, #-40]
20004ece:	f842 3c24 	str.w	r3, [r2, #-36]
20004ed2:	f842 3c20 	str.w	r3, [r2, #-32]
20004ed6:	f842 3c1c 	str.w	r3, [r2, #-28]
20004eda:	f842 3c18 	str.w	r3, [r2, #-24]
20004ede:	f842 3c14 	str.w	r3, [r2, #-20]
20004ee2:	f842 3c10 	str.w	r3, [r2, #-16]
20004ee6:	f842 3c0c 	str.w	r3, [r2, #-12]
20004eea:	f842 3c08 	str.w	r3, [r2, #-8]
20004eee:	f842 3c04 	str.w	r3, [r2, #-4]
20004ef2:	4615      	mov	r5, r2
20004ef4:	3240      	adds	r2, #64	; 0x40
20004ef6:	2c3f      	cmp	r4, #63	; 0x3f
20004ef8:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20004efc:	dcd9      	bgt.n	20004eb2 <memset+0x3e>
20004efe:	462a      	mov	r2, r5
20004f00:	ebc5 040c 	rsb	r4, r5, ip
20004f04:	e007      	b.n	20004f16 <memset+0xa2>
20004f06:	f842 3c10 	str.w	r3, [r2, #-16]
20004f0a:	f842 3c0c 	str.w	r3, [r2, #-12]
20004f0e:	f842 3c08 	str.w	r3, [r2, #-8]
20004f12:	f842 3c04 	str.w	r3, [r2, #-4]
20004f16:	4615      	mov	r5, r2
20004f18:	3210      	adds	r2, #16
20004f1a:	2c0f      	cmp	r4, #15
20004f1c:	f1a4 0410 	sub.w	r4, r4, #16
20004f20:	dcf1      	bgt.n	20004f06 <memset+0x92>
20004f22:	462a      	mov	r2, r5
20004f24:	ebc5 050c 	rsb	r5, r5, ip
20004f28:	e001      	b.n	20004f2e <memset+0xba>
20004f2a:	f842 3c04 	str.w	r3, [r2, #-4]
20004f2e:	4614      	mov	r4, r2
20004f30:	3204      	adds	r2, #4
20004f32:	2d03      	cmp	r5, #3
20004f34:	f1a5 0504 	sub.w	r5, r5, #4
20004f38:	dcf7      	bgt.n	20004f2a <memset+0xb6>
20004f3a:	e001      	b.n	20004f40 <memset+0xcc>
20004f3c:	f804 1b01 	strb.w	r1, [r4], #1
20004f40:	4564      	cmp	r4, ip
20004f42:	d3fb      	bcc.n	20004f3c <memset+0xc8>
20004f44:	e7a0      	b.n	20004e88 <memset+0x14>
20004f46:	bf00      	nop

20004f48 <__malloc_lock>:
20004f48:	4770      	bx	lr
20004f4a:	bf00      	nop

20004f4c <__malloc_unlock>:
20004f4c:	4770      	bx	lr
20004f4e:	bf00      	nop

20004f50 <printf>:
20004f50:	b40f      	push	{r0, r1, r2, r3}
20004f52:	f64b 73d4 	movw	r3, #49108	; 0xbfd4
20004f56:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004f5a:	b510      	push	{r4, lr}
20004f5c:	681c      	ldr	r4, [r3, #0]
20004f5e:	b082      	sub	sp, #8
20004f60:	b124      	cbz	r4, 20004f6c <printf+0x1c>
20004f62:	69a3      	ldr	r3, [r4, #24]
20004f64:	b913      	cbnz	r3, 20004f6c <printf+0x1c>
20004f66:	4620      	mov	r0, r4
20004f68:	f004 fa3a 	bl	200093e0 <__sinit>
20004f6c:	4620      	mov	r0, r4
20004f6e:	ac05      	add	r4, sp, #20
20004f70:	9a04      	ldr	r2, [sp, #16]
20004f72:	4623      	mov	r3, r4
20004f74:	6881      	ldr	r1, [r0, #8]
20004f76:	9401      	str	r4, [sp, #4]
20004f78:	f001 fbd0 	bl	2000671c <_vfprintf_r>
20004f7c:	b002      	add	sp, #8
20004f7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20004f82:	b004      	add	sp, #16
20004f84:	4770      	bx	lr
20004f86:	bf00      	nop

20004f88 <_printf_r>:
20004f88:	b40e      	push	{r1, r2, r3}
20004f8a:	b510      	push	{r4, lr}
20004f8c:	4604      	mov	r4, r0
20004f8e:	b083      	sub	sp, #12
20004f90:	b118      	cbz	r0, 20004f9a <_printf_r+0x12>
20004f92:	6983      	ldr	r3, [r0, #24]
20004f94:	b90b      	cbnz	r3, 20004f9a <_printf_r+0x12>
20004f96:	f004 fa23 	bl	200093e0 <__sinit>
20004f9a:	4620      	mov	r0, r4
20004f9c:	ac06      	add	r4, sp, #24
20004f9e:	9a05      	ldr	r2, [sp, #20]
20004fa0:	4623      	mov	r3, r4
20004fa2:	6881      	ldr	r1, [r0, #8]
20004fa4:	9401      	str	r4, [sp, #4]
20004fa6:	f001 fbb9 	bl	2000671c <_vfprintf_r>
20004faa:	b003      	add	sp, #12
20004fac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20004fb0:	b003      	add	sp, #12
20004fb2:	4770      	bx	lr

20004fb4 <_puts_r>:
20004fb4:	b530      	push	{r4, r5, lr}
20004fb6:	4604      	mov	r4, r0
20004fb8:	b089      	sub	sp, #36	; 0x24
20004fba:	4608      	mov	r0, r1
20004fbc:	460d      	mov	r5, r1
20004fbe:	f000 f89b 	bl	200050f8 <strlen>
20004fc2:	f64b 333c 	movw	r3, #47932	; 0xbb3c
20004fc6:	9501      	str	r5, [sp, #4]
20004fc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004fcc:	9303      	str	r3, [sp, #12]
20004fce:	9002      	str	r0, [sp, #8]
20004fd0:	1c43      	adds	r3, r0, #1
20004fd2:	9307      	str	r3, [sp, #28]
20004fd4:	2301      	movs	r3, #1
20004fd6:	9304      	str	r3, [sp, #16]
20004fd8:	ab01      	add	r3, sp, #4
20004fda:	9305      	str	r3, [sp, #20]
20004fdc:	2302      	movs	r3, #2
20004fde:	9306      	str	r3, [sp, #24]
20004fe0:	b10c      	cbz	r4, 20004fe6 <_puts_r+0x32>
20004fe2:	69a3      	ldr	r3, [r4, #24]
20004fe4:	b1eb      	cbz	r3, 20005022 <_puts_r+0x6e>
20004fe6:	f64b 73d4 	movw	r3, #49108	; 0xbfd4
20004fea:	4620      	mov	r0, r4
20004fec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004ff0:	681b      	ldr	r3, [r3, #0]
20004ff2:	689b      	ldr	r3, [r3, #8]
20004ff4:	899a      	ldrh	r2, [r3, #12]
20004ff6:	f412 5f00 	tst.w	r2, #8192	; 0x2000
20004ffa:	bf01      	itttt	eq
20004ffc:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
20005000:	819a      	strheq	r2, [r3, #12]
20005002:	6e59      	ldreq	r1, [r3, #100]	; 0x64
20005004:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
20005008:	68a1      	ldr	r1, [r4, #8]
2000500a:	bf08      	it	eq
2000500c:	665a      	streq	r2, [r3, #100]	; 0x64
2000500e:	aa05      	add	r2, sp, #20
20005010:	f004 fb4a 	bl	200096a8 <__sfvwrite_r>
20005014:	2800      	cmp	r0, #0
20005016:	bf14      	ite	ne
20005018:	f04f 30ff 	movne.w	r0, #4294967295
2000501c:	200a      	moveq	r0, #10
2000501e:	b009      	add	sp, #36	; 0x24
20005020:	bd30      	pop	{r4, r5, pc}
20005022:	4620      	mov	r0, r4
20005024:	f004 f9dc 	bl	200093e0 <__sinit>
20005028:	e7dd      	b.n	20004fe6 <_puts_r+0x32>
2000502a:	bf00      	nop

2000502c <puts>:
2000502c:	f64b 73d4 	movw	r3, #49108	; 0xbfd4
20005030:	4601      	mov	r1, r0
20005032:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005036:	6818      	ldr	r0, [r3, #0]
20005038:	e7bc      	b.n	20004fb4 <_puts_r>
2000503a:	bf00      	nop

2000503c <_sbrk_r>:
2000503c:	b538      	push	{r3, r4, r5, lr}
2000503e:	f24c 742c 	movw	r4, #50988	; 0xc72c
20005042:	f2c2 0400 	movt	r4, #8192	; 0x2000
20005046:	4605      	mov	r5, r0
20005048:	4608      	mov	r0, r1
2000504a:	2300      	movs	r3, #0
2000504c:	6023      	str	r3, [r4, #0]
2000504e:	f7fc fd5f 	bl	20001b10 <_sbrk>
20005052:	f1b0 3fff 	cmp.w	r0, #4294967295
20005056:	d000      	beq.n	2000505a <_sbrk_r+0x1e>
20005058:	bd38      	pop	{r3, r4, r5, pc}
2000505a:	6823      	ldr	r3, [r4, #0]
2000505c:	2b00      	cmp	r3, #0
2000505e:	d0fb      	beq.n	20005058 <_sbrk_r+0x1c>
20005060:	602b      	str	r3, [r5, #0]
20005062:	bd38      	pop	{r3, r4, r5, pc}

20005064 <sprintf>:
20005064:	b40e      	push	{r1, r2, r3}
20005066:	f64b 73d4 	movw	r3, #49108	; 0xbfd4
2000506a:	b530      	push	{r4, r5, lr}
2000506c:	b09c      	sub	sp, #112	; 0x70
2000506e:	ac1f      	add	r4, sp, #124	; 0x7c
20005070:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005074:	4605      	mov	r5, r0
20005076:	a901      	add	r1, sp, #4
20005078:	f854 2b04 	ldr.w	r2, [r4], #4
2000507c:	f04f 3cff 	mov.w	ip, #4294967295
20005080:	6818      	ldr	r0, [r3, #0]
20005082:	f44f 7302 	mov.w	r3, #520	; 0x208
20005086:	f8ad 3010 	strh.w	r3, [sp, #16]
2000508a:	4623      	mov	r3, r4
2000508c:	9505      	str	r5, [sp, #20]
2000508e:	9501      	str	r5, [sp, #4]
20005090:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
20005094:	f8ad c012 	strh.w	ip, [sp, #18]
20005098:	9506      	str	r5, [sp, #24]
2000509a:	9503      	str	r5, [sp, #12]
2000509c:	941b      	str	r4, [sp, #108]	; 0x6c
2000509e:	f000 f8e9 	bl	20005274 <_svfprintf_r>
200050a2:	9b01      	ldr	r3, [sp, #4]
200050a4:	2200      	movs	r2, #0
200050a6:	701a      	strb	r2, [r3, #0]
200050a8:	b01c      	add	sp, #112	; 0x70
200050aa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
200050ae:	b003      	add	sp, #12
200050b0:	4770      	bx	lr
200050b2:	bf00      	nop

200050b4 <_sprintf_r>:
200050b4:	b40c      	push	{r2, r3}
200050b6:	460b      	mov	r3, r1
200050b8:	b510      	push	{r4, lr}
200050ba:	b09c      	sub	sp, #112	; 0x70
200050bc:	ac1e      	add	r4, sp, #120	; 0x78
200050be:	a901      	add	r1, sp, #4
200050c0:	9305      	str	r3, [sp, #20]
200050c2:	f44f 7c02 	mov.w	ip, #520	; 0x208
200050c6:	f854 2b04 	ldr.w	r2, [r4], #4
200050ca:	9301      	str	r3, [sp, #4]
200050cc:	f04f 33ff 	mov.w	r3, #4294967295
200050d0:	f8ad 3012 	strh.w	r3, [sp, #18]
200050d4:	4623      	mov	r3, r4
200050d6:	941b      	str	r4, [sp, #108]	; 0x6c
200050d8:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
200050dc:	f8ad c010 	strh.w	ip, [sp, #16]
200050e0:	9406      	str	r4, [sp, #24]
200050e2:	9403      	str	r4, [sp, #12]
200050e4:	f000 f8c6 	bl	20005274 <_svfprintf_r>
200050e8:	9b01      	ldr	r3, [sp, #4]
200050ea:	2200      	movs	r2, #0
200050ec:	701a      	strb	r2, [r3, #0]
200050ee:	b01c      	add	sp, #112	; 0x70
200050f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
200050f4:	b002      	add	sp, #8
200050f6:	4770      	bx	lr

200050f8 <strlen>:
200050f8:	f020 0103 	bic.w	r1, r0, #3
200050fc:	f010 0003 	ands.w	r0, r0, #3
20005100:	f1c0 0000 	rsb	r0, r0, #0
20005104:	f851 3b04 	ldr.w	r3, [r1], #4
20005108:	f100 0c04 	add.w	ip, r0, #4
2000510c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20005110:	f06f 0200 	mvn.w	r2, #0
20005114:	bf1c      	itt	ne
20005116:	fa22 f20c 	lsrne.w	r2, r2, ip
2000511a:	4313      	orrne	r3, r2
2000511c:	f04f 0c01 	mov.w	ip, #1
20005120:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20005124:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20005128:	eba3 020c 	sub.w	r2, r3, ip
2000512c:	ea22 0203 	bic.w	r2, r2, r3
20005130:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20005134:	bf04      	itt	eq
20005136:	f851 3b04 	ldreq.w	r3, [r1], #4
2000513a:	3004      	addeq	r0, #4
2000513c:	d0f4      	beq.n	20005128 <strlen+0x30>
2000513e:	f013 0fff 	tst.w	r3, #255	; 0xff
20005142:	bf1f      	itttt	ne
20005144:	3001      	addne	r0, #1
20005146:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
2000514a:	3001      	addne	r0, #1
2000514c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20005150:	bf18      	it	ne
20005152:	3001      	addne	r0, #1
20005154:	4770      	bx	lr
20005156:	bf00      	nop

20005158 <__sprint_r>:
20005158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000515c:	b085      	sub	sp, #20
2000515e:	4692      	mov	sl, r2
20005160:	460c      	mov	r4, r1
20005162:	9003      	str	r0, [sp, #12]
20005164:	6890      	ldr	r0, [r2, #8]
20005166:	6817      	ldr	r7, [r2, #0]
20005168:	2800      	cmp	r0, #0
2000516a:	f000 8081 	beq.w	20005270 <__sprint_r+0x118>
2000516e:	f04f 0900 	mov.w	r9, #0
20005172:	680b      	ldr	r3, [r1, #0]
20005174:	464d      	mov	r5, r9
20005176:	2d00      	cmp	r5, #0
20005178:	d054      	beq.n	20005224 <__sprint_r+0xcc>
2000517a:	68a6      	ldr	r6, [r4, #8]
2000517c:	42b5      	cmp	r5, r6
2000517e:	46b0      	mov	r8, r6
20005180:	bf3e      	ittt	cc
20005182:	4618      	movcc	r0, r3
20005184:	462e      	movcc	r6, r5
20005186:	46a8      	movcc	r8, r5
20005188:	d33c      	bcc.n	20005204 <__sprint_r+0xac>
2000518a:	89a0      	ldrh	r0, [r4, #12]
2000518c:	f410 6f90 	tst.w	r0, #1152	; 0x480
20005190:	bf08      	it	eq
20005192:	4618      	moveq	r0, r3
20005194:	d036      	beq.n	20005204 <__sprint_r+0xac>
20005196:	6962      	ldr	r2, [r4, #20]
20005198:	6921      	ldr	r1, [r4, #16]
2000519a:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
2000519e:	1a5b      	subs	r3, r3, r1
200051a0:	f103 0c01 	add.w	ip, r3, #1
200051a4:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
200051a8:	44ac      	add	ip, r5
200051aa:	ea4f 0b6b 	mov.w	fp, fp, asr #1
200051ae:	45e3      	cmp	fp, ip
200051b0:	465a      	mov	r2, fp
200051b2:	bf3c      	itt	cc
200051b4:	46e3      	movcc	fp, ip
200051b6:	465a      	movcc	r2, fp
200051b8:	f410 6f80 	tst.w	r0, #1024	; 0x400
200051bc:	d037      	beq.n	2000522e <__sprint_r+0xd6>
200051be:	4611      	mov	r1, r2
200051c0:	9803      	ldr	r0, [sp, #12]
200051c2:	9301      	str	r3, [sp, #4]
200051c4:	f7ff fabc 	bl	20004740 <_malloc_r>
200051c8:	9b01      	ldr	r3, [sp, #4]
200051ca:	2800      	cmp	r0, #0
200051cc:	d03b      	beq.n	20005246 <__sprint_r+0xee>
200051ce:	461a      	mov	r2, r3
200051d0:	6921      	ldr	r1, [r4, #16]
200051d2:	9301      	str	r3, [sp, #4]
200051d4:	9002      	str	r0, [sp, #8]
200051d6:	f7ff fd85 	bl	20004ce4 <memcpy>
200051da:	89a2      	ldrh	r2, [r4, #12]
200051dc:	9b01      	ldr	r3, [sp, #4]
200051de:	f8dd c008 	ldr.w	ip, [sp, #8]
200051e2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
200051e6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200051ea:	81a2      	strh	r2, [r4, #12]
200051ec:	462e      	mov	r6, r5
200051ee:	46a8      	mov	r8, r5
200051f0:	ebc3 020b 	rsb	r2, r3, fp
200051f4:	eb0c 0003 	add.w	r0, ip, r3
200051f8:	60a2      	str	r2, [r4, #8]
200051fa:	f8c4 c010 	str.w	ip, [r4, #16]
200051fe:	6020      	str	r0, [r4, #0]
20005200:	f8c4 b014 	str.w	fp, [r4, #20]
20005204:	4642      	mov	r2, r8
20005206:	4649      	mov	r1, r9
20005208:	f004 fd1a 	bl	20009c40 <memmove>
2000520c:	68a2      	ldr	r2, [r4, #8]
2000520e:	6823      	ldr	r3, [r4, #0]
20005210:	1b96      	subs	r6, r2, r6
20005212:	60a6      	str	r6, [r4, #8]
20005214:	f8da 2008 	ldr.w	r2, [sl, #8]
20005218:	4443      	add	r3, r8
2000521a:	6023      	str	r3, [r4, #0]
2000521c:	1b55      	subs	r5, r2, r5
2000521e:	f8ca 5008 	str.w	r5, [sl, #8]
20005222:	b1fd      	cbz	r5, 20005264 <__sprint_r+0x10c>
20005224:	f8d7 9000 	ldr.w	r9, [r7]
20005228:	687d      	ldr	r5, [r7, #4]
2000522a:	3708      	adds	r7, #8
2000522c:	e7a3      	b.n	20005176 <__sprint_r+0x1e>
2000522e:	9803      	ldr	r0, [sp, #12]
20005230:	9301      	str	r3, [sp, #4]
20005232:	f005 fa0d 	bl	2000a650 <_realloc_r>
20005236:	9b01      	ldr	r3, [sp, #4]
20005238:	4684      	mov	ip, r0
2000523a:	2800      	cmp	r0, #0
2000523c:	d1d6      	bne.n	200051ec <__sprint_r+0x94>
2000523e:	9803      	ldr	r0, [sp, #12]
20005240:	6921      	ldr	r1, [r4, #16]
20005242:	f004 f951 	bl	200094e8 <_free_r>
20005246:	9a03      	ldr	r2, [sp, #12]
20005248:	230c      	movs	r3, #12
2000524a:	f04f 30ff 	mov.w	r0, #4294967295
2000524e:	6013      	str	r3, [r2, #0]
20005250:	2300      	movs	r3, #0
20005252:	89a2      	ldrh	r2, [r4, #12]
20005254:	f8ca 3004 	str.w	r3, [sl, #4]
20005258:	f042 0240 	orr.w	r2, r2, #64	; 0x40
2000525c:	f8ca 3008 	str.w	r3, [sl, #8]
20005260:	81a2      	strh	r2, [r4, #12]
20005262:	e002      	b.n	2000526a <__sprint_r+0x112>
20005264:	4628      	mov	r0, r5
20005266:	f8ca 5004 	str.w	r5, [sl, #4]
2000526a:	b005      	add	sp, #20
2000526c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005270:	6050      	str	r0, [r2, #4]
20005272:	e7fa      	b.n	2000526a <__sprint_r+0x112>

20005274 <_svfprintf_r>:
20005274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20005278:	b0c5      	sub	sp, #276	; 0x114
2000527a:	460e      	mov	r6, r1
2000527c:	469a      	mov	sl, r3
2000527e:	4615      	mov	r5, r2
20005280:	9009      	str	r0, [sp, #36]	; 0x24
20005282:	f004 fc01 	bl	20009a88 <_localeconv_r>
20005286:	89b3      	ldrh	r3, [r6, #12]
20005288:	f013 0f80 	tst.w	r3, #128	; 0x80
2000528c:	6800      	ldr	r0, [r0, #0]
2000528e:	901b      	str	r0, [sp, #108]	; 0x6c
20005290:	d003      	beq.n	2000529a <_svfprintf_r+0x26>
20005292:	6933      	ldr	r3, [r6, #16]
20005294:	2b00      	cmp	r3, #0
20005296:	f001 808c 	beq.w	200063b2 <_svfprintf_r+0x113e>
2000529a:	f10d 0974 	add.w	r9, sp, #116	; 0x74
2000529e:	46b3      	mov	fp, r6
200052a0:	464c      	mov	r4, r9
200052a2:	2200      	movs	r2, #0
200052a4:	9210      	str	r2, [sp, #64]	; 0x40
200052a6:	2300      	movs	r3, #0
200052a8:	9218      	str	r2, [sp, #96]	; 0x60
200052aa:	9217      	str	r2, [sp, #92]	; 0x5c
200052ac:	921a      	str	r2, [sp, #104]	; 0x68
200052ae:	920d      	str	r2, [sp, #52]	; 0x34
200052b0:	aa2d      	add	r2, sp, #180	; 0xb4
200052b2:	9319      	str	r3, [sp, #100]	; 0x64
200052b4:	3228      	adds	r2, #40	; 0x28
200052b6:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
200052ba:	9216      	str	r2, [sp, #88]	; 0x58
200052bc:	9307      	str	r3, [sp, #28]
200052be:	2300      	movs	r3, #0
200052c0:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
200052c4:	9338      	str	r3, [sp, #224]	; 0xe0
200052c6:	9339      	str	r3, [sp, #228]	; 0xe4
200052c8:	782b      	ldrb	r3, [r5, #0]
200052ca:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
200052ce:	bf18      	it	ne
200052d0:	2201      	movne	r2, #1
200052d2:	2b00      	cmp	r3, #0
200052d4:	bf0c      	ite	eq
200052d6:	2200      	moveq	r2, #0
200052d8:	f002 0201 	andne.w	r2, r2, #1
200052dc:	b302      	cbz	r2, 20005320 <_svfprintf_r+0xac>
200052de:	462e      	mov	r6, r5
200052e0:	f816 3f01 	ldrb.w	r3, [r6, #1]!
200052e4:	1e1a      	subs	r2, r3, #0
200052e6:	bf18      	it	ne
200052e8:	2201      	movne	r2, #1
200052ea:	2b25      	cmp	r3, #37	; 0x25
200052ec:	bf0c      	ite	eq
200052ee:	2200      	moveq	r2, #0
200052f0:	f002 0201 	andne.w	r2, r2, #1
200052f4:	2a00      	cmp	r2, #0
200052f6:	d1f3      	bne.n	200052e0 <_svfprintf_r+0x6c>
200052f8:	1b77      	subs	r7, r6, r5
200052fa:	bf08      	it	eq
200052fc:	4635      	moveq	r5, r6
200052fe:	d00f      	beq.n	20005320 <_svfprintf_r+0xac>
20005300:	6067      	str	r7, [r4, #4]
20005302:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005304:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005306:	3301      	adds	r3, #1
20005308:	6025      	str	r5, [r4, #0]
2000530a:	19d2      	adds	r2, r2, r7
2000530c:	2b07      	cmp	r3, #7
2000530e:	9239      	str	r2, [sp, #228]	; 0xe4
20005310:	9338      	str	r3, [sp, #224]	; 0xe0
20005312:	dc79      	bgt.n	20005408 <_svfprintf_r+0x194>
20005314:	3408      	adds	r4, #8
20005316:	980d      	ldr	r0, [sp, #52]	; 0x34
20005318:	4635      	mov	r5, r6
2000531a:	19c0      	adds	r0, r0, r7
2000531c:	900d      	str	r0, [sp, #52]	; 0x34
2000531e:	7833      	ldrb	r3, [r6, #0]
20005320:	2b00      	cmp	r3, #0
20005322:	f000 8737 	beq.w	20006194 <_svfprintf_r+0xf20>
20005326:	2100      	movs	r1, #0
20005328:	f04f 0200 	mov.w	r2, #0
2000532c:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
20005330:	1c6b      	adds	r3, r5, #1
20005332:	910c      	str	r1, [sp, #48]	; 0x30
20005334:	f04f 38ff 	mov.w	r8, #4294967295
20005338:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
2000533c:	468a      	mov	sl, r1
2000533e:	786a      	ldrb	r2, [r5, #1]
20005340:	202b      	movs	r0, #43	; 0x2b
20005342:	f04f 0c20 	mov.w	ip, #32
20005346:	1c5d      	adds	r5, r3, #1
20005348:	f1a2 0320 	sub.w	r3, r2, #32
2000534c:	2b58      	cmp	r3, #88	; 0x58
2000534e:	f200 8219 	bhi.w	20005784 <_svfprintf_r+0x510>
20005352:	e8df f013 	tbh	[pc, r3, lsl #1]
20005356:	0229      	.short	0x0229
20005358:	02170217 	.word	0x02170217
2000535c:	02170235 	.word	0x02170235
20005360:	02170217 	.word	0x02170217
20005364:	02170217 	.word	0x02170217
20005368:	023c0217 	.word	0x023c0217
2000536c:	02170248 	.word	0x02170248
20005370:	02cf02c8 	.word	0x02cf02c8
20005374:	02ef0217 	.word	0x02ef0217
20005378:	02f602f6 	.word	0x02f602f6
2000537c:	02f602f6 	.word	0x02f602f6
20005380:	02f602f6 	.word	0x02f602f6
20005384:	02f602f6 	.word	0x02f602f6
20005388:	021702f6 	.word	0x021702f6
2000538c:	02170217 	.word	0x02170217
20005390:	02170217 	.word	0x02170217
20005394:	02170217 	.word	0x02170217
20005398:	02170217 	.word	0x02170217
2000539c:	024f0217 	.word	0x024f0217
200053a0:	02170288 	.word	0x02170288
200053a4:	02170288 	.word	0x02170288
200053a8:	02170217 	.word	0x02170217
200053ac:	02c10217 	.word	0x02c10217
200053b0:	02170217 	.word	0x02170217
200053b4:	021703ee 	.word	0x021703ee
200053b8:	02170217 	.word	0x02170217
200053bc:	02170217 	.word	0x02170217
200053c0:	02170393 	.word	0x02170393
200053c4:	03ad0217 	.word	0x03ad0217
200053c8:	02170217 	.word	0x02170217
200053cc:	02170217 	.word	0x02170217
200053d0:	02170217 	.word	0x02170217
200053d4:	02170217 	.word	0x02170217
200053d8:	02170217 	.word	0x02170217
200053dc:	03d803c7 	.word	0x03d803c7
200053e0:	02880288 	.word	0x02880288
200053e4:	030b0288 	.word	0x030b0288
200053e8:	021703d8 	.word	0x021703d8
200053ec:	030f0217 	.word	0x030f0217
200053f0:	03190217 	.word	0x03190217
200053f4:	033e0329 	.word	0x033e0329
200053f8:	0217038c 	.word	0x0217038c
200053fc:	02170359 	.word	0x02170359
20005400:	02170384 	.word	0x02170384
20005404:	00ea0217 	.word	0x00ea0217
20005408:	9809      	ldr	r0, [sp, #36]	; 0x24
2000540a:	4659      	mov	r1, fp
2000540c:	aa37      	add	r2, sp, #220	; 0xdc
2000540e:	f7ff fea3 	bl	20005158 <__sprint_r>
20005412:	2800      	cmp	r0, #0
20005414:	d17c      	bne.n	20005510 <_svfprintf_r+0x29c>
20005416:	464c      	mov	r4, r9
20005418:	e77d      	b.n	20005316 <_svfprintf_r+0xa2>
2000541a:	9918      	ldr	r1, [sp, #96]	; 0x60
2000541c:	2901      	cmp	r1, #1
2000541e:	f340 8452 	ble.w	20005cc6 <_svfprintf_r+0xa52>
20005422:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005424:	2301      	movs	r3, #1
20005426:	6063      	str	r3, [r4, #4]
20005428:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000542a:	6022      	str	r2, [r4, #0]
2000542c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000542e:	3301      	adds	r3, #1
20005430:	9338      	str	r3, [sp, #224]	; 0xe0
20005432:	3201      	adds	r2, #1
20005434:	2b07      	cmp	r3, #7
20005436:	9239      	str	r2, [sp, #228]	; 0xe4
20005438:	f300 8596 	bgt.w	20005f68 <_svfprintf_r+0xcf4>
2000543c:	3408      	adds	r4, #8
2000543e:	2301      	movs	r3, #1
20005440:	6063      	str	r3, [r4, #4]
20005442:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005444:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005446:	3301      	adds	r3, #1
20005448:	981b      	ldr	r0, [sp, #108]	; 0x6c
2000544a:	3201      	adds	r2, #1
2000544c:	2b07      	cmp	r3, #7
2000544e:	9239      	str	r2, [sp, #228]	; 0xe4
20005450:	6020      	str	r0, [r4, #0]
20005452:	9338      	str	r3, [sp, #224]	; 0xe0
20005454:	f300 857d 	bgt.w	20005f52 <_svfprintf_r+0xcde>
20005458:	3408      	adds	r4, #8
2000545a:	9810      	ldr	r0, [sp, #64]	; 0x40
2000545c:	2200      	movs	r2, #0
2000545e:	2300      	movs	r3, #0
20005460:	9919      	ldr	r1, [sp, #100]	; 0x64
20005462:	f005 feb9 	bl	2000b1d8 <__aeabi_dcmpeq>
20005466:	2800      	cmp	r0, #0
20005468:	f040 8503 	bne.w	20005e72 <_svfprintf_r+0xbfe>
2000546c:	9918      	ldr	r1, [sp, #96]	; 0x60
2000546e:	9b11      	ldr	r3, [sp, #68]	; 0x44
20005470:	1e4a      	subs	r2, r1, #1
20005472:	6062      	str	r2, [r4, #4]
20005474:	1c59      	adds	r1, r3, #1
20005476:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005478:	6021      	str	r1, [r4, #0]
2000547a:	9939      	ldr	r1, [sp, #228]	; 0xe4
2000547c:	3301      	adds	r3, #1
2000547e:	9338      	str	r3, [sp, #224]	; 0xe0
20005480:	188a      	adds	r2, r1, r2
20005482:	2b07      	cmp	r3, #7
20005484:	9239      	str	r2, [sp, #228]	; 0xe4
20005486:	f300 842f 	bgt.w	20005ce8 <_svfprintf_r+0xa74>
2000548a:	3408      	adds	r4, #8
2000548c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
2000548e:	981a      	ldr	r0, [sp, #104]	; 0x68
20005490:	6062      	str	r2, [r4, #4]
20005492:	aa3e      	add	r2, sp, #248	; 0xf8
20005494:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005496:	6022      	str	r2, [r4, #0]
20005498:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000549a:	3301      	adds	r3, #1
2000549c:	9338      	str	r3, [sp, #224]	; 0xe0
2000549e:	1812      	adds	r2, r2, r0
200054a0:	2b07      	cmp	r3, #7
200054a2:	9239      	str	r2, [sp, #228]	; 0xe4
200054a4:	f300 814f 	bgt.w	20005746 <_svfprintf_r+0x4d2>
200054a8:	f104 0308 	add.w	r3, r4, #8
200054ac:	f01a 0f04 	tst.w	sl, #4
200054b0:	f000 8156 	beq.w	20005760 <_svfprintf_r+0x4ec>
200054b4:	990c      	ldr	r1, [sp, #48]	; 0x30
200054b6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200054b8:	1a8e      	subs	r6, r1, r2
200054ba:	2e00      	cmp	r6, #0
200054bc:	f340 8150 	ble.w	20005760 <_svfprintf_r+0x4ec>
200054c0:	2e10      	cmp	r6, #16
200054c2:	f64b 5718 	movw	r7, #48408	; 0xbd18
200054c6:	bfd8      	it	le
200054c8:	f2c2 0700 	movtle	r7, #8192	; 0x2000
200054cc:	f340 83de 	ble.w	20005c8c <_svfprintf_r+0xa18>
200054d0:	2410      	movs	r4, #16
200054d2:	f2c2 0700 	movt	r7, #8192	; 0x2000
200054d6:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
200054da:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
200054de:	e003      	b.n	200054e8 <_svfprintf_r+0x274>
200054e0:	3e10      	subs	r6, #16
200054e2:	2e10      	cmp	r6, #16
200054e4:	f340 83d2 	ble.w	20005c8c <_svfprintf_r+0xa18>
200054e8:	605c      	str	r4, [r3, #4]
200054ea:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200054ec:	9939      	ldr	r1, [sp, #228]	; 0xe4
200054ee:	3201      	adds	r2, #1
200054f0:	601f      	str	r7, [r3, #0]
200054f2:	3110      	adds	r1, #16
200054f4:	2a07      	cmp	r2, #7
200054f6:	9139      	str	r1, [sp, #228]	; 0xe4
200054f8:	f103 0308 	add.w	r3, r3, #8
200054fc:	9238      	str	r2, [sp, #224]	; 0xe0
200054fe:	ddef      	ble.n	200054e0 <_svfprintf_r+0x26c>
20005500:	4650      	mov	r0, sl
20005502:	4659      	mov	r1, fp
20005504:	4642      	mov	r2, r8
20005506:	f7ff fe27 	bl	20005158 <__sprint_r>
2000550a:	464b      	mov	r3, r9
2000550c:	2800      	cmp	r0, #0
2000550e:	d0e7      	beq.n	200054e0 <_svfprintf_r+0x26c>
20005510:	465e      	mov	r6, fp
20005512:	89b3      	ldrh	r3, [r6, #12]
20005514:	980d      	ldr	r0, [sp, #52]	; 0x34
20005516:	f013 0f40 	tst.w	r3, #64	; 0x40
2000551a:	bf18      	it	ne
2000551c:	f04f 30ff 	movne.w	r0, #4294967295
20005520:	900d      	str	r0, [sp, #52]	; 0x34
20005522:	980d      	ldr	r0, [sp, #52]	; 0x34
20005524:	b045      	add	sp, #276	; 0x114
20005526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000552a:	f01a 0f20 	tst.w	sl, #32
2000552e:	f64b 505c 	movw	r0, #48476	; 0xbd5c
20005532:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005536:	9214      	str	r2, [sp, #80]	; 0x50
20005538:	9017      	str	r0, [sp, #92]	; 0x5c
2000553a:	f000 82c3 	beq.w	20005ac4 <_svfprintf_r+0x850>
2000553e:	990a      	ldr	r1, [sp, #40]	; 0x28
20005540:	1dcb      	adds	r3, r1, #7
20005542:	f023 0307 	bic.w	r3, r3, #7
20005546:	f103 0208 	add.w	r2, r3, #8
2000554a:	920a      	str	r2, [sp, #40]	; 0x28
2000554c:	e9d3 6700 	ldrd	r6, r7, [r3]
20005550:	ea56 0107 	orrs.w	r1, r6, r7
20005554:	bf0c      	ite	eq
20005556:	2200      	moveq	r2, #0
20005558:	2201      	movne	r2, #1
2000555a:	ea1a 0f02 	tst.w	sl, r2
2000555e:	f040 84bc 	bne.w	20005eda <_svfprintf_r+0xc66>
20005562:	2302      	movs	r3, #2
20005564:	f04f 0100 	mov.w	r1, #0
20005568:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
2000556c:	f1b8 0f00 	cmp.w	r8, #0
20005570:	bfa8      	it	ge
20005572:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
20005576:	f1b8 0f00 	cmp.w	r8, #0
2000557a:	bf18      	it	ne
2000557c:	f042 0201 	orrne.w	r2, r2, #1
20005580:	2a00      	cmp	r2, #0
20005582:	f000 8160 	beq.w	20005846 <_svfprintf_r+0x5d2>
20005586:	2b01      	cmp	r3, #1
20005588:	f000 8434 	beq.w	20005df4 <_svfprintf_r+0xb80>
2000558c:	2b02      	cmp	r3, #2
2000558e:	f000 8417 	beq.w	20005dc0 <_svfprintf_r+0xb4c>
20005592:	9916      	ldr	r1, [sp, #88]	; 0x58
20005594:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
20005598:	9111      	str	r1, [sp, #68]	; 0x44
2000559a:	ea4f 08d6 	mov.w	r8, r6, lsr #3
2000559e:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
200055a2:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
200055a6:	f006 0007 	and.w	r0, r6, #7
200055aa:	4667      	mov	r7, ip
200055ac:	4646      	mov	r6, r8
200055ae:	3030      	adds	r0, #48	; 0x30
200055b0:	ea56 0207 	orrs.w	r2, r6, r7
200055b4:	f801 0d01 	strb.w	r0, [r1, #-1]!
200055b8:	d1ef      	bne.n	2000559a <_svfprintf_r+0x326>
200055ba:	f01a 0f01 	tst.w	sl, #1
200055be:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
200055c2:	9111      	str	r1, [sp, #68]	; 0x44
200055c4:	f040 84db 	bne.w	20005f7e <_svfprintf_r+0xd0a>
200055c8:	9b16      	ldr	r3, [sp, #88]	; 0x58
200055ca:	1a5b      	subs	r3, r3, r1
200055cc:	930e      	str	r3, [sp, #56]	; 0x38
200055ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
200055d0:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
200055d4:	4543      	cmp	r3, r8
200055d6:	bfb8      	it	lt
200055d8:	4643      	movlt	r3, r8
200055da:	930b      	str	r3, [sp, #44]	; 0x2c
200055dc:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
200055e0:	b113      	cbz	r3, 200055e8 <_svfprintf_r+0x374>
200055e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200055e4:	3101      	adds	r1, #1
200055e6:	910b      	str	r1, [sp, #44]	; 0x2c
200055e8:	f01a 0202 	ands.w	r2, sl, #2
200055ec:	9213      	str	r2, [sp, #76]	; 0x4c
200055ee:	d002      	beq.n	200055f6 <_svfprintf_r+0x382>
200055f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200055f2:	3302      	adds	r3, #2
200055f4:	930b      	str	r3, [sp, #44]	; 0x2c
200055f6:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
200055fa:	9012      	str	r0, [sp, #72]	; 0x48
200055fc:	d138      	bne.n	20005670 <_svfprintf_r+0x3fc>
200055fe:	990c      	ldr	r1, [sp, #48]	; 0x30
20005600:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005602:	1a8e      	subs	r6, r1, r2
20005604:	2e00      	cmp	r6, #0
20005606:	dd33      	ble.n	20005670 <_svfprintf_r+0x3fc>
20005608:	2e10      	cmp	r6, #16
2000560a:	f64b 5718 	movw	r7, #48408	; 0xbd18
2000560e:	bfd8      	it	le
20005610:	f2c2 0700 	movtle	r7, #8192	; 0x2000
20005614:	dd20      	ble.n	20005658 <_svfprintf_r+0x3e4>
20005616:	f04f 0810 	mov.w	r8, #16
2000561a:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000561e:	e002      	b.n	20005626 <_svfprintf_r+0x3b2>
20005620:	3e10      	subs	r6, #16
20005622:	2e10      	cmp	r6, #16
20005624:	dd18      	ble.n	20005658 <_svfprintf_r+0x3e4>
20005626:	f8c4 8004 	str.w	r8, [r4, #4]
2000562a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000562c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000562e:	3301      	adds	r3, #1
20005630:	6027      	str	r7, [r4, #0]
20005632:	3210      	adds	r2, #16
20005634:	2b07      	cmp	r3, #7
20005636:	9239      	str	r2, [sp, #228]	; 0xe4
20005638:	f104 0408 	add.w	r4, r4, #8
2000563c:	9338      	str	r3, [sp, #224]	; 0xe0
2000563e:	ddef      	ble.n	20005620 <_svfprintf_r+0x3ac>
20005640:	9809      	ldr	r0, [sp, #36]	; 0x24
20005642:	4659      	mov	r1, fp
20005644:	aa37      	add	r2, sp, #220	; 0xdc
20005646:	464c      	mov	r4, r9
20005648:	f7ff fd86 	bl	20005158 <__sprint_r>
2000564c:	2800      	cmp	r0, #0
2000564e:	f47f af5f 	bne.w	20005510 <_svfprintf_r+0x29c>
20005652:	3e10      	subs	r6, #16
20005654:	2e10      	cmp	r6, #16
20005656:	dce6      	bgt.n	20005626 <_svfprintf_r+0x3b2>
20005658:	6066      	str	r6, [r4, #4]
2000565a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000565c:	6027      	str	r7, [r4, #0]
2000565e:	1c5a      	adds	r2, r3, #1
20005660:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005662:	9238      	str	r2, [sp, #224]	; 0xe0
20005664:	199b      	adds	r3, r3, r6
20005666:	2a07      	cmp	r2, #7
20005668:	9339      	str	r3, [sp, #228]	; 0xe4
2000566a:	f300 83f7 	bgt.w	20005e5c <_svfprintf_r+0xbe8>
2000566e:	3408      	adds	r4, #8
20005670:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20005674:	b173      	cbz	r3, 20005694 <_svfprintf_r+0x420>
20005676:	2301      	movs	r3, #1
20005678:	6063      	str	r3, [r4, #4]
2000567a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000567c:	aa43      	add	r2, sp, #268	; 0x10c
2000567e:	3203      	adds	r2, #3
20005680:	6022      	str	r2, [r4, #0]
20005682:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005684:	3301      	adds	r3, #1
20005686:	9338      	str	r3, [sp, #224]	; 0xe0
20005688:	3201      	adds	r2, #1
2000568a:	2b07      	cmp	r3, #7
2000568c:	9239      	str	r2, [sp, #228]	; 0xe4
2000568e:	f300 8340 	bgt.w	20005d12 <_svfprintf_r+0xa9e>
20005692:	3408      	adds	r4, #8
20005694:	9b13      	ldr	r3, [sp, #76]	; 0x4c
20005696:	b16b      	cbz	r3, 200056b4 <_svfprintf_r+0x440>
20005698:	2302      	movs	r3, #2
2000569a:	6063      	str	r3, [r4, #4]
2000569c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000569e:	aa43      	add	r2, sp, #268	; 0x10c
200056a0:	6022      	str	r2, [r4, #0]
200056a2:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200056a4:	3301      	adds	r3, #1
200056a6:	9338      	str	r3, [sp, #224]	; 0xe0
200056a8:	3202      	adds	r2, #2
200056aa:	2b07      	cmp	r3, #7
200056ac:	9239      	str	r2, [sp, #228]	; 0xe4
200056ae:	f300 833a 	bgt.w	20005d26 <_svfprintf_r+0xab2>
200056b2:	3408      	adds	r4, #8
200056b4:	9812      	ldr	r0, [sp, #72]	; 0x48
200056b6:	2880      	cmp	r0, #128	; 0x80
200056b8:	f000 82b2 	beq.w	20005c20 <_svfprintf_r+0x9ac>
200056bc:	9815      	ldr	r0, [sp, #84]	; 0x54
200056be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
200056c0:	1ac6      	subs	r6, r0, r3
200056c2:	2e00      	cmp	r6, #0
200056c4:	dd2e      	ble.n	20005724 <_svfprintf_r+0x4b0>
200056c6:	2e10      	cmp	r6, #16
200056c8:	4fa7      	ldr	r7, [pc, #668]	; (20005968 <_svfprintf_r+0x6f4>)
200056ca:	bfc8      	it	gt
200056cc:	f04f 0810 	movgt.w	r8, #16
200056d0:	dc03      	bgt.n	200056da <_svfprintf_r+0x466>
200056d2:	e01b      	b.n	2000570c <_svfprintf_r+0x498>
200056d4:	3e10      	subs	r6, #16
200056d6:	2e10      	cmp	r6, #16
200056d8:	dd18      	ble.n	2000570c <_svfprintf_r+0x498>
200056da:	f8c4 8004 	str.w	r8, [r4, #4]
200056de:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200056e0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200056e2:	3301      	adds	r3, #1
200056e4:	6027      	str	r7, [r4, #0]
200056e6:	3210      	adds	r2, #16
200056e8:	2b07      	cmp	r3, #7
200056ea:	9239      	str	r2, [sp, #228]	; 0xe4
200056ec:	f104 0408 	add.w	r4, r4, #8
200056f0:	9338      	str	r3, [sp, #224]	; 0xe0
200056f2:	ddef      	ble.n	200056d4 <_svfprintf_r+0x460>
200056f4:	9809      	ldr	r0, [sp, #36]	; 0x24
200056f6:	4659      	mov	r1, fp
200056f8:	aa37      	add	r2, sp, #220	; 0xdc
200056fa:	464c      	mov	r4, r9
200056fc:	f7ff fd2c 	bl	20005158 <__sprint_r>
20005700:	2800      	cmp	r0, #0
20005702:	f47f af05 	bne.w	20005510 <_svfprintf_r+0x29c>
20005706:	3e10      	subs	r6, #16
20005708:	2e10      	cmp	r6, #16
2000570a:	dce6      	bgt.n	200056da <_svfprintf_r+0x466>
2000570c:	6066      	str	r6, [r4, #4]
2000570e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005710:	6027      	str	r7, [r4, #0]
20005712:	1c5a      	adds	r2, r3, #1
20005714:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005716:	9238      	str	r2, [sp, #224]	; 0xe0
20005718:	199b      	adds	r3, r3, r6
2000571a:	2a07      	cmp	r2, #7
2000571c:	9339      	str	r3, [sp, #228]	; 0xe4
2000571e:	f300 82ee 	bgt.w	20005cfe <_svfprintf_r+0xa8a>
20005722:	3408      	adds	r4, #8
20005724:	f41a 7f80 	tst.w	sl, #256	; 0x100
20005728:	f040 8219 	bne.w	20005b5e <_svfprintf_r+0x8ea>
2000572c:	990e      	ldr	r1, [sp, #56]	; 0x38
2000572e:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005730:	6061      	str	r1, [r4, #4]
20005732:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005734:	6022      	str	r2, [r4, #0]
20005736:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005738:	3301      	adds	r3, #1
2000573a:	9338      	str	r3, [sp, #224]	; 0xe0
2000573c:	1852      	adds	r2, r2, r1
2000573e:	2b07      	cmp	r3, #7
20005740:	9239      	str	r2, [sp, #228]	; 0xe4
20005742:	f77f aeb1 	ble.w	200054a8 <_svfprintf_r+0x234>
20005746:	9809      	ldr	r0, [sp, #36]	; 0x24
20005748:	4659      	mov	r1, fp
2000574a:	aa37      	add	r2, sp, #220	; 0xdc
2000574c:	f7ff fd04 	bl	20005158 <__sprint_r>
20005750:	2800      	cmp	r0, #0
20005752:	f47f aedd 	bne.w	20005510 <_svfprintf_r+0x29c>
20005756:	f01a 0f04 	tst.w	sl, #4
2000575a:	464b      	mov	r3, r9
2000575c:	f47f aeaa 	bne.w	200054b4 <_svfprintf_r+0x240>
20005760:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005762:	980d      	ldr	r0, [sp, #52]	; 0x34
20005764:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005766:	990c      	ldr	r1, [sp, #48]	; 0x30
20005768:	428a      	cmp	r2, r1
2000576a:	bfac      	ite	ge
2000576c:	1880      	addge	r0, r0, r2
2000576e:	1840      	addlt	r0, r0, r1
20005770:	900d      	str	r0, [sp, #52]	; 0x34
20005772:	2b00      	cmp	r3, #0
20005774:	f040 829e 	bne.w	20005cb4 <_svfprintf_r+0xa40>
20005778:	2300      	movs	r3, #0
2000577a:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
2000577e:	9338      	str	r3, [sp, #224]	; 0xe0
20005780:	464c      	mov	r4, r9
20005782:	e5a1      	b.n	200052c8 <_svfprintf_r+0x54>
20005784:	9214      	str	r2, [sp, #80]	; 0x50
20005786:	2a00      	cmp	r2, #0
20005788:	f000 8504 	beq.w	20006194 <_svfprintf_r+0xf20>
2000578c:	2001      	movs	r0, #1
2000578e:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
20005792:	f04f 0100 	mov.w	r1, #0
20005796:	aa2d      	add	r2, sp, #180	; 0xb4
20005798:	900b      	str	r0, [sp, #44]	; 0x2c
2000579a:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
2000579e:	9211      	str	r2, [sp, #68]	; 0x44
200057a0:	900e      	str	r0, [sp, #56]	; 0x38
200057a2:	2100      	movs	r1, #0
200057a4:	9115      	str	r1, [sp, #84]	; 0x54
200057a6:	e71f      	b.n	200055e8 <_svfprintf_r+0x374>
200057a8:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
200057ac:	2b00      	cmp	r3, #0
200057ae:	f040 840c 	bne.w	20005fca <_svfprintf_r+0xd56>
200057b2:	990a      	ldr	r1, [sp, #40]	; 0x28
200057b4:	462b      	mov	r3, r5
200057b6:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
200057ba:	782a      	ldrb	r2, [r5, #0]
200057bc:	910a      	str	r1, [sp, #40]	; 0x28
200057be:	e5c2      	b.n	20005346 <_svfprintf_r+0xd2>
200057c0:	990a      	ldr	r1, [sp, #40]	; 0x28
200057c2:	f04a 0a01 	orr.w	sl, sl, #1
200057c6:	782a      	ldrb	r2, [r5, #0]
200057c8:	462b      	mov	r3, r5
200057ca:	910a      	str	r1, [sp, #40]	; 0x28
200057cc:	e5bb      	b.n	20005346 <_svfprintf_r+0xd2>
200057ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200057d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200057d2:	681b      	ldr	r3, [r3, #0]
200057d4:	1d11      	adds	r1, r2, #4
200057d6:	2b00      	cmp	r3, #0
200057d8:	930c      	str	r3, [sp, #48]	; 0x30
200057da:	f2c0 85b2 	blt.w	20006342 <_svfprintf_r+0x10ce>
200057de:	782a      	ldrb	r2, [r5, #0]
200057e0:	462b      	mov	r3, r5
200057e2:	910a      	str	r1, [sp, #40]	; 0x28
200057e4:	e5af      	b.n	20005346 <_svfprintf_r+0xd2>
200057e6:	990a      	ldr	r1, [sp, #40]	; 0x28
200057e8:	462b      	mov	r3, r5
200057ea:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
200057ee:	782a      	ldrb	r2, [r5, #0]
200057f0:	910a      	str	r1, [sp, #40]	; 0x28
200057f2:	e5a8      	b.n	20005346 <_svfprintf_r+0xd2>
200057f4:	f04a 0a10 	orr.w	sl, sl, #16
200057f8:	9214      	str	r2, [sp, #80]	; 0x50
200057fa:	f01a 0f20 	tst.w	sl, #32
200057fe:	f000 8187 	beq.w	20005b10 <_svfprintf_r+0x89c>
20005802:	980a      	ldr	r0, [sp, #40]	; 0x28
20005804:	1dc3      	adds	r3, r0, #7
20005806:	f023 0307 	bic.w	r3, r3, #7
2000580a:	f103 0108 	add.w	r1, r3, #8
2000580e:	910a      	str	r1, [sp, #40]	; 0x28
20005810:	e9d3 6700 	ldrd	r6, r7, [r3]
20005814:	2e00      	cmp	r6, #0
20005816:	f177 0000 	sbcs.w	r0, r7, #0
2000581a:	f2c0 8376 	blt.w	20005f0a <_svfprintf_r+0xc96>
2000581e:	ea56 0107 	orrs.w	r1, r6, r7
20005822:	f04f 0301 	mov.w	r3, #1
20005826:	bf0c      	ite	eq
20005828:	2200      	moveq	r2, #0
2000582a:	2201      	movne	r2, #1
2000582c:	f1b8 0f00 	cmp.w	r8, #0
20005830:	bfa8      	it	ge
20005832:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
20005836:	f1b8 0f00 	cmp.w	r8, #0
2000583a:	bf18      	it	ne
2000583c:	f042 0201 	orrne.w	r2, r2, #1
20005840:	2a00      	cmp	r2, #0
20005842:	f47f aea0 	bne.w	20005586 <_svfprintf_r+0x312>
20005846:	2b00      	cmp	r3, #0
20005848:	f040 81e5 	bne.w	20005c16 <_svfprintf_r+0x9a2>
2000584c:	f01a 0f01 	tst.w	sl, #1
20005850:	f000 81e1 	beq.w	20005c16 <_svfprintf_r+0x9a2>
20005854:	2330      	movs	r3, #48	; 0x30
20005856:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
2000585a:	ab2d      	add	r3, sp, #180	; 0xb4
2000585c:	2001      	movs	r0, #1
2000585e:	3327      	adds	r3, #39	; 0x27
20005860:	900e      	str	r0, [sp, #56]	; 0x38
20005862:	9311      	str	r3, [sp, #68]	; 0x44
20005864:	e6b3      	b.n	200055ce <_svfprintf_r+0x35a>
20005866:	f01a 0f08 	tst.w	sl, #8
2000586a:	9214      	str	r2, [sp, #80]	; 0x50
2000586c:	f000 83bf 	beq.w	20005fee <_svfprintf_r+0xd7a>
20005870:	980a      	ldr	r0, [sp, #40]	; 0x28
20005872:	1dc3      	adds	r3, r0, #7
20005874:	f023 0307 	bic.w	r3, r3, #7
20005878:	f103 0108 	add.w	r1, r3, #8
2000587c:	910a      	str	r1, [sp, #40]	; 0x28
2000587e:	685e      	ldr	r6, [r3, #4]
20005880:	681f      	ldr	r7, [r3, #0]
20005882:	9619      	str	r6, [sp, #100]	; 0x64
20005884:	9710      	str	r7, [sp, #64]	; 0x40
20005886:	4638      	mov	r0, r7
20005888:	4631      	mov	r1, r6
2000588a:	f005 f8bb 	bl	2000aa04 <__isinfd>
2000588e:	4603      	mov	r3, r0
20005890:	2800      	cmp	r0, #0
20005892:	f000 8493 	beq.w	200061bc <_svfprintf_r+0xf48>
20005896:	4638      	mov	r0, r7
20005898:	2200      	movs	r2, #0
2000589a:	2300      	movs	r3, #0
2000589c:	4631      	mov	r1, r6
2000589e:	f005 fca5 	bl	2000b1ec <__aeabi_dcmplt>
200058a2:	2800      	cmp	r0, #0
200058a4:	f040 8415 	bne.w	200060d2 <_svfprintf_r+0xe5e>
200058a8:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
200058ac:	2003      	movs	r0, #3
200058ae:	f64b 5250 	movw	r2, #48464	; 0xbd50
200058b2:	f64b 514c 	movw	r1, #48460	; 0xbd4c
200058b6:	900b      	str	r0, [sp, #44]	; 0x2c
200058b8:	9814      	ldr	r0, [sp, #80]	; 0x50
200058ba:	f2c2 0100 	movt	r1, #8192	; 0x2000
200058be:	f2c2 0200 	movt	r2, #8192	; 0x2000
200058c2:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
200058c6:	2847      	cmp	r0, #71	; 0x47
200058c8:	bfd8      	it	le
200058ca:	460a      	movle	r2, r1
200058cc:	2103      	movs	r1, #3
200058ce:	9211      	str	r2, [sp, #68]	; 0x44
200058d0:	2200      	movs	r2, #0
200058d2:	910e      	str	r1, [sp, #56]	; 0x38
200058d4:	9215      	str	r2, [sp, #84]	; 0x54
200058d6:	e683      	b.n	200055e0 <_svfprintf_r+0x36c>
200058d8:	990a      	ldr	r1, [sp, #40]	; 0x28
200058da:	f04a 0a08 	orr.w	sl, sl, #8
200058de:	782a      	ldrb	r2, [r5, #0]
200058e0:	462b      	mov	r3, r5
200058e2:	910a      	str	r1, [sp, #40]	; 0x28
200058e4:	e52f      	b.n	20005346 <_svfprintf_r+0xd2>
200058e6:	990a      	ldr	r1, [sp, #40]	; 0x28
200058e8:	782a      	ldrb	r2, [r5, #0]
200058ea:	f04a 0a04 	orr.w	sl, sl, #4
200058ee:	462b      	mov	r3, r5
200058f0:	910a      	str	r1, [sp, #40]	; 0x28
200058f2:	e528      	b.n	20005346 <_svfprintf_r+0xd2>
200058f4:	462b      	mov	r3, r5
200058f6:	f813 2b01 	ldrb.w	r2, [r3], #1
200058fa:	2a2a      	cmp	r2, #42	; 0x2a
200058fc:	f000 86cf 	beq.w	2000669e <_svfprintf_r+0x142a>
20005900:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005904:	2909      	cmp	r1, #9
20005906:	bf88      	it	hi
20005908:	f04f 0800 	movhi.w	r8, #0
2000590c:	d810      	bhi.n	20005930 <_svfprintf_r+0x6bc>
2000590e:	3502      	adds	r5, #2
20005910:	f04f 0800 	mov.w	r8, #0
20005914:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20005918:	eb08 0888 	add.w	r8, r8, r8, lsl #2
2000591c:	462b      	mov	r3, r5
2000591e:	3501      	adds	r5, #1
20005920:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20005924:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005928:	2909      	cmp	r1, #9
2000592a:	d9f3      	bls.n	20005914 <_svfprintf_r+0x6a0>
2000592c:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
20005930:	461d      	mov	r5, r3
20005932:	e509      	b.n	20005348 <_svfprintf_r+0xd4>
20005934:	990a      	ldr	r1, [sp, #40]	; 0x28
20005936:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
2000593a:	782a      	ldrb	r2, [r5, #0]
2000593c:	462b      	mov	r3, r5
2000593e:	910a      	str	r1, [sp, #40]	; 0x28
20005940:	e501      	b.n	20005346 <_svfprintf_r+0xd2>
20005942:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005946:	2600      	movs	r6, #0
20005948:	462b      	mov	r3, r5
2000594a:	eb06 0686 	add.w	r6, r6, r6, lsl #2
2000594e:	f813 2b01 	ldrb.w	r2, [r3], #1
20005952:	eb01 0646 	add.w	r6, r1, r6, lsl #1
20005956:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000595a:	461d      	mov	r5, r3
2000595c:	2909      	cmp	r1, #9
2000595e:	d9f3      	bls.n	20005948 <_svfprintf_r+0x6d4>
20005960:	960c      	str	r6, [sp, #48]	; 0x30
20005962:	461d      	mov	r5, r3
20005964:	e4f0      	b.n	20005348 <_svfprintf_r+0xd4>
20005966:	bf00      	nop
20005968:	2000bd28 	.word	0x2000bd28
2000596c:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
20005970:	990a      	ldr	r1, [sp, #40]	; 0x28
20005972:	e734      	b.n	200057de <_svfprintf_r+0x56a>
20005974:	782a      	ldrb	r2, [r5, #0]
20005976:	2a6c      	cmp	r2, #108	; 0x6c
20005978:	f000 8418 	beq.w	200061ac <_svfprintf_r+0xf38>
2000597c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000597e:	f04a 0a10 	orr.w	sl, sl, #16
20005982:	462b      	mov	r3, r5
20005984:	910a      	str	r1, [sp, #40]	; 0x28
20005986:	e4de      	b.n	20005346 <_svfprintf_r+0xd2>
20005988:	f01a 0f20 	tst.w	sl, #32
2000598c:	f000 8323 	beq.w	20005fd6 <_svfprintf_r+0xd62>
20005990:	990a      	ldr	r1, [sp, #40]	; 0x28
20005992:	9a0d      	ldr	r2, [sp, #52]	; 0x34
20005994:	680b      	ldr	r3, [r1, #0]
20005996:	4610      	mov	r0, r2
20005998:	ea4f 71e0 	mov.w	r1, r0, asr #31
2000599c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000599e:	e9c3 0100 	strd	r0, r1, [r3]
200059a2:	f102 0a04 	add.w	sl, r2, #4
200059a6:	e48f      	b.n	200052c8 <_svfprintf_r+0x54>
200059a8:	f01a 0320 	ands.w	r3, sl, #32
200059ac:	9214      	str	r2, [sp, #80]	; 0x50
200059ae:	f000 80c7 	beq.w	20005b40 <_svfprintf_r+0x8cc>
200059b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200059b4:	1dda      	adds	r2, r3, #7
200059b6:	2300      	movs	r3, #0
200059b8:	f022 0207 	bic.w	r2, r2, #7
200059bc:	f102 0008 	add.w	r0, r2, #8
200059c0:	900a      	str	r0, [sp, #40]	; 0x28
200059c2:	e9d2 6700 	ldrd	r6, r7, [r2]
200059c6:	ea56 0107 	orrs.w	r1, r6, r7
200059ca:	bf0c      	ite	eq
200059cc:	2200      	moveq	r2, #0
200059ce:	2201      	movne	r2, #1
200059d0:	e5c8      	b.n	20005564 <_svfprintf_r+0x2f0>
200059d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200059d4:	f64b 505c 	movw	r0, #48476	; 0xbd5c
200059d8:	990a      	ldr	r1, [sp, #40]	; 0x28
200059da:	2378      	movs	r3, #120	; 0x78
200059dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200059e0:	9314      	str	r3, [sp, #80]	; 0x50
200059e2:	6816      	ldr	r6, [r2, #0]
200059e4:	3104      	adds	r1, #4
200059e6:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
200059ea:	f04a 0a02 	orr.w	sl, sl, #2
200059ee:	2330      	movs	r3, #48	; 0x30
200059f0:	1e32      	subs	r2, r6, #0
200059f2:	bf18      	it	ne
200059f4:	2201      	movne	r2, #1
200059f6:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
200059fa:	4636      	mov	r6, r6
200059fc:	f04f 0700 	mov.w	r7, #0
20005a00:	9017      	str	r0, [sp, #92]	; 0x5c
20005a02:	2302      	movs	r3, #2
20005a04:	910a      	str	r1, [sp, #40]	; 0x28
20005a06:	e5ad      	b.n	20005564 <_svfprintf_r+0x2f0>
20005a08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005a0a:	9214      	str	r2, [sp, #80]	; 0x50
20005a0c:	f04f 0200 	mov.w	r2, #0
20005a10:	1d18      	adds	r0, r3, #4
20005a12:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
20005a16:	681b      	ldr	r3, [r3, #0]
20005a18:	900a      	str	r0, [sp, #40]	; 0x28
20005a1a:	9311      	str	r3, [sp, #68]	; 0x44
20005a1c:	2b00      	cmp	r3, #0
20005a1e:	f000 854d 	beq.w	200064bc <_svfprintf_r+0x1248>
20005a22:	f1b8 0f00 	cmp.w	r8, #0
20005a26:	9811      	ldr	r0, [sp, #68]	; 0x44
20005a28:	f2c0 852a 	blt.w	20006480 <_svfprintf_r+0x120c>
20005a2c:	2100      	movs	r1, #0
20005a2e:	4642      	mov	r2, r8
20005a30:	f004 f8cc 	bl	20009bcc <memchr>
20005a34:	4603      	mov	r3, r0
20005a36:	2800      	cmp	r0, #0
20005a38:	f000 856e 	beq.w	20006518 <_svfprintf_r+0x12a4>
20005a3c:	9811      	ldr	r0, [sp, #68]	; 0x44
20005a3e:	1a1b      	subs	r3, r3, r0
20005a40:	930e      	str	r3, [sp, #56]	; 0x38
20005a42:	4543      	cmp	r3, r8
20005a44:	f340 8482 	ble.w	2000634c <_svfprintf_r+0x10d8>
20005a48:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
20005a4c:	2100      	movs	r1, #0
20005a4e:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
20005a52:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20005a56:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
20005a5a:	9115      	str	r1, [sp, #84]	; 0x54
20005a5c:	e5c0      	b.n	200055e0 <_svfprintf_r+0x36c>
20005a5e:	f01a 0f20 	tst.w	sl, #32
20005a62:	9214      	str	r2, [sp, #80]	; 0x50
20005a64:	d010      	beq.n	20005a88 <_svfprintf_r+0x814>
20005a66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005a68:	1dda      	adds	r2, r3, #7
20005a6a:	2301      	movs	r3, #1
20005a6c:	e7a4      	b.n	200059b8 <_svfprintf_r+0x744>
20005a6e:	990a      	ldr	r1, [sp, #40]	; 0x28
20005a70:	f04a 0a20 	orr.w	sl, sl, #32
20005a74:	782a      	ldrb	r2, [r5, #0]
20005a76:	462b      	mov	r3, r5
20005a78:	910a      	str	r1, [sp, #40]	; 0x28
20005a7a:	e464      	b.n	20005346 <_svfprintf_r+0xd2>
20005a7c:	f04a 0a10 	orr.w	sl, sl, #16
20005a80:	9214      	str	r2, [sp, #80]	; 0x50
20005a82:	f01a 0f20 	tst.w	sl, #32
20005a86:	d1ee      	bne.n	20005a66 <_svfprintf_r+0x7f2>
20005a88:	f01a 0f10 	tst.w	sl, #16
20005a8c:	f040 8254 	bne.w	20005f38 <_svfprintf_r+0xcc4>
20005a90:	f01a 0f40 	tst.w	sl, #64	; 0x40
20005a94:	f000 8250 	beq.w	20005f38 <_svfprintf_r+0xcc4>
20005a98:	980a      	ldr	r0, [sp, #40]	; 0x28
20005a9a:	2301      	movs	r3, #1
20005a9c:	1d01      	adds	r1, r0, #4
20005a9e:	910a      	str	r1, [sp, #40]	; 0x28
20005aa0:	8806      	ldrh	r6, [r0, #0]
20005aa2:	1e32      	subs	r2, r6, #0
20005aa4:	bf18      	it	ne
20005aa6:	2201      	movne	r2, #1
20005aa8:	4636      	mov	r6, r6
20005aaa:	f04f 0700 	mov.w	r7, #0
20005aae:	e559      	b.n	20005564 <_svfprintf_r+0x2f0>
20005ab0:	f01a 0f20 	tst.w	sl, #32
20005ab4:	9214      	str	r2, [sp, #80]	; 0x50
20005ab6:	f64b 5238 	movw	r2, #48440	; 0xbd38
20005aba:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005abe:	9217      	str	r2, [sp, #92]	; 0x5c
20005ac0:	f47f ad3d 	bne.w	2000553e <_svfprintf_r+0x2ca>
20005ac4:	f01a 0f10 	tst.w	sl, #16
20005ac8:	f040 822d 	bne.w	20005f26 <_svfprintf_r+0xcb2>
20005acc:	f01a 0f40 	tst.w	sl, #64	; 0x40
20005ad0:	f000 8229 	beq.w	20005f26 <_svfprintf_r+0xcb2>
20005ad4:	990a      	ldr	r1, [sp, #40]	; 0x28
20005ad6:	1d0a      	adds	r2, r1, #4
20005ad8:	920a      	str	r2, [sp, #40]	; 0x28
20005ada:	880e      	ldrh	r6, [r1, #0]
20005adc:	4636      	mov	r6, r6
20005ade:	f04f 0700 	mov.w	r7, #0
20005ae2:	e535      	b.n	20005550 <_svfprintf_r+0x2dc>
20005ae4:	9214      	str	r2, [sp, #80]	; 0x50
20005ae6:	2001      	movs	r0, #1
20005ae8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005aea:	f04f 0100 	mov.w	r1, #0
20005aee:	900b      	str	r0, [sp, #44]	; 0x2c
20005af0:	900e      	str	r0, [sp, #56]	; 0x38
20005af2:	6813      	ldr	r3, [r2, #0]
20005af4:	3204      	adds	r2, #4
20005af6:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
20005afa:	920a      	str	r2, [sp, #40]	; 0x28
20005afc:	aa2d      	add	r2, sp, #180	; 0xb4
20005afe:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
20005b02:	9211      	str	r2, [sp, #68]	; 0x44
20005b04:	e64d      	b.n	200057a2 <_svfprintf_r+0x52e>
20005b06:	f01a 0f20 	tst.w	sl, #32
20005b0a:	9214      	str	r2, [sp, #80]	; 0x50
20005b0c:	f47f ae79 	bne.w	20005802 <_svfprintf_r+0x58e>
20005b10:	f01a 0f10 	tst.w	sl, #16
20005b14:	f040 81ed 	bne.w	20005ef2 <_svfprintf_r+0xc7e>
20005b18:	f01a 0f40 	tst.w	sl, #64	; 0x40
20005b1c:	f000 81e9 	beq.w	20005ef2 <_svfprintf_r+0xc7e>
20005b20:	980a      	ldr	r0, [sp, #40]	; 0x28
20005b22:	1d01      	adds	r1, r0, #4
20005b24:	910a      	str	r1, [sp, #40]	; 0x28
20005b26:	f9b0 6000 	ldrsh.w	r6, [r0]
20005b2a:	4636      	mov	r6, r6
20005b2c:	ea4f 77e6 	mov.w	r7, r6, asr #31
20005b30:	e670      	b.n	20005814 <_svfprintf_r+0x5a0>
20005b32:	f04a 0a10 	orr.w	sl, sl, #16
20005b36:	9214      	str	r2, [sp, #80]	; 0x50
20005b38:	f01a 0320 	ands.w	r3, sl, #32
20005b3c:	f47f af39 	bne.w	200059b2 <_svfprintf_r+0x73e>
20005b40:	f01a 0210 	ands.w	r2, sl, #16
20005b44:	f000 825f 	beq.w	20006006 <_svfprintf_r+0xd92>
20005b48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005b4a:	1d10      	adds	r0, r2, #4
20005b4c:	900a      	str	r0, [sp, #40]	; 0x28
20005b4e:	6816      	ldr	r6, [r2, #0]
20005b50:	1e32      	subs	r2, r6, #0
20005b52:	bf18      	it	ne
20005b54:	2201      	movne	r2, #1
20005b56:	4636      	mov	r6, r6
20005b58:	f04f 0700 	mov.w	r7, #0
20005b5c:	e502      	b.n	20005564 <_svfprintf_r+0x2f0>
20005b5e:	9b14      	ldr	r3, [sp, #80]	; 0x50
20005b60:	2b65      	cmp	r3, #101	; 0x65
20005b62:	f77f ac5a 	ble.w	2000541a <_svfprintf_r+0x1a6>
20005b66:	9810      	ldr	r0, [sp, #64]	; 0x40
20005b68:	2200      	movs	r2, #0
20005b6a:	2300      	movs	r3, #0
20005b6c:	9919      	ldr	r1, [sp, #100]	; 0x64
20005b6e:	f005 fb33 	bl	2000b1d8 <__aeabi_dcmpeq>
20005b72:	2800      	cmp	r0, #0
20005b74:	f000 80e1 	beq.w	20005d3a <_svfprintf_r+0xac6>
20005b78:	2301      	movs	r3, #1
20005b7a:	6063      	str	r3, [r4, #4]
20005b7c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005b7e:	f64b 5378 	movw	r3, #48504	; 0xbd78
20005b82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005b86:	6023      	str	r3, [r4, #0]
20005b88:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005b8a:	3201      	adds	r2, #1
20005b8c:	9238      	str	r2, [sp, #224]	; 0xe0
20005b8e:	3301      	adds	r3, #1
20005b90:	2a07      	cmp	r2, #7
20005b92:	9339      	str	r3, [sp, #228]	; 0xe4
20005b94:	bfd8      	it	le
20005b96:	f104 0308 	addle.w	r3, r4, #8
20005b9a:	f300 829f 	bgt.w	200060dc <_svfprintf_r+0xe68>
20005b9e:	9a42      	ldr	r2, [sp, #264]	; 0x108
20005ba0:	9818      	ldr	r0, [sp, #96]	; 0x60
20005ba2:	4282      	cmp	r2, r0
20005ba4:	db03      	blt.n	20005bae <_svfprintf_r+0x93a>
20005ba6:	f01a 0f01 	tst.w	sl, #1
20005baa:	f43f ac7f 	beq.w	200054ac <_svfprintf_r+0x238>
20005bae:	991b      	ldr	r1, [sp, #108]	; 0x6c
20005bb0:	2201      	movs	r2, #1
20005bb2:	605a      	str	r2, [r3, #4]
20005bb4:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005bb6:	6019      	str	r1, [r3, #0]
20005bb8:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005bba:	3201      	adds	r2, #1
20005bbc:	9238      	str	r2, [sp, #224]	; 0xe0
20005bbe:	3101      	adds	r1, #1
20005bc0:	2a07      	cmp	r2, #7
20005bc2:	9139      	str	r1, [sp, #228]	; 0xe4
20005bc4:	f300 83eb 	bgt.w	2000639e <_svfprintf_r+0x112a>
20005bc8:	3308      	adds	r3, #8
20005bca:	9a18      	ldr	r2, [sp, #96]	; 0x60
20005bcc:	1e56      	subs	r6, r2, #1
20005bce:	2e00      	cmp	r6, #0
20005bd0:	f77f ac6c 	ble.w	200054ac <_svfprintf_r+0x238>
20005bd4:	2e10      	cmp	r6, #16
20005bd6:	4fa0      	ldr	r7, [pc, #640]	; (20005e58 <_svfprintf_r+0xbe4>)
20005bd8:	f340 81e9 	ble.w	20005fae <_svfprintf_r+0xd3a>
20005bdc:	2410      	movs	r4, #16
20005bde:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
20005be2:	e003      	b.n	20005bec <_svfprintf_r+0x978>
20005be4:	3e10      	subs	r6, #16
20005be6:	2e10      	cmp	r6, #16
20005be8:	f340 81e1 	ble.w	20005fae <_svfprintf_r+0xd3a>
20005bec:	605c      	str	r4, [r3, #4]
20005bee:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005bf0:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005bf2:	3201      	adds	r2, #1
20005bf4:	601f      	str	r7, [r3, #0]
20005bf6:	3110      	adds	r1, #16
20005bf8:	2a07      	cmp	r2, #7
20005bfa:	9139      	str	r1, [sp, #228]	; 0xe4
20005bfc:	f103 0308 	add.w	r3, r3, #8
20005c00:	9238      	str	r2, [sp, #224]	; 0xe0
20005c02:	ddef      	ble.n	20005be4 <_svfprintf_r+0x970>
20005c04:	9809      	ldr	r0, [sp, #36]	; 0x24
20005c06:	4659      	mov	r1, fp
20005c08:	4642      	mov	r2, r8
20005c0a:	f7ff faa5 	bl	20005158 <__sprint_r>
20005c0e:	464b      	mov	r3, r9
20005c10:	2800      	cmp	r0, #0
20005c12:	d0e7      	beq.n	20005be4 <_svfprintf_r+0x970>
20005c14:	e47c      	b.n	20005510 <_svfprintf_r+0x29c>
20005c16:	9916      	ldr	r1, [sp, #88]	; 0x58
20005c18:	2200      	movs	r2, #0
20005c1a:	920e      	str	r2, [sp, #56]	; 0x38
20005c1c:	9111      	str	r1, [sp, #68]	; 0x44
20005c1e:	e4d6      	b.n	200055ce <_svfprintf_r+0x35a>
20005c20:	990c      	ldr	r1, [sp, #48]	; 0x30
20005c22:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005c24:	1a8e      	subs	r6, r1, r2
20005c26:	2e00      	cmp	r6, #0
20005c28:	f77f ad48 	ble.w	200056bc <_svfprintf_r+0x448>
20005c2c:	2e10      	cmp	r6, #16
20005c2e:	4f8a      	ldr	r7, [pc, #552]	; (20005e58 <_svfprintf_r+0xbe4>)
20005c30:	bfc8      	it	gt
20005c32:	f04f 0810 	movgt.w	r8, #16
20005c36:	dc03      	bgt.n	20005c40 <_svfprintf_r+0x9cc>
20005c38:	e01b      	b.n	20005c72 <_svfprintf_r+0x9fe>
20005c3a:	3e10      	subs	r6, #16
20005c3c:	2e10      	cmp	r6, #16
20005c3e:	dd18      	ble.n	20005c72 <_svfprintf_r+0x9fe>
20005c40:	f8c4 8004 	str.w	r8, [r4, #4]
20005c44:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005c46:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005c48:	3301      	adds	r3, #1
20005c4a:	6027      	str	r7, [r4, #0]
20005c4c:	3210      	adds	r2, #16
20005c4e:	2b07      	cmp	r3, #7
20005c50:	9239      	str	r2, [sp, #228]	; 0xe4
20005c52:	f104 0408 	add.w	r4, r4, #8
20005c56:	9338      	str	r3, [sp, #224]	; 0xe0
20005c58:	ddef      	ble.n	20005c3a <_svfprintf_r+0x9c6>
20005c5a:	9809      	ldr	r0, [sp, #36]	; 0x24
20005c5c:	4659      	mov	r1, fp
20005c5e:	aa37      	add	r2, sp, #220	; 0xdc
20005c60:	464c      	mov	r4, r9
20005c62:	f7ff fa79 	bl	20005158 <__sprint_r>
20005c66:	2800      	cmp	r0, #0
20005c68:	f47f ac52 	bne.w	20005510 <_svfprintf_r+0x29c>
20005c6c:	3e10      	subs	r6, #16
20005c6e:	2e10      	cmp	r6, #16
20005c70:	dce6      	bgt.n	20005c40 <_svfprintf_r+0x9cc>
20005c72:	6066      	str	r6, [r4, #4]
20005c74:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005c76:	6027      	str	r7, [r4, #0]
20005c78:	1c5a      	adds	r2, r3, #1
20005c7a:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005c7c:	9238      	str	r2, [sp, #224]	; 0xe0
20005c7e:	199b      	adds	r3, r3, r6
20005c80:	2a07      	cmp	r2, #7
20005c82:	9339      	str	r3, [sp, #228]	; 0xe4
20005c84:	f300 8188 	bgt.w	20005f98 <_svfprintf_r+0xd24>
20005c88:	3408      	adds	r4, #8
20005c8a:	e517      	b.n	200056bc <_svfprintf_r+0x448>
20005c8c:	605e      	str	r6, [r3, #4]
20005c8e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005c90:	601f      	str	r7, [r3, #0]
20005c92:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005c94:	3201      	adds	r2, #1
20005c96:	9238      	str	r2, [sp, #224]	; 0xe0
20005c98:	18f3      	adds	r3, r6, r3
20005c9a:	2a07      	cmp	r2, #7
20005c9c:	9339      	str	r3, [sp, #228]	; 0xe4
20005c9e:	f77f ad60 	ble.w	20005762 <_svfprintf_r+0x4ee>
20005ca2:	9809      	ldr	r0, [sp, #36]	; 0x24
20005ca4:	4659      	mov	r1, fp
20005ca6:	aa37      	add	r2, sp, #220	; 0xdc
20005ca8:	f7ff fa56 	bl	20005158 <__sprint_r>
20005cac:	2800      	cmp	r0, #0
20005cae:	f43f ad57 	beq.w	20005760 <_svfprintf_r+0x4ec>
20005cb2:	e42d      	b.n	20005510 <_svfprintf_r+0x29c>
20005cb4:	9809      	ldr	r0, [sp, #36]	; 0x24
20005cb6:	4659      	mov	r1, fp
20005cb8:	aa37      	add	r2, sp, #220	; 0xdc
20005cba:	f7ff fa4d 	bl	20005158 <__sprint_r>
20005cbe:	2800      	cmp	r0, #0
20005cc0:	f43f ad5a 	beq.w	20005778 <_svfprintf_r+0x504>
20005cc4:	e424      	b.n	20005510 <_svfprintf_r+0x29c>
20005cc6:	f01a 0f01 	tst.w	sl, #1
20005cca:	f47f abaa 	bne.w	20005422 <_svfprintf_r+0x1ae>
20005cce:	2301      	movs	r3, #1
20005cd0:	6063      	str	r3, [r4, #4]
20005cd2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005cd4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005cd6:	3301      	adds	r3, #1
20005cd8:	9911      	ldr	r1, [sp, #68]	; 0x44
20005cda:	3201      	adds	r2, #1
20005cdc:	2b07      	cmp	r3, #7
20005cde:	9239      	str	r2, [sp, #228]	; 0xe4
20005ce0:	6021      	str	r1, [r4, #0]
20005ce2:	9338      	str	r3, [sp, #224]	; 0xe0
20005ce4:	f77f abd1 	ble.w	2000548a <_svfprintf_r+0x216>
20005ce8:	9809      	ldr	r0, [sp, #36]	; 0x24
20005cea:	4659      	mov	r1, fp
20005cec:	aa37      	add	r2, sp, #220	; 0xdc
20005cee:	f7ff fa33 	bl	20005158 <__sprint_r>
20005cf2:	2800      	cmp	r0, #0
20005cf4:	f47f ac0c 	bne.w	20005510 <_svfprintf_r+0x29c>
20005cf8:	464c      	mov	r4, r9
20005cfa:	f7ff bbc7 	b.w	2000548c <_svfprintf_r+0x218>
20005cfe:	9809      	ldr	r0, [sp, #36]	; 0x24
20005d00:	4659      	mov	r1, fp
20005d02:	aa37      	add	r2, sp, #220	; 0xdc
20005d04:	f7ff fa28 	bl	20005158 <__sprint_r>
20005d08:	2800      	cmp	r0, #0
20005d0a:	f47f ac01 	bne.w	20005510 <_svfprintf_r+0x29c>
20005d0e:	464c      	mov	r4, r9
20005d10:	e508      	b.n	20005724 <_svfprintf_r+0x4b0>
20005d12:	9809      	ldr	r0, [sp, #36]	; 0x24
20005d14:	4659      	mov	r1, fp
20005d16:	aa37      	add	r2, sp, #220	; 0xdc
20005d18:	f7ff fa1e 	bl	20005158 <__sprint_r>
20005d1c:	2800      	cmp	r0, #0
20005d1e:	f47f abf7 	bne.w	20005510 <_svfprintf_r+0x29c>
20005d22:	464c      	mov	r4, r9
20005d24:	e4b6      	b.n	20005694 <_svfprintf_r+0x420>
20005d26:	9809      	ldr	r0, [sp, #36]	; 0x24
20005d28:	4659      	mov	r1, fp
20005d2a:	aa37      	add	r2, sp, #220	; 0xdc
20005d2c:	f7ff fa14 	bl	20005158 <__sprint_r>
20005d30:	2800      	cmp	r0, #0
20005d32:	f47f abed 	bne.w	20005510 <_svfprintf_r+0x29c>
20005d36:	464c      	mov	r4, r9
20005d38:	e4bc      	b.n	200056b4 <_svfprintf_r+0x440>
20005d3a:	9b42      	ldr	r3, [sp, #264]	; 0x108
20005d3c:	2b00      	cmp	r3, #0
20005d3e:	f340 81d9 	ble.w	200060f4 <_svfprintf_r+0xe80>
20005d42:	9918      	ldr	r1, [sp, #96]	; 0x60
20005d44:	428b      	cmp	r3, r1
20005d46:	f2c0 816f 	blt.w	20006028 <_svfprintf_r+0xdb4>
20005d4a:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005d4c:	6061      	str	r1, [r4, #4]
20005d4e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005d50:	6022      	str	r2, [r4, #0]
20005d52:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005d54:	3301      	adds	r3, #1
20005d56:	9338      	str	r3, [sp, #224]	; 0xe0
20005d58:	1852      	adds	r2, r2, r1
20005d5a:	2b07      	cmp	r3, #7
20005d5c:	9239      	str	r2, [sp, #228]	; 0xe4
20005d5e:	bfd8      	it	le
20005d60:	f104 0308 	addle.w	r3, r4, #8
20005d64:	f300 83ba 	bgt.w	200064dc <_svfprintf_r+0x1268>
20005d68:	9c42      	ldr	r4, [sp, #264]	; 0x108
20005d6a:	9818      	ldr	r0, [sp, #96]	; 0x60
20005d6c:	1a24      	subs	r4, r4, r0
20005d6e:	2c00      	cmp	r4, #0
20005d70:	f340 819b 	ble.w	200060aa <_svfprintf_r+0xe36>
20005d74:	2c10      	cmp	r4, #16
20005d76:	4f38      	ldr	r7, [pc, #224]	; (20005e58 <_svfprintf_r+0xbe4>)
20005d78:	f340 818b 	ble.w	20006092 <_svfprintf_r+0xe1e>
20005d7c:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
20005d80:	2610      	movs	r6, #16
20005d82:	46aa      	mov	sl, r5
20005d84:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
20005d88:	9d09      	ldr	r5, [sp, #36]	; 0x24
20005d8a:	e003      	b.n	20005d94 <_svfprintf_r+0xb20>
20005d8c:	3c10      	subs	r4, #16
20005d8e:	2c10      	cmp	r4, #16
20005d90:	f340 817c 	ble.w	2000608c <_svfprintf_r+0xe18>
20005d94:	605e      	str	r6, [r3, #4]
20005d96:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005d98:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005d9a:	3201      	adds	r2, #1
20005d9c:	601f      	str	r7, [r3, #0]
20005d9e:	3110      	adds	r1, #16
20005da0:	2a07      	cmp	r2, #7
20005da2:	9139      	str	r1, [sp, #228]	; 0xe4
20005da4:	f103 0308 	add.w	r3, r3, #8
20005da8:	9238      	str	r2, [sp, #224]	; 0xe0
20005daa:	ddef      	ble.n	20005d8c <_svfprintf_r+0xb18>
20005dac:	4628      	mov	r0, r5
20005dae:	4659      	mov	r1, fp
20005db0:	4642      	mov	r2, r8
20005db2:	f7ff f9d1 	bl	20005158 <__sprint_r>
20005db6:	464b      	mov	r3, r9
20005db8:	2800      	cmp	r0, #0
20005dba:	d0e7      	beq.n	20005d8c <_svfprintf_r+0xb18>
20005dbc:	f7ff bba8 	b.w	20005510 <_svfprintf_r+0x29c>
20005dc0:	9816      	ldr	r0, [sp, #88]	; 0x58
20005dc2:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
20005dc6:	4603      	mov	r3, r0
20005dc8:	9011      	str	r0, [sp, #68]	; 0x44
20005dca:	0931      	lsrs	r1, r6, #4
20005dcc:	f006 020f 	and.w	r2, r6, #15
20005dd0:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
20005dd4:	0938      	lsrs	r0, r7, #4
20005dd6:	f81c 2002 	ldrb.w	r2, [ip, r2]
20005dda:	460e      	mov	r6, r1
20005ddc:	4607      	mov	r7, r0
20005dde:	ea56 0107 	orrs.w	r1, r6, r7
20005de2:	f803 2d01 	strb.w	r2, [r3, #-1]!
20005de6:	d1f0      	bne.n	20005dca <_svfprintf_r+0xb56>
20005de8:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005dea:	9311      	str	r3, [sp, #68]	; 0x44
20005dec:	1ad2      	subs	r2, r2, r3
20005dee:	920e      	str	r2, [sp, #56]	; 0x38
20005df0:	f7ff bbed 	b.w	200055ce <_svfprintf_r+0x35a>
20005df4:	2300      	movs	r3, #0
20005df6:	2209      	movs	r2, #9
20005df8:	42b2      	cmp	r2, r6
20005dfa:	eb73 0007 	sbcs.w	r0, r3, r7
20005dfe:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005e00:	bf3e      	ittt	cc
20005e02:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
20005e06:	46a0      	movcc	r8, r4
20005e08:	461c      	movcc	r4, r3
20005e0a:	d21a      	bcs.n	20005e42 <_svfprintf_r+0xbce>
20005e0c:	4630      	mov	r0, r6
20005e0e:	4639      	mov	r1, r7
20005e10:	220a      	movs	r2, #10
20005e12:	2300      	movs	r3, #0
20005e14:	f005 fa3a 	bl	2000b28c <__aeabi_uldivmod>
20005e18:	4630      	mov	r0, r6
20005e1a:	4639      	mov	r1, r7
20005e1c:	2300      	movs	r3, #0
20005e1e:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20005e22:	220a      	movs	r2, #10
20005e24:	f804 cd01 	strb.w	ip, [r4, #-1]!
20005e28:	f005 fa30 	bl	2000b28c <__aeabi_uldivmod>
20005e2c:	4606      	mov	r6, r0
20005e2e:	460f      	mov	r7, r1
20005e30:	2009      	movs	r0, #9
20005e32:	2100      	movs	r1, #0
20005e34:	42b0      	cmp	r0, r6
20005e36:	41b9      	sbcs	r1, r7
20005e38:	d3e8      	bcc.n	20005e0c <_svfprintf_r+0xb98>
20005e3a:	4623      	mov	r3, r4
20005e3c:	4644      	mov	r4, r8
20005e3e:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
20005e42:	1e5a      	subs	r2, r3, #1
20005e44:	3630      	adds	r6, #48	; 0x30
20005e46:	9211      	str	r2, [sp, #68]	; 0x44
20005e48:	f803 6c01 	strb.w	r6, [r3, #-1]
20005e4c:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005e4e:	1a9b      	subs	r3, r3, r2
20005e50:	930e      	str	r3, [sp, #56]	; 0x38
20005e52:	f7ff bbbc 	b.w	200055ce <_svfprintf_r+0x35a>
20005e56:	bf00      	nop
20005e58:	2000bd28 	.word	0x2000bd28
20005e5c:	9809      	ldr	r0, [sp, #36]	; 0x24
20005e5e:	4659      	mov	r1, fp
20005e60:	aa37      	add	r2, sp, #220	; 0xdc
20005e62:	f7ff f979 	bl	20005158 <__sprint_r>
20005e66:	2800      	cmp	r0, #0
20005e68:	f47f ab52 	bne.w	20005510 <_svfprintf_r+0x29c>
20005e6c:	464c      	mov	r4, r9
20005e6e:	f7ff bbff 	b.w	20005670 <_svfprintf_r+0x3fc>
20005e72:	9818      	ldr	r0, [sp, #96]	; 0x60
20005e74:	1e46      	subs	r6, r0, #1
20005e76:	2e00      	cmp	r6, #0
20005e78:	f77f ab08 	ble.w	2000548c <_svfprintf_r+0x218>
20005e7c:	2e10      	cmp	r6, #16
20005e7e:	4f9c      	ldr	r7, [pc, #624]	; (200060f0 <_svfprintf_r+0xe7c>)
20005e80:	bfc8      	it	gt
20005e82:	f04f 0810 	movgt.w	r8, #16
20005e86:	dc03      	bgt.n	20005e90 <_svfprintf_r+0xc1c>
20005e88:	e01b      	b.n	20005ec2 <_svfprintf_r+0xc4e>
20005e8a:	3e10      	subs	r6, #16
20005e8c:	2e10      	cmp	r6, #16
20005e8e:	dd18      	ble.n	20005ec2 <_svfprintf_r+0xc4e>
20005e90:	f8c4 8004 	str.w	r8, [r4, #4]
20005e94:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005e96:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005e98:	3301      	adds	r3, #1
20005e9a:	6027      	str	r7, [r4, #0]
20005e9c:	3210      	adds	r2, #16
20005e9e:	2b07      	cmp	r3, #7
20005ea0:	9239      	str	r2, [sp, #228]	; 0xe4
20005ea2:	f104 0408 	add.w	r4, r4, #8
20005ea6:	9338      	str	r3, [sp, #224]	; 0xe0
20005ea8:	ddef      	ble.n	20005e8a <_svfprintf_r+0xc16>
20005eaa:	9809      	ldr	r0, [sp, #36]	; 0x24
20005eac:	4659      	mov	r1, fp
20005eae:	aa37      	add	r2, sp, #220	; 0xdc
20005eb0:	464c      	mov	r4, r9
20005eb2:	f7ff f951 	bl	20005158 <__sprint_r>
20005eb6:	2800      	cmp	r0, #0
20005eb8:	f47f ab2a 	bne.w	20005510 <_svfprintf_r+0x29c>
20005ebc:	3e10      	subs	r6, #16
20005ebe:	2e10      	cmp	r6, #16
20005ec0:	dce6      	bgt.n	20005e90 <_svfprintf_r+0xc1c>
20005ec2:	6066      	str	r6, [r4, #4]
20005ec4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005ec6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005ec8:	3301      	adds	r3, #1
20005eca:	6027      	str	r7, [r4, #0]
20005ecc:	1992      	adds	r2, r2, r6
20005ece:	2b07      	cmp	r3, #7
20005ed0:	9239      	str	r2, [sp, #228]	; 0xe4
20005ed2:	9338      	str	r3, [sp, #224]	; 0xe0
20005ed4:	f77f aad9 	ble.w	2000548a <_svfprintf_r+0x216>
20005ed8:	e706      	b.n	20005ce8 <_svfprintf_r+0xa74>
20005eda:	9814      	ldr	r0, [sp, #80]	; 0x50
20005edc:	2130      	movs	r1, #48	; 0x30
20005ede:	f04a 0a02 	orr.w	sl, sl, #2
20005ee2:	2201      	movs	r2, #1
20005ee4:	2302      	movs	r3, #2
20005ee6:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
20005eea:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
20005eee:	f7ff bb39 	b.w	20005564 <_svfprintf_r+0x2f0>
20005ef2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005ef4:	1d13      	adds	r3, r2, #4
20005ef6:	6816      	ldr	r6, [r2, #0]
20005ef8:	930a      	str	r3, [sp, #40]	; 0x28
20005efa:	4636      	mov	r6, r6
20005efc:	ea4f 77e6 	mov.w	r7, r6, asr #31
20005f00:	2e00      	cmp	r6, #0
20005f02:	f177 0000 	sbcs.w	r0, r7, #0
20005f06:	f6bf ac8a 	bge.w	2000581e <_svfprintf_r+0x5aa>
20005f0a:	4276      	negs	r6, r6
20005f0c:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
20005f10:	232d      	movs	r3, #45	; 0x2d
20005f12:	ea56 0207 	orrs.w	r2, r6, r7
20005f16:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
20005f1a:	bf0c      	ite	eq
20005f1c:	2200      	moveq	r2, #0
20005f1e:	2201      	movne	r2, #1
20005f20:	2301      	movs	r3, #1
20005f22:	f7ff bb23 	b.w	2000556c <_svfprintf_r+0x2f8>
20005f26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005f28:	1d18      	adds	r0, r3, #4
20005f2a:	681e      	ldr	r6, [r3, #0]
20005f2c:	900a      	str	r0, [sp, #40]	; 0x28
20005f2e:	4636      	mov	r6, r6
20005f30:	f04f 0700 	mov.w	r7, #0
20005f34:	f7ff bb0c 	b.w	20005550 <_svfprintf_r+0x2dc>
20005f38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005f3a:	1d13      	adds	r3, r2, #4
20005f3c:	6816      	ldr	r6, [r2, #0]
20005f3e:	930a      	str	r3, [sp, #40]	; 0x28
20005f40:	2301      	movs	r3, #1
20005f42:	1e32      	subs	r2, r6, #0
20005f44:	bf18      	it	ne
20005f46:	2201      	movne	r2, #1
20005f48:	4636      	mov	r6, r6
20005f4a:	f04f 0700 	mov.w	r7, #0
20005f4e:	f7ff bb09 	b.w	20005564 <_svfprintf_r+0x2f0>
20005f52:	9809      	ldr	r0, [sp, #36]	; 0x24
20005f54:	4659      	mov	r1, fp
20005f56:	aa37      	add	r2, sp, #220	; 0xdc
20005f58:	f7ff f8fe 	bl	20005158 <__sprint_r>
20005f5c:	2800      	cmp	r0, #0
20005f5e:	f47f aad7 	bne.w	20005510 <_svfprintf_r+0x29c>
20005f62:	464c      	mov	r4, r9
20005f64:	f7ff ba79 	b.w	2000545a <_svfprintf_r+0x1e6>
20005f68:	9809      	ldr	r0, [sp, #36]	; 0x24
20005f6a:	4659      	mov	r1, fp
20005f6c:	aa37      	add	r2, sp, #220	; 0xdc
20005f6e:	f7ff f8f3 	bl	20005158 <__sprint_r>
20005f72:	2800      	cmp	r0, #0
20005f74:	f47f aacc 	bne.w	20005510 <_svfprintf_r+0x29c>
20005f78:	464c      	mov	r4, r9
20005f7a:	f7ff ba60 	b.w	2000543e <_svfprintf_r+0x1ca>
20005f7e:	2830      	cmp	r0, #48	; 0x30
20005f80:	f000 8296 	beq.w	200064b0 <_svfprintf_r+0x123c>
20005f84:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005f86:	2330      	movs	r3, #48	; 0x30
20005f88:	f802 3d01 	strb.w	r3, [r2, #-1]!
20005f8c:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005f8e:	9211      	str	r2, [sp, #68]	; 0x44
20005f90:	1a9b      	subs	r3, r3, r2
20005f92:	930e      	str	r3, [sp, #56]	; 0x38
20005f94:	f7ff bb1b 	b.w	200055ce <_svfprintf_r+0x35a>
20005f98:	9809      	ldr	r0, [sp, #36]	; 0x24
20005f9a:	4659      	mov	r1, fp
20005f9c:	aa37      	add	r2, sp, #220	; 0xdc
20005f9e:	f7ff f8db 	bl	20005158 <__sprint_r>
20005fa2:	2800      	cmp	r0, #0
20005fa4:	f47f aab4 	bne.w	20005510 <_svfprintf_r+0x29c>
20005fa8:	464c      	mov	r4, r9
20005faa:	f7ff bb87 	b.w	200056bc <_svfprintf_r+0x448>
20005fae:	605e      	str	r6, [r3, #4]
20005fb0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005fb2:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005fb4:	3201      	adds	r2, #1
20005fb6:	601f      	str	r7, [r3, #0]
20005fb8:	1989      	adds	r1, r1, r6
20005fba:	2a07      	cmp	r2, #7
20005fbc:	9139      	str	r1, [sp, #228]	; 0xe4
20005fbe:	9238      	str	r2, [sp, #224]	; 0xe0
20005fc0:	f73f abc1 	bgt.w	20005746 <_svfprintf_r+0x4d2>
20005fc4:	3308      	adds	r3, #8
20005fc6:	f7ff ba71 	b.w	200054ac <_svfprintf_r+0x238>
20005fca:	990a      	ldr	r1, [sp, #40]	; 0x28
20005fcc:	462b      	mov	r3, r5
20005fce:	782a      	ldrb	r2, [r5, #0]
20005fd0:	910a      	str	r1, [sp, #40]	; 0x28
20005fd2:	f7ff b9b8 	b.w	20005346 <_svfprintf_r+0xd2>
20005fd6:	f01a 0f10 	tst.w	sl, #16
20005fda:	f000 81cd 	beq.w	20006378 <_svfprintf_r+0x1104>
20005fde:	980a      	ldr	r0, [sp, #40]	; 0x28
20005fe0:	990d      	ldr	r1, [sp, #52]	; 0x34
20005fe2:	f100 0a04 	add.w	sl, r0, #4
20005fe6:	6803      	ldr	r3, [r0, #0]
20005fe8:	6019      	str	r1, [r3, #0]
20005fea:	f7ff b96d 	b.w	200052c8 <_svfprintf_r+0x54>
20005fee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005ff0:	1dd3      	adds	r3, r2, #7
20005ff2:	f023 0307 	bic.w	r3, r3, #7
20005ff6:	f103 0008 	add.w	r0, r3, #8
20005ffa:	900a      	str	r0, [sp, #40]	; 0x28
20005ffc:	685e      	ldr	r6, [r3, #4]
20005ffe:	681f      	ldr	r7, [r3, #0]
20006000:	9619      	str	r6, [sp, #100]	; 0x64
20006002:	9710      	str	r7, [sp, #64]	; 0x40
20006004:	e43f      	b.n	20005886 <_svfprintf_r+0x612>
20006006:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
2000600a:	f000 81a9 	beq.w	20006360 <_svfprintf_r+0x10ec>
2000600e:	990a      	ldr	r1, [sp, #40]	; 0x28
20006010:	4613      	mov	r3, r2
20006012:	1d0a      	adds	r2, r1, #4
20006014:	920a      	str	r2, [sp, #40]	; 0x28
20006016:	880e      	ldrh	r6, [r1, #0]
20006018:	1e32      	subs	r2, r6, #0
2000601a:	bf18      	it	ne
2000601c:	2201      	movne	r2, #1
2000601e:	4636      	mov	r6, r6
20006020:	f04f 0700 	mov.w	r7, #0
20006024:	f7ff ba9e 	b.w	20005564 <_svfprintf_r+0x2f0>
20006028:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000602a:	6063      	str	r3, [r4, #4]
2000602c:	9938      	ldr	r1, [sp, #224]	; 0xe0
2000602e:	6022      	str	r2, [r4, #0]
20006030:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20006032:	3101      	adds	r1, #1
20006034:	9138      	str	r1, [sp, #224]	; 0xe0
20006036:	18d3      	adds	r3, r2, r3
20006038:	2907      	cmp	r1, #7
2000603a:	9339      	str	r3, [sp, #228]	; 0xe4
2000603c:	f300 8262 	bgt.w	20006504 <_svfprintf_r+0x1290>
20006040:	3408      	adds	r4, #8
20006042:	2301      	movs	r3, #1
20006044:	9e42      	ldr	r6, [sp, #264]	; 0x108
20006046:	6063      	str	r3, [r4, #4]
20006048:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000604a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000604c:	3301      	adds	r3, #1
2000604e:	981b      	ldr	r0, [sp, #108]	; 0x6c
20006050:	3201      	adds	r2, #1
20006052:	2b07      	cmp	r3, #7
20006054:	9338      	str	r3, [sp, #224]	; 0xe0
20006056:	bfd8      	it	le
20006058:	f104 0308 	addle.w	r3, r4, #8
2000605c:	6020      	str	r0, [r4, #0]
2000605e:	9239      	str	r2, [sp, #228]	; 0xe4
20006060:	f300 8246 	bgt.w	200064f0 <_svfprintf_r+0x127c>
20006064:	9a42      	ldr	r2, [sp, #264]	; 0x108
20006066:	9911      	ldr	r1, [sp, #68]	; 0x44
20006068:	9818      	ldr	r0, [sp, #96]	; 0x60
2000606a:	198e      	adds	r6, r1, r6
2000606c:	601e      	str	r6, [r3, #0]
2000606e:	1a81      	subs	r1, r0, r2
20006070:	6059      	str	r1, [r3, #4]
20006072:	9939      	ldr	r1, [sp, #228]	; 0xe4
20006074:	1a8a      	subs	r2, r1, r2
20006076:	9938      	ldr	r1, [sp, #224]	; 0xe0
20006078:	1812      	adds	r2, r2, r0
2000607a:	9239      	str	r2, [sp, #228]	; 0xe4
2000607c:	3101      	adds	r1, #1
2000607e:	9138      	str	r1, [sp, #224]	; 0xe0
20006080:	2907      	cmp	r1, #7
20006082:	f73f ab60 	bgt.w	20005746 <_svfprintf_r+0x4d2>
20006086:	3308      	adds	r3, #8
20006088:	f7ff ba10 	b.w	200054ac <_svfprintf_r+0x238>
2000608c:	4655      	mov	r5, sl
2000608e:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
20006092:	605c      	str	r4, [r3, #4]
20006094:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20006096:	9939      	ldr	r1, [sp, #228]	; 0xe4
20006098:	3201      	adds	r2, #1
2000609a:	601f      	str	r7, [r3, #0]
2000609c:	1909      	adds	r1, r1, r4
2000609e:	2a07      	cmp	r2, #7
200060a0:	9139      	str	r1, [sp, #228]	; 0xe4
200060a2:	9238      	str	r2, [sp, #224]	; 0xe0
200060a4:	f300 827f 	bgt.w	200065a6 <_svfprintf_r+0x1332>
200060a8:	3308      	adds	r3, #8
200060aa:	f01a 0f01 	tst.w	sl, #1
200060ae:	f43f a9fd 	beq.w	200054ac <_svfprintf_r+0x238>
200060b2:	991b      	ldr	r1, [sp, #108]	; 0x6c
200060b4:	2201      	movs	r2, #1
200060b6:	605a      	str	r2, [r3, #4]
200060b8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200060ba:	6019      	str	r1, [r3, #0]
200060bc:	9939      	ldr	r1, [sp, #228]	; 0xe4
200060be:	3201      	adds	r2, #1
200060c0:	9238      	str	r2, [sp, #224]	; 0xe0
200060c2:	3101      	adds	r1, #1
200060c4:	2a07      	cmp	r2, #7
200060c6:	9139      	str	r1, [sp, #228]	; 0xe4
200060c8:	f73f ab3d 	bgt.w	20005746 <_svfprintf_r+0x4d2>
200060cc:	3308      	adds	r3, #8
200060ce:	f7ff b9ed 	b.w	200054ac <_svfprintf_r+0x238>
200060d2:	232d      	movs	r3, #45	; 0x2d
200060d4:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
200060d8:	f7ff bbe8 	b.w	200058ac <_svfprintf_r+0x638>
200060dc:	9809      	ldr	r0, [sp, #36]	; 0x24
200060de:	4659      	mov	r1, fp
200060e0:	aa37      	add	r2, sp, #220	; 0xdc
200060e2:	f7ff f839 	bl	20005158 <__sprint_r>
200060e6:	2800      	cmp	r0, #0
200060e8:	f47f aa12 	bne.w	20005510 <_svfprintf_r+0x29c>
200060ec:	464b      	mov	r3, r9
200060ee:	e556      	b.n	20005b9e <_svfprintf_r+0x92a>
200060f0:	2000bd28 	.word	0x2000bd28
200060f4:	2301      	movs	r3, #1
200060f6:	6063      	str	r3, [r4, #4]
200060f8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200060fa:	f64b 5378 	movw	r3, #48504	; 0xbd78
200060fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006102:	6023      	str	r3, [r4, #0]
20006104:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20006106:	3201      	adds	r2, #1
20006108:	9238      	str	r2, [sp, #224]	; 0xe0
2000610a:	3301      	adds	r3, #1
2000610c:	2a07      	cmp	r2, #7
2000610e:	9339      	str	r3, [sp, #228]	; 0xe4
20006110:	bfd8      	it	le
20006112:	f104 0308 	addle.w	r3, r4, #8
20006116:	f300 8173 	bgt.w	20006400 <_svfprintf_r+0x118c>
2000611a:	9a42      	ldr	r2, [sp, #264]	; 0x108
2000611c:	b92a      	cbnz	r2, 2000612a <_svfprintf_r+0xeb6>
2000611e:	9818      	ldr	r0, [sp, #96]	; 0x60
20006120:	b918      	cbnz	r0, 2000612a <_svfprintf_r+0xeb6>
20006122:	f01a 0f01 	tst.w	sl, #1
20006126:	f43f a9c1 	beq.w	200054ac <_svfprintf_r+0x238>
2000612a:	991b      	ldr	r1, [sp, #108]	; 0x6c
2000612c:	2201      	movs	r2, #1
2000612e:	605a      	str	r2, [r3, #4]
20006130:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20006132:	6019      	str	r1, [r3, #0]
20006134:	9939      	ldr	r1, [sp, #228]	; 0xe4
20006136:	3201      	adds	r2, #1
20006138:	9238      	str	r2, [sp, #224]	; 0xe0
2000613a:	3101      	adds	r1, #1
2000613c:	2a07      	cmp	r2, #7
2000613e:	9139      	str	r1, [sp, #228]	; 0xe4
20006140:	f300 8168 	bgt.w	20006414 <_svfprintf_r+0x11a0>
20006144:	3308      	adds	r3, #8
20006146:	9c42      	ldr	r4, [sp, #264]	; 0x108
20006148:	4264      	negs	r4, r4
2000614a:	2c00      	cmp	r4, #0
2000614c:	f340 8187 	ble.w	2000645e <_svfprintf_r+0x11ea>
20006150:	2c10      	cmp	r4, #16
20006152:	4f9e      	ldr	r7, [pc, #632]	; (200063cc <_svfprintf_r+0x1158>)
20006154:	f340 81a0 	ble.w	20006498 <_svfprintf_r+0x1224>
20006158:	2610      	movs	r6, #16
2000615a:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
2000615e:	e003      	b.n	20006168 <_svfprintf_r+0xef4>
20006160:	3c10      	subs	r4, #16
20006162:	2c10      	cmp	r4, #16
20006164:	f340 8198 	ble.w	20006498 <_svfprintf_r+0x1224>
20006168:	605e      	str	r6, [r3, #4]
2000616a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
2000616c:	9939      	ldr	r1, [sp, #228]	; 0xe4
2000616e:	3201      	adds	r2, #1
20006170:	601f      	str	r7, [r3, #0]
20006172:	3110      	adds	r1, #16
20006174:	2a07      	cmp	r2, #7
20006176:	9139      	str	r1, [sp, #228]	; 0xe4
20006178:	f103 0308 	add.w	r3, r3, #8
2000617c:	9238      	str	r2, [sp, #224]	; 0xe0
2000617e:	ddef      	ble.n	20006160 <_svfprintf_r+0xeec>
20006180:	9809      	ldr	r0, [sp, #36]	; 0x24
20006182:	4659      	mov	r1, fp
20006184:	4642      	mov	r2, r8
20006186:	f7fe ffe7 	bl	20005158 <__sprint_r>
2000618a:	464b      	mov	r3, r9
2000618c:	2800      	cmp	r0, #0
2000618e:	d0e7      	beq.n	20006160 <_svfprintf_r+0xeec>
20006190:	f7ff b9be 	b.w	20005510 <_svfprintf_r+0x29c>
20006194:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20006196:	465e      	mov	r6, fp
20006198:	2b00      	cmp	r3, #0
2000619a:	f43f a9ba 	beq.w	20005512 <_svfprintf_r+0x29e>
2000619e:	9809      	ldr	r0, [sp, #36]	; 0x24
200061a0:	4659      	mov	r1, fp
200061a2:	aa37      	add	r2, sp, #220	; 0xdc
200061a4:	f7fe ffd8 	bl	20005158 <__sprint_r>
200061a8:	f7ff b9b3 	b.w	20005512 <_svfprintf_r+0x29e>
200061ac:	990a      	ldr	r1, [sp, #40]	; 0x28
200061ae:	f04a 0a20 	orr.w	sl, sl, #32
200061b2:	786a      	ldrb	r2, [r5, #1]
200061b4:	1c6b      	adds	r3, r5, #1
200061b6:	910a      	str	r1, [sp, #40]	; 0x28
200061b8:	f7ff b8c5 	b.w	20005346 <_svfprintf_r+0xd2>
200061bc:	4638      	mov	r0, r7
200061be:	4631      	mov	r1, r6
200061c0:	9308      	str	r3, [sp, #32]
200061c2:	f004 fc31 	bl	2000aa28 <__isnand>
200061c6:	9b08      	ldr	r3, [sp, #32]
200061c8:	2800      	cmp	r0, #0
200061ca:	f040 8101 	bne.w	200063d0 <_svfprintf_r+0x115c>
200061ce:	f1b8 3fff 	cmp.w	r8, #4294967295
200061d2:	bf08      	it	eq
200061d4:	f108 0807 	addeq.w	r8, r8, #7
200061d8:	d00e      	beq.n	200061f8 <_svfprintf_r+0xf84>
200061da:	9a14      	ldr	r2, [sp, #80]	; 0x50
200061dc:	2a67      	cmp	r2, #103	; 0x67
200061de:	bf14      	ite	ne
200061e0:	2300      	movne	r3, #0
200061e2:	2301      	moveq	r3, #1
200061e4:	2a47      	cmp	r2, #71	; 0x47
200061e6:	bf08      	it	eq
200061e8:	f043 0301 	orreq.w	r3, r3, #1
200061ec:	b123      	cbz	r3, 200061f8 <_svfprintf_r+0xf84>
200061ee:	f1b8 0f00 	cmp.w	r8, #0
200061f2:	bf08      	it	eq
200061f4:	f04f 0801 	moveq.w	r8, #1
200061f8:	4633      	mov	r3, r6
200061fa:	463a      	mov	r2, r7
200061fc:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
20006200:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
20006204:	9b3b      	ldr	r3, [sp, #236]	; 0xec
20006206:	2b00      	cmp	r3, #0
20006208:	f2c0 820a 	blt.w	20006620 <_svfprintf_r+0x13ac>
2000620c:	2300      	movs	r3, #0
2000620e:	9315      	str	r3, [sp, #84]	; 0x54
20006210:	9914      	ldr	r1, [sp, #80]	; 0x50
20006212:	2966      	cmp	r1, #102	; 0x66
20006214:	bf14      	ite	ne
20006216:	2300      	movne	r3, #0
20006218:	2301      	moveq	r3, #1
2000621a:	2946      	cmp	r1, #70	; 0x46
2000621c:	bf08      	it	eq
2000621e:	f043 0301 	orreq.w	r3, r3, #1
20006222:	9312      	str	r3, [sp, #72]	; 0x48
20006224:	2b00      	cmp	r3, #0
20006226:	f000 818a 	beq.w	2000653e <_svfprintf_r+0x12ca>
2000622a:	2303      	movs	r3, #3
2000622c:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
20006230:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006232:	970e      	str	r7, [sp, #56]	; 0x38
20006234:	960f      	str	r6, [sp, #60]	; 0x3c
20006236:	9300      	str	r3, [sp, #0]
20006238:	9809      	ldr	r0, [sp, #36]	; 0x24
2000623a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
2000623e:	9101      	str	r1, [sp, #4]
20006240:	a942      	add	r1, sp, #264	; 0x108
20006242:	9102      	str	r1, [sp, #8]
20006244:	a941      	add	r1, sp, #260	; 0x104
20006246:	9103      	str	r1, [sp, #12]
20006248:	a940      	add	r1, sp, #256	; 0x100
2000624a:	9104      	str	r1, [sp, #16]
2000624c:	f002 f80c 	bl	20008268 <_dtoa_r>
20006250:	9a14      	ldr	r2, [sp, #80]	; 0x50
20006252:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20006256:	bf18      	it	ne
20006258:	2301      	movne	r3, #1
2000625a:	2a47      	cmp	r2, #71	; 0x47
2000625c:	bf0c      	ite	eq
2000625e:	2300      	moveq	r3, #0
20006260:	f003 0301 	andne.w	r3, r3, #1
20006264:	9011      	str	r0, [sp, #68]	; 0x44
20006266:	b92b      	cbnz	r3, 20006274 <_svfprintf_r+0x1000>
20006268:	f01a 0f01 	tst.w	sl, #1
2000626c:	bf08      	it	eq
2000626e:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
20006272:	d01a      	beq.n	200062aa <_svfprintf_r+0x1036>
20006274:	9b11      	ldr	r3, [sp, #68]	; 0x44
20006276:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006278:	9912      	ldr	r1, [sp, #72]	; 0x48
2000627a:	eb03 0c00 	add.w	ip, r3, r0
2000627e:	b129      	cbz	r1, 2000628c <_svfprintf_r+0x1018>
20006280:	781b      	ldrb	r3, [r3, #0]
20006282:	2b30      	cmp	r3, #48	; 0x30
20006284:	f000 80d0 	beq.w	20006428 <_svfprintf_r+0x11b4>
20006288:	9b42      	ldr	r3, [sp, #264]	; 0x108
2000628a:	449c      	add	ip, r3
2000628c:	4638      	mov	r0, r7
2000628e:	2200      	movs	r2, #0
20006290:	2300      	movs	r3, #0
20006292:	4631      	mov	r1, r6
20006294:	f8cd c020 	str.w	ip, [sp, #32]
20006298:	f004 ff9e 	bl	2000b1d8 <__aeabi_dcmpeq>
2000629c:	f8dd c020 	ldr.w	ip, [sp, #32]
200062a0:	2800      	cmp	r0, #0
200062a2:	f000 8173 	beq.w	2000658c <_svfprintf_r+0x1318>
200062a6:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
200062aa:	9814      	ldr	r0, [sp, #80]	; 0x50
200062ac:	9911      	ldr	r1, [sp, #68]	; 0x44
200062ae:	2867      	cmp	r0, #103	; 0x67
200062b0:	bf14      	ite	ne
200062b2:	2300      	movne	r3, #0
200062b4:	2301      	moveq	r3, #1
200062b6:	2847      	cmp	r0, #71	; 0x47
200062b8:	bf08      	it	eq
200062ba:	f043 0301 	orreq.w	r3, r3, #1
200062be:	ebc1 010c 	rsb	r1, r1, ip
200062c2:	9118      	str	r1, [sp, #96]	; 0x60
200062c4:	2b00      	cmp	r3, #0
200062c6:	f000 814a 	beq.w	2000655e <_svfprintf_r+0x12ea>
200062ca:	9a42      	ldr	r2, [sp, #264]	; 0x108
200062cc:	f112 0f03 	cmn.w	r2, #3
200062d0:	920e      	str	r2, [sp, #56]	; 0x38
200062d2:	db02      	blt.n	200062da <_svfprintf_r+0x1066>
200062d4:	4590      	cmp	r8, r2
200062d6:	f280 814b 	bge.w	20006570 <_svfprintf_r+0x12fc>
200062da:	9b14      	ldr	r3, [sp, #80]	; 0x50
200062dc:	3b02      	subs	r3, #2
200062de:	9314      	str	r3, [sp, #80]	; 0x50
200062e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
200062e2:	9814      	ldr	r0, [sp, #80]	; 0x50
200062e4:	1e53      	subs	r3, r2, #1
200062e6:	9342      	str	r3, [sp, #264]	; 0x108
200062e8:	2b00      	cmp	r3, #0
200062ea:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
200062ee:	f2c0 81d1 	blt.w	20006694 <_svfprintf_r+0x1420>
200062f2:	222b      	movs	r2, #43	; 0x2b
200062f4:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
200062f8:	2b09      	cmp	r3, #9
200062fa:	f300 8162 	bgt.w	200065c2 <_svfprintf_r+0x134e>
200062fe:	a93f      	add	r1, sp, #252	; 0xfc
20006300:	3330      	adds	r3, #48	; 0x30
20006302:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
20006306:	2330      	movs	r3, #48	; 0x30
20006308:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
2000630c:	ab3e      	add	r3, sp, #248	; 0xf8
2000630e:	9a18      	ldr	r2, [sp, #96]	; 0x60
20006310:	1acb      	subs	r3, r1, r3
20006312:	9918      	ldr	r1, [sp, #96]	; 0x60
20006314:	931a      	str	r3, [sp, #104]	; 0x68
20006316:	1859      	adds	r1, r3, r1
20006318:	2a01      	cmp	r2, #1
2000631a:	910e      	str	r1, [sp, #56]	; 0x38
2000631c:	f340 81cc 	ble.w	200066b8 <_svfprintf_r+0x1444>
20006320:	980e      	ldr	r0, [sp, #56]	; 0x38
20006322:	3001      	adds	r0, #1
20006324:	900e      	str	r0, [sp, #56]	; 0x38
20006326:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
2000632a:	910b      	str	r1, [sp, #44]	; 0x2c
2000632c:	9b15      	ldr	r3, [sp, #84]	; 0x54
2000632e:	2b00      	cmp	r3, #0
20006330:	f000 80fd 	beq.w	2000652e <_svfprintf_r+0x12ba>
20006334:	232d      	movs	r3, #45	; 0x2d
20006336:	2000      	movs	r0, #0
20006338:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
2000633c:	9015      	str	r0, [sp, #84]	; 0x54
2000633e:	f7ff b950 	b.w	200055e2 <_svfprintf_r+0x36e>
20006342:	9b0c      	ldr	r3, [sp, #48]	; 0x30
20006344:	425b      	negs	r3, r3
20006346:	930c      	str	r3, [sp, #48]	; 0x30
20006348:	f7ff bace 	b.w	200058e8 <_svfprintf_r+0x674>
2000634c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
2000634e:	2000      	movs	r0, #0
20006350:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20006354:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20006358:	9015      	str	r0, [sp, #84]	; 0x54
2000635a:	920b      	str	r2, [sp, #44]	; 0x2c
2000635c:	f7ff b940 	b.w	200055e0 <_svfprintf_r+0x36c>
20006360:	980a      	ldr	r0, [sp, #40]	; 0x28
20006362:	1d01      	adds	r1, r0, #4
20006364:	910a      	str	r1, [sp, #40]	; 0x28
20006366:	6806      	ldr	r6, [r0, #0]
20006368:	1e32      	subs	r2, r6, #0
2000636a:	bf18      	it	ne
2000636c:	2201      	movne	r2, #1
2000636e:	4636      	mov	r6, r6
20006370:	f04f 0700 	mov.w	r7, #0
20006374:	f7ff b8f6 	b.w	20005564 <_svfprintf_r+0x2f0>
20006378:	f01a 0f40 	tst.w	sl, #64	; 0x40
2000637c:	bf17      	itett	ne
2000637e:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
20006380:	990a      	ldreq	r1, [sp, #40]	; 0x28
20006382:	980d      	ldrne	r0, [sp, #52]	; 0x34
20006384:	f102 0a04 	addne.w	sl, r2, #4
20006388:	bf11      	iteee	ne
2000638a:	6813      	ldrne	r3, [r2, #0]
2000638c:	f101 0a04 	addeq.w	sl, r1, #4
20006390:	680b      	ldreq	r3, [r1, #0]
20006392:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
20006394:	bf14      	ite	ne
20006396:	8018      	strhne	r0, [r3, #0]
20006398:	601a      	streq	r2, [r3, #0]
2000639a:	f7fe bf95 	b.w	200052c8 <_svfprintf_r+0x54>
2000639e:	9809      	ldr	r0, [sp, #36]	; 0x24
200063a0:	4659      	mov	r1, fp
200063a2:	aa37      	add	r2, sp, #220	; 0xdc
200063a4:	f7fe fed8 	bl	20005158 <__sprint_r>
200063a8:	2800      	cmp	r0, #0
200063aa:	f47f a8b1 	bne.w	20005510 <_svfprintf_r+0x29c>
200063ae:	464b      	mov	r3, r9
200063b0:	e40b      	b.n	20005bca <_svfprintf_r+0x956>
200063b2:	9809      	ldr	r0, [sp, #36]	; 0x24
200063b4:	2140      	movs	r1, #64	; 0x40
200063b6:	f7fe f9c3 	bl	20004740 <_malloc_r>
200063ba:	6030      	str	r0, [r6, #0]
200063bc:	6130      	str	r0, [r6, #16]
200063be:	2800      	cmp	r0, #0
200063c0:	f000 818d 	beq.w	200066de <_svfprintf_r+0x146a>
200063c4:	2340      	movs	r3, #64	; 0x40
200063c6:	6173      	str	r3, [r6, #20]
200063c8:	f7fe bf67 	b.w	2000529a <_svfprintf_r+0x26>
200063cc:	2000bd28 	.word	0x2000bd28
200063d0:	2003      	movs	r0, #3
200063d2:	f64b 5258 	movw	r2, #48472	; 0xbd58
200063d6:	f64b 5154 	movw	r1, #48468	; 0xbd54
200063da:	900b      	str	r0, [sp, #44]	; 0x2c
200063dc:	9814      	ldr	r0, [sp, #80]	; 0x50
200063de:	f2c2 0100 	movt	r1, #8192	; 0x2000
200063e2:	f2c2 0200 	movt	r2, #8192	; 0x2000
200063e6:	9315      	str	r3, [sp, #84]	; 0x54
200063e8:	2847      	cmp	r0, #71	; 0x47
200063ea:	bfd8      	it	le
200063ec:	460a      	movle	r2, r1
200063ee:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
200063f2:	2103      	movs	r1, #3
200063f4:	9211      	str	r2, [sp, #68]	; 0x44
200063f6:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
200063fa:	910e      	str	r1, [sp, #56]	; 0x38
200063fc:	f7ff b8f0 	b.w	200055e0 <_svfprintf_r+0x36c>
20006400:	9809      	ldr	r0, [sp, #36]	; 0x24
20006402:	4659      	mov	r1, fp
20006404:	aa37      	add	r2, sp, #220	; 0xdc
20006406:	f7fe fea7 	bl	20005158 <__sprint_r>
2000640a:	2800      	cmp	r0, #0
2000640c:	f47f a880 	bne.w	20005510 <_svfprintf_r+0x29c>
20006410:	464b      	mov	r3, r9
20006412:	e682      	b.n	2000611a <_svfprintf_r+0xea6>
20006414:	9809      	ldr	r0, [sp, #36]	; 0x24
20006416:	4659      	mov	r1, fp
20006418:	aa37      	add	r2, sp, #220	; 0xdc
2000641a:	f7fe fe9d 	bl	20005158 <__sprint_r>
2000641e:	2800      	cmp	r0, #0
20006420:	f47f a876 	bne.w	20005510 <_svfprintf_r+0x29c>
20006424:	464b      	mov	r3, r9
20006426:	e68e      	b.n	20006146 <_svfprintf_r+0xed2>
20006428:	4638      	mov	r0, r7
2000642a:	2200      	movs	r2, #0
2000642c:	2300      	movs	r3, #0
2000642e:	4631      	mov	r1, r6
20006430:	f8cd c020 	str.w	ip, [sp, #32]
20006434:	f004 fed0 	bl	2000b1d8 <__aeabi_dcmpeq>
20006438:	f8dd c020 	ldr.w	ip, [sp, #32]
2000643c:	2800      	cmp	r0, #0
2000643e:	f47f af23 	bne.w	20006288 <_svfprintf_r+0x1014>
20006442:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006444:	f1c2 0301 	rsb	r3, r2, #1
20006448:	9342      	str	r3, [sp, #264]	; 0x108
2000644a:	e71e      	b.n	2000628a <_svfprintf_r+0x1016>
2000644c:	9809      	ldr	r0, [sp, #36]	; 0x24
2000644e:	4659      	mov	r1, fp
20006450:	aa37      	add	r2, sp, #220	; 0xdc
20006452:	f7fe fe81 	bl	20005158 <__sprint_r>
20006456:	2800      	cmp	r0, #0
20006458:	f47f a85a 	bne.w	20005510 <_svfprintf_r+0x29c>
2000645c:	464b      	mov	r3, r9
2000645e:	9a18      	ldr	r2, [sp, #96]	; 0x60
20006460:	9811      	ldr	r0, [sp, #68]	; 0x44
20006462:	605a      	str	r2, [r3, #4]
20006464:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20006466:	9939      	ldr	r1, [sp, #228]	; 0xe4
20006468:	6018      	str	r0, [r3, #0]
2000646a:	3201      	adds	r2, #1
2000646c:	9818      	ldr	r0, [sp, #96]	; 0x60
2000646e:	9238      	str	r2, [sp, #224]	; 0xe0
20006470:	1809      	adds	r1, r1, r0
20006472:	2a07      	cmp	r2, #7
20006474:	9139      	str	r1, [sp, #228]	; 0xe4
20006476:	f73f a966 	bgt.w	20005746 <_svfprintf_r+0x4d2>
2000647a:	3308      	adds	r3, #8
2000647c:	f7ff b816 	b.w	200054ac <_svfprintf_r+0x238>
20006480:	2100      	movs	r1, #0
20006482:	9115      	str	r1, [sp, #84]	; 0x54
20006484:	f7fe fe38 	bl	200050f8 <strlen>
20006488:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
2000648c:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20006490:	900e      	str	r0, [sp, #56]	; 0x38
20006492:	920b      	str	r2, [sp, #44]	; 0x2c
20006494:	f7ff b8a4 	b.w	200055e0 <_svfprintf_r+0x36c>
20006498:	605c      	str	r4, [r3, #4]
2000649a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
2000649c:	601f      	str	r7, [r3, #0]
2000649e:	1c51      	adds	r1, r2, #1
200064a0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200064a2:	9138      	str	r1, [sp, #224]	; 0xe0
200064a4:	1912      	adds	r2, r2, r4
200064a6:	2907      	cmp	r1, #7
200064a8:	9239      	str	r2, [sp, #228]	; 0xe4
200064aa:	dccf      	bgt.n	2000644c <_svfprintf_r+0x11d8>
200064ac:	3308      	adds	r3, #8
200064ae:	e7d6      	b.n	2000645e <_svfprintf_r+0x11ea>
200064b0:	9916      	ldr	r1, [sp, #88]	; 0x58
200064b2:	9811      	ldr	r0, [sp, #68]	; 0x44
200064b4:	1a08      	subs	r0, r1, r0
200064b6:	900e      	str	r0, [sp, #56]	; 0x38
200064b8:	f7ff b889 	b.w	200055ce <_svfprintf_r+0x35a>
200064bc:	f1b8 0f06 	cmp.w	r8, #6
200064c0:	bf34      	ite	cc
200064c2:	4641      	movcc	r1, r8
200064c4:	2106      	movcs	r1, #6
200064c6:	f64b 5270 	movw	r2, #48496	; 0xbd70
200064ca:	f2c2 0200 	movt	r2, #8192	; 0x2000
200064ce:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
200064d2:	910e      	str	r1, [sp, #56]	; 0x38
200064d4:	9211      	str	r2, [sp, #68]	; 0x44
200064d6:	930b      	str	r3, [sp, #44]	; 0x2c
200064d8:	f7ff b963 	b.w	200057a2 <_svfprintf_r+0x52e>
200064dc:	9809      	ldr	r0, [sp, #36]	; 0x24
200064de:	4659      	mov	r1, fp
200064e0:	aa37      	add	r2, sp, #220	; 0xdc
200064e2:	f7fe fe39 	bl	20005158 <__sprint_r>
200064e6:	2800      	cmp	r0, #0
200064e8:	f47f a812 	bne.w	20005510 <_svfprintf_r+0x29c>
200064ec:	464b      	mov	r3, r9
200064ee:	e43b      	b.n	20005d68 <_svfprintf_r+0xaf4>
200064f0:	9809      	ldr	r0, [sp, #36]	; 0x24
200064f2:	4659      	mov	r1, fp
200064f4:	aa37      	add	r2, sp, #220	; 0xdc
200064f6:	f7fe fe2f 	bl	20005158 <__sprint_r>
200064fa:	2800      	cmp	r0, #0
200064fc:	f47f a808 	bne.w	20005510 <_svfprintf_r+0x29c>
20006500:	464b      	mov	r3, r9
20006502:	e5af      	b.n	20006064 <_svfprintf_r+0xdf0>
20006504:	9809      	ldr	r0, [sp, #36]	; 0x24
20006506:	4659      	mov	r1, fp
20006508:	aa37      	add	r2, sp, #220	; 0xdc
2000650a:	f7fe fe25 	bl	20005158 <__sprint_r>
2000650e:	2800      	cmp	r0, #0
20006510:	f47e affe 	bne.w	20005510 <_svfprintf_r+0x29c>
20006514:	464c      	mov	r4, r9
20006516:	e594      	b.n	20006042 <_svfprintf_r+0xdce>
20006518:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
2000651c:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
20006520:	9015      	str	r0, [sp, #84]	; 0x54
20006522:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
20006526:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
2000652a:	f7ff b859 	b.w	200055e0 <_svfprintf_r+0x36c>
2000652e:	980e      	ldr	r0, [sp, #56]	; 0x38
20006530:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20006534:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
20006538:	900b      	str	r0, [sp, #44]	; 0x2c
2000653a:	f7ff b851 	b.w	200055e0 <_svfprintf_r+0x36c>
2000653e:	9a14      	ldr	r2, [sp, #80]	; 0x50
20006540:	2a65      	cmp	r2, #101	; 0x65
20006542:	bf14      	ite	ne
20006544:	2300      	movne	r3, #0
20006546:	2301      	moveq	r3, #1
20006548:	2a45      	cmp	r2, #69	; 0x45
2000654a:	bf08      	it	eq
2000654c:	f043 0301 	orreq.w	r3, r3, #1
20006550:	2b00      	cmp	r3, #0
20006552:	d032      	beq.n	200065ba <_svfprintf_r+0x1346>
20006554:	f108 0301 	add.w	r3, r8, #1
20006558:	930b      	str	r3, [sp, #44]	; 0x2c
2000655a:	2302      	movs	r3, #2
2000655c:	e668      	b.n	20006230 <_svfprintf_r+0xfbc>
2000655e:	9814      	ldr	r0, [sp, #80]	; 0x50
20006560:	2865      	cmp	r0, #101	; 0x65
20006562:	dd62      	ble.n	2000662a <_svfprintf_r+0x13b6>
20006564:	9a14      	ldr	r2, [sp, #80]	; 0x50
20006566:	2a66      	cmp	r2, #102	; 0x66
20006568:	bf1c      	itt	ne
2000656a:	9b42      	ldrne	r3, [sp, #264]	; 0x108
2000656c:	930e      	strne	r3, [sp, #56]	; 0x38
2000656e:	d06f      	beq.n	20006650 <_svfprintf_r+0x13dc>
20006570:	9a18      	ldr	r2, [sp, #96]	; 0x60
20006572:	9b0e      	ldr	r3, [sp, #56]	; 0x38
20006574:	429a      	cmp	r2, r3
20006576:	dc5b      	bgt.n	20006630 <_svfprintf_r+0x13bc>
20006578:	f01a 0f01 	tst.w	sl, #1
2000657c:	f040 8081 	bne.w	20006682 <_svfprintf_r+0x140e>
20006580:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
20006584:	2167      	movs	r1, #103	; 0x67
20006586:	900b      	str	r0, [sp, #44]	; 0x2c
20006588:	9114      	str	r1, [sp, #80]	; 0x50
2000658a:	e6cf      	b.n	2000632c <_svfprintf_r+0x10b8>
2000658c:	9b40      	ldr	r3, [sp, #256]	; 0x100
2000658e:	459c      	cmp	ip, r3
20006590:	bf98      	it	ls
20006592:	469c      	movls	ip, r3
20006594:	f67f ae89 	bls.w	200062aa <_svfprintf_r+0x1036>
20006598:	2230      	movs	r2, #48	; 0x30
2000659a:	f803 2b01 	strb.w	r2, [r3], #1
2000659e:	459c      	cmp	ip, r3
200065a0:	9340      	str	r3, [sp, #256]	; 0x100
200065a2:	d8fa      	bhi.n	2000659a <_svfprintf_r+0x1326>
200065a4:	e681      	b.n	200062aa <_svfprintf_r+0x1036>
200065a6:	9809      	ldr	r0, [sp, #36]	; 0x24
200065a8:	4659      	mov	r1, fp
200065aa:	aa37      	add	r2, sp, #220	; 0xdc
200065ac:	f7fe fdd4 	bl	20005158 <__sprint_r>
200065b0:	2800      	cmp	r0, #0
200065b2:	f47e afad 	bne.w	20005510 <_svfprintf_r+0x29c>
200065b6:	464b      	mov	r3, r9
200065b8:	e577      	b.n	200060aa <_svfprintf_r+0xe36>
200065ba:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
200065be:	3302      	adds	r3, #2
200065c0:	e636      	b.n	20006230 <_svfprintf_r+0xfbc>
200065c2:	f246 6c67 	movw	ip, #26215	; 0x6667
200065c6:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
200065ca:	f2c6 6c66 	movt	ip, #26214	; 0x6666
200065ce:	fb8c 2103 	smull	r2, r1, ip, r3
200065d2:	17da      	asrs	r2, r3, #31
200065d4:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
200065d8:	eb02 0182 	add.w	r1, r2, r2, lsl #2
200065dc:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
200065e0:	4613      	mov	r3, r2
200065e2:	3130      	adds	r1, #48	; 0x30
200065e4:	2a09      	cmp	r2, #9
200065e6:	f800 1d01 	strb.w	r1, [r0, #-1]!
200065ea:	dcf0      	bgt.n	200065ce <_svfprintf_r+0x135a>
200065ec:	3330      	adds	r3, #48	; 0x30
200065ee:	1e42      	subs	r2, r0, #1
200065f0:	b2d9      	uxtb	r1, r3
200065f2:	f800 1c01 	strb.w	r1, [r0, #-1]
200065f6:	9b07      	ldr	r3, [sp, #28]
200065f8:	4293      	cmp	r3, r2
200065fa:	bf98      	it	ls
200065fc:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
20006600:	f67f ae84 	bls.w	2000630c <_svfprintf_r+0x1098>
20006604:	4602      	mov	r2, r0
20006606:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
2000660a:	e001      	b.n	20006610 <_svfprintf_r+0x139c>
2000660c:	f812 1b01 	ldrb.w	r1, [r2], #1
20006610:	f803 1c01 	strb.w	r1, [r3, #-1]
20006614:	4619      	mov	r1, r3
20006616:	9807      	ldr	r0, [sp, #28]
20006618:	3301      	adds	r3, #1
2000661a:	4290      	cmp	r0, r2
2000661c:	d8f6      	bhi.n	2000660c <_svfprintf_r+0x1398>
2000661e:	e675      	b.n	2000630c <_svfprintf_r+0x1098>
20006620:	202d      	movs	r0, #45	; 0x2d
20006622:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
20006626:	9015      	str	r0, [sp, #84]	; 0x54
20006628:	e5f2      	b.n	20006210 <_svfprintf_r+0xf9c>
2000662a:	9942      	ldr	r1, [sp, #264]	; 0x108
2000662c:	910e      	str	r1, [sp, #56]	; 0x38
2000662e:	e657      	b.n	200062e0 <_svfprintf_r+0x106c>
20006630:	990e      	ldr	r1, [sp, #56]	; 0x38
20006632:	9818      	ldr	r0, [sp, #96]	; 0x60
20006634:	2900      	cmp	r1, #0
20006636:	bfda      	itte	le
20006638:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
2000663a:	f1c2 0302 	rsble	r3, r2, #2
2000663e:	2301      	movgt	r3, #1
20006640:	181b      	adds	r3, r3, r0
20006642:	2167      	movs	r1, #103	; 0x67
20006644:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
20006648:	930e      	str	r3, [sp, #56]	; 0x38
2000664a:	9114      	str	r1, [sp, #80]	; 0x50
2000664c:	920b      	str	r2, [sp, #44]	; 0x2c
2000664e:	e66d      	b.n	2000632c <_svfprintf_r+0x10b8>
20006650:	9842      	ldr	r0, [sp, #264]	; 0x108
20006652:	2800      	cmp	r0, #0
20006654:	900e      	str	r0, [sp, #56]	; 0x38
20006656:	dd38      	ble.n	200066ca <_svfprintf_r+0x1456>
20006658:	f1b8 0f00 	cmp.w	r8, #0
2000665c:	d107      	bne.n	2000666e <_svfprintf_r+0x13fa>
2000665e:	f01a 0f01 	tst.w	sl, #1
20006662:	bf04      	itt	eq
20006664:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
20006668:	910b      	streq	r1, [sp, #44]	; 0x2c
2000666a:	f43f ae5f 	beq.w	2000632c <_svfprintf_r+0x10b8>
2000666e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
20006670:	2066      	movs	r0, #102	; 0x66
20006672:	9014      	str	r0, [sp, #80]	; 0x50
20006674:	1c53      	adds	r3, r2, #1
20006676:	4443      	add	r3, r8
20006678:	930e      	str	r3, [sp, #56]	; 0x38
2000667a:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
2000667e:	910b      	str	r1, [sp, #44]	; 0x2c
20006680:	e654      	b.n	2000632c <_svfprintf_r+0x10b8>
20006682:	9a0e      	ldr	r2, [sp, #56]	; 0x38
20006684:	2367      	movs	r3, #103	; 0x67
20006686:	9314      	str	r3, [sp, #80]	; 0x50
20006688:	3201      	adds	r2, #1
2000668a:	920e      	str	r2, [sp, #56]	; 0x38
2000668c:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
20006690:	900b      	str	r0, [sp, #44]	; 0x2c
20006692:	e64b      	b.n	2000632c <_svfprintf_r+0x10b8>
20006694:	222d      	movs	r2, #45	; 0x2d
20006696:	425b      	negs	r3, r3
20006698:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
2000669c:	e62c      	b.n	200062f8 <_svfprintf_r+0x1084>
2000669e:	990a      	ldr	r1, [sp, #40]	; 0x28
200066a0:	781a      	ldrb	r2, [r3, #0]
200066a2:	f8d1 8000 	ldr.w	r8, [r1]
200066a6:	3104      	adds	r1, #4
200066a8:	910a      	str	r1, [sp, #40]	; 0x28
200066aa:	f1b8 0f00 	cmp.w	r8, #0
200066ae:	bfb8      	it	lt
200066b0:	f04f 38ff 	movlt.w	r8, #4294967295
200066b4:	f7fe be47 	b.w	20005346 <_svfprintf_r+0xd2>
200066b8:	f01a 0f01 	tst.w	sl, #1
200066bc:	bf04      	itt	eq
200066be:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
200066c2:	930b      	streq	r3, [sp, #44]	; 0x2c
200066c4:	f43f ae32 	beq.w	2000632c <_svfprintf_r+0x10b8>
200066c8:	e62a      	b.n	20006320 <_svfprintf_r+0x10ac>
200066ca:	f1b8 0f00 	cmp.w	r8, #0
200066ce:	d10e      	bne.n	200066ee <_svfprintf_r+0x147a>
200066d0:	f01a 0f01 	tst.w	sl, #1
200066d4:	d10b      	bne.n	200066ee <_svfprintf_r+0x147a>
200066d6:	2201      	movs	r2, #1
200066d8:	920b      	str	r2, [sp, #44]	; 0x2c
200066da:	920e      	str	r2, [sp, #56]	; 0x38
200066dc:	e626      	b.n	2000632c <_svfprintf_r+0x10b8>
200066de:	9809      	ldr	r0, [sp, #36]	; 0x24
200066e0:	230c      	movs	r3, #12
200066e2:	f04f 31ff 	mov.w	r1, #4294967295
200066e6:	910d      	str	r1, [sp, #52]	; 0x34
200066e8:	6003      	str	r3, [r0, #0]
200066ea:	f7fe bf1a 	b.w	20005522 <_svfprintf_r+0x2ae>
200066ee:	f108 0302 	add.w	r3, r8, #2
200066f2:	2066      	movs	r0, #102	; 0x66
200066f4:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
200066f8:	930e      	str	r3, [sp, #56]	; 0x38
200066fa:	9014      	str	r0, [sp, #80]	; 0x50
200066fc:	910b      	str	r1, [sp, #44]	; 0x2c
200066fe:	e615      	b.n	2000632c <_svfprintf_r+0x10b8>

20006700 <__sprint_r>:
20006700:	6893      	ldr	r3, [r2, #8]
20006702:	b510      	push	{r4, lr}
20006704:	4614      	mov	r4, r2
20006706:	b913      	cbnz	r3, 2000670e <__sprint_r+0xe>
20006708:	6053      	str	r3, [r2, #4]
2000670a:	4618      	mov	r0, r3
2000670c:	bd10      	pop	{r4, pc}
2000670e:	f002 ffcb 	bl	200096a8 <__sfvwrite_r>
20006712:	2300      	movs	r3, #0
20006714:	6063      	str	r3, [r4, #4]
20006716:	60a3      	str	r3, [r4, #8]
20006718:	bd10      	pop	{r4, pc}
2000671a:	bf00      	nop

2000671c <_vfprintf_r>:
2000671c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006720:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20006724:	b083      	sub	sp, #12
20006726:	460e      	mov	r6, r1
20006728:	4615      	mov	r5, r2
2000672a:	469a      	mov	sl, r3
2000672c:	4681      	mov	r9, r0
2000672e:	f003 f9ab 	bl	20009a88 <_localeconv_r>
20006732:	6800      	ldr	r0, [r0, #0]
20006734:	901d      	str	r0, [sp, #116]	; 0x74
20006736:	f1b9 0f00 	cmp.w	r9, #0
2000673a:	d004      	beq.n	20006746 <_vfprintf_r+0x2a>
2000673c:	f8d9 3018 	ldr.w	r3, [r9, #24]
20006740:	2b00      	cmp	r3, #0
20006742:	f000 815a 	beq.w	200069fa <_vfprintf_r+0x2de>
20006746:	f64b 53ac 	movw	r3, #48556	; 0xbdac
2000674a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000674e:	429e      	cmp	r6, r3
20006750:	bf08      	it	eq
20006752:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20006756:	d010      	beq.n	2000677a <_vfprintf_r+0x5e>
20006758:	f64b 53cc 	movw	r3, #48588	; 0xbdcc
2000675c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006760:	429e      	cmp	r6, r3
20006762:	bf08      	it	eq
20006764:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20006768:	d007      	beq.n	2000677a <_vfprintf_r+0x5e>
2000676a:	f64b 53ec 	movw	r3, #48620	; 0xbdec
2000676e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006772:	429e      	cmp	r6, r3
20006774:	bf08      	it	eq
20006776:	f8d9 600c 	ldreq.w	r6, [r9, #12]
2000677a:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
2000677e:	fa1f f38c 	uxth.w	r3, ip
20006782:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20006786:	d109      	bne.n	2000679c <_vfprintf_r+0x80>
20006788:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
2000678c:	6e72      	ldr	r2, [r6, #100]	; 0x64
2000678e:	f8a6 c00c 	strh.w	ip, [r6, #12]
20006792:	fa1f f38c 	uxth.w	r3, ip
20006796:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
2000679a:	6672      	str	r2, [r6, #100]	; 0x64
2000679c:	f013 0f08 	tst.w	r3, #8
200067a0:	f001 8301 	beq.w	20007da6 <_vfprintf_r+0x168a>
200067a4:	6932      	ldr	r2, [r6, #16]
200067a6:	2a00      	cmp	r2, #0
200067a8:	f001 82fd 	beq.w	20007da6 <_vfprintf_r+0x168a>
200067ac:	f003 031a 	and.w	r3, r3, #26
200067b0:	2b0a      	cmp	r3, #10
200067b2:	f000 80e0 	beq.w	20006976 <_vfprintf_r+0x25a>
200067b6:	2200      	movs	r2, #0
200067b8:	9212      	str	r2, [sp, #72]	; 0x48
200067ba:	921a      	str	r2, [sp, #104]	; 0x68
200067bc:	2300      	movs	r3, #0
200067be:	921c      	str	r2, [sp, #112]	; 0x70
200067c0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200067c4:	9211      	str	r2, [sp, #68]	; 0x44
200067c6:	3404      	adds	r4, #4
200067c8:	9219      	str	r2, [sp, #100]	; 0x64
200067ca:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
200067ce:	931b      	str	r3, [sp, #108]	; 0x6c
200067d0:	3204      	adds	r2, #4
200067d2:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
200067d6:	3228      	adds	r2, #40	; 0x28
200067d8:	3303      	adds	r3, #3
200067da:	9218      	str	r2, [sp, #96]	; 0x60
200067dc:	9307      	str	r3, [sp, #28]
200067de:	2300      	movs	r3, #0
200067e0:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
200067e4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200067e8:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200067ec:	782b      	ldrb	r3, [r5, #0]
200067ee:	1e1a      	subs	r2, r3, #0
200067f0:	bf18      	it	ne
200067f2:	2201      	movne	r2, #1
200067f4:	2b25      	cmp	r3, #37	; 0x25
200067f6:	bf0c      	ite	eq
200067f8:	2200      	moveq	r2, #0
200067fa:	f002 0201 	andne.w	r2, r2, #1
200067fe:	b332      	cbz	r2, 2000684e <_vfprintf_r+0x132>
20006800:	462f      	mov	r7, r5
20006802:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20006806:	1e1a      	subs	r2, r3, #0
20006808:	bf18      	it	ne
2000680a:	2201      	movne	r2, #1
2000680c:	2b25      	cmp	r3, #37	; 0x25
2000680e:	bf0c      	ite	eq
20006810:	2200      	moveq	r2, #0
20006812:	f002 0201 	andne.w	r2, r2, #1
20006816:	2a00      	cmp	r2, #0
20006818:	d1f3      	bne.n	20006802 <_vfprintf_r+0xe6>
2000681a:	ebb7 0805 	subs.w	r8, r7, r5
2000681e:	bf08      	it	eq
20006820:	463d      	moveq	r5, r7
20006822:	d014      	beq.n	2000684e <_vfprintf_r+0x132>
20006824:	f8c4 8004 	str.w	r8, [r4, #4]
20006828:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000682c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006830:	3301      	adds	r3, #1
20006832:	6025      	str	r5, [r4, #0]
20006834:	2b07      	cmp	r3, #7
20006836:	4442      	add	r2, r8
20006838:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000683c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006840:	dc78      	bgt.n	20006934 <_vfprintf_r+0x218>
20006842:	3408      	adds	r4, #8
20006844:	9811      	ldr	r0, [sp, #68]	; 0x44
20006846:	463d      	mov	r5, r7
20006848:	4440      	add	r0, r8
2000684a:	9011      	str	r0, [sp, #68]	; 0x44
2000684c:	783b      	ldrb	r3, [r7, #0]
2000684e:	2b00      	cmp	r3, #0
20006850:	d07c      	beq.n	2000694c <_vfprintf_r+0x230>
20006852:	1c6b      	adds	r3, r5, #1
20006854:	f04f 37ff 	mov.w	r7, #4294967295
20006858:	202b      	movs	r0, #43	; 0x2b
2000685a:	f04f 0c20 	mov.w	ip, #32
2000685e:	2100      	movs	r1, #0
20006860:	f04f 0200 	mov.w	r2, #0
20006864:	910f      	str	r1, [sp, #60]	; 0x3c
20006866:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
2000686a:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
2000686e:	786a      	ldrb	r2, [r5, #1]
20006870:	910a      	str	r1, [sp, #40]	; 0x28
20006872:	1c5d      	adds	r5, r3, #1
20006874:	f1a2 0320 	sub.w	r3, r2, #32
20006878:	2b58      	cmp	r3, #88	; 0x58
2000687a:	f200 8286 	bhi.w	20006d8a <_vfprintf_r+0x66e>
2000687e:	e8df f013 	tbh	[pc, r3, lsl #1]
20006882:	0298      	.short	0x0298
20006884:	02840284 	.word	0x02840284
20006888:	028402a4 	.word	0x028402a4
2000688c:	02840284 	.word	0x02840284
20006890:	02840284 	.word	0x02840284
20006894:	02ad0284 	.word	0x02ad0284
20006898:	028402ba 	.word	0x028402ba
2000689c:	02ca02c1 	.word	0x02ca02c1
200068a0:	02e70284 	.word	0x02e70284
200068a4:	02f002f0 	.word	0x02f002f0
200068a8:	02f002f0 	.word	0x02f002f0
200068ac:	02f002f0 	.word	0x02f002f0
200068b0:	02f002f0 	.word	0x02f002f0
200068b4:	028402f0 	.word	0x028402f0
200068b8:	02840284 	.word	0x02840284
200068bc:	02840284 	.word	0x02840284
200068c0:	02840284 	.word	0x02840284
200068c4:	02840284 	.word	0x02840284
200068c8:	03040284 	.word	0x03040284
200068cc:	02840326 	.word	0x02840326
200068d0:	02840326 	.word	0x02840326
200068d4:	02840284 	.word	0x02840284
200068d8:	036a0284 	.word	0x036a0284
200068dc:	02840284 	.word	0x02840284
200068e0:	02840481 	.word	0x02840481
200068e4:	02840284 	.word	0x02840284
200068e8:	02840284 	.word	0x02840284
200068ec:	02840414 	.word	0x02840414
200068f0:	042f0284 	.word	0x042f0284
200068f4:	02840284 	.word	0x02840284
200068f8:	02840284 	.word	0x02840284
200068fc:	02840284 	.word	0x02840284
20006900:	02840284 	.word	0x02840284
20006904:	02840284 	.word	0x02840284
20006908:	0465044f 	.word	0x0465044f
2000690c:	03260326 	.word	0x03260326
20006910:	03730326 	.word	0x03730326
20006914:	02840465 	.word	0x02840465
20006918:	03790284 	.word	0x03790284
2000691c:	03850284 	.word	0x03850284
20006920:	03ad0396 	.word	0x03ad0396
20006924:	0284040a 	.word	0x0284040a
20006928:	028403cc 	.word	0x028403cc
2000692c:	028403f4 	.word	0x028403f4
20006930:	00c00284 	.word	0x00c00284
20006934:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006938:	4648      	mov	r0, r9
2000693a:	4631      	mov	r1, r6
2000693c:	320c      	adds	r2, #12
2000693e:	f7ff fedf 	bl	20006700 <__sprint_r>
20006942:	b958      	cbnz	r0, 2000695c <_vfprintf_r+0x240>
20006944:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006948:	3404      	adds	r4, #4
2000694a:	e77b      	b.n	20006844 <_vfprintf_r+0x128>
2000694c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20006950:	2b00      	cmp	r3, #0
20006952:	f041 8192 	bne.w	20007c7a <_vfprintf_r+0x155e>
20006956:	2300      	movs	r3, #0
20006958:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000695c:	89b3      	ldrh	r3, [r6, #12]
2000695e:	f013 0f40 	tst.w	r3, #64	; 0x40
20006962:	d002      	beq.n	2000696a <_vfprintf_r+0x24e>
20006964:	f04f 30ff 	mov.w	r0, #4294967295
20006968:	9011      	str	r0, [sp, #68]	; 0x44
2000696a:	9811      	ldr	r0, [sp, #68]	; 0x44
2000696c:	b05f      	add	sp, #380	; 0x17c
2000696e:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
20006972:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006976:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
2000697a:	2b00      	cmp	r3, #0
2000697c:	f6ff af1b 	blt.w	200067b6 <_vfprintf_r+0x9a>
20006980:	6a37      	ldr	r7, [r6, #32]
20006982:	f02c 0c02 	bic.w	ip, ip, #2
20006986:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
2000698a:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
2000698e:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
20006992:	340c      	adds	r4, #12
20006994:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20006998:	462a      	mov	r2, r5
2000699a:	4653      	mov	r3, sl
2000699c:	4648      	mov	r0, r9
2000699e:	4621      	mov	r1, r4
200069a0:	ad1f      	add	r5, sp, #124	; 0x7c
200069a2:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
200069a6:	2700      	movs	r7, #0
200069a8:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
200069ac:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
200069b0:	f44f 6580 	mov.w	r5, #1024	; 0x400
200069b4:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
200069b8:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
200069bc:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
200069c0:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
200069c4:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
200069c8:	f7ff fea8 	bl	2000671c <_vfprintf_r>
200069cc:	2800      	cmp	r0, #0
200069ce:	9011      	str	r0, [sp, #68]	; 0x44
200069d0:	db09      	blt.n	200069e6 <_vfprintf_r+0x2ca>
200069d2:	4621      	mov	r1, r4
200069d4:	4648      	mov	r0, r9
200069d6:	f002 fb93 	bl	20009100 <_fflush_r>
200069da:	9911      	ldr	r1, [sp, #68]	; 0x44
200069dc:	42b8      	cmp	r0, r7
200069de:	bf18      	it	ne
200069e0:	f04f 31ff 	movne.w	r1, #4294967295
200069e4:	9111      	str	r1, [sp, #68]	; 0x44
200069e6:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
200069ea:	f013 0f40 	tst.w	r3, #64	; 0x40
200069ee:	d0bc      	beq.n	2000696a <_vfprintf_r+0x24e>
200069f0:	89b3      	ldrh	r3, [r6, #12]
200069f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200069f6:	81b3      	strh	r3, [r6, #12]
200069f8:	e7b7      	b.n	2000696a <_vfprintf_r+0x24e>
200069fa:	4648      	mov	r0, r9
200069fc:	f002 fcf0 	bl	200093e0 <__sinit>
20006a00:	e6a1      	b.n	20006746 <_vfprintf_r+0x2a>
20006a02:	980a      	ldr	r0, [sp, #40]	; 0x28
20006a04:	f64b 5c5c 	movw	ip, #48476	; 0xbd5c
20006a08:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20006a0c:	9216      	str	r2, [sp, #88]	; 0x58
20006a0e:	f010 0f20 	tst.w	r0, #32
20006a12:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
20006a16:	f000 836e 	beq.w	200070f6 <_vfprintf_r+0x9da>
20006a1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006a1c:	1dcb      	adds	r3, r1, #7
20006a1e:	f023 0307 	bic.w	r3, r3, #7
20006a22:	f103 0208 	add.w	r2, r3, #8
20006a26:	920b      	str	r2, [sp, #44]	; 0x2c
20006a28:	e9d3 ab00 	ldrd	sl, fp, [r3]
20006a2c:	ea5a 020b 	orrs.w	r2, sl, fp
20006a30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006a32:	bf0c      	ite	eq
20006a34:	2200      	moveq	r2, #0
20006a36:	2201      	movne	r2, #1
20006a38:	4213      	tst	r3, r2
20006a3a:	f040 866b 	bne.w	20007714 <_vfprintf_r+0xff8>
20006a3e:	2302      	movs	r3, #2
20006a40:	f04f 0100 	mov.w	r1, #0
20006a44:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20006a48:	2f00      	cmp	r7, #0
20006a4a:	bfa2      	ittt	ge
20006a4c:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20006a50:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20006a54:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20006a58:	2f00      	cmp	r7, #0
20006a5a:	bf18      	it	ne
20006a5c:	f042 0201 	orrne.w	r2, r2, #1
20006a60:	2a00      	cmp	r2, #0
20006a62:	f000 841e 	beq.w	200072a2 <_vfprintf_r+0xb86>
20006a66:	2b01      	cmp	r3, #1
20006a68:	f000 85de 	beq.w	20007628 <_vfprintf_r+0xf0c>
20006a6c:	2b02      	cmp	r3, #2
20006a6e:	f000 85c1 	beq.w	200075f4 <_vfprintf_r+0xed8>
20006a72:	9918      	ldr	r1, [sp, #96]	; 0x60
20006a74:	9113      	str	r1, [sp, #76]	; 0x4c
20006a76:	ea4f 08da 	mov.w	r8, sl, lsr #3
20006a7a:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
20006a7e:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
20006a82:	f00a 0007 	and.w	r0, sl, #7
20006a86:	46e3      	mov	fp, ip
20006a88:	46c2      	mov	sl, r8
20006a8a:	3030      	adds	r0, #48	; 0x30
20006a8c:	ea5a 020b 	orrs.w	r2, sl, fp
20006a90:	f801 0d01 	strb.w	r0, [r1, #-1]!
20006a94:	d1ef      	bne.n	20006a76 <_vfprintf_r+0x35a>
20006a96:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20006a9a:	9113      	str	r1, [sp, #76]	; 0x4c
20006a9c:	f01c 0f01 	tst.w	ip, #1
20006aa0:	f040 868c 	bne.w	200077bc <_vfprintf_r+0x10a0>
20006aa4:	9818      	ldr	r0, [sp, #96]	; 0x60
20006aa6:	1a40      	subs	r0, r0, r1
20006aa8:	9010      	str	r0, [sp, #64]	; 0x40
20006aaa:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20006aae:	9a10      	ldr	r2, [sp, #64]	; 0x40
20006ab0:	9717      	str	r7, [sp, #92]	; 0x5c
20006ab2:	42ba      	cmp	r2, r7
20006ab4:	bfb8      	it	lt
20006ab6:	463a      	movlt	r2, r7
20006ab8:	920c      	str	r2, [sp, #48]	; 0x30
20006aba:	b113      	cbz	r3, 20006ac2 <_vfprintf_r+0x3a6>
20006abc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20006abe:	3201      	adds	r2, #1
20006ac0:	920c      	str	r2, [sp, #48]	; 0x30
20006ac2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006ac4:	980a      	ldr	r0, [sp, #40]	; 0x28
20006ac6:	f013 0302 	ands.w	r3, r3, #2
20006aca:	9315      	str	r3, [sp, #84]	; 0x54
20006acc:	bf1e      	ittt	ne
20006ace:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
20006ad2:	f10c 0c02 	addne.w	ip, ip, #2
20006ad6:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
20006ada:	f010 0084 	ands.w	r0, r0, #132	; 0x84
20006ade:	9014      	str	r0, [sp, #80]	; 0x50
20006ae0:	d14d      	bne.n	20006b7e <_vfprintf_r+0x462>
20006ae2:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006ae4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20006ae6:	1a8f      	subs	r7, r1, r2
20006ae8:	2f00      	cmp	r7, #0
20006aea:	dd48      	ble.n	20006b7e <_vfprintf_r+0x462>
20006aec:	2f10      	cmp	r7, #16
20006aee:	f64b 587c 	movw	r8, #48508	; 0xbd7c
20006af2:	bfd8      	it	le
20006af4:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20006af8:	dd30      	ble.n	20006b5c <_vfprintf_r+0x440>
20006afa:	f2c2 0800 	movt	r8, #8192	; 0x2000
20006afe:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20006b02:	4643      	mov	r3, r8
20006b04:	f04f 0a10 	mov.w	sl, #16
20006b08:	46a8      	mov	r8, r5
20006b0a:	f10b 0b0c 	add.w	fp, fp, #12
20006b0e:	461d      	mov	r5, r3
20006b10:	e002      	b.n	20006b18 <_vfprintf_r+0x3fc>
20006b12:	3f10      	subs	r7, #16
20006b14:	2f10      	cmp	r7, #16
20006b16:	dd1e      	ble.n	20006b56 <_vfprintf_r+0x43a>
20006b18:	f8c4 a004 	str.w	sl, [r4, #4]
20006b1c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006b20:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006b24:	3301      	adds	r3, #1
20006b26:	6025      	str	r5, [r4, #0]
20006b28:	3210      	adds	r2, #16
20006b2a:	2b07      	cmp	r3, #7
20006b2c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006b30:	f104 0408 	add.w	r4, r4, #8
20006b34:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006b38:	ddeb      	ble.n	20006b12 <_vfprintf_r+0x3f6>
20006b3a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006b3e:	4648      	mov	r0, r9
20006b40:	4631      	mov	r1, r6
20006b42:	465a      	mov	r2, fp
20006b44:	3404      	adds	r4, #4
20006b46:	f7ff fddb 	bl	20006700 <__sprint_r>
20006b4a:	2800      	cmp	r0, #0
20006b4c:	f47f af06 	bne.w	2000695c <_vfprintf_r+0x240>
20006b50:	3f10      	subs	r7, #16
20006b52:	2f10      	cmp	r7, #16
20006b54:	dce0      	bgt.n	20006b18 <_vfprintf_r+0x3fc>
20006b56:	462b      	mov	r3, r5
20006b58:	4645      	mov	r5, r8
20006b5a:	4698      	mov	r8, r3
20006b5c:	6067      	str	r7, [r4, #4]
20006b5e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006b62:	f8c4 8000 	str.w	r8, [r4]
20006b66:	1c5a      	adds	r2, r3, #1
20006b68:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20006b6c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20006b70:	19db      	adds	r3, r3, r7
20006b72:	2a07      	cmp	r2, #7
20006b74:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20006b78:	f300 858a 	bgt.w	20007690 <_vfprintf_r+0xf74>
20006b7c:	3408      	adds	r4, #8
20006b7e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20006b82:	b19b      	cbz	r3, 20006bac <_vfprintf_r+0x490>
20006b84:	2301      	movs	r3, #1
20006b86:	6063      	str	r3, [r4, #4]
20006b88:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006b8c:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20006b90:	3207      	adds	r2, #7
20006b92:	6022      	str	r2, [r4, #0]
20006b94:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006b98:	3301      	adds	r3, #1
20006b9a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006b9e:	3201      	adds	r2, #1
20006ba0:	2b07      	cmp	r3, #7
20006ba2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006ba6:	f300 84b6 	bgt.w	20007516 <_vfprintf_r+0xdfa>
20006baa:	3408      	adds	r4, #8
20006bac:	9b15      	ldr	r3, [sp, #84]	; 0x54
20006bae:	b19b      	cbz	r3, 20006bd8 <_vfprintf_r+0x4bc>
20006bb0:	2302      	movs	r3, #2
20006bb2:	6063      	str	r3, [r4, #4]
20006bb4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006bb8:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20006bbc:	3204      	adds	r2, #4
20006bbe:	6022      	str	r2, [r4, #0]
20006bc0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006bc4:	3301      	adds	r3, #1
20006bc6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006bca:	3202      	adds	r2, #2
20006bcc:	2b07      	cmp	r3, #7
20006bce:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006bd2:	f300 84af 	bgt.w	20007534 <_vfprintf_r+0xe18>
20006bd6:	3408      	adds	r4, #8
20006bd8:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
20006bdc:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20006be0:	f000 8376 	beq.w	200072d0 <_vfprintf_r+0xbb4>
20006be4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20006be6:	9a10      	ldr	r2, [sp, #64]	; 0x40
20006be8:	1a9f      	subs	r7, r3, r2
20006bea:	2f00      	cmp	r7, #0
20006bec:	dd43      	ble.n	20006c76 <_vfprintf_r+0x55a>
20006bee:	2f10      	cmp	r7, #16
20006bf0:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20007780 <_vfprintf_r+0x1064>
20006bf4:	dd2e      	ble.n	20006c54 <_vfprintf_r+0x538>
20006bf6:	4643      	mov	r3, r8
20006bf8:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20006bfc:	46a8      	mov	r8, r5
20006bfe:	f04f 0a10 	mov.w	sl, #16
20006c02:	f10b 0b0c 	add.w	fp, fp, #12
20006c06:	461d      	mov	r5, r3
20006c08:	e002      	b.n	20006c10 <_vfprintf_r+0x4f4>
20006c0a:	3f10      	subs	r7, #16
20006c0c:	2f10      	cmp	r7, #16
20006c0e:	dd1e      	ble.n	20006c4e <_vfprintf_r+0x532>
20006c10:	f8c4 a004 	str.w	sl, [r4, #4]
20006c14:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006c18:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006c1c:	3301      	adds	r3, #1
20006c1e:	6025      	str	r5, [r4, #0]
20006c20:	3210      	adds	r2, #16
20006c22:	2b07      	cmp	r3, #7
20006c24:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006c28:	f104 0408 	add.w	r4, r4, #8
20006c2c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006c30:	ddeb      	ble.n	20006c0a <_vfprintf_r+0x4ee>
20006c32:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006c36:	4648      	mov	r0, r9
20006c38:	4631      	mov	r1, r6
20006c3a:	465a      	mov	r2, fp
20006c3c:	3404      	adds	r4, #4
20006c3e:	f7ff fd5f 	bl	20006700 <__sprint_r>
20006c42:	2800      	cmp	r0, #0
20006c44:	f47f ae8a 	bne.w	2000695c <_vfprintf_r+0x240>
20006c48:	3f10      	subs	r7, #16
20006c4a:	2f10      	cmp	r7, #16
20006c4c:	dce0      	bgt.n	20006c10 <_vfprintf_r+0x4f4>
20006c4e:	462b      	mov	r3, r5
20006c50:	4645      	mov	r5, r8
20006c52:	4698      	mov	r8, r3
20006c54:	6067      	str	r7, [r4, #4]
20006c56:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006c5a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006c5e:	3301      	adds	r3, #1
20006c60:	f8c4 8000 	str.w	r8, [r4]
20006c64:	19d2      	adds	r2, r2, r7
20006c66:	2b07      	cmp	r3, #7
20006c68:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006c6c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006c70:	f300 8442 	bgt.w	200074f8 <_vfprintf_r+0xddc>
20006c74:	3408      	adds	r4, #8
20006c76:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20006c7a:	f41c 7f80 	tst.w	ip, #256	; 0x100
20006c7e:	f040 829d 	bne.w	200071bc <_vfprintf_r+0xaa0>
20006c82:	9810      	ldr	r0, [sp, #64]	; 0x40
20006c84:	9913      	ldr	r1, [sp, #76]	; 0x4c
20006c86:	6060      	str	r0, [r4, #4]
20006c88:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006c8c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006c90:	3301      	adds	r3, #1
20006c92:	6021      	str	r1, [r4, #0]
20006c94:	1812      	adds	r2, r2, r0
20006c96:	2b07      	cmp	r3, #7
20006c98:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006c9c:	bfd8      	it	le
20006c9e:	f104 0308 	addle.w	r3, r4, #8
20006ca2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006ca6:	f300 839b 	bgt.w	200073e0 <_vfprintf_r+0xcc4>
20006caa:	990a      	ldr	r1, [sp, #40]	; 0x28
20006cac:	f011 0f04 	tst.w	r1, #4
20006cb0:	d055      	beq.n	20006d5e <_vfprintf_r+0x642>
20006cb2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006cb4:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
20006cb8:	ebcc 0702 	rsb	r7, ip, r2
20006cbc:	2f00      	cmp	r7, #0
20006cbe:	dd4e      	ble.n	20006d5e <_vfprintf_r+0x642>
20006cc0:	2f10      	cmp	r7, #16
20006cc2:	f64b 587c 	movw	r8, #48508	; 0xbd7c
20006cc6:	bfd8      	it	le
20006cc8:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20006ccc:	dd2e      	ble.n	20006d2c <_vfprintf_r+0x610>
20006cce:	f2c2 0800 	movt	r8, #8192	; 0x2000
20006cd2:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20006cd6:	4642      	mov	r2, r8
20006cd8:	2410      	movs	r4, #16
20006cda:	46a8      	mov	r8, r5
20006cdc:	f10a 0a0c 	add.w	sl, sl, #12
20006ce0:	4615      	mov	r5, r2
20006ce2:	e002      	b.n	20006cea <_vfprintf_r+0x5ce>
20006ce4:	3f10      	subs	r7, #16
20006ce6:	2f10      	cmp	r7, #16
20006ce8:	dd1d      	ble.n	20006d26 <_vfprintf_r+0x60a>
20006cea:	605c      	str	r4, [r3, #4]
20006cec:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20006cf0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20006cf4:	3201      	adds	r2, #1
20006cf6:	601d      	str	r5, [r3, #0]
20006cf8:	3110      	adds	r1, #16
20006cfa:	2a07      	cmp	r2, #7
20006cfc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20006d00:	f103 0308 	add.w	r3, r3, #8
20006d04:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20006d08:	ddec      	ble.n	20006ce4 <_vfprintf_r+0x5c8>
20006d0a:	4648      	mov	r0, r9
20006d0c:	4631      	mov	r1, r6
20006d0e:	4652      	mov	r2, sl
20006d10:	f7ff fcf6 	bl	20006700 <__sprint_r>
20006d14:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20006d18:	3304      	adds	r3, #4
20006d1a:	2800      	cmp	r0, #0
20006d1c:	f47f ae1e 	bne.w	2000695c <_vfprintf_r+0x240>
20006d20:	3f10      	subs	r7, #16
20006d22:	2f10      	cmp	r7, #16
20006d24:	dce1      	bgt.n	20006cea <_vfprintf_r+0x5ce>
20006d26:	462a      	mov	r2, r5
20006d28:	4645      	mov	r5, r8
20006d2a:	4690      	mov	r8, r2
20006d2c:	605f      	str	r7, [r3, #4]
20006d2e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20006d32:	f8c3 8000 	str.w	r8, [r3]
20006d36:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20006d3a:	3201      	adds	r2, #1
20006d3c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20006d40:	18fb      	adds	r3, r7, r3
20006d42:	2a07      	cmp	r2, #7
20006d44:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20006d48:	dd0b      	ble.n	20006d62 <_vfprintf_r+0x646>
20006d4a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006d4e:	4648      	mov	r0, r9
20006d50:	4631      	mov	r1, r6
20006d52:	320c      	adds	r2, #12
20006d54:	f7ff fcd4 	bl	20006700 <__sprint_r>
20006d58:	2800      	cmp	r0, #0
20006d5a:	f47f adff 	bne.w	2000695c <_vfprintf_r+0x240>
20006d5e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20006d62:	9811      	ldr	r0, [sp, #68]	; 0x44
20006d64:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20006d66:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006d68:	428a      	cmp	r2, r1
20006d6a:	bfac      	ite	ge
20006d6c:	1880      	addge	r0, r0, r2
20006d6e:	1840      	addlt	r0, r0, r1
20006d70:	9011      	str	r0, [sp, #68]	; 0x44
20006d72:	2b00      	cmp	r3, #0
20006d74:	f040 8342 	bne.w	200073fc <_vfprintf_r+0xce0>
20006d78:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006d7c:	2300      	movs	r3, #0
20006d7e:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
20006d82:	3404      	adds	r4, #4
20006d84:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006d88:	e530      	b.n	200067ec <_vfprintf_r+0xd0>
20006d8a:	9216      	str	r2, [sp, #88]	; 0x58
20006d8c:	2a00      	cmp	r2, #0
20006d8e:	f43f addd 	beq.w	2000694c <_vfprintf_r+0x230>
20006d92:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
20006d96:	2301      	movs	r3, #1
20006d98:	f04f 0c00 	mov.w	ip, #0
20006d9c:	3004      	adds	r0, #4
20006d9e:	930c      	str	r3, [sp, #48]	; 0x30
20006da0:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
20006da4:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20006da8:	9013      	str	r0, [sp, #76]	; 0x4c
20006daa:	9310      	str	r3, [sp, #64]	; 0x40
20006dac:	2100      	movs	r1, #0
20006dae:	9117      	str	r1, [sp, #92]	; 0x5c
20006db0:	e687      	b.n	20006ac2 <_vfprintf_r+0x3a6>
20006db2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20006db6:	2b00      	cmp	r3, #0
20006db8:	f040 852b 	bne.w	20007812 <_vfprintf_r+0x10f6>
20006dbc:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006dbe:	462b      	mov	r3, r5
20006dc0:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20006dc4:	782a      	ldrb	r2, [r5, #0]
20006dc6:	910b      	str	r1, [sp, #44]	; 0x2c
20006dc8:	e553      	b.n	20006872 <_vfprintf_r+0x156>
20006dca:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006dcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006dce:	f043 0301 	orr.w	r3, r3, #1
20006dd2:	930a      	str	r3, [sp, #40]	; 0x28
20006dd4:	462b      	mov	r3, r5
20006dd6:	782a      	ldrb	r2, [r5, #0]
20006dd8:	910b      	str	r1, [sp, #44]	; 0x2c
20006dda:	e54a      	b.n	20006872 <_vfprintf_r+0x156>
20006ddc:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006dde:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006de0:	6809      	ldr	r1, [r1, #0]
20006de2:	910f      	str	r1, [sp, #60]	; 0x3c
20006de4:	1d11      	adds	r1, r2, #4
20006de6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20006de8:	2b00      	cmp	r3, #0
20006dea:	f2c0 8780 	blt.w	20007cee <_vfprintf_r+0x15d2>
20006dee:	782a      	ldrb	r2, [r5, #0]
20006df0:	462b      	mov	r3, r5
20006df2:	910b      	str	r1, [sp, #44]	; 0x2c
20006df4:	e53d      	b.n	20006872 <_vfprintf_r+0x156>
20006df6:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006df8:	462b      	mov	r3, r5
20006dfa:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20006dfe:	782a      	ldrb	r2, [r5, #0]
20006e00:	910b      	str	r1, [sp, #44]	; 0x2c
20006e02:	e536      	b.n	20006872 <_vfprintf_r+0x156>
20006e04:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006e06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006e08:	f043 0304 	orr.w	r3, r3, #4
20006e0c:	930a      	str	r3, [sp, #40]	; 0x28
20006e0e:	462b      	mov	r3, r5
20006e10:	782a      	ldrb	r2, [r5, #0]
20006e12:	910b      	str	r1, [sp, #44]	; 0x2c
20006e14:	e52d      	b.n	20006872 <_vfprintf_r+0x156>
20006e16:	462b      	mov	r3, r5
20006e18:	f813 2b01 	ldrb.w	r2, [r3], #1
20006e1c:	2a2a      	cmp	r2, #42	; 0x2a
20006e1e:	f001 80cd 	beq.w	20007fbc <_vfprintf_r+0x18a0>
20006e22:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20006e26:	2909      	cmp	r1, #9
20006e28:	f201 8037 	bhi.w	20007e9a <_vfprintf_r+0x177e>
20006e2c:	3502      	adds	r5, #2
20006e2e:	2700      	movs	r7, #0
20006e30:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20006e34:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20006e38:	462b      	mov	r3, r5
20006e3a:	3501      	adds	r5, #1
20006e3c:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20006e40:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20006e44:	2909      	cmp	r1, #9
20006e46:	d9f3      	bls.n	20006e30 <_vfprintf_r+0x714>
20006e48:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
20006e4c:	461d      	mov	r5, r3
20006e4e:	e511      	b.n	20006874 <_vfprintf_r+0x158>
20006e50:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006e52:	462b      	mov	r3, r5
20006e54:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006e56:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20006e5a:	920a      	str	r2, [sp, #40]	; 0x28
20006e5c:	782a      	ldrb	r2, [r5, #0]
20006e5e:	910b      	str	r1, [sp, #44]	; 0x2c
20006e60:	e507      	b.n	20006872 <_vfprintf_r+0x156>
20006e62:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20006e66:	f04f 0800 	mov.w	r8, #0
20006e6a:	462b      	mov	r3, r5
20006e6c:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20006e70:	f813 2b01 	ldrb.w	r2, [r3], #1
20006e74:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20006e78:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20006e7c:	461d      	mov	r5, r3
20006e7e:	2909      	cmp	r1, #9
20006e80:	d9f3      	bls.n	20006e6a <_vfprintf_r+0x74e>
20006e82:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
20006e86:	461d      	mov	r5, r3
20006e88:	e4f4      	b.n	20006874 <_vfprintf_r+0x158>
20006e8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006e8c:	9216      	str	r2, [sp, #88]	; 0x58
20006e8e:	f043 0310 	orr.w	r3, r3, #16
20006e92:	930a      	str	r3, [sp, #40]	; 0x28
20006e94:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20006e98:	f01c 0f20 	tst.w	ip, #32
20006e9c:	f000 815d 	beq.w	2000715a <_vfprintf_r+0xa3e>
20006ea0:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006ea2:	1dc3      	adds	r3, r0, #7
20006ea4:	f023 0307 	bic.w	r3, r3, #7
20006ea8:	f103 0108 	add.w	r1, r3, #8
20006eac:	910b      	str	r1, [sp, #44]	; 0x2c
20006eae:	e9d3 ab00 	ldrd	sl, fp, [r3]
20006eb2:	f1ba 0f00 	cmp.w	sl, #0
20006eb6:	f17b 0200 	sbcs.w	r2, fp, #0
20006eba:	f2c0 849b 	blt.w	200077f4 <_vfprintf_r+0x10d8>
20006ebe:	ea5a 030b 	orrs.w	r3, sl, fp
20006ec2:	f04f 0301 	mov.w	r3, #1
20006ec6:	bf0c      	ite	eq
20006ec8:	2200      	moveq	r2, #0
20006eca:	2201      	movne	r2, #1
20006ecc:	e5bc      	b.n	20006a48 <_vfprintf_r+0x32c>
20006ece:	980a      	ldr	r0, [sp, #40]	; 0x28
20006ed0:	9216      	str	r2, [sp, #88]	; 0x58
20006ed2:	f010 0f08 	tst.w	r0, #8
20006ed6:	f000 84ed 	beq.w	200078b4 <_vfprintf_r+0x1198>
20006eda:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006edc:	1dcb      	adds	r3, r1, #7
20006ede:	f023 0307 	bic.w	r3, r3, #7
20006ee2:	f103 0208 	add.w	r2, r3, #8
20006ee6:	920b      	str	r2, [sp, #44]	; 0x2c
20006ee8:	f8d3 8004 	ldr.w	r8, [r3, #4]
20006eec:	f8d3 a000 	ldr.w	sl, [r3]
20006ef0:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20006ef4:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20006ef8:	4650      	mov	r0, sl
20006efa:	4641      	mov	r1, r8
20006efc:	f003 fd82 	bl	2000aa04 <__isinfd>
20006f00:	4683      	mov	fp, r0
20006f02:	2800      	cmp	r0, #0
20006f04:	f000 8599 	beq.w	20007a3a <_vfprintf_r+0x131e>
20006f08:	4650      	mov	r0, sl
20006f0a:	2200      	movs	r2, #0
20006f0c:	2300      	movs	r3, #0
20006f0e:	4641      	mov	r1, r8
20006f10:	f004 f96c 	bl	2000b1ec <__aeabi_dcmplt>
20006f14:	2800      	cmp	r0, #0
20006f16:	f040 850b 	bne.w	20007930 <_vfprintf_r+0x1214>
20006f1a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20006f1e:	f64b 5150 	movw	r1, #48464	; 0xbd50
20006f22:	f64b 524c 	movw	r2, #48460	; 0xbd4c
20006f26:	9816      	ldr	r0, [sp, #88]	; 0x58
20006f28:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006f2c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006f30:	f04f 0c03 	mov.w	ip, #3
20006f34:	2847      	cmp	r0, #71	; 0x47
20006f36:	bfd8      	it	le
20006f38:	4611      	movle	r1, r2
20006f3a:	9113      	str	r1, [sp, #76]	; 0x4c
20006f3c:	990a      	ldr	r1, [sp, #40]	; 0x28
20006f3e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20006f42:	f021 0180 	bic.w	r1, r1, #128	; 0x80
20006f46:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20006f4a:	910a      	str	r1, [sp, #40]	; 0x28
20006f4c:	f04f 0c00 	mov.w	ip, #0
20006f50:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20006f54:	e5b1      	b.n	20006aba <_vfprintf_r+0x39e>
20006f56:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006f58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006f5a:	f043 0308 	orr.w	r3, r3, #8
20006f5e:	930a      	str	r3, [sp, #40]	; 0x28
20006f60:	462b      	mov	r3, r5
20006f62:	782a      	ldrb	r2, [r5, #0]
20006f64:	910b      	str	r1, [sp, #44]	; 0x2c
20006f66:	e484      	b.n	20006872 <_vfprintf_r+0x156>
20006f68:	990a      	ldr	r1, [sp, #40]	; 0x28
20006f6a:	f041 0140 	orr.w	r1, r1, #64	; 0x40
20006f6e:	910a      	str	r1, [sp, #40]	; 0x28
20006f70:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006f72:	e73c      	b.n	20006dee <_vfprintf_r+0x6d2>
20006f74:	782a      	ldrb	r2, [r5, #0]
20006f76:	2a6c      	cmp	r2, #108	; 0x6c
20006f78:	f000 8555 	beq.w	20007a26 <_vfprintf_r+0x130a>
20006f7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006f7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006f80:	910b      	str	r1, [sp, #44]	; 0x2c
20006f82:	f043 0310 	orr.w	r3, r3, #16
20006f86:	930a      	str	r3, [sp, #40]	; 0x28
20006f88:	462b      	mov	r3, r5
20006f8a:	e472      	b.n	20006872 <_vfprintf_r+0x156>
20006f8c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006f8e:	f012 0f20 	tst.w	r2, #32
20006f92:	f000 8482 	beq.w	2000789a <_vfprintf_r+0x117e>
20006f96:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006f98:	9a11      	ldr	r2, [sp, #68]	; 0x44
20006f9a:	6803      	ldr	r3, [r0, #0]
20006f9c:	4610      	mov	r0, r2
20006f9e:	ea4f 71e0 	mov.w	r1, r0, asr #31
20006fa2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006fa4:	e9c3 0100 	strd	r0, r1, [r3]
20006fa8:	f102 0a04 	add.w	sl, r2, #4
20006fac:	e41e      	b.n	200067ec <_vfprintf_r+0xd0>
20006fae:	9216      	str	r2, [sp, #88]	; 0x58
20006fb0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006fb2:	f012 0320 	ands.w	r3, r2, #32
20006fb6:	f000 80ef 	beq.w	20007198 <_vfprintf_r+0xa7c>
20006fba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20006fbc:	1dda      	adds	r2, r3, #7
20006fbe:	2300      	movs	r3, #0
20006fc0:	f022 0207 	bic.w	r2, r2, #7
20006fc4:	f102 0c08 	add.w	ip, r2, #8
20006fc8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20006fcc:	e9d2 ab00 	ldrd	sl, fp, [r2]
20006fd0:	ea5a 000b 	orrs.w	r0, sl, fp
20006fd4:	bf0c      	ite	eq
20006fd6:	2200      	moveq	r2, #0
20006fd8:	2201      	movne	r2, #1
20006fda:	e531      	b.n	20006a40 <_vfprintf_r+0x324>
20006fdc:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006fde:	2178      	movs	r1, #120	; 0x78
20006fe0:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20006fe4:	9116      	str	r1, [sp, #88]	; 0x58
20006fe6:	6803      	ldr	r3, [r0, #0]
20006fe8:	f64b 505c 	movw	r0, #48476	; 0xbd5c
20006fec:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
20006ff0:	2130      	movs	r1, #48	; 0x30
20006ff2:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20006ff6:	f04c 0c02 	orr.w	ip, ip, #2
20006ffa:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006ffc:	1e1a      	subs	r2, r3, #0
20006ffe:	bf18      	it	ne
20007000:	2201      	movne	r2, #1
20007002:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007006:	469a      	mov	sl, r3
20007008:	f04f 0b00 	mov.w	fp, #0
2000700c:	3104      	adds	r1, #4
2000700e:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20007012:	9019      	str	r0, [sp, #100]	; 0x64
20007014:	2302      	movs	r3, #2
20007016:	910b      	str	r1, [sp, #44]	; 0x2c
20007018:	e512      	b.n	20006a40 <_vfprintf_r+0x324>
2000701a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000701c:	9216      	str	r2, [sp, #88]	; 0x58
2000701e:	f04f 0200 	mov.w	r2, #0
20007022:	1d18      	adds	r0, r3, #4
20007024:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20007028:	681b      	ldr	r3, [r3, #0]
2000702a:	900b      	str	r0, [sp, #44]	; 0x2c
2000702c:	9313      	str	r3, [sp, #76]	; 0x4c
2000702e:	2b00      	cmp	r3, #0
20007030:	f000 86c6 	beq.w	20007dc0 <_vfprintf_r+0x16a4>
20007034:	2f00      	cmp	r7, #0
20007036:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007038:	f2c0 868f 	blt.w	20007d5a <_vfprintf_r+0x163e>
2000703c:	2100      	movs	r1, #0
2000703e:	463a      	mov	r2, r7
20007040:	f002 fdc4 	bl	20009bcc <memchr>
20007044:	4603      	mov	r3, r0
20007046:	2800      	cmp	r0, #0
20007048:	f000 86f5 	beq.w	20007e36 <_vfprintf_r+0x171a>
2000704c:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000704e:	1a1b      	subs	r3, r3, r0
20007050:	9310      	str	r3, [sp, #64]	; 0x40
20007052:	42bb      	cmp	r3, r7
20007054:	f340 85be 	ble.w	20007bd4 <_vfprintf_r+0x14b8>
20007058:	9710      	str	r7, [sp, #64]	; 0x40
2000705a:	2100      	movs	r1, #0
2000705c:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20007060:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20007064:	970c      	str	r7, [sp, #48]	; 0x30
20007066:	9117      	str	r1, [sp, #92]	; 0x5c
20007068:	e527      	b.n	20006aba <_vfprintf_r+0x39e>
2000706a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000706e:	9216      	str	r2, [sp, #88]	; 0x58
20007070:	f01c 0f20 	tst.w	ip, #32
20007074:	d023      	beq.n	200070be <_vfprintf_r+0x9a2>
20007076:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007078:	2301      	movs	r3, #1
2000707a:	1dc2      	adds	r2, r0, #7
2000707c:	f022 0207 	bic.w	r2, r2, #7
20007080:	f102 0108 	add.w	r1, r2, #8
20007084:	910b      	str	r1, [sp, #44]	; 0x2c
20007086:	e9d2 ab00 	ldrd	sl, fp, [r2]
2000708a:	ea5a 020b 	orrs.w	r2, sl, fp
2000708e:	bf0c      	ite	eq
20007090:	2200      	moveq	r2, #0
20007092:	2201      	movne	r2, #1
20007094:	e4d4      	b.n	20006a40 <_vfprintf_r+0x324>
20007096:	990a      	ldr	r1, [sp, #40]	; 0x28
20007098:	462b      	mov	r3, r5
2000709a:	f041 0120 	orr.w	r1, r1, #32
2000709e:	910a      	str	r1, [sp, #40]	; 0x28
200070a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
200070a2:	782a      	ldrb	r2, [r5, #0]
200070a4:	910b      	str	r1, [sp, #44]	; 0x2c
200070a6:	f7ff bbe4 	b.w	20006872 <_vfprintf_r+0x156>
200070aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200070ac:	9216      	str	r2, [sp, #88]	; 0x58
200070ae:	f043 0310 	orr.w	r3, r3, #16
200070b2:	930a      	str	r3, [sp, #40]	; 0x28
200070b4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200070b8:	f01c 0f20 	tst.w	ip, #32
200070bc:	d1db      	bne.n	20007076 <_vfprintf_r+0x95a>
200070be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200070c0:	f013 0f10 	tst.w	r3, #16
200070c4:	f000 83d5 	beq.w	20007872 <_vfprintf_r+0x1156>
200070c8:	980b      	ldr	r0, [sp, #44]	; 0x2c
200070ca:	2301      	movs	r3, #1
200070cc:	1d02      	adds	r2, r0, #4
200070ce:	920b      	str	r2, [sp, #44]	; 0x2c
200070d0:	6801      	ldr	r1, [r0, #0]
200070d2:	1e0a      	subs	r2, r1, #0
200070d4:	bf18      	it	ne
200070d6:	2201      	movne	r2, #1
200070d8:	468a      	mov	sl, r1
200070da:	f04f 0b00 	mov.w	fp, #0
200070de:	e4af      	b.n	20006a40 <_vfprintf_r+0x324>
200070e0:	980a      	ldr	r0, [sp, #40]	; 0x28
200070e2:	9216      	str	r2, [sp, #88]	; 0x58
200070e4:	f64b 5238 	movw	r2, #48440	; 0xbd38
200070e8:	f010 0f20 	tst.w	r0, #32
200070ec:	f2c2 0200 	movt	r2, #8192	; 0x2000
200070f0:	9219      	str	r2, [sp, #100]	; 0x64
200070f2:	f47f ac92 	bne.w	20006a1a <_vfprintf_r+0x2fe>
200070f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200070f8:	f013 0f10 	tst.w	r3, #16
200070fc:	f040 831a 	bne.w	20007734 <_vfprintf_r+0x1018>
20007100:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007102:	f012 0f40 	tst.w	r2, #64	; 0x40
20007106:	f000 8315 	beq.w	20007734 <_vfprintf_r+0x1018>
2000710a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000710c:	f103 0c04 	add.w	ip, r3, #4
20007110:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20007114:	f8b3 a000 	ldrh.w	sl, [r3]
20007118:	46d2      	mov	sl, sl
2000711a:	f04f 0b00 	mov.w	fp, #0
2000711e:	e485      	b.n	20006a2c <_vfprintf_r+0x310>
20007120:	9216      	str	r2, [sp, #88]	; 0x58
20007122:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
20007126:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20007128:	f04f 0c01 	mov.w	ip, #1
2000712c:	f04f 0000 	mov.w	r0, #0
20007130:	3104      	adds	r1, #4
20007132:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20007136:	6813      	ldr	r3, [r2, #0]
20007138:	3204      	adds	r2, #4
2000713a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
2000713e:	920b      	str	r2, [sp, #44]	; 0x2c
20007140:	9113      	str	r1, [sp, #76]	; 0x4c
20007142:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20007146:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
2000714a:	e62f      	b.n	20006dac <_vfprintf_r+0x690>
2000714c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20007150:	9216      	str	r2, [sp, #88]	; 0x58
20007152:	f01c 0f20 	tst.w	ip, #32
20007156:	f47f aea3 	bne.w	20006ea0 <_vfprintf_r+0x784>
2000715a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000715c:	f012 0f10 	tst.w	r2, #16
20007160:	f040 82f1 	bne.w	20007746 <_vfprintf_r+0x102a>
20007164:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007166:	f012 0f40 	tst.w	r2, #64	; 0x40
2000716a:	f000 82ec 	beq.w	20007746 <_vfprintf_r+0x102a>
2000716e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20007170:	f103 0c04 	add.w	ip, r3, #4
20007174:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20007178:	f9b3 a000 	ldrsh.w	sl, [r3]
2000717c:	46d2      	mov	sl, sl
2000717e:	ea4f 7bea 	mov.w	fp, sl, asr #31
20007182:	e696      	b.n	20006eb2 <_vfprintf_r+0x796>
20007184:	990a      	ldr	r1, [sp, #40]	; 0x28
20007186:	9216      	str	r2, [sp, #88]	; 0x58
20007188:	f041 0110 	orr.w	r1, r1, #16
2000718c:	910a      	str	r1, [sp, #40]	; 0x28
2000718e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007190:	f012 0320 	ands.w	r3, r2, #32
20007194:	f47f af11 	bne.w	20006fba <_vfprintf_r+0x89e>
20007198:	990a      	ldr	r1, [sp, #40]	; 0x28
2000719a:	f011 0210 	ands.w	r2, r1, #16
2000719e:	f000 8354 	beq.w	2000784a <_vfprintf_r+0x112e>
200071a2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200071a4:	f102 0c04 	add.w	ip, r2, #4
200071a8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200071ac:	6811      	ldr	r1, [r2, #0]
200071ae:	1e0a      	subs	r2, r1, #0
200071b0:	bf18      	it	ne
200071b2:	2201      	movne	r2, #1
200071b4:	468a      	mov	sl, r1
200071b6:	f04f 0b00 	mov.w	fp, #0
200071ba:	e441      	b.n	20006a40 <_vfprintf_r+0x324>
200071bc:	9a16      	ldr	r2, [sp, #88]	; 0x58
200071be:	2a65      	cmp	r2, #101	; 0x65
200071c0:	f340 8128 	ble.w	20007414 <_vfprintf_r+0xcf8>
200071c4:	9812      	ldr	r0, [sp, #72]	; 0x48
200071c6:	2200      	movs	r2, #0
200071c8:	2300      	movs	r3, #0
200071ca:	991b      	ldr	r1, [sp, #108]	; 0x6c
200071cc:	f004 f804 	bl	2000b1d8 <__aeabi_dcmpeq>
200071d0:	2800      	cmp	r0, #0
200071d2:	f000 81be 	beq.w	20007552 <_vfprintf_r+0xe36>
200071d6:	2301      	movs	r3, #1
200071d8:	6063      	str	r3, [r4, #4]
200071da:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200071de:	f64b 5378 	movw	r3, #48504	; 0xbd78
200071e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200071e6:	6023      	str	r3, [r4, #0]
200071e8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200071ec:	3201      	adds	r2, #1
200071ee:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200071f2:	3301      	adds	r3, #1
200071f4:	2a07      	cmp	r2, #7
200071f6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200071fa:	bfd8      	it	le
200071fc:	f104 0308 	addle.w	r3, r4, #8
20007200:	f300 839b 	bgt.w	2000793a <_vfprintf_r+0x121e>
20007204:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20007208:	981a      	ldr	r0, [sp, #104]	; 0x68
2000720a:	4282      	cmp	r2, r0
2000720c:	db04      	blt.n	20007218 <_vfprintf_r+0xafc>
2000720e:	990a      	ldr	r1, [sp, #40]	; 0x28
20007210:	f011 0f01 	tst.w	r1, #1
20007214:	f43f ad49 	beq.w	20006caa <_vfprintf_r+0x58e>
20007218:	2201      	movs	r2, #1
2000721a:	605a      	str	r2, [r3, #4]
2000721c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007220:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007224:	3201      	adds	r2, #1
20007226:	981d      	ldr	r0, [sp, #116]	; 0x74
20007228:	3101      	adds	r1, #1
2000722a:	2a07      	cmp	r2, #7
2000722c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007230:	6018      	str	r0, [r3, #0]
20007232:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007236:	f300 855f 	bgt.w	20007cf8 <_vfprintf_r+0x15dc>
2000723a:	3308      	adds	r3, #8
2000723c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000723e:	1e4f      	subs	r7, r1, #1
20007240:	2f00      	cmp	r7, #0
20007242:	f77f ad32 	ble.w	20006caa <_vfprintf_r+0x58e>
20007246:	2f10      	cmp	r7, #16
20007248:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20007780 <_vfprintf_r+0x1064>
2000724c:	f340 82ea 	ble.w	20007824 <_vfprintf_r+0x1108>
20007250:	4642      	mov	r2, r8
20007252:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20007256:	46a8      	mov	r8, r5
20007258:	2410      	movs	r4, #16
2000725a:	f10a 0a0c 	add.w	sl, sl, #12
2000725e:	4615      	mov	r5, r2
20007260:	e003      	b.n	2000726a <_vfprintf_r+0xb4e>
20007262:	3f10      	subs	r7, #16
20007264:	2f10      	cmp	r7, #16
20007266:	f340 82da 	ble.w	2000781e <_vfprintf_r+0x1102>
2000726a:	605c      	str	r4, [r3, #4]
2000726c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007270:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007274:	3201      	adds	r2, #1
20007276:	601d      	str	r5, [r3, #0]
20007278:	3110      	adds	r1, #16
2000727a:	2a07      	cmp	r2, #7
2000727c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007280:	f103 0308 	add.w	r3, r3, #8
20007284:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007288:	ddeb      	ble.n	20007262 <_vfprintf_r+0xb46>
2000728a:	4648      	mov	r0, r9
2000728c:	4631      	mov	r1, r6
2000728e:	4652      	mov	r2, sl
20007290:	f7ff fa36 	bl	20006700 <__sprint_r>
20007294:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007298:	3304      	adds	r3, #4
2000729a:	2800      	cmp	r0, #0
2000729c:	d0e1      	beq.n	20007262 <_vfprintf_r+0xb46>
2000729e:	f7ff bb5d 	b.w	2000695c <_vfprintf_r+0x240>
200072a2:	b97b      	cbnz	r3, 200072c4 <_vfprintf_r+0xba8>
200072a4:	990a      	ldr	r1, [sp, #40]	; 0x28
200072a6:	f011 0f01 	tst.w	r1, #1
200072aa:	d00b      	beq.n	200072c4 <_vfprintf_r+0xba8>
200072ac:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
200072b0:	2330      	movs	r3, #48	; 0x30
200072b2:	3204      	adds	r2, #4
200072b4:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
200072b8:	3227      	adds	r2, #39	; 0x27
200072ba:	2301      	movs	r3, #1
200072bc:	9213      	str	r2, [sp, #76]	; 0x4c
200072be:	9310      	str	r3, [sp, #64]	; 0x40
200072c0:	f7ff bbf3 	b.w	20006aaa <_vfprintf_r+0x38e>
200072c4:	9818      	ldr	r0, [sp, #96]	; 0x60
200072c6:	2100      	movs	r1, #0
200072c8:	9110      	str	r1, [sp, #64]	; 0x40
200072ca:	9013      	str	r0, [sp, #76]	; 0x4c
200072cc:	f7ff bbed 	b.w	20006aaa <_vfprintf_r+0x38e>
200072d0:	980f      	ldr	r0, [sp, #60]	; 0x3c
200072d2:	990c      	ldr	r1, [sp, #48]	; 0x30
200072d4:	1a47      	subs	r7, r0, r1
200072d6:	2f00      	cmp	r7, #0
200072d8:	f77f ac84 	ble.w	20006be4 <_vfprintf_r+0x4c8>
200072dc:	2f10      	cmp	r7, #16
200072de:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20007780 <_vfprintf_r+0x1064>
200072e2:	dd2e      	ble.n	20007342 <_vfprintf_r+0xc26>
200072e4:	4643      	mov	r3, r8
200072e6:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200072ea:	46a8      	mov	r8, r5
200072ec:	f04f 0a10 	mov.w	sl, #16
200072f0:	f10b 0b0c 	add.w	fp, fp, #12
200072f4:	461d      	mov	r5, r3
200072f6:	e002      	b.n	200072fe <_vfprintf_r+0xbe2>
200072f8:	3f10      	subs	r7, #16
200072fa:	2f10      	cmp	r7, #16
200072fc:	dd1e      	ble.n	2000733c <_vfprintf_r+0xc20>
200072fe:	f8c4 a004 	str.w	sl, [r4, #4]
20007302:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007306:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000730a:	3301      	adds	r3, #1
2000730c:	6025      	str	r5, [r4, #0]
2000730e:	3210      	adds	r2, #16
20007310:	2b07      	cmp	r3, #7
20007312:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007316:	f104 0408 	add.w	r4, r4, #8
2000731a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000731e:	ddeb      	ble.n	200072f8 <_vfprintf_r+0xbdc>
20007320:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007324:	4648      	mov	r0, r9
20007326:	4631      	mov	r1, r6
20007328:	465a      	mov	r2, fp
2000732a:	3404      	adds	r4, #4
2000732c:	f7ff f9e8 	bl	20006700 <__sprint_r>
20007330:	2800      	cmp	r0, #0
20007332:	f47f ab13 	bne.w	2000695c <_vfprintf_r+0x240>
20007336:	3f10      	subs	r7, #16
20007338:	2f10      	cmp	r7, #16
2000733a:	dce0      	bgt.n	200072fe <_vfprintf_r+0xbe2>
2000733c:	462b      	mov	r3, r5
2000733e:	4645      	mov	r5, r8
20007340:	4698      	mov	r8, r3
20007342:	6067      	str	r7, [r4, #4]
20007344:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007348:	f8c4 8000 	str.w	r8, [r4]
2000734c:	1c5a      	adds	r2, r3, #1
2000734e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20007352:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007356:	19db      	adds	r3, r3, r7
20007358:	2a07      	cmp	r2, #7
2000735a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000735e:	f300 823a 	bgt.w	200077d6 <_vfprintf_r+0x10ba>
20007362:	3408      	adds	r4, #8
20007364:	e43e      	b.n	20006be4 <_vfprintf_r+0x4c8>
20007366:	9913      	ldr	r1, [sp, #76]	; 0x4c
20007368:	6063      	str	r3, [r4, #4]
2000736a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000736e:	6021      	str	r1, [r4, #0]
20007370:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007374:	3201      	adds	r2, #1
20007376:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000737a:	18cb      	adds	r3, r1, r3
2000737c:	2a07      	cmp	r2, #7
2000737e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20007382:	f300 8549 	bgt.w	20007e18 <_vfprintf_r+0x16fc>
20007386:	3408      	adds	r4, #8
20007388:	9a1d      	ldr	r2, [sp, #116]	; 0x74
2000738a:	2301      	movs	r3, #1
2000738c:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20007390:	6063      	str	r3, [r4, #4]
20007392:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007396:	6022      	str	r2, [r4, #0]
20007398:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000739c:	3301      	adds	r3, #1
2000739e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200073a2:	3201      	adds	r2, #1
200073a4:	2b07      	cmp	r3, #7
200073a6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200073aa:	bfd8      	it	le
200073ac:	f104 0308 	addle.w	r3, r4, #8
200073b0:	f300 8523 	bgt.w	20007dfa <_vfprintf_r+0x16de>
200073b4:	9813      	ldr	r0, [sp, #76]	; 0x4c
200073b6:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200073ba:	19c7      	adds	r7, r0, r7
200073bc:	981a      	ldr	r0, [sp, #104]	; 0x68
200073be:	601f      	str	r7, [r3, #0]
200073c0:	1a81      	subs	r1, r0, r2
200073c2:	6059      	str	r1, [r3, #4]
200073c4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200073c8:	1a8a      	subs	r2, r1, r2
200073ca:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
200073ce:	1812      	adds	r2, r2, r0
200073d0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200073d4:	3101      	adds	r1, #1
200073d6:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
200073da:	2907      	cmp	r1, #7
200073dc:	f340 8232 	ble.w	20007844 <_vfprintf_r+0x1128>
200073e0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200073e4:	4648      	mov	r0, r9
200073e6:	4631      	mov	r1, r6
200073e8:	320c      	adds	r2, #12
200073ea:	f7ff f989 	bl	20006700 <__sprint_r>
200073ee:	2800      	cmp	r0, #0
200073f0:	f47f aab4 	bne.w	2000695c <_vfprintf_r+0x240>
200073f4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200073f8:	3304      	adds	r3, #4
200073fa:	e456      	b.n	20006caa <_vfprintf_r+0x58e>
200073fc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007400:	4648      	mov	r0, r9
20007402:	4631      	mov	r1, r6
20007404:	320c      	adds	r2, #12
20007406:	f7ff f97b 	bl	20006700 <__sprint_r>
2000740a:	2800      	cmp	r0, #0
2000740c:	f43f acb4 	beq.w	20006d78 <_vfprintf_r+0x65c>
20007410:	f7ff baa4 	b.w	2000695c <_vfprintf_r+0x240>
20007414:	991a      	ldr	r1, [sp, #104]	; 0x68
20007416:	2901      	cmp	r1, #1
20007418:	dd4c      	ble.n	200074b4 <_vfprintf_r+0xd98>
2000741a:	2301      	movs	r3, #1
2000741c:	6063      	str	r3, [r4, #4]
2000741e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007422:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007426:	3301      	adds	r3, #1
20007428:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000742a:	3201      	adds	r2, #1
2000742c:	2b07      	cmp	r3, #7
2000742e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007432:	6020      	str	r0, [r4, #0]
20007434:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007438:	f300 81b2 	bgt.w	200077a0 <_vfprintf_r+0x1084>
2000743c:	3408      	adds	r4, #8
2000743e:	2301      	movs	r3, #1
20007440:	6063      	str	r3, [r4, #4]
20007442:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007446:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000744a:	3301      	adds	r3, #1
2000744c:	991d      	ldr	r1, [sp, #116]	; 0x74
2000744e:	3201      	adds	r2, #1
20007450:	2b07      	cmp	r3, #7
20007452:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007456:	6021      	str	r1, [r4, #0]
20007458:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000745c:	f300 8192 	bgt.w	20007784 <_vfprintf_r+0x1068>
20007460:	3408      	adds	r4, #8
20007462:	9812      	ldr	r0, [sp, #72]	; 0x48
20007464:	2200      	movs	r2, #0
20007466:	2300      	movs	r3, #0
20007468:	991b      	ldr	r1, [sp, #108]	; 0x6c
2000746a:	f003 feb5 	bl	2000b1d8 <__aeabi_dcmpeq>
2000746e:	2800      	cmp	r0, #0
20007470:	f040 811d 	bne.w	200076ae <_vfprintf_r+0xf92>
20007474:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20007476:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007478:	1e5a      	subs	r2, r3, #1
2000747a:	6062      	str	r2, [r4, #4]
2000747c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007480:	1c41      	adds	r1, r0, #1
20007482:	6021      	str	r1, [r4, #0]
20007484:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007488:	3301      	adds	r3, #1
2000748a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000748e:	188a      	adds	r2, r1, r2
20007490:	2b07      	cmp	r3, #7
20007492:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007496:	dc21      	bgt.n	200074dc <_vfprintf_r+0xdc0>
20007498:	3408      	adds	r4, #8
2000749a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
2000749c:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200074a0:	981c      	ldr	r0, [sp, #112]	; 0x70
200074a2:	6022      	str	r2, [r4, #0]
200074a4:	6063      	str	r3, [r4, #4]
200074a6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200074aa:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200074ae:	3301      	adds	r3, #1
200074b0:	f7ff bbf0 	b.w	20006c94 <_vfprintf_r+0x578>
200074b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200074b6:	f012 0f01 	tst.w	r2, #1
200074ba:	d1ae      	bne.n	2000741a <_vfprintf_r+0xcfe>
200074bc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
200074be:	2301      	movs	r3, #1
200074c0:	6063      	str	r3, [r4, #4]
200074c2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200074c6:	6022      	str	r2, [r4, #0]
200074c8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200074cc:	3301      	adds	r3, #1
200074ce:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200074d2:	3201      	adds	r2, #1
200074d4:	2b07      	cmp	r3, #7
200074d6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200074da:	dddd      	ble.n	20007498 <_vfprintf_r+0xd7c>
200074dc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200074e0:	4648      	mov	r0, r9
200074e2:	4631      	mov	r1, r6
200074e4:	320c      	adds	r2, #12
200074e6:	f7ff f90b 	bl	20006700 <__sprint_r>
200074ea:	2800      	cmp	r0, #0
200074ec:	f47f aa36 	bne.w	2000695c <_vfprintf_r+0x240>
200074f0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200074f4:	3404      	adds	r4, #4
200074f6:	e7d0      	b.n	2000749a <_vfprintf_r+0xd7e>
200074f8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200074fc:	4648      	mov	r0, r9
200074fe:	4631      	mov	r1, r6
20007500:	320c      	adds	r2, #12
20007502:	f7ff f8fd 	bl	20006700 <__sprint_r>
20007506:	2800      	cmp	r0, #0
20007508:	f47f aa28 	bne.w	2000695c <_vfprintf_r+0x240>
2000750c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007510:	3404      	adds	r4, #4
20007512:	f7ff bbb0 	b.w	20006c76 <_vfprintf_r+0x55a>
20007516:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000751a:	4648      	mov	r0, r9
2000751c:	4631      	mov	r1, r6
2000751e:	320c      	adds	r2, #12
20007520:	f7ff f8ee 	bl	20006700 <__sprint_r>
20007524:	2800      	cmp	r0, #0
20007526:	f47f aa19 	bne.w	2000695c <_vfprintf_r+0x240>
2000752a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000752e:	3404      	adds	r4, #4
20007530:	f7ff bb3c 	b.w	20006bac <_vfprintf_r+0x490>
20007534:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007538:	4648      	mov	r0, r9
2000753a:	4631      	mov	r1, r6
2000753c:	320c      	adds	r2, #12
2000753e:	f7ff f8df 	bl	20006700 <__sprint_r>
20007542:	2800      	cmp	r0, #0
20007544:	f47f aa0a 	bne.w	2000695c <_vfprintf_r+0x240>
20007548:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000754c:	3404      	adds	r4, #4
2000754e:	f7ff bb43 	b.w	20006bd8 <_vfprintf_r+0x4bc>
20007552:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20007556:	2b00      	cmp	r3, #0
20007558:	f340 81fd 	ble.w	20007956 <_vfprintf_r+0x123a>
2000755c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000755e:	428b      	cmp	r3, r1
20007560:	f6ff af01 	blt.w	20007366 <_vfprintf_r+0xc4a>
20007564:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20007566:	6061      	str	r1, [r4, #4]
20007568:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000756c:	6022      	str	r2, [r4, #0]
2000756e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007572:	3301      	adds	r3, #1
20007574:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007578:	1852      	adds	r2, r2, r1
2000757a:	2b07      	cmp	r3, #7
2000757c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007580:	bfd8      	it	le
20007582:	f104 0308 	addle.w	r3, r4, #8
20007586:	f300 8429 	bgt.w	20007ddc <_vfprintf_r+0x16c0>
2000758a:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
2000758e:	981a      	ldr	r0, [sp, #104]	; 0x68
20007590:	1a24      	subs	r4, r4, r0
20007592:	2c00      	cmp	r4, #0
20007594:	f340 81b3 	ble.w	200078fe <_vfprintf_r+0x11e2>
20007598:	2c10      	cmp	r4, #16
2000759a:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20007780 <_vfprintf_r+0x1064>
2000759e:	f340 819d 	ble.w	200078dc <_vfprintf_r+0x11c0>
200075a2:	4642      	mov	r2, r8
200075a4:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200075a8:	46a8      	mov	r8, r5
200075aa:	2710      	movs	r7, #16
200075ac:	f10a 0a0c 	add.w	sl, sl, #12
200075b0:	4615      	mov	r5, r2
200075b2:	e003      	b.n	200075bc <_vfprintf_r+0xea0>
200075b4:	3c10      	subs	r4, #16
200075b6:	2c10      	cmp	r4, #16
200075b8:	f340 818d 	ble.w	200078d6 <_vfprintf_r+0x11ba>
200075bc:	605f      	str	r7, [r3, #4]
200075be:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200075c2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200075c6:	3201      	adds	r2, #1
200075c8:	601d      	str	r5, [r3, #0]
200075ca:	3110      	adds	r1, #16
200075cc:	2a07      	cmp	r2, #7
200075ce:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200075d2:	f103 0308 	add.w	r3, r3, #8
200075d6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200075da:	ddeb      	ble.n	200075b4 <_vfprintf_r+0xe98>
200075dc:	4648      	mov	r0, r9
200075de:	4631      	mov	r1, r6
200075e0:	4652      	mov	r2, sl
200075e2:	f7ff f88d 	bl	20006700 <__sprint_r>
200075e6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200075ea:	3304      	adds	r3, #4
200075ec:	2800      	cmp	r0, #0
200075ee:	d0e1      	beq.n	200075b4 <_vfprintf_r+0xe98>
200075f0:	f7ff b9b4 	b.w	2000695c <_vfprintf_r+0x240>
200075f4:	9a18      	ldr	r2, [sp, #96]	; 0x60
200075f6:	9819      	ldr	r0, [sp, #100]	; 0x64
200075f8:	4613      	mov	r3, r2
200075fa:	9213      	str	r2, [sp, #76]	; 0x4c
200075fc:	f00a 020f 	and.w	r2, sl, #15
20007600:	ea4f 111a 	mov.w	r1, sl, lsr #4
20007604:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20007608:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
2000760c:	5c82      	ldrb	r2, [r0, r2]
2000760e:	468a      	mov	sl, r1
20007610:	46e3      	mov	fp, ip
20007612:	ea5a 0c0b 	orrs.w	ip, sl, fp
20007616:	f803 2d01 	strb.w	r2, [r3, #-1]!
2000761a:	d1ef      	bne.n	200075fc <_vfprintf_r+0xee0>
2000761c:	9818      	ldr	r0, [sp, #96]	; 0x60
2000761e:	9313      	str	r3, [sp, #76]	; 0x4c
20007620:	1ac0      	subs	r0, r0, r3
20007622:	9010      	str	r0, [sp, #64]	; 0x40
20007624:	f7ff ba41 	b.w	20006aaa <_vfprintf_r+0x38e>
20007628:	2209      	movs	r2, #9
2000762a:	2300      	movs	r3, #0
2000762c:	4552      	cmp	r2, sl
2000762e:	eb73 000b 	sbcs.w	r0, r3, fp
20007632:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
20007636:	d21f      	bcs.n	20007678 <_vfprintf_r+0xf5c>
20007638:	4623      	mov	r3, r4
2000763a:	4644      	mov	r4, r8
2000763c:	46b8      	mov	r8, r7
2000763e:	461f      	mov	r7, r3
20007640:	4650      	mov	r0, sl
20007642:	4659      	mov	r1, fp
20007644:	220a      	movs	r2, #10
20007646:	2300      	movs	r3, #0
20007648:	f003 fe20 	bl	2000b28c <__aeabi_uldivmod>
2000764c:	2300      	movs	r3, #0
2000764e:	4650      	mov	r0, sl
20007650:	4659      	mov	r1, fp
20007652:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20007656:	220a      	movs	r2, #10
20007658:	f804 cd01 	strb.w	ip, [r4, #-1]!
2000765c:	f003 fe16 	bl	2000b28c <__aeabi_uldivmod>
20007660:	2209      	movs	r2, #9
20007662:	2300      	movs	r3, #0
20007664:	4682      	mov	sl, r0
20007666:	468b      	mov	fp, r1
20007668:	4552      	cmp	r2, sl
2000766a:	eb73 030b 	sbcs.w	r3, r3, fp
2000766e:	d3e7      	bcc.n	20007640 <_vfprintf_r+0xf24>
20007670:	463b      	mov	r3, r7
20007672:	4647      	mov	r7, r8
20007674:	46a0      	mov	r8, r4
20007676:	461c      	mov	r4, r3
20007678:	f108 30ff 	add.w	r0, r8, #4294967295
2000767c:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20007680:	9013      	str	r0, [sp, #76]	; 0x4c
20007682:	f808 ac01 	strb.w	sl, [r8, #-1]
20007686:	9918      	ldr	r1, [sp, #96]	; 0x60
20007688:	1a09      	subs	r1, r1, r0
2000768a:	9110      	str	r1, [sp, #64]	; 0x40
2000768c:	f7ff ba0d 	b.w	20006aaa <_vfprintf_r+0x38e>
20007690:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007694:	4648      	mov	r0, r9
20007696:	4631      	mov	r1, r6
20007698:	320c      	adds	r2, #12
2000769a:	f7ff f831 	bl	20006700 <__sprint_r>
2000769e:	2800      	cmp	r0, #0
200076a0:	f47f a95c 	bne.w	2000695c <_vfprintf_r+0x240>
200076a4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200076a8:	3404      	adds	r4, #4
200076aa:	f7ff ba68 	b.w	20006b7e <_vfprintf_r+0x462>
200076ae:	991a      	ldr	r1, [sp, #104]	; 0x68
200076b0:	1e4f      	subs	r7, r1, #1
200076b2:	2f00      	cmp	r7, #0
200076b4:	f77f aef1 	ble.w	2000749a <_vfprintf_r+0xd7e>
200076b8:	2f10      	cmp	r7, #16
200076ba:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20007780 <_vfprintf_r+0x1064>
200076be:	dd4e      	ble.n	2000775e <_vfprintf_r+0x1042>
200076c0:	4643      	mov	r3, r8
200076c2:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200076c6:	46a8      	mov	r8, r5
200076c8:	f04f 0a10 	mov.w	sl, #16
200076cc:	f10b 0b0c 	add.w	fp, fp, #12
200076d0:	461d      	mov	r5, r3
200076d2:	e002      	b.n	200076da <_vfprintf_r+0xfbe>
200076d4:	3f10      	subs	r7, #16
200076d6:	2f10      	cmp	r7, #16
200076d8:	dd3e      	ble.n	20007758 <_vfprintf_r+0x103c>
200076da:	f8c4 a004 	str.w	sl, [r4, #4]
200076de:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200076e2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200076e6:	3301      	adds	r3, #1
200076e8:	6025      	str	r5, [r4, #0]
200076ea:	3210      	adds	r2, #16
200076ec:	2b07      	cmp	r3, #7
200076ee:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200076f2:	f104 0408 	add.w	r4, r4, #8
200076f6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200076fa:	ddeb      	ble.n	200076d4 <_vfprintf_r+0xfb8>
200076fc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007700:	4648      	mov	r0, r9
20007702:	4631      	mov	r1, r6
20007704:	465a      	mov	r2, fp
20007706:	3404      	adds	r4, #4
20007708:	f7fe fffa 	bl	20006700 <__sprint_r>
2000770c:	2800      	cmp	r0, #0
2000770e:	d0e1      	beq.n	200076d4 <_vfprintf_r+0xfb8>
20007710:	f7ff b924 	b.w	2000695c <_vfprintf_r+0x240>
20007714:	9816      	ldr	r0, [sp, #88]	; 0x58
20007716:	2130      	movs	r1, #48	; 0x30
20007718:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000771c:	2201      	movs	r2, #1
2000771e:	2302      	movs	r3, #2
20007720:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20007724:	f04c 0c02 	orr.w	ip, ip, #2
20007728:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
2000772c:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20007730:	f7ff b986 	b.w	20006a40 <_vfprintf_r+0x324>
20007734:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007736:	1d01      	adds	r1, r0, #4
20007738:	6803      	ldr	r3, [r0, #0]
2000773a:	910b      	str	r1, [sp, #44]	; 0x2c
2000773c:	469a      	mov	sl, r3
2000773e:	f04f 0b00 	mov.w	fp, #0
20007742:	f7ff b973 	b.w	20006a2c <_vfprintf_r+0x310>
20007746:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007748:	1d01      	adds	r1, r0, #4
2000774a:	6803      	ldr	r3, [r0, #0]
2000774c:	910b      	str	r1, [sp, #44]	; 0x2c
2000774e:	469a      	mov	sl, r3
20007750:	ea4f 7bea 	mov.w	fp, sl, asr #31
20007754:	f7ff bbad 	b.w	20006eb2 <_vfprintf_r+0x796>
20007758:	462b      	mov	r3, r5
2000775a:	4645      	mov	r5, r8
2000775c:	4698      	mov	r8, r3
2000775e:	6067      	str	r7, [r4, #4]
20007760:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007764:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007768:	3301      	adds	r3, #1
2000776a:	f8c4 8000 	str.w	r8, [r4]
2000776e:	19d2      	adds	r2, r2, r7
20007770:	2b07      	cmp	r3, #7
20007772:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007776:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000777a:	f77f ae8d 	ble.w	20007498 <_vfprintf_r+0xd7c>
2000777e:	e6ad      	b.n	200074dc <_vfprintf_r+0xdc0>
20007780:	2000bd8c 	.word	0x2000bd8c
20007784:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007788:	4648      	mov	r0, r9
2000778a:	4631      	mov	r1, r6
2000778c:	320c      	adds	r2, #12
2000778e:	f7fe ffb7 	bl	20006700 <__sprint_r>
20007792:	2800      	cmp	r0, #0
20007794:	f47f a8e2 	bne.w	2000695c <_vfprintf_r+0x240>
20007798:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000779c:	3404      	adds	r4, #4
2000779e:	e660      	b.n	20007462 <_vfprintf_r+0xd46>
200077a0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200077a4:	4648      	mov	r0, r9
200077a6:	4631      	mov	r1, r6
200077a8:	320c      	adds	r2, #12
200077aa:	f7fe ffa9 	bl	20006700 <__sprint_r>
200077ae:	2800      	cmp	r0, #0
200077b0:	f47f a8d4 	bne.w	2000695c <_vfprintf_r+0x240>
200077b4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200077b8:	3404      	adds	r4, #4
200077ba:	e640      	b.n	2000743e <_vfprintf_r+0xd22>
200077bc:	2830      	cmp	r0, #48	; 0x30
200077be:	f000 82ec 	beq.w	20007d9a <_vfprintf_r+0x167e>
200077c2:	9813      	ldr	r0, [sp, #76]	; 0x4c
200077c4:	2330      	movs	r3, #48	; 0x30
200077c6:	f800 3d01 	strb.w	r3, [r0, #-1]!
200077ca:	9918      	ldr	r1, [sp, #96]	; 0x60
200077cc:	9013      	str	r0, [sp, #76]	; 0x4c
200077ce:	1a09      	subs	r1, r1, r0
200077d0:	9110      	str	r1, [sp, #64]	; 0x40
200077d2:	f7ff b96a 	b.w	20006aaa <_vfprintf_r+0x38e>
200077d6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200077da:	4648      	mov	r0, r9
200077dc:	4631      	mov	r1, r6
200077de:	320c      	adds	r2, #12
200077e0:	f7fe ff8e 	bl	20006700 <__sprint_r>
200077e4:	2800      	cmp	r0, #0
200077e6:	f47f a8b9 	bne.w	2000695c <_vfprintf_r+0x240>
200077ea:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200077ee:	3404      	adds	r4, #4
200077f0:	f7ff b9f8 	b.w	20006be4 <_vfprintf_r+0x4c8>
200077f4:	f1da 0a00 	rsbs	sl, sl, #0
200077f8:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
200077fc:	232d      	movs	r3, #45	; 0x2d
200077fe:	ea5a 0c0b 	orrs.w	ip, sl, fp
20007802:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20007806:	bf0c      	ite	eq
20007808:	2200      	moveq	r2, #0
2000780a:	2201      	movne	r2, #1
2000780c:	2301      	movs	r3, #1
2000780e:	f7ff b91b 	b.w	20006a48 <_vfprintf_r+0x32c>
20007812:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007814:	462b      	mov	r3, r5
20007816:	782a      	ldrb	r2, [r5, #0]
20007818:	910b      	str	r1, [sp, #44]	; 0x2c
2000781a:	f7ff b82a 	b.w	20006872 <_vfprintf_r+0x156>
2000781e:	462a      	mov	r2, r5
20007820:	4645      	mov	r5, r8
20007822:	4690      	mov	r8, r2
20007824:	605f      	str	r7, [r3, #4]
20007826:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000782a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000782e:	3201      	adds	r2, #1
20007830:	f8c3 8000 	str.w	r8, [r3]
20007834:	19c9      	adds	r1, r1, r7
20007836:	2a07      	cmp	r2, #7
20007838:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000783c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007840:	f73f adce 	bgt.w	200073e0 <_vfprintf_r+0xcc4>
20007844:	3308      	adds	r3, #8
20007846:	f7ff ba30 	b.w	20006caa <_vfprintf_r+0x58e>
2000784a:	980a      	ldr	r0, [sp, #40]	; 0x28
2000784c:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20007850:	f000 81ed 	beq.w	20007c2e <_vfprintf_r+0x1512>
20007854:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007856:	4613      	mov	r3, r2
20007858:	1d0a      	adds	r2, r1, #4
2000785a:	920b      	str	r2, [sp, #44]	; 0x2c
2000785c:	f8b1 a000 	ldrh.w	sl, [r1]
20007860:	f1ba 0200 	subs.w	r2, sl, #0
20007864:	bf18      	it	ne
20007866:	2201      	movne	r2, #1
20007868:	46d2      	mov	sl, sl
2000786a:	f04f 0b00 	mov.w	fp, #0
2000786e:	f7ff b8e7 	b.w	20006a40 <_vfprintf_r+0x324>
20007872:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007874:	f013 0f40 	tst.w	r3, #64	; 0x40
20007878:	f000 81cc 	beq.w	20007c14 <_vfprintf_r+0x14f8>
2000787c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000787e:	2301      	movs	r3, #1
20007880:	1d01      	adds	r1, r0, #4
20007882:	910b      	str	r1, [sp, #44]	; 0x2c
20007884:	f8b0 a000 	ldrh.w	sl, [r0]
20007888:	f1ba 0200 	subs.w	r2, sl, #0
2000788c:	bf18      	it	ne
2000788e:	2201      	movne	r2, #1
20007890:	46d2      	mov	sl, sl
20007892:	f04f 0b00 	mov.w	fp, #0
20007896:	f7ff b8d3 	b.w	20006a40 <_vfprintf_r+0x324>
2000789a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000789c:	f013 0f10 	tst.w	r3, #16
200078a0:	f000 81a4 	beq.w	20007bec <_vfprintf_r+0x14d0>
200078a4:	980b      	ldr	r0, [sp, #44]	; 0x2c
200078a6:	9911      	ldr	r1, [sp, #68]	; 0x44
200078a8:	f100 0a04 	add.w	sl, r0, #4
200078ac:	6803      	ldr	r3, [r0, #0]
200078ae:	6019      	str	r1, [r3, #0]
200078b0:	f7fe bf9c 	b.w	200067ec <_vfprintf_r+0xd0>
200078b4:	980b      	ldr	r0, [sp, #44]	; 0x2c
200078b6:	1dc3      	adds	r3, r0, #7
200078b8:	f023 0307 	bic.w	r3, r3, #7
200078bc:	f103 0108 	add.w	r1, r3, #8
200078c0:	910b      	str	r1, [sp, #44]	; 0x2c
200078c2:	f8d3 8004 	ldr.w	r8, [r3, #4]
200078c6:	f8d3 a000 	ldr.w	sl, [r3]
200078ca:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
200078ce:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
200078d2:	f7ff bb11 	b.w	20006ef8 <_vfprintf_r+0x7dc>
200078d6:	462a      	mov	r2, r5
200078d8:	4645      	mov	r5, r8
200078da:	4690      	mov	r8, r2
200078dc:	605c      	str	r4, [r3, #4]
200078de:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200078e2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200078e6:	3201      	adds	r2, #1
200078e8:	f8c3 8000 	str.w	r8, [r3]
200078ec:	1909      	adds	r1, r1, r4
200078ee:	2a07      	cmp	r2, #7
200078f0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200078f4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200078f8:	f300 82ea 	bgt.w	20007ed0 <_vfprintf_r+0x17b4>
200078fc:	3308      	adds	r3, #8
200078fe:	990a      	ldr	r1, [sp, #40]	; 0x28
20007900:	f011 0f01 	tst.w	r1, #1
20007904:	f43f a9d1 	beq.w	20006caa <_vfprintf_r+0x58e>
20007908:	2201      	movs	r2, #1
2000790a:	605a      	str	r2, [r3, #4]
2000790c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007910:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007914:	3201      	adds	r2, #1
20007916:	981d      	ldr	r0, [sp, #116]	; 0x74
20007918:	3101      	adds	r1, #1
2000791a:	2a07      	cmp	r2, #7
2000791c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007920:	6018      	str	r0, [r3, #0]
20007922:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007926:	f73f ad5b 	bgt.w	200073e0 <_vfprintf_r+0xcc4>
2000792a:	3308      	adds	r3, #8
2000792c:	f7ff b9bd 	b.w	20006caa <_vfprintf_r+0x58e>
20007930:	232d      	movs	r3, #45	; 0x2d
20007932:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20007936:	f7ff baf2 	b.w	20006f1e <_vfprintf_r+0x802>
2000793a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000793e:	4648      	mov	r0, r9
20007940:	4631      	mov	r1, r6
20007942:	320c      	adds	r2, #12
20007944:	f7fe fedc 	bl	20006700 <__sprint_r>
20007948:	2800      	cmp	r0, #0
2000794a:	f47f a807 	bne.w	2000695c <_vfprintf_r+0x240>
2000794e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007952:	3304      	adds	r3, #4
20007954:	e456      	b.n	20007204 <_vfprintf_r+0xae8>
20007956:	2301      	movs	r3, #1
20007958:	6063      	str	r3, [r4, #4]
2000795a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000795e:	f64b 5378 	movw	r3, #48504	; 0xbd78
20007962:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007966:	6023      	str	r3, [r4, #0]
20007968:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000796c:	3201      	adds	r2, #1
2000796e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007972:	3301      	adds	r3, #1
20007974:	2a07      	cmp	r2, #7
20007976:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000797a:	bfd8      	it	le
2000797c:	f104 0308 	addle.w	r3, r4, #8
20007980:	f300 8187 	bgt.w	20007c92 <_vfprintf_r+0x1576>
20007984:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20007988:	b93a      	cbnz	r2, 2000799a <_vfprintf_r+0x127e>
2000798a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
2000798c:	b92a      	cbnz	r2, 2000799a <_vfprintf_r+0x127e>
2000798e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20007992:	f01c 0f01 	tst.w	ip, #1
20007996:	f43f a988 	beq.w	20006caa <_vfprintf_r+0x58e>
2000799a:	2201      	movs	r2, #1
2000799c:	605a      	str	r2, [r3, #4]
2000799e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200079a2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200079a6:	3201      	adds	r2, #1
200079a8:	981d      	ldr	r0, [sp, #116]	; 0x74
200079aa:	3101      	adds	r1, #1
200079ac:	2a07      	cmp	r2, #7
200079ae:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200079b2:	6018      	str	r0, [r3, #0]
200079b4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200079b8:	f300 8179 	bgt.w	20007cae <_vfprintf_r+0x1592>
200079bc:	3308      	adds	r3, #8
200079be:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
200079c2:	427f      	negs	r7, r7
200079c4:	2f00      	cmp	r7, #0
200079c6:	f340 81b3 	ble.w	20007d30 <_vfprintf_r+0x1614>
200079ca:	2f10      	cmp	r7, #16
200079cc:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 20008020 <_vfprintf_r+0x1904>
200079d0:	f340 81d2 	ble.w	20007d78 <_vfprintf_r+0x165c>
200079d4:	4642      	mov	r2, r8
200079d6:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200079da:	46a8      	mov	r8, r5
200079dc:	2410      	movs	r4, #16
200079de:	f10a 0a0c 	add.w	sl, sl, #12
200079e2:	4615      	mov	r5, r2
200079e4:	e003      	b.n	200079ee <_vfprintf_r+0x12d2>
200079e6:	3f10      	subs	r7, #16
200079e8:	2f10      	cmp	r7, #16
200079ea:	f340 81c2 	ble.w	20007d72 <_vfprintf_r+0x1656>
200079ee:	605c      	str	r4, [r3, #4]
200079f0:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200079f4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200079f8:	3201      	adds	r2, #1
200079fa:	601d      	str	r5, [r3, #0]
200079fc:	3110      	adds	r1, #16
200079fe:	2a07      	cmp	r2, #7
20007a00:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007a04:	f103 0308 	add.w	r3, r3, #8
20007a08:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007a0c:	ddeb      	ble.n	200079e6 <_vfprintf_r+0x12ca>
20007a0e:	4648      	mov	r0, r9
20007a10:	4631      	mov	r1, r6
20007a12:	4652      	mov	r2, sl
20007a14:	f7fe fe74 	bl	20006700 <__sprint_r>
20007a18:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007a1c:	3304      	adds	r3, #4
20007a1e:	2800      	cmp	r0, #0
20007a20:	d0e1      	beq.n	200079e6 <_vfprintf_r+0x12ca>
20007a22:	f7fe bf9b 	b.w	2000695c <_vfprintf_r+0x240>
20007a26:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007a28:	1c6b      	adds	r3, r5, #1
20007a2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007a2c:	f042 0220 	orr.w	r2, r2, #32
20007a30:	920a      	str	r2, [sp, #40]	; 0x28
20007a32:	786a      	ldrb	r2, [r5, #1]
20007a34:	910b      	str	r1, [sp, #44]	; 0x2c
20007a36:	f7fe bf1c 	b.w	20006872 <_vfprintf_r+0x156>
20007a3a:	4650      	mov	r0, sl
20007a3c:	4641      	mov	r1, r8
20007a3e:	f002 fff3 	bl	2000aa28 <__isnand>
20007a42:	2800      	cmp	r0, #0
20007a44:	f040 80ff 	bne.w	20007c46 <_vfprintf_r+0x152a>
20007a48:	f1b7 3fff 	cmp.w	r7, #4294967295
20007a4c:	f000 8251 	beq.w	20007ef2 <_vfprintf_r+0x17d6>
20007a50:	9816      	ldr	r0, [sp, #88]	; 0x58
20007a52:	2867      	cmp	r0, #103	; 0x67
20007a54:	bf14      	ite	ne
20007a56:	2300      	movne	r3, #0
20007a58:	2301      	moveq	r3, #1
20007a5a:	2847      	cmp	r0, #71	; 0x47
20007a5c:	bf08      	it	eq
20007a5e:	f043 0301 	orreq.w	r3, r3, #1
20007a62:	b113      	cbz	r3, 20007a6a <_vfprintf_r+0x134e>
20007a64:	2f00      	cmp	r7, #0
20007a66:	bf08      	it	eq
20007a68:	2701      	moveq	r7, #1
20007a6a:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
20007a6e:	4643      	mov	r3, r8
20007a70:	4652      	mov	r2, sl
20007a72:	990a      	ldr	r1, [sp, #40]	; 0x28
20007a74:	e9c0 2300 	strd	r2, r3, [r0]
20007a78:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
20007a7c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20007a80:	910a      	str	r1, [sp, #40]	; 0x28
20007a82:	2b00      	cmp	r3, #0
20007a84:	f2c0 8264 	blt.w	20007f50 <_vfprintf_r+0x1834>
20007a88:	2100      	movs	r1, #0
20007a8a:	9117      	str	r1, [sp, #92]	; 0x5c
20007a8c:	9816      	ldr	r0, [sp, #88]	; 0x58
20007a8e:	2866      	cmp	r0, #102	; 0x66
20007a90:	bf14      	ite	ne
20007a92:	2300      	movne	r3, #0
20007a94:	2301      	moveq	r3, #1
20007a96:	2846      	cmp	r0, #70	; 0x46
20007a98:	bf08      	it	eq
20007a9a:	f043 0301 	orreq.w	r3, r3, #1
20007a9e:	9310      	str	r3, [sp, #64]	; 0x40
20007aa0:	2b00      	cmp	r3, #0
20007aa2:	f000 81d1 	beq.w	20007e48 <_vfprintf_r+0x172c>
20007aa6:	46bc      	mov	ip, r7
20007aa8:	2303      	movs	r3, #3
20007aaa:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
20007aae:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
20007ab2:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
20007ab6:	4648      	mov	r0, r9
20007ab8:	9300      	str	r3, [sp, #0]
20007aba:	9102      	str	r1, [sp, #8]
20007abc:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
20007ac0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20007ac4:	310c      	adds	r1, #12
20007ac6:	f8cd c004 	str.w	ip, [sp, #4]
20007aca:	9103      	str	r1, [sp, #12]
20007acc:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
20007ad0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20007ad4:	9104      	str	r1, [sp, #16]
20007ad6:	f000 fbc7 	bl	20008268 <_dtoa_r>
20007ada:	9a16      	ldr	r2, [sp, #88]	; 0x58
20007adc:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20007ae0:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20007ae4:	bf18      	it	ne
20007ae6:	2301      	movne	r3, #1
20007ae8:	2a47      	cmp	r2, #71	; 0x47
20007aea:	bf0c      	ite	eq
20007aec:	2300      	moveq	r3, #0
20007aee:	f003 0301 	andne.w	r3, r3, #1
20007af2:	9013      	str	r0, [sp, #76]	; 0x4c
20007af4:	b933      	cbnz	r3, 20007b04 <_vfprintf_r+0x13e8>
20007af6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007af8:	f013 0f01 	tst.w	r3, #1
20007afc:	bf08      	it	eq
20007afe:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
20007b02:	d016      	beq.n	20007b32 <_vfprintf_r+0x1416>
20007b04:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007b06:	9910      	ldr	r1, [sp, #64]	; 0x40
20007b08:	eb00 0b0c 	add.w	fp, r0, ip
20007b0c:	b131      	cbz	r1, 20007b1c <_vfprintf_r+0x1400>
20007b0e:	7803      	ldrb	r3, [r0, #0]
20007b10:	2b30      	cmp	r3, #48	; 0x30
20007b12:	f000 80da 	beq.w	20007cca <_vfprintf_r+0x15ae>
20007b16:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20007b1a:	449b      	add	fp, r3
20007b1c:	4650      	mov	r0, sl
20007b1e:	2200      	movs	r2, #0
20007b20:	2300      	movs	r3, #0
20007b22:	4641      	mov	r1, r8
20007b24:	f003 fb58 	bl	2000b1d8 <__aeabi_dcmpeq>
20007b28:	2800      	cmp	r0, #0
20007b2a:	f000 81c2 	beq.w	20007eb2 <_vfprintf_r+0x1796>
20007b2e:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
20007b32:	9a16      	ldr	r2, [sp, #88]	; 0x58
20007b34:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007b36:	2a67      	cmp	r2, #103	; 0x67
20007b38:	bf14      	ite	ne
20007b3a:	2300      	movne	r3, #0
20007b3c:	2301      	moveq	r3, #1
20007b3e:	2a47      	cmp	r2, #71	; 0x47
20007b40:	bf08      	it	eq
20007b42:	f043 0301 	orreq.w	r3, r3, #1
20007b46:	ebc0 000b 	rsb	r0, r0, fp
20007b4a:	901a      	str	r0, [sp, #104]	; 0x68
20007b4c:	2b00      	cmp	r3, #0
20007b4e:	f000 818a 	beq.w	20007e66 <_vfprintf_r+0x174a>
20007b52:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
20007b56:	f111 0f03 	cmn.w	r1, #3
20007b5a:	9110      	str	r1, [sp, #64]	; 0x40
20007b5c:	db02      	blt.n	20007b64 <_vfprintf_r+0x1448>
20007b5e:	428f      	cmp	r7, r1
20007b60:	f280 818c 	bge.w	20007e7c <_vfprintf_r+0x1760>
20007b64:	9a16      	ldr	r2, [sp, #88]	; 0x58
20007b66:	3a02      	subs	r2, #2
20007b68:	9216      	str	r2, [sp, #88]	; 0x58
20007b6a:	9910      	ldr	r1, [sp, #64]	; 0x40
20007b6c:	9a16      	ldr	r2, [sp, #88]	; 0x58
20007b6e:	1e4b      	subs	r3, r1, #1
20007b70:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20007b74:	2b00      	cmp	r3, #0
20007b76:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
20007b7a:	f2c0 8234 	blt.w	20007fe6 <_vfprintf_r+0x18ca>
20007b7e:	222b      	movs	r2, #43	; 0x2b
20007b80:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20007b84:	2b09      	cmp	r3, #9
20007b86:	f300 81b6 	bgt.w	20007ef6 <_vfprintf_r+0x17da>
20007b8a:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20007b8e:	3330      	adds	r3, #48	; 0x30
20007b90:	3204      	adds	r2, #4
20007b92:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
20007b96:	2330      	movs	r3, #48	; 0x30
20007b98:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
20007b9c:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20007ba0:	981a      	ldr	r0, [sp, #104]	; 0x68
20007ba2:	991a      	ldr	r1, [sp, #104]	; 0x68
20007ba4:	1ad3      	subs	r3, r2, r3
20007ba6:	1818      	adds	r0, r3, r0
20007ba8:	931c      	str	r3, [sp, #112]	; 0x70
20007baa:	2901      	cmp	r1, #1
20007bac:	9010      	str	r0, [sp, #64]	; 0x40
20007bae:	f340 8210 	ble.w	20007fd2 <_vfprintf_r+0x18b6>
20007bb2:	9810      	ldr	r0, [sp, #64]	; 0x40
20007bb4:	3001      	adds	r0, #1
20007bb6:	9010      	str	r0, [sp, #64]	; 0x40
20007bb8:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
20007bbc:	910c      	str	r1, [sp, #48]	; 0x30
20007bbe:	9817      	ldr	r0, [sp, #92]	; 0x5c
20007bc0:	2800      	cmp	r0, #0
20007bc2:	f000 816e 	beq.w	20007ea2 <_vfprintf_r+0x1786>
20007bc6:	232d      	movs	r3, #45	; 0x2d
20007bc8:	2100      	movs	r1, #0
20007bca:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20007bce:	9117      	str	r1, [sp, #92]	; 0x5c
20007bd0:	f7fe bf74 	b.w	20006abc <_vfprintf_r+0x3a0>
20007bd4:	9a10      	ldr	r2, [sp, #64]	; 0x40
20007bd6:	f04f 0c00 	mov.w	ip, #0
20007bda:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20007bde:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20007be2:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20007be6:	920c      	str	r2, [sp, #48]	; 0x30
20007be8:	f7fe bf67 	b.w	20006aba <_vfprintf_r+0x39e>
20007bec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007bee:	f012 0f40 	tst.w	r2, #64	; 0x40
20007bf2:	bf17      	itett	ne
20007bf4:	980b      	ldrne	r0, [sp, #44]	; 0x2c
20007bf6:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20007bf8:	9911      	ldrne	r1, [sp, #68]	; 0x44
20007bfa:	f100 0a04 	addne.w	sl, r0, #4
20007bfe:	bf11      	iteee	ne
20007c00:	6803      	ldrne	r3, [r0, #0]
20007c02:	f102 0a04 	addeq.w	sl, r2, #4
20007c06:	6813      	ldreq	r3, [r2, #0]
20007c08:	9811      	ldreq	r0, [sp, #68]	; 0x44
20007c0a:	bf14      	ite	ne
20007c0c:	8019      	strhne	r1, [r3, #0]
20007c0e:	6018      	streq	r0, [r3, #0]
20007c10:	f7fe bdec 	b.w	200067ec <_vfprintf_r+0xd0>
20007c14:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20007c16:	1d13      	adds	r3, r2, #4
20007c18:	930b      	str	r3, [sp, #44]	; 0x2c
20007c1a:	6811      	ldr	r1, [r2, #0]
20007c1c:	2301      	movs	r3, #1
20007c1e:	1e0a      	subs	r2, r1, #0
20007c20:	bf18      	it	ne
20007c22:	2201      	movne	r2, #1
20007c24:	468a      	mov	sl, r1
20007c26:	f04f 0b00 	mov.w	fp, #0
20007c2a:	f7fe bf09 	b.w	20006a40 <_vfprintf_r+0x324>
20007c2e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007c30:	1d02      	adds	r2, r0, #4
20007c32:	920b      	str	r2, [sp, #44]	; 0x2c
20007c34:	6801      	ldr	r1, [r0, #0]
20007c36:	1e0a      	subs	r2, r1, #0
20007c38:	bf18      	it	ne
20007c3a:	2201      	movne	r2, #1
20007c3c:	468a      	mov	sl, r1
20007c3e:	f04f 0b00 	mov.w	fp, #0
20007c42:	f7fe befd 	b.w	20006a40 <_vfprintf_r+0x324>
20007c46:	f64b 5258 	movw	r2, #48472	; 0xbd58
20007c4a:	f64b 5354 	movw	r3, #48468	; 0xbd54
20007c4e:	9916      	ldr	r1, [sp, #88]	; 0x58
20007c50:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007c54:	f2c2 0200 	movt	r2, #8192	; 0x2000
20007c58:	2003      	movs	r0, #3
20007c5a:	2947      	cmp	r1, #71	; 0x47
20007c5c:	bfd8      	it	le
20007c5e:	461a      	movle	r2, r3
20007c60:	9213      	str	r2, [sp, #76]	; 0x4c
20007c62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007c64:	900c      	str	r0, [sp, #48]	; 0x30
20007c66:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20007c6a:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
20007c6e:	920a      	str	r2, [sp, #40]	; 0x28
20007c70:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20007c74:	9010      	str	r0, [sp, #64]	; 0x40
20007c76:	f7fe bf20 	b.w	20006aba <_vfprintf_r+0x39e>
20007c7a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007c7e:	4648      	mov	r0, r9
20007c80:	4631      	mov	r1, r6
20007c82:	320c      	adds	r2, #12
20007c84:	f7fe fd3c 	bl	20006700 <__sprint_r>
20007c88:	2800      	cmp	r0, #0
20007c8a:	f47e ae67 	bne.w	2000695c <_vfprintf_r+0x240>
20007c8e:	f7fe be62 	b.w	20006956 <_vfprintf_r+0x23a>
20007c92:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007c96:	4648      	mov	r0, r9
20007c98:	4631      	mov	r1, r6
20007c9a:	320c      	adds	r2, #12
20007c9c:	f7fe fd30 	bl	20006700 <__sprint_r>
20007ca0:	2800      	cmp	r0, #0
20007ca2:	f47e ae5b 	bne.w	2000695c <_vfprintf_r+0x240>
20007ca6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007caa:	3304      	adds	r3, #4
20007cac:	e66a      	b.n	20007984 <_vfprintf_r+0x1268>
20007cae:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007cb2:	4648      	mov	r0, r9
20007cb4:	4631      	mov	r1, r6
20007cb6:	320c      	adds	r2, #12
20007cb8:	f7fe fd22 	bl	20006700 <__sprint_r>
20007cbc:	2800      	cmp	r0, #0
20007cbe:	f47e ae4d 	bne.w	2000695c <_vfprintf_r+0x240>
20007cc2:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007cc6:	3304      	adds	r3, #4
20007cc8:	e679      	b.n	200079be <_vfprintf_r+0x12a2>
20007cca:	4650      	mov	r0, sl
20007ccc:	2200      	movs	r2, #0
20007cce:	2300      	movs	r3, #0
20007cd0:	4641      	mov	r1, r8
20007cd2:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20007cd6:	f003 fa7f 	bl	2000b1d8 <__aeabi_dcmpeq>
20007cda:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20007cde:	2800      	cmp	r0, #0
20007ce0:	f47f af19 	bne.w	20007b16 <_vfprintf_r+0x13fa>
20007ce4:	f1cc 0301 	rsb	r3, ip, #1
20007ce8:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20007cec:	e715      	b.n	20007b1a <_vfprintf_r+0x13fe>
20007cee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20007cf0:	4252      	negs	r2, r2
20007cf2:	920f      	str	r2, [sp, #60]	; 0x3c
20007cf4:	f7ff b887 	b.w	20006e06 <_vfprintf_r+0x6ea>
20007cf8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007cfc:	4648      	mov	r0, r9
20007cfe:	4631      	mov	r1, r6
20007d00:	320c      	adds	r2, #12
20007d02:	f7fe fcfd 	bl	20006700 <__sprint_r>
20007d06:	2800      	cmp	r0, #0
20007d08:	f47e ae28 	bne.w	2000695c <_vfprintf_r+0x240>
20007d0c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007d10:	3304      	adds	r3, #4
20007d12:	f7ff ba93 	b.w	2000723c <_vfprintf_r+0xb20>
20007d16:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007d1a:	4648      	mov	r0, r9
20007d1c:	4631      	mov	r1, r6
20007d1e:	320c      	adds	r2, #12
20007d20:	f7fe fcee 	bl	20006700 <__sprint_r>
20007d24:	2800      	cmp	r0, #0
20007d26:	f47e ae19 	bne.w	2000695c <_vfprintf_r+0x240>
20007d2a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007d2e:	3304      	adds	r3, #4
20007d30:	991a      	ldr	r1, [sp, #104]	; 0x68
20007d32:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007d34:	6059      	str	r1, [r3, #4]
20007d36:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007d3a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007d3e:	6018      	str	r0, [r3, #0]
20007d40:	3201      	adds	r2, #1
20007d42:	981a      	ldr	r0, [sp, #104]	; 0x68
20007d44:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007d48:	1809      	adds	r1, r1, r0
20007d4a:	2a07      	cmp	r2, #7
20007d4c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007d50:	f73f ab46 	bgt.w	200073e0 <_vfprintf_r+0xcc4>
20007d54:	3308      	adds	r3, #8
20007d56:	f7fe bfa8 	b.w	20006caa <_vfprintf_r+0x58e>
20007d5a:	2100      	movs	r1, #0
20007d5c:	9117      	str	r1, [sp, #92]	; 0x5c
20007d5e:	f7fd f9cb 	bl	200050f8 <strlen>
20007d62:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20007d66:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20007d6a:	9010      	str	r0, [sp, #64]	; 0x40
20007d6c:	920c      	str	r2, [sp, #48]	; 0x30
20007d6e:	f7fe bea4 	b.w	20006aba <_vfprintf_r+0x39e>
20007d72:	462a      	mov	r2, r5
20007d74:	4645      	mov	r5, r8
20007d76:	4690      	mov	r8, r2
20007d78:	605f      	str	r7, [r3, #4]
20007d7a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007d7e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007d82:	3201      	adds	r2, #1
20007d84:	f8c3 8000 	str.w	r8, [r3]
20007d88:	19c9      	adds	r1, r1, r7
20007d8a:	2a07      	cmp	r2, #7
20007d8c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007d90:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007d94:	dcbf      	bgt.n	20007d16 <_vfprintf_r+0x15fa>
20007d96:	3308      	adds	r3, #8
20007d98:	e7ca      	b.n	20007d30 <_vfprintf_r+0x1614>
20007d9a:	9a18      	ldr	r2, [sp, #96]	; 0x60
20007d9c:	9913      	ldr	r1, [sp, #76]	; 0x4c
20007d9e:	1a51      	subs	r1, r2, r1
20007da0:	9110      	str	r1, [sp, #64]	; 0x40
20007da2:	f7fe be82 	b.w	20006aaa <_vfprintf_r+0x38e>
20007da6:	4648      	mov	r0, r9
20007da8:	4631      	mov	r1, r6
20007daa:	f000 f949 	bl	20008040 <__swsetup_r>
20007dae:	2800      	cmp	r0, #0
20007db0:	f47e add8 	bne.w	20006964 <_vfprintf_r+0x248>
20007db4:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20007db8:	fa1f f38c 	uxth.w	r3, ip
20007dbc:	f7fe bcf6 	b.w	200067ac <_vfprintf_r+0x90>
20007dc0:	2f06      	cmp	r7, #6
20007dc2:	bf28      	it	cs
20007dc4:	2706      	movcs	r7, #6
20007dc6:	f64b 5170 	movw	r1, #48496	; 0xbd70
20007dca:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007dce:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20007dd2:	9710      	str	r7, [sp, #64]	; 0x40
20007dd4:	9113      	str	r1, [sp, #76]	; 0x4c
20007dd6:	920c      	str	r2, [sp, #48]	; 0x30
20007dd8:	f7fe bfe8 	b.w	20006dac <_vfprintf_r+0x690>
20007ddc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007de0:	4648      	mov	r0, r9
20007de2:	4631      	mov	r1, r6
20007de4:	320c      	adds	r2, #12
20007de6:	f7fe fc8b 	bl	20006700 <__sprint_r>
20007dea:	2800      	cmp	r0, #0
20007dec:	f47e adb6 	bne.w	2000695c <_vfprintf_r+0x240>
20007df0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007df4:	3304      	adds	r3, #4
20007df6:	f7ff bbc8 	b.w	2000758a <_vfprintf_r+0xe6e>
20007dfa:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007dfe:	4648      	mov	r0, r9
20007e00:	4631      	mov	r1, r6
20007e02:	320c      	adds	r2, #12
20007e04:	f7fe fc7c 	bl	20006700 <__sprint_r>
20007e08:	2800      	cmp	r0, #0
20007e0a:	f47e ada7 	bne.w	2000695c <_vfprintf_r+0x240>
20007e0e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007e12:	3304      	adds	r3, #4
20007e14:	f7ff bace 	b.w	200073b4 <_vfprintf_r+0xc98>
20007e18:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007e1c:	4648      	mov	r0, r9
20007e1e:	4631      	mov	r1, r6
20007e20:	320c      	adds	r2, #12
20007e22:	f7fe fc6d 	bl	20006700 <__sprint_r>
20007e26:	2800      	cmp	r0, #0
20007e28:	f47e ad98 	bne.w	2000695c <_vfprintf_r+0x240>
20007e2c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007e30:	3404      	adds	r4, #4
20007e32:	f7ff baa9 	b.w	20007388 <_vfprintf_r+0xc6c>
20007e36:	9710      	str	r7, [sp, #64]	; 0x40
20007e38:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20007e3c:	9017      	str	r0, [sp, #92]	; 0x5c
20007e3e:	970c      	str	r7, [sp, #48]	; 0x30
20007e40:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20007e44:	f7fe be39 	b.w	20006aba <_vfprintf_r+0x39e>
20007e48:	9916      	ldr	r1, [sp, #88]	; 0x58
20007e4a:	2965      	cmp	r1, #101	; 0x65
20007e4c:	bf14      	ite	ne
20007e4e:	2300      	movne	r3, #0
20007e50:	2301      	moveq	r3, #1
20007e52:	2945      	cmp	r1, #69	; 0x45
20007e54:	bf08      	it	eq
20007e56:	f043 0301 	orreq.w	r3, r3, #1
20007e5a:	2b00      	cmp	r3, #0
20007e5c:	d046      	beq.n	20007eec <_vfprintf_r+0x17d0>
20007e5e:	f107 0c01 	add.w	ip, r7, #1
20007e62:	2302      	movs	r3, #2
20007e64:	e621      	b.n	20007aaa <_vfprintf_r+0x138e>
20007e66:	9b16      	ldr	r3, [sp, #88]	; 0x58
20007e68:	2b65      	cmp	r3, #101	; 0x65
20007e6a:	dd76      	ble.n	20007f5a <_vfprintf_r+0x183e>
20007e6c:	9a16      	ldr	r2, [sp, #88]	; 0x58
20007e6e:	2a66      	cmp	r2, #102	; 0x66
20007e70:	bf1c      	itt	ne
20007e72:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
20007e76:	9310      	strne	r3, [sp, #64]	; 0x40
20007e78:	f000 8083 	beq.w	20007f82 <_vfprintf_r+0x1866>
20007e7c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20007e7e:	9810      	ldr	r0, [sp, #64]	; 0x40
20007e80:	4283      	cmp	r3, r0
20007e82:	dc6e      	bgt.n	20007f62 <_vfprintf_r+0x1846>
20007e84:	990a      	ldr	r1, [sp, #40]	; 0x28
20007e86:	f011 0f01 	tst.w	r1, #1
20007e8a:	f040 808e 	bne.w	20007faa <_vfprintf_r+0x188e>
20007e8e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20007e92:	2367      	movs	r3, #103	; 0x67
20007e94:	920c      	str	r2, [sp, #48]	; 0x30
20007e96:	9316      	str	r3, [sp, #88]	; 0x58
20007e98:	e691      	b.n	20007bbe <_vfprintf_r+0x14a2>
20007e9a:	2700      	movs	r7, #0
20007e9c:	461d      	mov	r5, r3
20007e9e:	f7fe bce9 	b.w	20006874 <_vfprintf_r+0x158>
20007ea2:	9910      	ldr	r1, [sp, #64]	; 0x40
20007ea4:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20007ea8:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
20007eac:	910c      	str	r1, [sp, #48]	; 0x30
20007eae:	f7fe be04 	b.w	20006aba <_vfprintf_r+0x39e>
20007eb2:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
20007eb6:	459b      	cmp	fp, r3
20007eb8:	bf98      	it	ls
20007eba:	469b      	movls	fp, r3
20007ebc:	f67f ae39 	bls.w	20007b32 <_vfprintf_r+0x1416>
20007ec0:	2230      	movs	r2, #48	; 0x30
20007ec2:	f803 2b01 	strb.w	r2, [r3], #1
20007ec6:	459b      	cmp	fp, r3
20007ec8:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
20007ecc:	d8f9      	bhi.n	20007ec2 <_vfprintf_r+0x17a6>
20007ece:	e630      	b.n	20007b32 <_vfprintf_r+0x1416>
20007ed0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007ed4:	4648      	mov	r0, r9
20007ed6:	4631      	mov	r1, r6
20007ed8:	320c      	adds	r2, #12
20007eda:	f7fe fc11 	bl	20006700 <__sprint_r>
20007ede:	2800      	cmp	r0, #0
20007ee0:	f47e ad3c 	bne.w	2000695c <_vfprintf_r+0x240>
20007ee4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007ee8:	3304      	adds	r3, #4
20007eea:	e508      	b.n	200078fe <_vfprintf_r+0x11e2>
20007eec:	46bc      	mov	ip, r7
20007eee:	3302      	adds	r3, #2
20007ef0:	e5db      	b.n	20007aaa <_vfprintf_r+0x138e>
20007ef2:	3707      	adds	r7, #7
20007ef4:	e5b9      	b.n	20007a6a <_vfprintf_r+0x134e>
20007ef6:	f246 6c67 	movw	ip, #26215	; 0x6667
20007efa:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
20007efe:	3103      	adds	r1, #3
20007f00:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20007f04:	fb8c 2003 	smull	r2, r0, ip, r3
20007f08:	17da      	asrs	r2, r3, #31
20007f0a:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
20007f0e:	eb02 0082 	add.w	r0, r2, r2, lsl #2
20007f12:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
20007f16:	4613      	mov	r3, r2
20007f18:	3030      	adds	r0, #48	; 0x30
20007f1a:	2a09      	cmp	r2, #9
20007f1c:	f801 0d01 	strb.w	r0, [r1, #-1]!
20007f20:	dcf0      	bgt.n	20007f04 <_vfprintf_r+0x17e8>
20007f22:	3330      	adds	r3, #48	; 0x30
20007f24:	1e48      	subs	r0, r1, #1
20007f26:	b2da      	uxtb	r2, r3
20007f28:	f801 2c01 	strb.w	r2, [r1, #-1]
20007f2c:	9b07      	ldr	r3, [sp, #28]
20007f2e:	4283      	cmp	r3, r0
20007f30:	d96a      	bls.n	20008008 <_vfprintf_r+0x18ec>
20007f32:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20007f36:	3303      	adds	r3, #3
20007f38:	e001      	b.n	20007f3e <_vfprintf_r+0x1822>
20007f3a:	f811 2b01 	ldrb.w	r2, [r1], #1
20007f3e:	f803 2c01 	strb.w	r2, [r3, #-1]
20007f42:	461a      	mov	r2, r3
20007f44:	f8dd c01c 	ldr.w	ip, [sp, #28]
20007f48:	3301      	adds	r3, #1
20007f4a:	458c      	cmp	ip, r1
20007f4c:	d8f5      	bhi.n	20007f3a <_vfprintf_r+0x181e>
20007f4e:	e625      	b.n	20007b9c <_vfprintf_r+0x1480>
20007f50:	222d      	movs	r2, #45	; 0x2d
20007f52:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
20007f56:	9217      	str	r2, [sp, #92]	; 0x5c
20007f58:	e598      	b.n	20007a8c <_vfprintf_r+0x1370>
20007f5a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20007f5e:	9010      	str	r0, [sp, #64]	; 0x40
20007f60:	e603      	b.n	20007b6a <_vfprintf_r+0x144e>
20007f62:	9b10      	ldr	r3, [sp, #64]	; 0x40
20007f64:	991a      	ldr	r1, [sp, #104]	; 0x68
20007f66:	2b00      	cmp	r3, #0
20007f68:	bfda      	itte	le
20007f6a:	9810      	ldrle	r0, [sp, #64]	; 0x40
20007f6c:	f1c0 0302 	rsble	r3, r0, #2
20007f70:	2301      	movgt	r3, #1
20007f72:	185b      	adds	r3, r3, r1
20007f74:	2267      	movs	r2, #103	; 0x67
20007f76:	9310      	str	r3, [sp, #64]	; 0x40
20007f78:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
20007f7c:	9216      	str	r2, [sp, #88]	; 0x58
20007f7e:	930c      	str	r3, [sp, #48]	; 0x30
20007f80:	e61d      	b.n	20007bbe <_vfprintf_r+0x14a2>
20007f82:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20007f86:	2800      	cmp	r0, #0
20007f88:	9010      	str	r0, [sp, #64]	; 0x40
20007f8a:	dd31      	ble.n	20007ff0 <_vfprintf_r+0x18d4>
20007f8c:	b91f      	cbnz	r7, 20007f96 <_vfprintf_r+0x187a>
20007f8e:	990a      	ldr	r1, [sp, #40]	; 0x28
20007f90:	f011 0f01 	tst.w	r1, #1
20007f94:	d00e      	beq.n	20007fb4 <_vfprintf_r+0x1898>
20007f96:	9810      	ldr	r0, [sp, #64]	; 0x40
20007f98:	2166      	movs	r1, #102	; 0x66
20007f9a:	9116      	str	r1, [sp, #88]	; 0x58
20007f9c:	1c43      	adds	r3, r0, #1
20007f9e:	19db      	adds	r3, r3, r7
20007fa0:	9310      	str	r3, [sp, #64]	; 0x40
20007fa2:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
20007fa6:	920c      	str	r2, [sp, #48]	; 0x30
20007fa8:	e609      	b.n	20007bbe <_vfprintf_r+0x14a2>
20007faa:	9810      	ldr	r0, [sp, #64]	; 0x40
20007fac:	2167      	movs	r1, #103	; 0x67
20007fae:	9116      	str	r1, [sp, #88]	; 0x58
20007fb0:	3001      	adds	r0, #1
20007fb2:	9010      	str	r0, [sp, #64]	; 0x40
20007fb4:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20007fb8:	920c      	str	r2, [sp, #48]	; 0x30
20007fba:	e600      	b.n	20007bbe <_vfprintf_r+0x14a2>
20007fbc:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007fbe:	781a      	ldrb	r2, [r3, #0]
20007fc0:	680f      	ldr	r7, [r1, #0]
20007fc2:	3104      	adds	r1, #4
20007fc4:	910b      	str	r1, [sp, #44]	; 0x2c
20007fc6:	2f00      	cmp	r7, #0
20007fc8:	bfb8      	it	lt
20007fca:	f04f 37ff 	movlt.w	r7, #4294967295
20007fce:	f7fe bc50 	b.w	20006872 <_vfprintf_r+0x156>
20007fd2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007fd4:	f012 0f01 	tst.w	r2, #1
20007fd8:	bf04      	itt	eq
20007fda:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
20007fde:	930c      	streq	r3, [sp, #48]	; 0x30
20007fe0:	f43f aded 	beq.w	20007bbe <_vfprintf_r+0x14a2>
20007fe4:	e5e5      	b.n	20007bb2 <_vfprintf_r+0x1496>
20007fe6:	222d      	movs	r2, #45	; 0x2d
20007fe8:	425b      	negs	r3, r3
20007fea:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20007fee:	e5c9      	b.n	20007b84 <_vfprintf_r+0x1468>
20007ff0:	b977      	cbnz	r7, 20008010 <_vfprintf_r+0x18f4>
20007ff2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007ff4:	f013 0f01 	tst.w	r3, #1
20007ff8:	d10a      	bne.n	20008010 <_vfprintf_r+0x18f4>
20007ffa:	f04f 0c01 	mov.w	ip, #1
20007ffe:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20008002:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20008006:	e5da      	b.n	20007bbe <_vfprintf_r+0x14a2>
20008008:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
2000800c:	3202      	adds	r2, #2
2000800e:	e5c5      	b.n	20007b9c <_vfprintf_r+0x1480>
20008010:	3702      	adds	r7, #2
20008012:	2166      	movs	r1, #102	; 0x66
20008014:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20008018:	9710      	str	r7, [sp, #64]	; 0x40
2000801a:	9116      	str	r1, [sp, #88]	; 0x58
2000801c:	920c      	str	r2, [sp, #48]	; 0x30
2000801e:	e5ce      	b.n	20007bbe <_vfprintf_r+0x14a2>
20008020:	2000bd8c 	.word	0x2000bd8c

20008024 <vfprintf>:
20008024:	b410      	push	{r4}
20008026:	f64b 74d4 	movw	r4, #49108	; 0xbfd4
2000802a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000802e:	468c      	mov	ip, r1
20008030:	4613      	mov	r3, r2
20008032:	4601      	mov	r1, r0
20008034:	4662      	mov	r2, ip
20008036:	6820      	ldr	r0, [r4, #0]
20008038:	bc10      	pop	{r4}
2000803a:	f7fe bb6f 	b.w	2000671c <_vfprintf_r>
2000803e:	bf00      	nop

20008040 <__swsetup_r>:
20008040:	b570      	push	{r4, r5, r6, lr}
20008042:	f64b 75d4 	movw	r5, #49108	; 0xbfd4
20008046:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000804a:	4606      	mov	r6, r0
2000804c:	460c      	mov	r4, r1
2000804e:	6828      	ldr	r0, [r5, #0]
20008050:	b110      	cbz	r0, 20008058 <__swsetup_r+0x18>
20008052:	6983      	ldr	r3, [r0, #24]
20008054:	2b00      	cmp	r3, #0
20008056:	d036      	beq.n	200080c6 <__swsetup_r+0x86>
20008058:	f64b 53ac 	movw	r3, #48556	; 0xbdac
2000805c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008060:	429c      	cmp	r4, r3
20008062:	d038      	beq.n	200080d6 <__swsetup_r+0x96>
20008064:	f64b 53cc 	movw	r3, #48588	; 0xbdcc
20008068:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000806c:	429c      	cmp	r4, r3
2000806e:	d041      	beq.n	200080f4 <__swsetup_r+0xb4>
20008070:	f64b 53ec 	movw	r3, #48620	; 0xbdec
20008074:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008078:	429c      	cmp	r4, r3
2000807a:	bf04      	itt	eq
2000807c:	682b      	ldreq	r3, [r5, #0]
2000807e:	68dc      	ldreq	r4, [r3, #12]
20008080:	89a2      	ldrh	r2, [r4, #12]
20008082:	4611      	mov	r1, r2
20008084:	b293      	uxth	r3, r2
20008086:	f013 0f08 	tst.w	r3, #8
2000808a:	4618      	mov	r0, r3
2000808c:	bf18      	it	ne
2000808e:	6922      	ldrne	r2, [r4, #16]
20008090:	d033      	beq.n	200080fa <__swsetup_r+0xba>
20008092:	b31a      	cbz	r2, 200080dc <__swsetup_r+0x9c>
20008094:	f013 0101 	ands.w	r1, r3, #1
20008098:	d007      	beq.n	200080aa <__swsetup_r+0x6a>
2000809a:	6963      	ldr	r3, [r4, #20]
2000809c:	2100      	movs	r1, #0
2000809e:	60a1      	str	r1, [r4, #8]
200080a0:	425b      	negs	r3, r3
200080a2:	61a3      	str	r3, [r4, #24]
200080a4:	b142      	cbz	r2, 200080b8 <__swsetup_r+0x78>
200080a6:	2000      	movs	r0, #0
200080a8:	bd70      	pop	{r4, r5, r6, pc}
200080aa:	f013 0f02 	tst.w	r3, #2
200080ae:	bf08      	it	eq
200080b0:	6961      	ldreq	r1, [r4, #20]
200080b2:	60a1      	str	r1, [r4, #8]
200080b4:	2a00      	cmp	r2, #0
200080b6:	d1f6      	bne.n	200080a6 <__swsetup_r+0x66>
200080b8:	89a3      	ldrh	r3, [r4, #12]
200080ba:	f013 0f80 	tst.w	r3, #128	; 0x80
200080be:	d0f2      	beq.n	200080a6 <__swsetup_r+0x66>
200080c0:	f04f 30ff 	mov.w	r0, #4294967295
200080c4:	bd70      	pop	{r4, r5, r6, pc}
200080c6:	f001 f98b 	bl	200093e0 <__sinit>
200080ca:	f64b 53ac 	movw	r3, #48556	; 0xbdac
200080ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200080d2:	429c      	cmp	r4, r3
200080d4:	d1c6      	bne.n	20008064 <__swsetup_r+0x24>
200080d6:	682b      	ldr	r3, [r5, #0]
200080d8:	685c      	ldr	r4, [r3, #4]
200080da:	e7d1      	b.n	20008080 <__swsetup_r+0x40>
200080dc:	f403 7120 	and.w	r1, r3, #640	; 0x280
200080e0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
200080e4:	d0d6      	beq.n	20008094 <__swsetup_r+0x54>
200080e6:	4630      	mov	r0, r6
200080e8:	4621      	mov	r1, r4
200080ea:	f001 fd01 	bl	20009af0 <__smakebuf_r>
200080ee:	89a3      	ldrh	r3, [r4, #12]
200080f0:	6922      	ldr	r2, [r4, #16]
200080f2:	e7cf      	b.n	20008094 <__swsetup_r+0x54>
200080f4:	682b      	ldr	r3, [r5, #0]
200080f6:	689c      	ldr	r4, [r3, #8]
200080f8:	e7c2      	b.n	20008080 <__swsetup_r+0x40>
200080fa:	f013 0f10 	tst.w	r3, #16
200080fe:	d0df      	beq.n	200080c0 <__swsetup_r+0x80>
20008100:	f013 0f04 	tst.w	r3, #4
20008104:	bf08      	it	eq
20008106:	6922      	ldreq	r2, [r4, #16]
20008108:	d017      	beq.n	2000813a <__swsetup_r+0xfa>
2000810a:	6b61      	ldr	r1, [r4, #52]	; 0x34
2000810c:	b151      	cbz	r1, 20008124 <__swsetup_r+0xe4>
2000810e:	f104 0344 	add.w	r3, r4, #68	; 0x44
20008112:	4299      	cmp	r1, r3
20008114:	d003      	beq.n	2000811e <__swsetup_r+0xde>
20008116:	4630      	mov	r0, r6
20008118:	f001 f9e6 	bl	200094e8 <_free_r>
2000811c:	89a2      	ldrh	r2, [r4, #12]
2000811e:	b290      	uxth	r0, r2
20008120:	2300      	movs	r3, #0
20008122:	6363      	str	r3, [r4, #52]	; 0x34
20008124:	6922      	ldr	r2, [r4, #16]
20008126:	f64f 71db 	movw	r1, #65499	; 0xffdb
2000812a:	f2c0 0100 	movt	r1, #0
2000812e:	2300      	movs	r3, #0
20008130:	ea00 0101 	and.w	r1, r0, r1
20008134:	6063      	str	r3, [r4, #4]
20008136:	81a1      	strh	r1, [r4, #12]
20008138:	6022      	str	r2, [r4, #0]
2000813a:	f041 0308 	orr.w	r3, r1, #8
2000813e:	81a3      	strh	r3, [r4, #12]
20008140:	b29b      	uxth	r3, r3
20008142:	e7a6      	b.n	20008092 <__swsetup_r+0x52>
20008144:	0000      	lsls	r0, r0, #0
	...

20008148 <quorem>:
20008148:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000814c:	6903      	ldr	r3, [r0, #16]
2000814e:	690e      	ldr	r6, [r1, #16]
20008150:	4682      	mov	sl, r0
20008152:	4689      	mov	r9, r1
20008154:	429e      	cmp	r6, r3
20008156:	f300 8083 	bgt.w	20008260 <quorem+0x118>
2000815a:	1cf2      	adds	r2, r6, #3
2000815c:	f101 0514 	add.w	r5, r1, #20
20008160:	f100 0414 	add.w	r4, r0, #20
20008164:	3e01      	subs	r6, #1
20008166:	0092      	lsls	r2, r2, #2
20008168:	188b      	adds	r3, r1, r2
2000816a:	1812      	adds	r2, r2, r0
2000816c:	f103 0804 	add.w	r8, r3, #4
20008170:	6859      	ldr	r1, [r3, #4]
20008172:	6850      	ldr	r0, [r2, #4]
20008174:	3101      	adds	r1, #1
20008176:	f002 fe9b 	bl	2000aeb0 <__aeabi_uidiv>
2000817a:	4607      	mov	r7, r0
2000817c:	2800      	cmp	r0, #0
2000817e:	d039      	beq.n	200081f4 <quorem+0xac>
20008180:	2300      	movs	r3, #0
20008182:	469c      	mov	ip, r3
20008184:	461a      	mov	r2, r3
20008186:	58e9      	ldr	r1, [r5, r3]
20008188:	58e0      	ldr	r0, [r4, r3]
2000818a:	fa1f fe81 	uxth.w	lr, r1
2000818e:	ea4f 4b11 	mov.w	fp, r1, lsr #16
20008192:	b281      	uxth	r1, r0
20008194:	fb0e ce07 	mla	lr, lr, r7, ip
20008198:	1851      	adds	r1, r2, r1
2000819a:	fb0b fc07 	mul.w	ip, fp, r7
2000819e:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
200081a2:	fa1f fe8e 	uxth.w	lr, lr
200081a6:	ebce 0101 	rsb	r1, lr, r1
200081aa:	fa1f f28c 	uxth.w	r2, ip
200081ae:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
200081b2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
200081b6:	fa1f fe81 	uxth.w	lr, r1
200081ba:	eb02 4221 	add.w	r2, r2, r1, asr #16
200081be:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
200081c2:	50e1      	str	r1, [r4, r3]
200081c4:	3304      	adds	r3, #4
200081c6:	1412      	asrs	r2, r2, #16
200081c8:	1959      	adds	r1, r3, r5
200081ca:	4588      	cmp	r8, r1
200081cc:	d2db      	bcs.n	20008186 <quorem+0x3e>
200081ce:	1d32      	adds	r2, r6, #4
200081d0:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
200081d4:	6859      	ldr	r1, [r3, #4]
200081d6:	b969      	cbnz	r1, 200081f4 <quorem+0xac>
200081d8:	429c      	cmp	r4, r3
200081da:	d209      	bcs.n	200081f0 <quorem+0xa8>
200081dc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
200081e0:	b112      	cbz	r2, 200081e8 <quorem+0xa0>
200081e2:	e005      	b.n	200081f0 <quorem+0xa8>
200081e4:	681a      	ldr	r2, [r3, #0]
200081e6:	b91a      	cbnz	r2, 200081f0 <quorem+0xa8>
200081e8:	3b04      	subs	r3, #4
200081ea:	3e01      	subs	r6, #1
200081ec:	429c      	cmp	r4, r3
200081ee:	d3f9      	bcc.n	200081e4 <quorem+0x9c>
200081f0:	f8ca 6010 	str.w	r6, [sl, #16]
200081f4:	4649      	mov	r1, r9
200081f6:	4650      	mov	r0, sl
200081f8:	f001 fdd0 	bl	20009d9c <__mcmp>
200081fc:	2800      	cmp	r0, #0
200081fe:	db2c      	blt.n	2000825a <quorem+0x112>
20008200:	2300      	movs	r3, #0
20008202:	3701      	adds	r7, #1
20008204:	469c      	mov	ip, r3
20008206:	58ea      	ldr	r2, [r5, r3]
20008208:	58e0      	ldr	r0, [r4, r3]
2000820a:	b291      	uxth	r1, r2
2000820c:	0c12      	lsrs	r2, r2, #16
2000820e:	fa1f f980 	uxth.w	r9, r0
20008212:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20008216:	ebc1 0109 	rsb	r1, r1, r9
2000821a:	4461      	add	r1, ip
2000821c:	eb02 4221 	add.w	r2, r2, r1, asr #16
20008220:	b289      	uxth	r1, r1
20008222:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
20008226:	50e1      	str	r1, [r4, r3]
20008228:	3304      	adds	r3, #4
2000822a:	ea4f 4c22 	mov.w	ip, r2, asr #16
2000822e:	195a      	adds	r2, r3, r5
20008230:	4590      	cmp	r8, r2
20008232:	d2e8      	bcs.n	20008206 <quorem+0xbe>
20008234:	1d32      	adds	r2, r6, #4
20008236:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
2000823a:	6859      	ldr	r1, [r3, #4]
2000823c:	b969      	cbnz	r1, 2000825a <quorem+0x112>
2000823e:	429c      	cmp	r4, r3
20008240:	d209      	bcs.n	20008256 <quorem+0x10e>
20008242:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20008246:	b112      	cbz	r2, 2000824e <quorem+0x106>
20008248:	e005      	b.n	20008256 <quorem+0x10e>
2000824a:	681a      	ldr	r2, [r3, #0]
2000824c:	b91a      	cbnz	r2, 20008256 <quorem+0x10e>
2000824e:	3b04      	subs	r3, #4
20008250:	3e01      	subs	r6, #1
20008252:	429c      	cmp	r4, r3
20008254:	d3f9      	bcc.n	2000824a <quorem+0x102>
20008256:	f8ca 6010 	str.w	r6, [sl, #16]
2000825a:	4638      	mov	r0, r7
2000825c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008260:	2000      	movs	r0, #0
20008262:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008266:	bf00      	nop

20008268 <_dtoa_r>:
20008268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000826c:	6a46      	ldr	r6, [r0, #36]	; 0x24
2000826e:	b0a1      	sub	sp, #132	; 0x84
20008270:	4604      	mov	r4, r0
20008272:	4690      	mov	r8, r2
20008274:	4699      	mov	r9, r3
20008276:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
20008278:	2e00      	cmp	r6, #0
2000827a:	f000 8423 	beq.w	20008ac4 <_dtoa_r+0x85c>
2000827e:	6832      	ldr	r2, [r6, #0]
20008280:	b182      	cbz	r2, 200082a4 <_dtoa_r+0x3c>
20008282:	6a61      	ldr	r1, [r4, #36]	; 0x24
20008284:	f04f 0c01 	mov.w	ip, #1
20008288:	6876      	ldr	r6, [r6, #4]
2000828a:	4620      	mov	r0, r4
2000828c:	680b      	ldr	r3, [r1, #0]
2000828e:	6056      	str	r6, [r2, #4]
20008290:	684a      	ldr	r2, [r1, #4]
20008292:	4619      	mov	r1, r3
20008294:	fa0c f202 	lsl.w	r2, ip, r2
20008298:	609a      	str	r2, [r3, #8]
2000829a:	f001 feb9 	bl	2000a010 <_Bfree>
2000829e:	6a63      	ldr	r3, [r4, #36]	; 0x24
200082a0:	2200      	movs	r2, #0
200082a2:	601a      	str	r2, [r3, #0]
200082a4:	f1b9 0600 	subs.w	r6, r9, #0
200082a8:	db38      	blt.n	2000831c <_dtoa_r+0xb4>
200082aa:	2300      	movs	r3, #0
200082ac:	602b      	str	r3, [r5, #0]
200082ae:	f240 0300 	movw	r3, #0
200082b2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200082b6:	461a      	mov	r2, r3
200082b8:	ea06 0303 	and.w	r3, r6, r3
200082bc:	4293      	cmp	r3, r2
200082be:	d017      	beq.n	200082f0 <_dtoa_r+0x88>
200082c0:	2200      	movs	r2, #0
200082c2:	2300      	movs	r3, #0
200082c4:	4640      	mov	r0, r8
200082c6:	4649      	mov	r1, r9
200082c8:	e9cd 8906 	strd	r8, r9, [sp, #24]
200082cc:	f002 ff84 	bl	2000b1d8 <__aeabi_dcmpeq>
200082d0:	2800      	cmp	r0, #0
200082d2:	d029      	beq.n	20008328 <_dtoa_r+0xc0>
200082d4:	982c      	ldr	r0, [sp, #176]	; 0xb0
200082d6:	2301      	movs	r3, #1
200082d8:	992e      	ldr	r1, [sp, #184]	; 0xb8
200082da:	6003      	str	r3, [r0, #0]
200082dc:	2900      	cmp	r1, #0
200082de:	f000 80d0 	beq.w	20008482 <_dtoa_r+0x21a>
200082e2:	4b79      	ldr	r3, [pc, #484]	; (200084c8 <_dtoa_r+0x260>)
200082e4:	1e58      	subs	r0, r3, #1
200082e6:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200082e8:	6013      	str	r3, [r2, #0]
200082ea:	b021      	add	sp, #132	; 0x84
200082ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200082f0:	982c      	ldr	r0, [sp, #176]	; 0xb0
200082f2:	f242 730f 	movw	r3, #9999	; 0x270f
200082f6:	6003      	str	r3, [r0, #0]
200082f8:	f1b8 0f00 	cmp.w	r8, #0
200082fc:	f000 8095 	beq.w	2000842a <_dtoa_r+0x1c2>
20008300:	f64b 50a8 	movw	r0, #48552	; 0xbda8
20008304:	f2c2 0000 	movt	r0, #8192	; 0x2000
20008308:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000830a:	2900      	cmp	r1, #0
2000830c:	d0ed      	beq.n	200082ea <_dtoa_r+0x82>
2000830e:	78c2      	ldrb	r2, [r0, #3]
20008310:	1cc3      	adds	r3, r0, #3
20008312:	2a00      	cmp	r2, #0
20008314:	d0e7      	beq.n	200082e6 <_dtoa_r+0x7e>
20008316:	f100 0308 	add.w	r3, r0, #8
2000831a:	e7e4      	b.n	200082e6 <_dtoa_r+0x7e>
2000831c:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20008320:	2301      	movs	r3, #1
20008322:	46b1      	mov	r9, r6
20008324:	602b      	str	r3, [r5, #0]
20008326:	e7c2      	b.n	200082ae <_dtoa_r+0x46>
20008328:	4620      	mov	r0, r4
2000832a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
2000832e:	a91e      	add	r1, sp, #120	; 0x78
20008330:	9100      	str	r1, [sp, #0]
20008332:	a91f      	add	r1, sp, #124	; 0x7c
20008334:	9101      	str	r1, [sp, #4]
20008336:	f001 febd 	bl	2000a0b4 <__d2b>
2000833a:	f3c6 550a 	ubfx	r5, r6, #20, #11
2000833e:	4683      	mov	fp, r0
20008340:	2d00      	cmp	r5, #0
20008342:	d07e      	beq.n	20008442 <_dtoa_r+0x1da>
20008344:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20008348:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
2000834c:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
2000834e:	3d07      	subs	r5, #7
20008350:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
20008354:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20008358:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
2000835c:	2300      	movs	r3, #0
2000835e:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
20008362:	9319      	str	r3, [sp, #100]	; 0x64
20008364:	f240 0300 	movw	r3, #0
20008368:	2200      	movs	r2, #0
2000836a:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
2000836e:	f7fb fb4b 	bl	20003a08 <__aeabi_dsub>
20008372:	a34f      	add	r3, pc, #316	; (adr r3, 200084b0 <_dtoa_r+0x248>)
20008374:	e9d3 2300 	ldrd	r2, r3, [r3]
20008378:	f7fb fcfa 	bl	20003d70 <__aeabi_dmul>
2000837c:	a34e      	add	r3, pc, #312	; (adr r3, 200084b8 <_dtoa_r+0x250>)
2000837e:	e9d3 2300 	ldrd	r2, r3, [r3]
20008382:	f7fb fb43 	bl	20003a0c <__adddf3>
20008386:	e9cd 0108 	strd	r0, r1, [sp, #32]
2000838a:	4628      	mov	r0, r5
2000838c:	f7fb fc8a 	bl	20003ca4 <__aeabi_i2d>
20008390:	a34b      	add	r3, pc, #300	; (adr r3, 200084c0 <_dtoa_r+0x258>)
20008392:	e9d3 2300 	ldrd	r2, r3, [r3]
20008396:	f7fb fceb 	bl	20003d70 <__aeabi_dmul>
2000839a:	4602      	mov	r2, r0
2000839c:	460b      	mov	r3, r1
2000839e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200083a2:	f7fb fb33 	bl	20003a0c <__adddf3>
200083a6:	e9cd 0108 	strd	r0, r1, [sp, #32]
200083aa:	f002 ff47 	bl	2000b23c <__aeabi_d2iz>
200083ae:	2200      	movs	r2, #0
200083b0:	2300      	movs	r3, #0
200083b2:	4606      	mov	r6, r0
200083b4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200083b8:	f002 ff18 	bl	2000b1ec <__aeabi_dcmplt>
200083bc:	b140      	cbz	r0, 200083d0 <_dtoa_r+0x168>
200083be:	4630      	mov	r0, r6
200083c0:	f7fb fc70 	bl	20003ca4 <__aeabi_i2d>
200083c4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
200083c8:	f002 ff06 	bl	2000b1d8 <__aeabi_dcmpeq>
200083cc:	b900      	cbnz	r0, 200083d0 <_dtoa_r+0x168>
200083ce:	3e01      	subs	r6, #1
200083d0:	2e16      	cmp	r6, #22
200083d2:	d95b      	bls.n	2000848c <_dtoa_r+0x224>
200083d4:	2301      	movs	r3, #1
200083d6:	9318      	str	r3, [sp, #96]	; 0x60
200083d8:	3f01      	subs	r7, #1
200083da:	ebb7 0a05 	subs.w	sl, r7, r5
200083de:	bf42      	ittt	mi
200083e0:	f1ca 0a00 	rsbmi	sl, sl, #0
200083e4:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
200083e8:	f04f 0a00 	movmi.w	sl, #0
200083ec:	d401      	bmi.n	200083f2 <_dtoa_r+0x18a>
200083ee:	2200      	movs	r2, #0
200083f0:	920f      	str	r2, [sp, #60]	; 0x3c
200083f2:	2e00      	cmp	r6, #0
200083f4:	f2c0 8371 	blt.w	20008ada <_dtoa_r+0x872>
200083f8:	44b2      	add	sl, r6
200083fa:	2300      	movs	r3, #0
200083fc:	9617      	str	r6, [sp, #92]	; 0x5c
200083fe:	9315      	str	r3, [sp, #84]	; 0x54
20008400:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
20008402:	2b09      	cmp	r3, #9
20008404:	d862      	bhi.n	200084cc <_dtoa_r+0x264>
20008406:	2b05      	cmp	r3, #5
20008408:	f340 8677 	ble.w	200090fa <_dtoa_r+0xe92>
2000840c:	982a      	ldr	r0, [sp, #168]	; 0xa8
2000840e:	2700      	movs	r7, #0
20008410:	3804      	subs	r0, #4
20008412:	902a      	str	r0, [sp, #168]	; 0xa8
20008414:	992a      	ldr	r1, [sp, #168]	; 0xa8
20008416:	1e8b      	subs	r3, r1, #2
20008418:	2b03      	cmp	r3, #3
2000841a:	f200 83dd 	bhi.w	20008bd8 <_dtoa_r+0x970>
2000841e:	e8df f013 	tbh	[pc, r3, lsl #1]
20008422:	03a5      	.short	0x03a5
20008424:	03d503d8 	.word	0x03d503d8
20008428:	03c4      	.short	0x03c4
2000842a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
2000842e:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
20008432:	2e00      	cmp	r6, #0
20008434:	f47f af64 	bne.w	20008300 <_dtoa_r+0x98>
20008438:	f64b 509c 	movw	r0, #48540	; 0xbd9c
2000843c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20008440:	e762      	b.n	20008308 <_dtoa_r+0xa0>
20008442:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20008444:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20008446:	18fb      	adds	r3, r7, r3
20008448:	f503 6386 	add.w	r3, r3, #1072	; 0x430
2000844c:	1c9d      	adds	r5, r3, #2
2000844e:	2d20      	cmp	r5, #32
20008450:	bfdc      	itt	le
20008452:	f1c5 0020 	rsble	r0, r5, #32
20008456:	fa08 f000 	lslle.w	r0, r8, r0
2000845a:	dd08      	ble.n	2000846e <_dtoa_r+0x206>
2000845c:	3b1e      	subs	r3, #30
2000845e:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
20008462:	fa16 f202 	lsls.w	r2, r6, r2
20008466:	fa28 f303 	lsr.w	r3, r8, r3
2000846a:	ea42 0003 	orr.w	r0, r2, r3
2000846e:	f7fb fc09 	bl	20003c84 <__aeabi_ui2d>
20008472:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
20008476:	2201      	movs	r2, #1
20008478:	3d03      	subs	r5, #3
2000847a:	9219      	str	r2, [sp, #100]	; 0x64
2000847c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
20008480:	e770      	b.n	20008364 <_dtoa_r+0xfc>
20008482:	f64b 5078 	movw	r0, #48504	; 0xbd78
20008486:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000848a:	e72e      	b.n	200082ea <_dtoa_r+0x82>
2000848c:	f64b 6350 	movw	r3, #48720	; 0xbe50
20008490:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20008494:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008498:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
2000849c:	e9d3 2300 	ldrd	r2, r3, [r3]
200084a0:	f002 fea4 	bl	2000b1ec <__aeabi_dcmplt>
200084a4:	2800      	cmp	r0, #0
200084a6:	f040 8320 	bne.w	20008aea <_dtoa_r+0x882>
200084aa:	9018      	str	r0, [sp, #96]	; 0x60
200084ac:	e794      	b.n	200083d8 <_dtoa_r+0x170>
200084ae:	bf00      	nop
200084b0:	636f4361 	.word	0x636f4361
200084b4:	3fd287a7 	.word	0x3fd287a7
200084b8:	8b60c8b3 	.word	0x8b60c8b3
200084bc:	3fc68a28 	.word	0x3fc68a28
200084c0:	509f79fb 	.word	0x509f79fb
200084c4:	3fd34413 	.word	0x3fd34413
200084c8:	2000bd79 	.word	0x2000bd79
200084cc:	2300      	movs	r3, #0
200084ce:	f04f 30ff 	mov.w	r0, #4294967295
200084d2:	461f      	mov	r7, r3
200084d4:	2101      	movs	r1, #1
200084d6:	932a      	str	r3, [sp, #168]	; 0xa8
200084d8:	9011      	str	r0, [sp, #68]	; 0x44
200084da:	9116      	str	r1, [sp, #88]	; 0x58
200084dc:	9008      	str	r0, [sp, #32]
200084de:	932b      	str	r3, [sp, #172]	; 0xac
200084e0:	6a65      	ldr	r5, [r4, #36]	; 0x24
200084e2:	2300      	movs	r3, #0
200084e4:	606b      	str	r3, [r5, #4]
200084e6:	4620      	mov	r0, r4
200084e8:	6869      	ldr	r1, [r5, #4]
200084ea:	f001 fdad 	bl	2000a048 <_Balloc>
200084ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
200084f0:	6028      	str	r0, [r5, #0]
200084f2:	681b      	ldr	r3, [r3, #0]
200084f4:	9310      	str	r3, [sp, #64]	; 0x40
200084f6:	2f00      	cmp	r7, #0
200084f8:	f000 815b 	beq.w	200087b2 <_dtoa_r+0x54a>
200084fc:	2e00      	cmp	r6, #0
200084fe:	f340 842a 	ble.w	20008d56 <_dtoa_r+0xaee>
20008502:	f64b 6350 	movw	r3, #48720	; 0xbe50
20008506:	f006 020f 	and.w	r2, r6, #15
2000850a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000850e:	1135      	asrs	r5, r6, #4
20008510:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
20008514:	f015 0f10 	tst.w	r5, #16
20008518:	e9d3 0100 	ldrd	r0, r1, [r3]
2000851c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008520:	f000 82e7 	beq.w	20008af2 <_dtoa_r+0x88a>
20008524:	f64b 7328 	movw	r3, #48936	; 0xbf28
20008528:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
2000852c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008530:	f005 050f 	and.w	r5, r5, #15
20008534:	f04f 0803 	mov.w	r8, #3
20008538:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
2000853c:	f7fb fd42 	bl	20003fc4 <__aeabi_ddiv>
20008540:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
20008544:	b1bd      	cbz	r5, 20008576 <_dtoa_r+0x30e>
20008546:	f64b 7728 	movw	r7, #48936	; 0xbf28
2000854a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000854e:	f2c2 0700 	movt	r7, #8192	; 0x2000
20008552:	f015 0f01 	tst.w	r5, #1
20008556:	4610      	mov	r0, r2
20008558:	4619      	mov	r1, r3
2000855a:	d007      	beq.n	2000856c <_dtoa_r+0x304>
2000855c:	e9d7 2300 	ldrd	r2, r3, [r7]
20008560:	f108 0801 	add.w	r8, r8, #1
20008564:	f7fb fc04 	bl	20003d70 <__aeabi_dmul>
20008568:	4602      	mov	r2, r0
2000856a:	460b      	mov	r3, r1
2000856c:	3708      	adds	r7, #8
2000856e:	106d      	asrs	r5, r5, #1
20008570:	d1ef      	bne.n	20008552 <_dtoa_r+0x2ea>
20008572:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20008576:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000857a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
2000857e:	f7fb fd21 	bl	20003fc4 <__aeabi_ddiv>
20008582:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008586:	9918      	ldr	r1, [sp, #96]	; 0x60
20008588:	2900      	cmp	r1, #0
2000858a:	f000 80de 	beq.w	2000874a <_dtoa_r+0x4e2>
2000858e:	f240 0300 	movw	r3, #0
20008592:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008596:	2200      	movs	r2, #0
20008598:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
2000859c:	f04f 0500 	mov.w	r5, #0
200085a0:	f002 fe24 	bl	2000b1ec <__aeabi_dcmplt>
200085a4:	b108      	cbz	r0, 200085aa <_dtoa_r+0x342>
200085a6:	f04f 0501 	mov.w	r5, #1
200085aa:	9a08      	ldr	r2, [sp, #32]
200085ac:	2a00      	cmp	r2, #0
200085ae:	bfd4      	ite	le
200085b0:	2500      	movle	r5, #0
200085b2:	f005 0501 	andgt.w	r5, r5, #1
200085b6:	2d00      	cmp	r5, #0
200085b8:	f000 80c7 	beq.w	2000874a <_dtoa_r+0x4e2>
200085bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
200085be:	2b00      	cmp	r3, #0
200085c0:	f340 80f5 	ble.w	200087ae <_dtoa_r+0x546>
200085c4:	f240 0300 	movw	r3, #0
200085c8:	2200      	movs	r2, #0
200085ca:	f2c4 0324 	movt	r3, #16420	; 0x4024
200085ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200085d2:	f7fb fbcd 	bl	20003d70 <__aeabi_dmul>
200085d6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200085da:	f108 0001 	add.w	r0, r8, #1
200085de:	1e71      	subs	r1, r6, #1
200085e0:	9112      	str	r1, [sp, #72]	; 0x48
200085e2:	f7fb fb5f 	bl	20003ca4 <__aeabi_i2d>
200085e6:	4602      	mov	r2, r0
200085e8:	460b      	mov	r3, r1
200085ea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200085ee:	f7fb fbbf 	bl	20003d70 <__aeabi_dmul>
200085f2:	f240 0300 	movw	r3, #0
200085f6:	2200      	movs	r2, #0
200085f8:	f2c4 031c 	movt	r3, #16412	; 0x401c
200085fc:	f7fb fa06 	bl	20003a0c <__adddf3>
20008600:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
20008604:	4680      	mov	r8, r0
20008606:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
2000860a:	9b16      	ldr	r3, [sp, #88]	; 0x58
2000860c:	2b00      	cmp	r3, #0
2000860e:	f000 83ad 	beq.w	20008d6c <_dtoa_r+0xb04>
20008612:	f64b 6350 	movw	r3, #48720	; 0xbe50
20008616:	f240 0100 	movw	r1, #0
2000861a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000861e:	2000      	movs	r0, #0
20008620:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
20008624:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20008628:	f8cd c00c 	str.w	ip, [sp, #12]
2000862c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20008630:	f7fb fcc8 	bl	20003fc4 <__aeabi_ddiv>
20008634:	4642      	mov	r2, r8
20008636:	464b      	mov	r3, r9
20008638:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000863a:	f7fb f9e5 	bl	20003a08 <__aeabi_dsub>
2000863e:	4680      	mov	r8, r0
20008640:	4689      	mov	r9, r1
20008642:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008646:	f002 fdf9 	bl	2000b23c <__aeabi_d2iz>
2000864a:	4607      	mov	r7, r0
2000864c:	f7fb fb2a 	bl	20003ca4 <__aeabi_i2d>
20008650:	4602      	mov	r2, r0
20008652:	460b      	mov	r3, r1
20008654:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008658:	f7fb f9d6 	bl	20003a08 <__aeabi_dsub>
2000865c:	f107 0330 	add.w	r3, r7, #48	; 0x30
20008660:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008664:	4640      	mov	r0, r8
20008666:	f805 3b01 	strb.w	r3, [r5], #1
2000866a:	4649      	mov	r1, r9
2000866c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20008670:	f002 fdda 	bl	2000b228 <__aeabi_dcmpgt>
20008674:	2800      	cmp	r0, #0
20008676:	f040 8213 	bne.w	20008aa0 <_dtoa_r+0x838>
2000867a:	f240 0100 	movw	r1, #0
2000867e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20008682:	2000      	movs	r0, #0
20008684:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20008688:	f7fb f9be 	bl	20003a08 <__aeabi_dsub>
2000868c:	4602      	mov	r2, r0
2000868e:	460b      	mov	r3, r1
20008690:	4640      	mov	r0, r8
20008692:	4649      	mov	r1, r9
20008694:	f002 fdc8 	bl	2000b228 <__aeabi_dcmpgt>
20008698:	f8dd c00c 	ldr.w	ip, [sp, #12]
2000869c:	2800      	cmp	r0, #0
2000869e:	f040 83e7 	bne.w	20008e70 <_dtoa_r+0xc08>
200086a2:	f1bc 0f01 	cmp.w	ip, #1
200086a6:	f340 8082 	ble.w	200087ae <_dtoa_r+0x546>
200086aa:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
200086ae:	2701      	movs	r7, #1
200086b0:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
200086b4:	961d      	str	r6, [sp, #116]	; 0x74
200086b6:	4666      	mov	r6, ip
200086b8:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
200086bc:	940c      	str	r4, [sp, #48]	; 0x30
200086be:	e010      	b.n	200086e2 <_dtoa_r+0x47a>
200086c0:	f240 0100 	movw	r1, #0
200086c4:	2000      	movs	r0, #0
200086c6:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
200086ca:	f7fb f99d 	bl	20003a08 <__aeabi_dsub>
200086ce:	4642      	mov	r2, r8
200086d0:	464b      	mov	r3, r9
200086d2:	f002 fd8b 	bl	2000b1ec <__aeabi_dcmplt>
200086d6:	2800      	cmp	r0, #0
200086d8:	f040 83c7 	bne.w	20008e6a <_dtoa_r+0xc02>
200086dc:	42b7      	cmp	r7, r6
200086de:	f280 848b 	bge.w	20008ff8 <_dtoa_r+0xd90>
200086e2:	f240 0300 	movw	r3, #0
200086e6:	4640      	mov	r0, r8
200086e8:	4649      	mov	r1, r9
200086ea:	2200      	movs	r2, #0
200086ec:	f2c4 0324 	movt	r3, #16420	; 0x4024
200086f0:	3501      	adds	r5, #1
200086f2:	f7fb fb3d 	bl	20003d70 <__aeabi_dmul>
200086f6:	f240 0300 	movw	r3, #0
200086fa:	2200      	movs	r2, #0
200086fc:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008700:	4680      	mov	r8, r0
20008702:	4689      	mov	r9, r1
20008704:	4650      	mov	r0, sl
20008706:	4659      	mov	r1, fp
20008708:	f7fb fb32 	bl	20003d70 <__aeabi_dmul>
2000870c:	468b      	mov	fp, r1
2000870e:	4682      	mov	sl, r0
20008710:	f002 fd94 	bl	2000b23c <__aeabi_d2iz>
20008714:	4604      	mov	r4, r0
20008716:	f7fb fac5 	bl	20003ca4 <__aeabi_i2d>
2000871a:	3430      	adds	r4, #48	; 0x30
2000871c:	4602      	mov	r2, r0
2000871e:	460b      	mov	r3, r1
20008720:	4650      	mov	r0, sl
20008722:	4659      	mov	r1, fp
20008724:	f7fb f970 	bl	20003a08 <__aeabi_dsub>
20008728:	9a10      	ldr	r2, [sp, #64]	; 0x40
2000872a:	464b      	mov	r3, r9
2000872c:	55d4      	strb	r4, [r2, r7]
2000872e:	4642      	mov	r2, r8
20008730:	3701      	adds	r7, #1
20008732:	4682      	mov	sl, r0
20008734:	468b      	mov	fp, r1
20008736:	f002 fd59 	bl	2000b1ec <__aeabi_dcmplt>
2000873a:	4652      	mov	r2, sl
2000873c:	465b      	mov	r3, fp
2000873e:	2800      	cmp	r0, #0
20008740:	d0be      	beq.n	200086c0 <_dtoa_r+0x458>
20008742:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20008746:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20008748:	e1aa      	b.n	20008aa0 <_dtoa_r+0x838>
2000874a:	4640      	mov	r0, r8
2000874c:	f7fb faaa 	bl	20003ca4 <__aeabi_i2d>
20008750:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20008754:	f7fb fb0c 	bl	20003d70 <__aeabi_dmul>
20008758:	f240 0300 	movw	r3, #0
2000875c:	2200      	movs	r2, #0
2000875e:	f2c4 031c 	movt	r3, #16412	; 0x401c
20008762:	f7fb f953 	bl	20003a0c <__adddf3>
20008766:	9a08      	ldr	r2, [sp, #32]
20008768:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
2000876c:	4680      	mov	r8, r0
2000876e:	46a9      	mov	r9, r5
20008770:	2a00      	cmp	r2, #0
20008772:	f040 82ec 	bne.w	20008d4e <_dtoa_r+0xae6>
20008776:	f240 0300 	movw	r3, #0
2000877a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000877e:	2200      	movs	r2, #0
20008780:	f2c4 0314 	movt	r3, #16404	; 0x4014
20008784:	f7fb f940 	bl	20003a08 <__aeabi_dsub>
20008788:	4642      	mov	r2, r8
2000878a:	462b      	mov	r3, r5
2000878c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008790:	f002 fd4a 	bl	2000b228 <__aeabi_dcmpgt>
20008794:	2800      	cmp	r0, #0
20008796:	f040 824a 	bne.w	20008c2e <_dtoa_r+0x9c6>
2000879a:	4642      	mov	r2, r8
2000879c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200087a0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
200087a4:	f002 fd22 	bl	2000b1ec <__aeabi_dcmplt>
200087a8:	2800      	cmp	r0, #0
200087aa:	f040 81d5 	bne.w	20008b58 <_dtoa_r+0x8f0>
200087ae:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
200087b2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
200087b4:	ea6f 0703 	mvn.w	r7, r3
200087b8:	ea4f 77d7 	mov.w	r7, r7, lsr #31
200087bc:	2e0e      	cmp	r6, #14
200087be:	bfcc      	ite	gt
200087c0:	2700      	movgt	r7, #0
200087c2:	f007 0701 	andle.w	r7, r7, #1
200087c6:	2f00      	cmp	r7, #0
200087c8:	f000 80b7 	beq.w	2000893a <_dtoa_r+0x6d2>
200087cc:	982b      	ldr	r0, [sp, #172]	; 0xac
200087ce:	f64b 6350 	movw	r3, #48720	; 0xbe50
200087d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200087d6:	9908      	ldr	r1, [sp, #32]
200087d8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
200087dc:	0fc2      	lsrs	r2, r0, #31
200087de:	2900      	cmp	r1, #0
200087e0:	bfcc      	ite	gt
200087e2:	2200      	movgt	r2, #0
200087e4:	f002 0201 	andle.w	r2, r2, #1
200087e8:	e9d3 0100 	ldrd	r0, r1, [r3]
200087ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
200087f0:	2a00      	cmp	r2, #0
200087f2:	f040 81a0 	bne.w	20008b36 <_dtoa_r+0x8ce>
200087f6:	4602      	mov	r2, r0
200087f8:	460b      	mov	r3, r1
200087fa:	4640      	mov	r0, r8
200087fc:	4649      	mov	r1, r9
200087fe:	f7fb fbe1 	bl	20003fc4 <__aeabi_ddiv>
20008802:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008804:	f002 fd1a 	bl	2000b23c <__aeabi_d2iz>
20008808:	4682      	mov	sl, r0
2000880a:	f7fb fa4b 	bl	20003ca4 <__aeabi_i2d>
2000880e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20008812:	f7fb faad 	bl	20003d70 <__aeabi_dmul>
20008816:	4602      	mov	r2, r0
20008818:	460b      	mov	r3, r1
2000881a:	4640      	mov	r0, r8
2000881c:	4649      	mov	r1, r9
2000881e:	f7fb f8f3 	bl	20003a08 <__aeabi_dsub>
20008822:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20008826:	f805 3b01 	strb.w	r3, [r5], #1
2000882a:	9a08      	ldr	r2, [sp, #32]
2000882c:	2a01      	cmp	r2, #1
2000882e:	4680      	mov	r8, r0
20008830:	4689      	mov	r9, r1
20008832:	d052      	beq.n	200088da <_dtoa_r+0x672>
20008834:	f240 0300 	movw	r3, #0
20008838:	2200      	movs	r2, #0
2000883a:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000883e:	f7fb fa97 	bl	20003d70 <__aeabi_dmul>
20008842:	2200      	movs	r2, #0
20008844:	2300      	movs	r3, #0
20008846:	e9cd 0106 	strd	r0, r1, [sp, #24]
2000884a:	f002 fcc5 	bl	2000b1d8 <__aeabi_dcmpeq>
2000884e:	2800      	cmp	r0, #0
20008850:	f040 81eb 	bne.w	20008c2a <_dtoa_r+0x9c2>
20008854:	9810      	ldr	r0, [sp, #64]	; 0x40
20008856:	f04f 0801 	mov.w	r8, #1
2000885a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
2000885e:	46a3      	mov	fp, r4
20008860:	1c87      	adds	r7, r0, #2
20008862:	960f      	str	r6, [sp, #60]	; 0x3c
20008864:	f8dd 9020 	ldr.w	r9, [sp, #32]
20008868:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
2000886c:	e00a      	b.n	20008884 <_dtoa_r+0x61c>
2000886e:	f7fb fa7f 	bl	20003d70 <__aeabi_dmul>
20008872:	2200      	movs	r2, #0
20008874:	2300      	movs	r3, #0
20008876:	4604      	mov	r4, r0
20008878:	460d      	mov	r5, r1
2000887a:	f002 fcad 	bl	2000b1d8 <__aeabi_dcmpeq>
2000887e:	2800      	cmp	r0, #0
20008880:	f040 81ce 	bne.w	20008c20 <_dtoa_r+0x9b8>
20008884:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20008888:	4620      	mov	r0, r4
2000888a:	4629      	mov	r1, r5
2000888c:	f108 0801 	add.w	r8, r8, #1
20008890:	f7fb fb98 	bl	20003fc4 <__aeabi_ddiv>
20008894:	463e      	mov	r6, r7
20008896:	f002 fcd1 	bl	2000b23c <__aeabi_d2iz>
2000889a:	4682      	mov	sl, r0
2000889c:	f7fb fa02 	bl	20003ca4 <__aeabi_i2d>
200088a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
200088a4:	f7fb fa64 	bl	20003d70 <__aeabi_dmul>
200088a8:	4602      	mov	r2, r0
200088aa:	460b      	mov	r3, r1
200088ac:	4620      	mov	r0, r4
200088ae:	4629      	mov	r1, r5
200088b0:	f7fb f8aa 	bl	20003a08 <__aeabi_dsub>
200088b4:	2200      	movs	r2, #0
200088b6:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
200088ba:	f807 cc01 	strb.w	ip, [r7, #-1]
200088be:	3701      	adds	r7, #1
200088c0:	45c1      	cmp	r9, r8
200088c2:	f240 0300 	movw	r3, #0
200088c6:	f2c4 0324 	movt	r3, #16420	; 0x4024
200088ca:	d1d0      	bne.n	2000886e <_dtoa_r+0x606>
200088cc:	4635      	mov	r5, r6
200088ce:	465c      	mov	r4, fp
200088d0:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
200088d2:	4680      	mov	r8, r0
200088d4:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
200088d8:	4689      	mov	r9, r1
200088da:	4642      	mov	r2, r8
200088dc:	464b      	mov	r3, r9
200088de:	4640      	mov	r0, r8
200088e0:	4649      	mov	r1, r9
200088e2:	f7fb f893 	bl	20003a0c <__adddf3>
200088e6:	4680      	mov	r8, r0
200088e8:	4689      	mov	r9, r1
200088ea:	4642      	mov	r2, r8
200088ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
200088f0:	464b      	mov	r3, r9
200088f2:	f002 fc7b 	bl	2000b1ec <__aeabi_dcmplt>
200088f6:	b960      	cbnz	r0, 20008912 <_dtoa_r+0x6aa>
200088f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
200088fc:	4642      	mov	r2, r8
200088fe:	464b      	mov	r3, r9
20008900:	f002 fc6a 	bl	2000b1d8 <__aeabi_dcmpeq>
20008904:	2800      	cmp	r0, #0
20008906:	f000 8190 	beq.w	20008c2a <_dtoa_r+0x9c2>
2000890a:	f01a 0f01 	tst.w	sl, #1
2000890e:	f000 818c 	beq.w	20008c2a <_dtoa_r+0x9c2>
20008912:	9910      	ldr	r1, [sp, #64]	; 0x40
20008914:	e000      	b.n	20008918 <_dtoa_r+0x6b0>
20008916:	461d      	mov	r5, r3
20008918:	f815 2c01 	ldrb.w	r2, [r5, #-1]
2000891c:	1e6b      	subs	r3, r5, #1
2000891e:	2a39      	cmp	r2, #57	; 0x39
20008920:	f040 8367 	bne.w	20008ff2 <_dtoa_r+0xd8a>
20008924:	428b      	cmp	r3, r1
20008926:	d1f6      	bne.n	20008916 <_dtoa_r+0x6ae>
20008928:	9910      	ldr	r1, [sp, #64]	; 0x40
2000892a:	2330      	movs	r3, #48	; 0x30
2000892c:	3601      	adds	r6, #1
2000892e:	2231      	movs	r2, #49	; 0x31
20008930:	700b      	strb	r3, [r1, #0]
20008932:	9b10      	ldr	r3, [sp, #64]	; 0x40
20008934:	701a      	strb	r2, [r3, #0]
20008936:	9612      	str	r6, [sp, #72]	; 0x48
20008938:	e0b2      	b.n	20008aa0 <_dtoa_r+0x838>
2000893a:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000893c:	2a00      	cmp	r2, #0
2000893e:	f040 80df 	bne.w	20008b00 <_dtoa_r+0x898>
20008942:	9f15      	ldr	r7, [sp, #84]	; 0x54
20008944:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20008946:	920c      	str	r2, [sp, #48]	; 0x30
20008948:	2d00      	cmp	r5, #0
2000894a:	bfd4      	ite	le
2000894c:	2300      	movle	r3, #0
2000894e:	2301      	movgt	r3, #1
20008950:	f1ba 0f00 	cmp.w	sl, #0
20008954:	bfd4      	ite	le
20008956:	2300      	movle	r3, #0
20008958:	f003 0301 	andgt.w	r3, r3, #1
2000895c:	b14b      	cbz	r3, 20008972 <_dtoa_r+0x70a>
2000895e:	45aa      	cmp	sl, r5
20008960:	bfb4      	ite	lt
20008962:	4653      	movlt	r3, sl
20008964:	462b      	movge	r3, r5
20008966:	980f      	ldr	r0, [sp, #60]	; 0x3c
20008968:	ebc3 0a0a 	rsb	sl, r3, sl
2000896c:	1aed      	subs	r5, r5, r3
2000896e:	1ac0      	subs	r0, r0, r3
20008970:	900f      	str	r0, [sp, #60]	; 0x3c
20008972:	9915      	ldr	r1, [sp, #84]	; 0x54
20008974:	2900      	cmp	r1, #0
20008976:	dd1c      	ble.n	200089b2 <_dtoa_r+0x74a>
20008978:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000897a:	2a00      	cmp	r2, #0
2000897c:	f000 82e9 	beq.w	20008f52 <_dtoa_r+0xcea>
20008980:	2f00      	cmp	r7, #0
20008982:	dd12      	ble.n	200089aa <_dtoa_r+0x742>
20008984:	990c      	ldr	r1, [sp, #48]	; 0x30
20008986:	463a      	mov	r2, r7
20008988:	4620      	mov	r0, r4
2000898a:	f001 fdbd 	bl	2000a508 <__pow5mult>
2000898e:	465a      	mov	r2, fp
20008990:	900c      	str	r0, [sp, #48]	; 0x30
20008992:	4620      	mov	r0, r4
20008994:	990c      	ldr	r1, [sp, #48]	; 0x30
20008996:	f001 fccf 	bl	2000a338 <__multiply>
2000899a:	4659      	mov	r1, fp
2000899c:	4603      	mov	r3, r0
2000899e:	4620      	mov	r0, r4
200089a0:	9303      	str	r3, [sp, #12]
200089a2:	f001 fb35 	bl	2000a010 <_Bfree>
200089a6:	9b03      	ldr	r3, [sp, #12]
200089a8:	469b      	mov	fp, r3
200089aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
200089ac:	1bda      	subs	r2, r3, r7
200089ae:	f040 8311 	bne.w	20008fd4 <_dtoa_r+0xd6c>
200089b2:	2101      	movs	r1, #1
200089b4:	4620      	mov	r0, r4
200089b6:	f001 fd59 	bl	2000a46c <__i2b>
200089ba:	9006      	str	r0, [sp, #24]
200089bc:	9817      	ldr	r0, [sp, #92]	; 0x5c
200089be:	2800      	cmp	r0, #0
200089c0:	dd05      	ble.n	200089ce <_dtoa_r+0x766>
200089c2:	9906      	ldr	r1, [sp, #24]
200089c4:	4620      	mov	r0, r4
200089c6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
200089c8:	f001 fd9e 	bl	2000a508 <__pow5mult>
200089cc:	9006      	str	r0, [sp, #24]
200089ce:	992a      	ldr	r1, [sp, #168]	; 0xa8
200089d0:	2901      	cmp	r1, #1
200089d2:	f340 810a 	ble.w	20008bea <_dtoa_r+0x982>
200089d6:	2700      	movs	r7, #0
200089d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
200089da:	2b00      	cmp	r3, #0
200089dc:	f040 8261 	bne.w	20008ea2 <_dtoa_r+0xc3a>
200089e0:	2301      	movs	r3, #1
200089e2:	4453      	add	r3, sl
200089e4:	f013 031f 	ands.w	r3, r3, #31
200089e8:	f040 812a 	bne.w	20008c40 <_dtoa_r+0x9d8>
200089ec:	231c      	movs	r3, #28
200089ee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200089f0:	449a      	add	sl, r3
200089f2:	18ed      	adds	r5, r5, r3
200089f4:	18d2      	adds	r2, r2, r3
200089f6:	920f      	str	r2, [sp, #60]	; 0x3c
200089f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
200089fa:	2b00      	cmp	r3, #0
200089fc:	dd05      	ble.n	20008a0a <_dtoa_r+0x7a2>
200089fe:	4659      	mov	r1, fp
20008a00:	461a      	mov	r2, r3
20008a02:	4620      	mov	r0, r4
20008a04:	f001 fc3a 	bl	2000a27c <__lshift>
20008a08:	4683      	mov	fp, r0
20008a0a:	f1ba 0f00 	cmp.w	sl, #0
20008a0e:	dd05      	ble.n	20008a1c <_dtoa_r+0x7b4>
20008a10:	9906      	ldr	r1, [sp, #24]
20008a12:	4652      	mov	r2, sl
20008a14:	4620      	mov	r0, r4
20008a16:	f001 fc31 	bl	2000a27c <__lshift>
20008a1a:	9006      	str	r0, [sp, #24]
20008a1c:	9818      	ldr	r0, [sp, #96]	; 0x60
20008a1e:	2800      	cmp	r0, #0
20008a20:	f040 8229 	bne.w	20008e76 <_dtoa_r+0xc0e>
20008a24:	982a      	ldr	r0, [sp, #168]	; 0xa8
20008a26:	9908      	ldr	r1, [sp, #32]
20008a28:	2802      	cmp	r0, #2
20008a2a:	bfd4      	ite	le
20008a2c:	2300      	movle	r3, #0
20008a2e:	2301      	movgt	r3, #1
20008a30:	2900      	cmp	r1, #0
20008a32:	bfcc      	ite	gt
20008a34:	2300      	movgt	r3, #0
20008a36:	f003 0301 	andle.w	r3, r3, #1
20008a3a:	2b00      	cmp	r3, #0
20008a3c:	f000 810c 	beq.w	20008c58 <_dtoa_r+0x9f0>
20008a40:	2900      	cmp	r1, #0
20008a42:	f040 808c 	bne.w	20008b5e <_dtoa_r+0x8f6>
20008a46:	2205      	movs	r2, #5
20008a48:	9906      	ldr	r1, [sp, #24]
20008a4a:	9b08      	ldr	r3, [sp, #32]
20008a4c:	4620      	mov	r0, r4
20008a4e:	f001 fd17 	bl	2000a480 <__multadd>
20008a52:	9006      	str	r0, [sp, #24]
20008a54:	4658      	mov	r0, fp
20008a56:	9906      	ldr	r1, [sp, #24]
20008a58:	f001 f9a0 	bl	20009d9c <__mcmp>
20008a5c:	2800      	cmp	r0, #0
20008a5e:	dd7e      	ble.n	20008b5e <_dtoa_r+0x8f6>
20008a60:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008a62:	3601      	adds	r6, #1
20008a64:	2700      	movs	r7, #0
20008a66:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20008a6a:	2331      	movs	r3, #49	; 0x31
20008a6c:	f805 3b01 	strb.w	r3, [r5], #1
20008a70:	9906      	ldr	r1, [sp, #24]
20008a72:	4620      	mov	r0, r4
20008a74:	f001 facc 	bl	2000a010 <_Bfree>
20008a78:	f1ba 0f00 	cmp.w	sl, #0
20008a7c:	f000 80d5 	beq.w	20008c2a <_dtoa_r+0x9c2>
20008a80:	1e3b      	subs	r3, r7, #0
20008a82:	bf18      	it	ne
20008a84:	2301      	movne	r3, #1
20008a86:	4557      	cmp	r7, sl
20008a88:	bf0c      	ite	eq
20008a8a:	2300      	moveq	r3, #0
20008a8c:	f003 0301 	andne.w	r3, r3, #1
20008a90:	2b00      	cmp	r3, #0
20008a92:	f040 80d0 	bne.w	20008c36 <_dtoa_r+0x9ce>
20008a96:	4651      	mov	r1, sl
20008a98:	4620      	mov	r0, r4
20008a9a:	f001 fab9 	bl	2000a010 <_Bfree>
20008a9e:	9612      	str	r6, [sp, #72]	; 0x48
20008aa0:	4620      	mov	r0, r4
20008aa2:	4659      	mov	r1, fp
20008aa4:	f001 fab4 	bl	2000a010 <_Bfree>
20008aa8:	9a12      	ldr	r2, [sp, #72]	; 0x48
20008aaa:	1c53      	adds	r3, r2, #1
20008aac:	2200      	movs	r2, #0
20008aae:	702a      	strb	r2, [r5, #0]
20008ab0:	982c      	ldr	r0, [sp, #176]	; 0xb0
20008ab2:	992e      	ldr	r1, [sp, #184]	; 0xb8
20008ab4:	6003      	str	r3, [r0, #0]
20008ab6:	2900      	cmp	r1, #0
20008ab8:	f000 81d4 	beq.w	20008e64 <_dtoa_r+0xbfc>
20008abc:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20008abe:	9810      	ldr	r0, [sp, #64]	; 0x40
20008ac0:	6015      	str	r5, [r2, #0]
20008ac2:	e412      	b.n	200082ea <_dtoa_r+0x82>
20008ac4:	2010      	movs	r0, #16
20008ac6:	f7fb fe33 	bl	20004730 <malloc>
20008aca:	60c6      	str	r6, [r0, #12]
20008acc:	6046      	str	r6, [r0, #4]
20008ace:	6086      	str	r6, [r0, #8]
20008ad0:	6006      	str	r6, [r0, #0]
20008ad2:	4606      	mov	r6, r0
20008ad4:	6260      	str	r0, [r4, #36]	; 0x24
20008ad6:	f7ff bbd2 	b.w	2000827e <_dtoa_r+0x16>
20008ada:	980f      	ldr	r0, [sp, #60]	; 0x3c
20008adc:	4271      	negs	r1, r6
20008ade:	2200      	movs	r2, #0
20008ae0:	9115      	str	r1, [sp, #84]	; 0x54
20008ae2:	1b80      	subs	r0, r0, r6
20008ae4:	9217      	str	r2, [sp, #92]	; 0x5c
20008ae6:	900f      	str	r0, [sp, #60]	; 0x3c
20008ae8:	e48a      	b.n	20008400 <_dtoa_r+0x198>
20008aea:	2100      	movs	r1, #0
20008aec:	3e01      	subs	r6, #1
20008aee:	9118      	str	r1, [sp, #96]	; 0x60
20008af0:	e472      	b.n	200083d8 <_dtoa_r+0x170>
20008af2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20008af6:	f04f 0802 	mov.w	r8, #2
20008afa:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
20008afe:	e521      	b.n	20008544 <_dtoa_r+0x2dc>
20008b00:	982a      	ldr	r0, [sp, #168]	; 0xa8
20008b02:	2801      	cmp	r0, #1
20008b04:	f340 826c 	ble.w	20008fe0 <_dtoa_r+0xd78>
20008b08:	9a08      	ldr	r2, [sp, #32]
20008b0a:	9815      	ldr	r0, [sp, #84]	; 0x54
20008b0c:	1e53      	subs	r3, r2, #1
20008b0e:	4298      	cmp	r0, r3
20008b10:	f2c0 8258 	blt.w	20008fc4 <_dtoa_r+0xd5c>
20008b14:	1ac7      	subs	r7, r0, r3
20008b16:	9b08      	ldr	r3, [sp, #32]
20008b18:	2b00      	cmp	r3, #0
20008b1a:	bfa8      	it	ge
20008b1c:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
20008b1e:	f2c0 8273 	blt.w	20009008 <_dtoa_r+0xda0>
20008b22:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20008b24:	4620      	mov	r0, r4
20008b26:	2101      	movs	r1, #1
20008b28:	449a      	add	sl, r3
20008b2a:	18d2      	adds	r2, r2, r3
20008b2c:	920f      	str	r2, [sp, #60]	; 0x3c
20008b2e:	f001 fc9d 	bl	2000a46c <__i2b>
20008b32:	900c      	str	r0, [sp, #48]	; 0x30
20008b34:	e708      	b.n	20008948 <_dtoa_r+0x6e0>
20008b36:	9b08      	ldr	r3, [sp, #32]
20008b38:	b973      	cbnz	r3, 20008b58 <_dtoa_r+0x8f0>
20008b3a:	f240 0300 	movw	r3, #0
20008b3e:	2200      	movs	r2, #0
20008b40:	f2c4 0314 	movt	r3, #16404	; 0x4014
20008b44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20008b48:	f7fb f912 	bl	20003d70 <__aeabi_dmul>
20008b4c:	4642      	mov	r2, r8
20008b4e:	464b      	mov	r3, r9
20008b50:	f002 fb60 	bl	2000b214 <__aeabi_dcmpge>
20008b54:	2800      	cmp	r0, #0
20008b56:	d06a      	beq.n	20008c2e <_dtoa_r+0x9c6>
20008b58:	2200      	movs	r2, #0
20008b5a:	9206      	str	r2, [sp, #24]
20008b5c:	920c      	str	r2, [sp, #48]	; 0x30
20008b5e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20008b60:	2700      	movs	r7, #0
20008b62:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20008b66:	43de      	mvns	r6, r3
20008b68:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008b6a:	e781      	b.n	20008a70 <_dtoa_r+0x808>
20008b6c:	2100      	movs	r1, #0
20008b6e:	9116      	str	r1, [sp, #88]	; 0x58
20008b70:	982b      	ldr	r0, [sp, #172]	; 0xac
20008b72:	2800      	cmp	r0, #0
20008b74:	f340 819f 	ble.w	20008eb6 <_dtoa_r+0xc4e>
20008b78:	982b      	ldr	r0, [sp, #172]	; 0xac
20008b7a:	4601      	mov	r1, r0
20008b7c:	9011      	str	r0, [sp, #68]	; 0x44
20008b7e:	9008      	str	r0, [sp, #32]
20008b80:	6a65      	ldr	r5, [r4, #36]	; 0x24
20008b82:	2200      	movs	r2, #0
20008b84:	2917      	cmp	r1, #23
20008b86:	606a      	str	r2, [r5, #4]
20008b88:	f240 82ab 	bls.w	200090e2 <_dtoa_r+0xe7a>
20008b8c:	2304      	movs	r3, #4
20008b8e:	005b      	lsls	r3, r3, #1
20008b90:	3201      	adds	r2, #1
20008b92:	f103 0014 	add.w	r0, r3, #20
20008b96:	4288      	cmp	r0, r1
20008b98:	d9f9      	bls.n	20008b8e <_dtoa_r+0x926>
20008b9a:	9b08      	ldr	r3, [sp, #32]
20008b9c:	606a      	str	r2, [r5, #4]
20008b9e:	2b0e      	cmp	r3, #14
20008ba0:	bf8c      	ite	hi
20008ba2:	2700      	movhi	r7, #0
20008ba4:	f007 0701 	andls.w	r7, r7, #1
20008ba8:	e49d      	b.n	200084e6 <_dtoa_r+0x27e>
20008baa:	2201      	movs	r2, #1
20008bac:	9216      	str	r2, [sp, #88]	; 0x58
20008bae:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20008bb0:	18f3      	adds	r3, r6, r3
20008bb2:	9311      	str	r3, [sp, #68]	; 0x44
20008bb4:	1c59      	adds	r1, r3, #1
20008bb6:	2900      	cmp	r1, #0
20008bb8:	bfc8      	it	gt
20008bba:	9108      	strgt	r1, [sp, #32]
20008bbc:	dce0      	bgt.n	20008b80 <_dtoa_r+0x918>
20008bbe:	290e      	cmp	r1, #14
20008bc0:	bf8c      	ite	hi
20008bc2:	2700      	movhi	r7, #0
20008bc4:	f007 0701 	andls.w	r7, r7, #1
20008bc8:	9108      	str	r1, [sp, #32]
20008bca:	e489      	b.n	200084e0 <_dtoa_r+0x278>
20008bcc:	2301      	movs	r3, #1
20008bce:	9316      	str	r3, [sp, #88]	; 0x58
20008bd0:	e7ce      	b.n	20008b70 <_dtoa_r+0x908>
20008bd2:	2200      	movs	r2, #0
20008bd4:	9216      	str	r2, [sp, #88]	; 0x58
20008bd6:	e7ea      	b.n	20008bae <_dtoa_r+0x946>
20008bd8:	f04f 33ff 	mov.w	r3, #4294967295
20008bdc:	2700      	movs	r7, #0
20008bde:	2001      	movs	r0, #1
20008be0:	9311      	str	r3, [sp, #68]	; 0x44
20008be2:	9016      	str	r0, [sp, #88]	; 0x58
20008be4:	9308      	str	r3, [sp, #32]
20008be6:	972b      	str	r7, [sp, #172]	; 0xac
20008be8:	e47a      	b.n	200084e0 <_dtoa_r+0x278>
20008bea:	f1b8 0f00 	cmp.w	r8, #0
20008bee:	f47f aef2 	bne.w	200089d6 <_dtoa_r+0x76e>
20008bf2:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
20008bf6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20008bfa:	2b00      	cmp	r3, #0
20008bfc:	f47f aeeb 	bne.w	200089d6 <_dtoa_r+0x76e>
20008c00:	f240 0300 	movw	r3, #0
20008c04:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20008c08:	ea09 0303 	and.w	r3, r9, r3
20008c0c:	2b00      	cmp	r3, #0
20008c0e:	f43f aee2 	beq.w	200089d6 <_dtoa_r+0x76e>
20008c12:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20008c14:	f10a 0a01 	add.w	sl, sl, #1
20008c18:	2701      	movs	r7, #1
20008c1a:	3201      	adds	r2, #1
20008c1c:	920f      	str	r2, [sp, #60]	; 0x3c
20008c1e:	e6db      	b.n	200089d8 <_dtoa_r+0x770>
20008c20:	4635      	mov	r5, r6
20008c22:	465c      	mov	r4, fp
20008c24:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20008c26:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20008c2a:	9612      	str	r6, [sp, #72]	; 0x48
20008c2c:	e738      	b.n	20008aa0 <_dtoa_r+0x838>
20008c2e:	2000      	movs	r0, #0
20008c30:	9006      	str	r0, [sp, #24]
20008c32:	900c      	str	r0, [sp, #48]	; 0x30
20008c34:	e714      	b.n	20008a60 <_dtoa_r+0x7f8>
20008c36:	4639      	mov	r1, r7
20008c38:	4620      	mov	r0, r4
20008c3a:	f001 f9e9 	bl	2000a010 <_Bfree>
20008c3e:	e72a      	b.n	20008a96 <_dtoa_r+0x82e>
20008c40:	f1c3 0320 	rsb	r3, r3, #32
20008c44:	2b04      	cmp	r3, #4
20008c46:	f340 8254 	ble.w	200090f2 <_dtoa_r+0xe8a>
20008c4a:	990f      	ldr	r1, [sp, #60]	; 0x3c
20008c4c:	3b04      	subs	r3, #4
20008c4e:	449a      	add	sl, r3
20008c50:	18ed      	adds	r5, r5, r3
20008c52:	18c9      	adds	r1, r1, r3
20008c54:	910f      	str	r1, [sp, #60]	; 0x3c
20008c56:	e6cf      	b.n	200089f8 <_dtoa_r+0x790>
20008c58:	9916      	ldr	r1, [sp, #88]	; 0x58
20008c5a:	2900      	cmp	r1, #0
20008c5c:	f000 8131 	beq.w	20008ec2 <_dtoa_r+0xc5a>
20008c60:	2d00      	cmp	r5, #0
20008c62:	dd05      	ble.n	20008c70 <_dtoa_r+0xa08>
20008c64:	990c      	ldr	r1, [sp, #48]	; 0x30
20008c66:	462a      	mov	r2, r5
20008c68:	4620      	mov	r0, r4
20008c6a:	f001 fb07 	bl	2000a27c <__lshift>
20008c6e:	900c      	str	r0, [sp, #48]	; 0x30
20008c70:	2f00      	cmp	r7, #0
20008c72:	f040 81ea 	bne.w	2000904a <_dtoa_r+0xde2>
20008c76:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20008c7a:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008c7c:	2301      	movs	r3, #1
20008c7e:	f008 0001 	and.w	r0, r8, #1
20008c82:	9f0c      	ldr	r7, [sp, #48]	; 0x30
20008c84:	9011      	str	r0, [sp, #68]	; 0x44
20008c86:	950f      	str	r5, [sp, #60]	; 0x3c
20008c88:	461d      	mov	r5, r3
20008c8a:	960c      	str	r6, [sp, #48]	; 0x30
20008c8c:	9906      	ldr	r1, [sp, #24]
20008c8e:	4658      	mov	r0, fp
20008c90:	f7ff fa5a 	bl	20008148 <quorem>
20008c94:	4639      	mov	r1, r7
20008c96:	3030      	adds	r0, #48	; 0x30
20008c98:	900b      	str	r0, [sp, #44]	; 0x2c
20008c9a:	4658      	mov	r0, fp
20008c9c:	f001 f87e 	bl	20009d9c <__mcmp>
20008ca0:	9906      	ldr	r1, [sp, #24]
20008ca2:	4652      	mov	r2, sl
20008ca4:	4606      	mov	r6, r0
20008ca6:	4620      	mov	r0, r4
20008ca8:	f001 fa6c 	bl	2000a184 <__mdiff>
20008cac:	68c3      	ldr	r3, [r0, #12]
20008cae:	4680      	mov	r8, r0
20008cb0:	2b00      	cmp	r3, #0
20008cb2:	d03d      	beq.n	20008d30 <_dtoa_r+0xac8>
20008cb4:	f04f 0901 	mov.w	r9, #1
20008cb8:	4641      	mov	r1, r8
20008cba:	4620      	mov	r0, r4
20008cbc:	f001 f9a8 	bl	2000a010 <_Bfree>
20008cc0:	992a      	ldr	r1, [sp, #168]	; 0xa8
20008cc2:	ea59 0101 	orrs.w	r1, r9, r1
20008cc6:	d103      	bne.n	20008cd0 <_dtoa_r+0xa68>
20008cc8:	9a11      	ldr	r2, [sp, #68]	; 0x44
20008cca:	2a00      	cmp	r2, #0
20008ccc:	f000 81eb 	beq.w	200090a6 <_dtoa_r+0xe3e>
20008cd0:	2e00      	cmp	r6, #0
20008cd2:	f2c0 819e 	blt.w	20009012 <_dtoa_r+0xdaa>
20008cd6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20008cd8:	4332      	orrs	r2, r6
20008cda:	d103      	bne.n	20008ce4 <_dtoa_r+0xa7c>
20008cdc:	9b11      	ldr	r3, [sp, #68]	; 0x44
20008cde:	2b00      	cmp	r3, #0
20008ce0:	f000 8197 	beq.w	20009012 <_dtoa_r+0xdaa>
20008ce4:	f1b9 0f00 	cmp.w	r9, #0
20008ce8:	f300 81ce 	bgt.w	20009088 <_dtoa_r+0xe20>
20008cec:	990f      	ldr	r1, [sp, #60]	; 0x3c
20008cee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20008cf0:	f801 2b01 	strb.w	r2, [r1], #1
20008cf4:	9b08      	ldr	r3, [sp, #32]
20008cf6:	910f      	str	r1, [sp, #60]	; 0x3c
20008cf8:	429d      	cmp	r5, r3
20008cfa:	f000 81c2 	beq.w	20009082 <_dtoa_r+0xe1a>
20008cfe:	4659      	mov	r1, fp
20008d00:	220a      	movs	r2, #10
20008d02:	2300      	movs	r3, #0
20008d04:	4620      	mov	r0, r4
20008d06:	f001 fbbb 	bl	2000a480 <__multadd>
20008d0a:	4557      	cmp	r7, sl
20008d0c:	4639      	mov	r1, r7
20008d0e:	4683      	mov	fp, r0
20008d10:	d014      	beq.n	20008d3c <_dtoa_r+0xad4>
20008d12:	220a      	movs	r2, #10
20008d14:	2300      	movs	r3, #0
20008d16:	4620      	mov	r0, r4
20008d18:	3501      	adds	r5, #1
20008d1a:	f001 fbb1 	bl	2000a480 <__multadd>
20008d1e:	4651      	mov	r1, sl
20008d20:	220a      	movs	r2, #10
20008d22:	2300      	movs	r3, #0
20008d24:	4607      	mov	r7, r0
20008d26:	4620      	mov	r0, r4
20008d28:	f001 fbaa 	bl	2000a480 <__multadd>
20008d2c:	4682      	mov	sl, r0
20008d2e:	e7ad      	b.n	20008c8c <_dtoa_r+0xa24>
20008d30:	4658      	mov	r0, fp
20008d32:	4641      	mov	r1, r8
20008d34:	f001 f832 	bl	20009d9c <__mcmp>
20008d38:	4681      	mov	r9, r0
20008d3a:	e7bd      	b.n	20008cb8 <_dtoa_r+0xa50>
20008d3c:	4620      	mov	r0, r4
20008d3e:	220a      	movs	r2, #10
20008d40:	2300      	movs	r3, #0
20008d42:	3501      	adds	r5, #1
20008d44:	f001 fb9c 	bl	2000a480 <__multadd>
20008d48:	4607      	mov	r7, r0
20008d4a:	4682      	mov	sl, r0
20008d4c:	e79e      	b.n	20008c8c <_dtoa_r+0xa24>
20008d4e:	9612      	str	r6, [sp, #72]	; 0x48
20008d50:	f8dd c020 	ldr.w	ip, [sp, #32]
20008d54:	e459      	b.n	2000860a <_dtoa_r+0x3a2>
20008d56:	4275      	negs	r5, r6
20008d58:	2d00      	cmp	r5, #0
20008d5a:	f040 8101 	bne.w	20008f60 <_dtoa_r+0xcf8>
20008d5e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20008d62:	f04f 0802 	mov.w	r8, #2
20008d66:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008d6a:	e40c      	b.n	20008586 <_dtoa_r+0x31e>
20008d6c:	f64b 6150 	movw	r1, #48720	; 0xbe50
20008d70:	4642      	mov	r2, r8
20008d72:	f2c2 0100 	movt	r1, #8192	; 0x2000
20008d76:	464b      	mov	r3, r9
20008d78:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
20008d7c:	f8cd c00c 	str.w	ip, [sp, #12]
20008d80:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008d82:	e951 0102 	ldrd	r0, r1, [r1, #-8]
20008d86:	f7fa fff3 	bl	20003d70 <__aeabi_dmul>
20008d8a:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
20008d8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008d92:	f002 fa53 	bl	2000b23c <__aeabi_d2iz>
20008d96:	4607      	mov	r7, r0
20008d98:	f7fa ff84 	bl	20003ca4 <__aeabi_i2d>
20008d9c:	460b      	mov	r3, r1
20008d9e:	4602      	mov	r2, r0
20008da0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008da4:	f7fa fe30 	bl	20003a08 <__aeabi_dsub>
20008da8:	f107 0330 	add.w	r3, r7, #48	; 0x30
20008dac:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008db0:	f805 3b01 	strb.w	r3, [r5], #1
20008db4:	f8dd c00c 	ldr.w	ip, [sp, #12]
20008db8:	f1bc 0f01 	cmp.w	ip, #1
20008dbc:	d029      	beq.n	20008e12 <_dtoa_r+0xbaa>
20008dbe:	46d1      	mov	r9, sl
20008dc0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008dc4:	46b2      	mov	sl, r6
20008dc6:	9e10      	ldr	r6, [sp, #64]	; 0x40
20008dc8:	951c      	str	r5, [sp, #112]	; 0x70
20008dca:	2701      	movs	r7, #1
20008dcc:	4665      	mov	r5, ip
20008dce:	46a0      	mov	r8, r4
20008dd0:	f240 0300 	movw	r3, #0
20008dd4:	2200      	movs	r2, #0
20008dd6:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008dda:	f7fa ffc9 	bl	20003d70 <__aeabi_dmul>
20008dde:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008de2:	f002 fa2b 	bl	2000b23c <__aeabi_d2iz>
20008de6:	4604      	mov	r4, r0
20008de8:	f7fa ff5c 	bl	20003ca4 <__aeabi_i2d>
20008dec:	3430      	adds	r4, #48	; 0x30
20008dee:	4602      	mov	r2, r0
20008df0:	460b      	mov	r3, r1
20008df2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008df6:	f7fa fe07 	bl	20003a08 <__aeabi_dsub>
20008dfa:	55f4      	strb	r4, [r6, r7]
20008dfc:	3701      	adds	r7, #1
20008dfe:	42af      	cmp	r7, r5
20008e00:	d1e6      	bne.n	20008dd0 <_dtoa_r+0xb68>
20008e02:	9d1c      	ldr	r5, [sp, #112]	; 0x70
20008e04:	3f01      	subs	r7, #1
20008e06:	4656      	mov	r6, sl
20008e08:	4644      	mov	r4, r8
20008e0a:	46ca      	mov	sl, r9
20008e0c:	19ed      	adds	r5, r5, r7
20008e0e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008e12:	f240 0300 	movw	r3, #0
20008e16:	2200      	movs	r2, #0
20008e18:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
20008e1c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20008e20:	f7fa fdf4 	bl	20003a0c <__adddf3>
20008e24:	4602      	mov	r2, r0
20008e26:	460b      	mov	r3, r1
20008e28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008e2c:	f002 f9fc 	bl	2000b228 <__aeabi_dcmpgt>
20008e30:	b9f0      	cbnz	r0, 20008e70 <_dtoa_r+0xc08>
20008e32:	f240 0100 	movw	r1, #0
20008e36:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
20008e3a:	2000      	movs	r0, #0
20008e3c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20008e40:	f7fa fde2 	bl	20003a08 <__aeabi_dsub>
20008e44:	4602      	mov	r2, r0
20008e46:	460b      	mov	r3, r1
20008e48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008e4c:	f002 f9ce 	bl	2000b1ec <__aeabi_dcmplt>
20008e50:	2800      	cmp	r0, #0
20008e52:	f43f acac 	beq.w	200087ae <_dtoa_r+0x546>
20008e56:	462b      	mov	r3, r5
20008e58:	461d      	mov	r5, r3
20008e5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20008e5e:	2a30      	cmp	r2, #48	; 0x30
20008e60:	d0fa      	beq.n	20008e58 <_dtoa_r+0xbf0>
20008e62:	e61d      	b.n	20008aa0 <_dtoa_r+0x838>
20008e64:	9810      	ldr	r0, [sp, #64]	; 0x40
20008e66:	f7ff ba40 	b.w	200082ea <_dtoa_r+0x82>
20008e6a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20008e6e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20008e70:	9e12      	ldr	r6, [sp, #72]	; 0x48
20008e72:	9910      	ldr	r1, [sp, #64]	; 0x40
20008e74:	e550      	b.n	20008918 <_dtoa_r+0x6b0>
20008e76:	4658      	mov	r0, fp
20008e78:	9906      	ldr	r1, [sp, #24]
20008e7a:	f000 ff8f 	bl	20009d9c <__mcmp>
20008e7e:	2800      	cmp	r0, #0
20008e80:	f6bf add0 	bge.w	20008a24 <_dtoa_r+0x7bc>
20008e84:	4659      	mov	r1, fp
20008e86:	4620      	mov	r0, r4
20008e88:	220a      	movs	r2, #10
20008e8a:	2300      	movs	r3, #0
20008e8c:	f001 faf8 	bl	2000a480 <__multadd>
20008e90:	9916      	ldr	r1, [sp, #88]	; 0x58
20008e92:	3e01      	subs	r6, #1
20008e94:	4683      	mov	fp, r0
20008e96:	2900      	cmp	r1, #0
20008e98:	f040 8119 	bne.w	200090ce <_dtoa_r+0xe66>
20008e9c:	9a11      	ldr	r2, [sp, #68]	; 0x44
20008e9e:	9208      	str	r2, [sp, #32]
20008ea0:	e5c0      	b.n	20008a24 <_dtoa_r+0x7bc>
20008ea2:	9806      	ldr	r0, [sp, #24]
20008ea4:	6903      	ldr	r3, [r0, #16]
20008ea6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20008eaa:	6918      	ldr	r0, [r3, #16]
20008eac:	f000 ff24 	bl	20009cf8 <__hi0bits>
20008eb0:	f1c0 0320 	rsb	r3, r0, #32
20008eb4:	e595      	b.n	200089e2 <_dtoa_r+0x77a>
20008eb6:	2101      	movs	r1, #1
20008eb8:	9111      	str	r1, [sp, #68]	; 0x44
20008eba:	9108      	str	r1, [sp, #32]
20008ebc:	912b      	str	r1, [sp, #172]	; 0xac
20008ebe:	f7ff bb0f 	b.w	200084e0 <_dtoa_r+0x278>
20008ec2:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008ec4:	46b1      	mov	r9, r6
20008ec6:	9f16      	ldr	r7, [sp, #88]	; 0x58
20008ec8:	46aa      	mov	sl, r5
20008eca:	f8dd 8018 	ldr.w	r8, [sp, #24]
20008ece:	9e08      	ldr	r6, [sp, #32]
20008ed0:	e002      	b.n	20008ed8 <_dtoa_r+0xc70>
20008ed2:	f001 fad5 	bl	2000a480 <__multadd>
20008ed6:	4683      	mov	fp, r0
20008ed8:	4641      	mov	r1, r8
20008eda:	4658      	mov	r0, fp
20008edc:	f7ff f934 	bl	20008148 <quorem>
20008ee0:	3501      	adds	r5, #1
20008ee2:	220a      	movs	r2, #10
20008ee4:	2300      	movs	r3, #0
20008ee6:	4659      	mov	r1, fp
20008ee8:	f100 0c30 	add.w	ip, r0, #48	; 0x30
20008eec:	f80a c007 	strb.w	ip, [sl, r7]
20008ef0:	3701      	adds	r7, #1
20008ef2:	4620      	mov	r0, r4
20008ef4:	42be      	cmp	r6, r7
20008ef6:	dcec      	bgt.n	20008ed2 <_dtoa_r+0xc6a>
20008ef8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20008efc:	464e      	mov	r6, r9
20008efe:	2700      	movs	r7, #0
20008f00:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20008f04:	4659      	mov	r1, fp
20008f06:	2201      	movs	r2, #1
20008f08:	4620      	mov	r0, r4
20008f0a:	f001 f9b7 	bl	2000a27c <__lshift>
20008f0e:	9906      	ldr	r1, [sp, #24]
20008f10:	4683      	mov	fp, r0
20008f12:	f000 ff43 	bl	20009d9c <__mcmp>
20008f16:	2800      	cmp	r0, #0
20008f18:	dd0f      	ble.n	20008f3a <_dtoa_r+0xcd2>
20008f1a:	9910      	ldr	r1, [sp, #64]	; 0x40
20008f1c:	e000      	b.n	20008f20 <_dtoa_r+0xcb8>
20008f1e:	461d      	mov	r5, r3
20008f20:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20008f24:	1e6b      	subs	r3, r5, #1
20008f26:	2a39      	cmp	r2, #57	; 0x39
20008f28:	f040 808c 	bne.w	20009044 <_dtoa_r+0xddc>
20008f2c:	428b      	cmp	r3, r1
20008f2e:	d1f6      	bne.n	20008f1e <_dtoa_r+0xcb6>
20008f30:	9910      	ldr	r1, [sp, #64]	; 0x40
20008f32:	2331      	movs	r3, #49	; 0x31
20008f34:	3601      	adds	r6, #1
20008f36:	700b      	strb	r3, [r1, #0]
20008f38:	e59a      	b.n	20008a70 <_dtoa_r+0x808>
20008f3a:	d103      	bne.n	20008f44 <_dtoa_r+0xcdc>
20008f3c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20008f3e:	f010 0f01 	tst.w	r0, #1
20008f42:	d1ea      	bne.n	20008f1a <_dtoa_r+0xcb2>
20008f44:	462b      	mov	r3, r5
20008f46:	461d      	mov	r5, r3
20008f48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20008f4c:	2a30      	cmp	r2, #48	; 0x30
20008f4e:	d0fa      	beq.n	20008f46 <_dtoa_r+0xcde>
20008f50:	e58e      	b.n	20008a70 <_dtoa_r+0x808>
20008f52:	4659      	mov	r1, fp
20008f54:	9a15      	ldr	r2, [sp, #84]	; 0x54
20008f56:	4620      	mov	r0, r4
20008f58:	f001 fad6 	bl	2000a508 <__pow5mult>
20008f5c:	4683      	mov	fp, r0
20008f5e:	e528      	b.n	200089b2 <_dtoa_r+0x74a>
20008f60:	f005 030f 	and.w	r3, r5, #15
20008f64:	f64b 6250 	movw	r2, #48720	; 0xbe50
20008f68:	f2c2 0200 	movt	r2, #8192	; 0x2000
20008f6c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20008f70:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
20008f74:	e9d3 2300 	ldrd	r2, r3, [r3]
20008f78:	f7fa fefa 	bl	20003d70 <__aeabi_dmul>
20008f7c:	112d      	asrs	r5, r5, #4
20008f7e:	bf08      	it	eq
20008f80:	f04f 0802 	moveq.w	r8, #2
20008f84:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008f88:	f43f aafd 	beq.w	20008586 <_dtoa_r+0x31e>
20008f8c:	f64b 7728 	movw	r7, #48936	; 0xbf28
20008f90:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20008f94:	f04f 0802 	mov.w	r8, #2
20008f98:	f2c2 0700 	movt	r7, #8192	; 0x2000
20008f9c:	f015 0f01 	tst.w	r5, #1
20008fa0:	4610      	mov	r0, r2
20008fa2:	4619      	mov	r1, r3
20008fa4:	d007      	beq.n	20008fb6 <_dtoa_r+0xd4e>
20008fa6:	e9d7 2300 	ldrd	r2, r3, [r7]
20008faa:	f108 0801 	add.w	r8, r8, #1
20008fae:	f7fa fedf 	bl	20003d70 <__aeabi_dmul>
20008fb2:	4602      	mov	r2, r0
20008fb4:	460b      	mov	r3, r1
20008fb6:	3708      	adds	r7, #8
20008fb8:	106d      	asrs	r5, r5, #1
20008fba:	d1ef      	bne.n	20008f9c <_dtoa_r+0xd34>
20008fbc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20008fc0:	f7ff bae1 	b.w	20008586 <_dtoa_r+0x31e>
20008fc4:	9915      	ldr	r1, [sp, #84]	; 0x54
20008fc6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20008fc8:	1a5b      	subs	r3, r3, r1
20008fca:	18c9      	adds	r1, r1, r3
20008fcc:	18d2      	adds	r2, r2, r3
20008fce:	9115      	str	r1, [sp, #84]	; 0x54
20008fd0:	9217      	str	r2, [sp, #92]	; 0x5c
20008fd2:	e5a0      	b.n	20008b16 <_dtoa_r+0x8ae>
20008fd4:	4659      	mov	r1, fp
20008fd6:	4620      	mov	r0, r4
20008fd8:	f001 fa96 	bl	2000a508 <__pow5mult>
20008fdc:	4683      	mov	fp, r0
20008fde:	e4e8      	b.n	200089b2 <_dtoa_r+0x74a>
20008fe0:	9919      	ldr	r1, [sp, #100]	; 0x64
20008fe2:	2900      	cmp	r1, #0
20008fe4:	d047      	beq.n	20009076 <_dtoa_r+0xe0e>
20008fe6:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20008fea:	9f15      	ldr	r7, [sp, #84]	; 0x54
20008fec:	3303      	adds	r3, #3
20008fee:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20008ff0:	e597      	b.n	20008b22 <_dtoa_r+0x8ba>
20008ff2:	3201      	adds	r2, #1
20008ff4:	b2d2      	uxtb	r2, r2
20008ff6:	e49d      	b.n	20008934 <_dtoa_r+0x6cc>
20008ff8:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20008ffc:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20009000:	9e1d      	ldr	r6, [sp, #116]	; 0x74
20009002:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20009004:	f7ff bbd3 	b.w	200087ae <_dtoa_r+0x546>
20009008:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000900a:	2300      	movs	r3, #0
2000900c:	9808      	ldr	r0, [sp, #32]
2000900e:	1a0d      	subs	r5, r1, r0
20009010:	e587      	b.n	20008b22 <_dtoa_r+0x8ba>
20009012:	f1b9 0f00 	cmp.w	r9, #0
20009016:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20009018:	9e0c      	ldr	r6, [sp, #48]	; 0x30
2000901a:	dd0f      	ble.n	2000903c <_dtoa_r+0xdd4>
2000901c:	4659      	mov	r1, fp
2000901e:	2201      	movs	r2, #1
20009020:	4620      	mov	r0, r4
20009022:	f001 f92b 	bl	2000a27c <__lshift>
20009026:	9906      	ldr	r1, [sp, #24]
20009028:	4683      	mov	fp, r0
2000902a:	f000 feb7 	bl	20009d9c <__mcmp>
2000902e:	2800      	cmp	r0, #0
20009030:	dd47      	ble.n	200090c2 <_dtoa_r+0xe5a>
20009032:	990b      	ldr	r1, [sp, #44]	; 0x2c
20009034:	2939      	cmp	r1, #57	; 0x39
20009036:	d031      	beq.n	2000909c <_dtoa_r+0xe34>
20009038:	3101      	adds	r1, #1
2000903a:	910b      	str	r1, [sp, #44]	; 0x2c
2000903c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000903e:	f805 2b01 	strb.w	r2, [r5], #1
20009042:	e515      	b.n	20008a70 <_dtoa_r+0x808>
20009044:	3201      	adds	r2, #1
20009046:	701a      	strb	r2, [r3, #0]
20009048:	e512      	b.n	20008a70 <_dtoa_r+0x808>
2000904a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
2000904c:	4620      	mov	r0, r4
2000904e:	6851      	ldr	r1, [r2, #4]
20009050:	f000 fffa 	bl	2000a048 <_Balloc>
20009054:	9b0c      	ldr	r3, [sp, #48]	; 0x30
20009056:	f103 010c 	add.w	r1, r3, #12
2000905a:	691a      	ldr	r2, [r3, #16]
2000905c:	3202      	adds	r2, #2
2000905e:	0092      	lsls	r2, r2, #2
20009060:	4605      	mov	r5, r0
20009062:	300c      	adds	r0, #12
20009064:	f7fb fe3e 	bl	20004ce4 <memcpy>
20009068:	4620      	mov	r0, r4
2000906a:	4629      	mov	r1, r5
2000906c:	2201      	movs	r2, #1
2000906e:	f001 f905 	bl	2000a27c <__lshift>
20009072:	4682      	mov	sl, r0
20009074:	e601      	b.n	20008c7a <_dtoa_r+0xa12>
20009076:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20009078:	9f15      	ldr	r7, [sp, #84]	; 0x54
2000907a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000907c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
20009080:	e54f      	b.n	20008b22 <_dtoa_r+0x8ba>
20009082:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20009084:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20009086:	e73d      	b.n	20008f04 <_dtoa_r+0xc9c>
20009088:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000908a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000908c:	2b39      	cmp	r3, #57	; 0x39
2000908e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20009090:	d004      	beq.n	2000909c <_dtoa_r+0xe34>
20009092:	980b      	ldr	r0, [sp, #44]	; 0x2c
20009094:	1c43      	adds	r3, r0, #1
20009096:	f805 3b01 	strb.w	r3, [r5], #1
2000909a:	e4e9      	b.n	20008a70 <_dtoa_r+0x808>
2000909c:	2339      	movs	r3, #57	; 0x39
2000909e:	f805 3b01 	strb.w	r3, [r5], #1
200090a2:	9910      	ldr	r1, [sp, #64]	; 0x40
200090a4:	e73c      	b.n	20008f20 <_dtoa_r+0xcb8>
200090a6:	980b      	ldr	r0, [sp, #44]	; 0x2c
200090a8:	4633      	mov	r3, r6
200090aa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200090ac:	2839      	cmp	r0, #57	; 0x39
200090ae:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200090b0:	d0f4      	beq.n	2000909c <_dtoa_r+0xe34>
200090b2:	2b00      	cmp	r3, #0
200090b4:	dd01      	ble.n	200090ba <_dtoa_r+0xe52>
200090b6:	3001      	adds	r0, #1
200090b8:	900b      	str	r0, [sp, #44]	; 0x2c
200090ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
200090bc:	f805 1b01 	strb.w	r1, [r5], #1
200090c0:	e4d6      	b.n	20008a70 <_dtoa_r+0x808>
200090c2:	d1bb      	bne.n	2000903c <_dtoa_r+0xdd4>
200090c4:	980b      	ldr	r0, [sp, #44]	; 0x2c
200090c6:	f010 0f01 	tst.w	r0, #1
200090ca:	d0b7      	beq.n	2000903c <_dtoa_r+0xdd4>
200090cc:	e7b1      	b.n	20009032 <_dtoa_r+0xdca>
200090ce:	2300      	movs	r3, #0
200090d0:	990c      	ldr	r1, [sp, #48]	; 0x30
200090d2:	4620      	mov	r0, r4
200090d4:	220a      	movs	r2, #10
200090d6:	f001 f9d3 	bl	2000a480 <__multadd>
200090da:	9b11      	ldr	r3, [sp, #68]	; 0x44
200090dc:	9308      	str	r3, [sp, #32]
200090de:	900c      	str	r0, [sp, #48]	; 0x30
200090e0:	e4a0      	b.n	20008a24 <_dtoa_r+0x7bc>
200090e2:	9908      	ldr	r1, [sp, #32]
200090e4:	290e      	cmp	r1, #14
200090e6:	bf8c      	ite	hi
200090e8:	2700      	movhi	r7, #0
200090ea:	f007 0701 	andls.w	r7, r7, #1
200090ee:	f7ff b9fa 	b.w	200084e6 <_dtoa_r+0x27e>
200090f2:	f43f ac81 	beq.w	200089f8 <_dtoa_r+0x790>
200090f6:	331c      	adds	r3, #28
200090f8:	e479      	b.n	200089ee <_dtoa_r+0x786>
200090fa:	2701      	movs	r7, #1
200090fc:	f7ff b98a 	b.w	20008414 <_dtoa_r+0x1ac>

20009100 <_fflush_r>:
20009100:	690b      	ldr	r3, [r1, #16]
20009102:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20009106:	460c      	mov	r4, r1
20009108:	4680      	mov	r8, r0
2000910a:	2b00      	cmp	r3, #0
2000910c:	d071      	beq.n	200091f2 <_fflush_r+0xf2>
2000910e:	b110      	cbz	r0, 20009116 <_fflush_r+0x16>
20009110:	6983      	ldr	r3, [r0, #24]
20009112:	2b00      	cmp	r3, #0
20009114:	d078      	beq.n	20009208 <_fflush_r+0x108>
20009116:	f64b 53ac 	movw	r3, #48556	; 0xbdac
2000911a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000911e:	429c      	cmp	r4, r3
20009120:	bf08      	it	eq
20009122:	f8d8 4004 	ldreq.w	r4, [r8, #4]
20009126:	d010      	beq.n	2000914a <_fflush_r+0x4a>
20009128:	f64b 53cc 	movw	r3, #48588	; 0xbdcc
2000912c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009130:	429c      	cmp	r4, r3
20009132:	bf08      	it	eq
20009134:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20009138:	d007      	beq.n	2000914a <_fflush_r+0x4a>
2000913a:	f64b 53ec 	movw	r3, #48620	; 0xbdec
2000913e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009142:	429c      	cmp	r4, r3
20009144:	bf08      	it	eq
20009146:	f8d8 400c 	ldreq.w	r4, [r8, #12]
2000914a:	89a3      	ldrh	r3, [r4, #12]
2000914c:	b21a      	sxth	r2, r3
2000914e:	f012 0f08 	tst.w	r2, #8
20009152:	d135      	bne.n	200091c0 <_fflush_r+0xc0>
20009154:	6862      	ldr	r2, [r4, #4]
20009156:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
2000915a:	81a3      	strh	r3, [r4, #12]
2000915c:	2a00      	cmp	r2, #0
2000915e:	dd5e      	ble.n	2000921e <_fflush_r+0x11e>
20009160:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20009162:	2e00      	cmp	r6, #0
20009164:	d045      	beq.n	200091f2 <_fflush_r+0xf2>
20009166:	b29b      	uxth	r3, r3
20009168:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
2000916c:	bf18      	it	ne
2000916e:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20009170:	d059      	beq.n	20009226 <_fflush_r+0x126>
20009172:	f013 0f04 	tst.w	r3, #4
20009176:	d14a      	bne.n	2000920e <_fflush_r+0x10e>
20009178:	2300      	movs	r3, #0
2000917a:	4640      	mov	r0, r8
2000917c:	6a21      	ldr	r1, [r4, #32]
2000917e:	462a      	mov	r2, r5
20009180:	47b0      	blx	r6
20009182:	4285      	cmp	r5, r0
20009184:	d138      	bne.n	200091f8 <_fflush_r+0xf8>
20009186:	89a1      	ldrh	r1, [r4, #12]
20009188:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
2000918c:	6922      	ldr	r2, [r4, #16]
2000918e:	f2c0 0300 	movt	r3, #0
20009192:	ea01 0303 	and.w	r3, r1, r3
20009196:	2100      	movs	r1, #0
20009198:	6061      	str	r1, [r4, #4]
2000919a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
2000919e:	6b61      	ldr	r1, [r4, #52]	; 0x34
200091a0:	81a3      	strh	r3, [r4, #12]
200091a2:	6022      	str	r2, [r4, #0]
200091a4:	bf18      	it	ne
200091a6:	6565      	strne	r5, [r4, #84]	; 0x54
200091a8:	b319      	cbz	r1, 200091f2 <_fflush_r+0xf2>
200091aa:	f104 0344 	add.w	r3, r4, #68	; 0x44
200091ae:	4299      	cmp	r1, r3
200091b0:	d002      	beq.n	200091b8 <_fflush_r+0xb8>
200091b2:	4640      	mov	r0, r8
200091b4:	f000 f998 	bl	200094e8 <_free_r>
200091b8:	2000      	movs	r0, #0
200091ba:	6360      	str	r0, [r4, #52]	; 0x34
200091bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200091c0:	6926      	ldr	r6, [r4, #16]
200091c2:	b1b6      	cbz	r6, 200091f2 <_fflush_r+0xf2>
200091c4:	6825      	ldr	r5, [r4, #0]
200091c6:	6026      	str	r6, [r4, #0]
200091c8:	1bad      	subs	r5, r5, r6
200091ca:	f012 0f03 	tst.w	r2, #3
200091ce:	bf0c      	ite	eq
200091d0:	6963      	ldreq	r3, [r4, #20]
200091d2:	2300      	movne	r3, #0
200091d4:	60a3      	str	r3, [r4, #8]
200091d6:	e00a      	b.n	200091ee <_fflush_r+0xee>
200091d8:	4632      	mov	r2, r6
200091da:	462b      	mov	r3, r5
200091dc:	6aa7      	ldr	r7, [r4, #40]	; 0x28
200091de:	4640      	mov	r0, r8
200091e0:	6a21      	ldr	r1, [r4, #32]
200091e2:	47b8      	blx	r7
200091e4:	2800      	cmp	r0, #0
200091e6:	ebc0 0505 	rsb	r5, r0, r5
200091ea:	4406      	add	r6, r0
200091ec:	dd04      	ble.n	200091f8 <_fflush_r+0xf8>
200091ee:	2d00      	cmp	r5, #0
200091f0:	dcf2      	bgt.n	200091d8 <_fflush_r+0xd8>
200091f2:	2000      	movs	r0, #0
200091f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200091f8:	89a3      	ldrh	r3, [r4, #12]
200091fa:	f04f 30ff 	mov.w	r0, #4294967295
200091fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20009202:	81a3      	strh	r3, [r4, #12]
20009204:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009208:	f000 f8ea 	bl	200093e0 <__sinit>
2000920c:	e783      	b.n	20009116 <_fflush_r+0x16>
2000920e:	6862      	ldr	r2, [r4, #4]
20009210:	6b63      	ldr	r3, [r4, #52]	; 0x34
20009212:	1aad      	subs	r5, r5, r2
20009214:	2b00      	cmp	r3, #0
20009216:	d0af      	beq.n	20009178 <_fflush_r+0x78>
20009218:	6c23      	ldr	r3, [r4, #64]	; 0x40
2000921a:	1aed      	subs	r5, r5, r3
2000921c:	e7ac      	b.n	20009178 <_fflush_r+0x78>
2000921e:	6c22      	ldr	r2, [r4, #64]	; 0x40
20009220:	2a00      	cmp	r2, #0
20009222:	dc9d      	bgt.n	20009160 <_fflush_r+0x60>
20009224:	e7e5      	b.n	200091f2 <_fflush_r+0xf2>
20009226:	2301      	movs	r3, #1
20009228:	4640      	mov	r0, r8
2000922a:	6a21      	ldr	r1, [r4, #32]
2000922c:	47b0      	blx	r6
2000922e:	f1b0 3fff 	cmp.w	r0, #4294967295
20009232:	4605      	mov	r5, r0
20009234:	d002      	beq.n	2000923c <_fflush_r+0x13c>
20009236:	89a3      	ldrh	r3, [r4, #12]
20009238:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
2000923a:	e79a      	b.n	20009172 <_fflush_r+0x72>
2000923c:	f8d8 3000 	ldr.w	r3, [r8]
20009240:	2b1d      	cmp	r3, #29
20009242:	d0d6      	beq.n	200091f2 <_fflush_r+0xf2>
20009244:	89a3      	ldrh	r3, [r4, #12]
20009246:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000924a:	81a3      	strh	r3, [r4, #12]
2000924c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20009250 <fflush>:
20009250:	4601      	mov	r1, r0
20009252:	b128      	cbz	r0, 20009260 <fflush+0x10>
20009254:	f64b 73d4 	movw	r3, #49108	; 0xbfd4
20009258:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000925c:	6818      	ldr	r0, [r3, #0]
2000925e:	e74f      	b.n	20009100 <_fflush_r>
20009260:	f64b 5310 	movw	r3, #48400	; 0xbd10
20009264:	f249 1101 	movw	r1, #37121	; 0x9101
20009268:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000926c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009270:	6818      	ldr	r0, [r3, #0]
20009272:	f000 bbb3 	b.w	200099dc <_fwalk_reent>
20009276:	bf00      	nop

20009278 <__sfp_lock_acquire>:
20009278:	4770      	bx	lr
2000927a:	bf00      	nop

2000927c <__sfp_lock_release>:
2000927c:	4770      	bx	lr
2000927e:	bf00      	nop

20009280 <__sinit_lock_acquire>:
20009280:	4770      	bx	lr
20009282:	bf00      	nop

20009284 <__sinit_lock_release>:
20009284:	4770      	bx	lr
20009286:	bf00      	nop

20009288 <__fp_lock>:
20009288:	2000      	movs	r0, #0
2000928a:	4770      	bx	lr

2000928c <__fp_unlock>:
2000928c:	2000      	movs	r0, #0
2000928e:	4770      	bx	lr

20009290 <__fp_unlock_all>:
20009290:	f64b 73d4 	movw	r3, #49108	; 0xbfd4
20009294:	f249 218d 	movw	r1, #37517	; 0x928d
20009298:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000929c:	f2c2 0100 	movt	r1, #8192	; 0x2000
200092a0:	6818      	ldr	r0, [r3, #0]
200092a2:	f000 bbc5 	b.w	20009a30 <_fwalk>
200092a6:	bf00      	nop

200092a8 <__fp_lock_all>:
200092a8:	f64b 73d4 	movw	r3, #49108	; 0xbfd4
200092ac:	f249 2189 	movw	r1, #37513	; 0x9289
200092b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200092b4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200092b8:	6818      	ldr	r0, [r3, #0]
200092ba:	f000 bbb9 	b.w	20009a30 <_fwalk>
200092be:	bf00      	nop

200092c0 <_cleanup_r>:
200092c0:	f64a 51f1 	movw	r1, #44529	; 0xadf1
200092c4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200092c8:	f000 bbb2 	b.w	20009a30 <_fwalk>

200092cc <_cleanup>:
200092cc:	f64b 5310 	movw	r3, #48400	; 0xbd10
200092d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200092d4:	6818      	ldr	r0, [r3, #0]
200092d6:	e7f3      	b.n	200092c0 <_cleanup_r>

200092d8 <std>:
200092d8:	b510      	push	{r4, lr}
200092da:	4604      	mov	r4, r0
200092dc:	2300      	movs	r3, #0
200092de:	305c      	adds	r0, #92	; 0x5c
200092e0:	81a1      	strh	r1, [r4, #12]
200092e2:	4619      	mov	r1, r3
200092e4:	81e2      	strh	r2, [r4, #14]
200092e6:	2208      	movs	r2, #8
200092e8:	6023      	str	r3, [r4, #0]
200092ea:	6063      	str	r3, [r4, #4]
200092ec:	60a3      	str	r3, [r4, #8]
200092ee:	6663      	str	r3, [r4, #100]	; 0x64
200092f0:	6123      	str	r3, [r4, #16]
200092f2:	6163      	str	r3, [r4, #20]
200092f4:	61a3      	str	r3, [r4, #24]
200092f6:	f7fb fdbd 	bl	20004e74 <memset>
200092fa:	f64a 20b1 	movw	r0, #43697	; 0xaab1
200092fe:	f64a 2175 	movw	r1, #43637	; 0xaa75
20009302:	f64a 224d 	movw	r2, #43597	; 0xaa4d
20009306:	f64a 2345 	movw	r3, #43589	; 0xaa45
2000930a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000930e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009312:	f2c2 0200 	movt	r2, #8192	; 0x2000
20009316:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000931a:	6260      	str	r0, [r4, #36]	; 0x24
2000931c:	62a1      	str	r1, [r4, #40]	; 0x28
2000931e:	62e2      	str	r2, [r4, #44]	; 0x2c
20009320:	6323      	str	r3, [r4, #48]	; 0x30
20009322:	6224      	str	r4, [r4, #32]
20009324:	bd10      	pop	{r4, pc}
20009326:	bf00      	nop

20009328 <__sfmoreglue>:
20009328:	b570      	push	{r4, r5, r6, lr}
2000932a:	2568      	movs	r5, #104	; 0x68
2000932c:	460e      	mov	r6, r1
2000932e:	fb05 f501 	mul.w	r5, r5, r1
20009332:	f105 010c 	add.w	r1, r5, #12
20009336:	f7fb fa03 	bl	20004740 <_malloc_r>
2000933a:	4604      	mov	r4, r0
2000933c:	b148      	cbz	r0, 20009352 <__sfmoreglue+0x2a>
2000933e:	f100 030c 	add.w	r3, r0, #12
20009342:	2100      	movs	r1, #0
20009344:	6046      	str	r6, [r0, #4]
20009346:	462a      	mov	r2, r5
20009348:	4618      	mov	r0, r3
2000934a:	6021      	str	r1, [r4, #0]
2000934c:	60a3      	str	r3, [r4, #8]
2000934e:	f7fb fd91 	bl	20004e74 <memset>
20009352:	4620      	mov	r0, r4
20009354:	bd70      	pop	{r4, r5, r6, pc}
20009356:	bf00      	nop

20009358 <__sfp>:
20009358:	f64b 5310 	movw	r3, #48400	; 0xbd10
2000935c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009360:	b570      	push	{r4, r5, r6, lr}
20009362:	681d      	ldr	r5, [r3, #0]
20009364:	4606      	mov	r6, r0
20009366:	69ab      	ldr	r3, [r5, #24]
20009368:	2b00      	cmp	r3, #0
2000936a:	d02a      	beq.n	200093c2 <__sfp+0x6a>
2000936c:	35d8      	adds	r5, #216	; 0xd8
2000936e:	686b      	ldr	r3, [r5, #4]
20009370:	68ac      	ldr	r4, [r5, #8]
20009372:	3b01      	subs	r3, #1
20009374:	d503      	bpl.n	2000937e <__sfp+0x26>
20009376:	e020      	b.n	200093ba <__sfp+0x62>
20009378:	3468      	adds	r4, #104	; 0x68
2000937a:	3b01      	subs	r3, #1
2000937c:	d41d      	bmi.n	200093ba <__sfp+0x62>
2000937e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
20009382:	2a00      	cmp	r2, #0
20009384:	d1f8      	bne.n	20009378 <__sfp+0x20>
20009386:	2500      	movs	r5, #0
20009388:	f04f 33ff 	mov.w	r3, #4294967295
2000938c:	6665      	str	r5, [r4, #100]	; 0x64
2000938e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
20009392:	81e3      	strh	r3, [r4, #14]
20009394:	4629      	mov	r1, r5
20009396:	f04f 0301 	mov.w	r3, #1
2000939a:	6025      	str	r5, [r4, #0]
2000939c:	81a3      	strh	r3, [r4, #12]
2000939e:	2208      	movs	r2, #8
200093a0:	60a5      	str	r5, [r4, #8]
200093a2:	6065      	str	r5, [r4, #4]
200093a4:	6125      	str	r5, [r4, #16]
200093a6:	6165      	str	r5, [r4, #20]
200093a8:	61a5      	str	r5, [r4, #24]
200093aa:	f7fb fd63 	bl	20004e74 <memset>
200093ae:	64e5      	str	r5, [r4, #76]	; 0x4c
200093b0:	6365      	str	r5, [r4, #52]	; 0x34
200093b2:	63a5      	str	r5, [r4, #56]	; 0x38
200093b4:	64a5      	str	r5, [r4, #72]	; 0x48
200093b6:	4620      	mov	r0, r4
200093b8:	bd70      	pop	{r4, r5, r6, pc}
200093ba:	6828      	ldr	r0, [r5, #0]
200093bc:	b128      	cbz	r0, 200093ca <__sfp+0x72>
200093be:	4605      	mov	r5, r0
200093c0:	e7d5      	b.n	2000936e <__sfp+0x16>
200093c2:	4628      	mov	r0, r5
200093c4:	f000 f80c 	bl	200093e0 <__sinit>
200093c8:	e7d0      	b.n	2000936c <__sfp+0x14>
200093ca:	4630      	mov	r0, r6
200093cc:	2104      	movs	r1, #4
200093ce:	f7ff ffab 	bl	20009328 <__sfmoreglue>
200093d2:	6028      	str	r0, [r5, #0]
200093d4:	2800      	cmp	r0, #0
200093d6:	d1f2      	bne.n	200093be <__sfp+0x66>
200093d8:	230c      	movs	r3, #12
200093da:	4604      	mov	r4, r0
200093dc:	6033      	str	r3, [r6, #0]
200093de:	e7ea      	b.n	200093b6 <__sfp+0x5e>

200093e0 <__sinit>:
200093e0:	b570      	push	{r4, r5, r6, lr}
200093e2:	6986      	ldr	r6, [r0, #24]
200093e4:	4604      	mov	r4, r0
200093e6:	b106      	cbz	r6, 200093ea <__sinit+0xa>
200093e8:	bd70      	pop	{r4, r5, r6, pc}
200093ea:	f249 23c1 	movw	r3, #37569	; 0x92c1
200093ee:	2501      	movs	r5, #1
200093f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200093f4:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
200093f8:	6283      	str	r3, [r0, #40]	; 0x28
200093fa:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
200093fe:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20009402:	6185      	str	r5, [r0, #24]
20009404:	f7ff ffa8 	bl	20009358 <__sfp>
20009408:	6060      	str	r0, [r4, #4]
2000940a:	4620      	mov	r0, r4
2000940c:	f7ff ffa4 	bl	20009358 <__sfp>
20009410:	60a0      	str	r0, [r4, #8]
20009412:	4620      	mov	r0, r4
20009414:	f7ff ffa0 	bl	20009358 <__sfp>
20009418:	4632      	mov	r2, r6
2000941a:	2104      	movs	r1, #4
2000941c:	4623      	mov	r3, r4
2000941e:	60e0      	str	r0, [r4, #12]
20009420:	6860      	ldr	r0, [r4, #4]
20009422:	f7ff ff59 	bl	200092d8 <std>
20009426:	462a      	mov	r2, r5
20009428:	68a0      	ldr	r0, [r4, #8]
2000942a:	2109      	movs	r1, #9
2000942c:	4623      	mov	r3, r4
2000942e:	f7ff ff53 	bl	200092d8 <std>
20009432:	4623      	mov	r3, r4
20009434:	68e0      	ldr	r0, [r4, #12]
20009436:	2112      	movs	r1, #18
20009438:	2202      	movs	r2, #2
2000943a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
2000943e:	e74b      	b.n	200092d8 <std>

20009440 <_malloc_trim_r>:
20009440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009442:	f24c 04c8 	movw	r4, #49352	; 0xc0c8
20009446:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000944a:	460f      	mov	r7, r1
2000944c:	4605      	mov	r5, r0
2000944e:	f7fb fd7b 	bl	20004f48 <__malloc_lock>
20009452:	68a3      	ldr	r3, [r4, #8]
20009454:	685e      	ldr	r6, [r3, #4]
20009456:	f026 0603 	bic.w	r6, r6, #3
2000945a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
2000945e:	330f      	adds	r3, #15
20009460:	1bdf      	subs	r7, r3, r7
20009462:	0b3f      	lsrs	r7, r7, #12
20009464:	3f01      	subs	r7, #1
20009466:	033f      	lsls	r7, r7, #12
20009468:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
2000946c:	db07      	blt.n	2000947e <_malloc_trim_r+0x3e>
2000946e:	2100      	movs	r1, #0
20009470:	4628      	mov	r0, r5
20009472:	f7fb fde3 	bl	2000503c <_sbrk_r>
20009476:	68a3      	ldr	r3, [r4, #8]
20009478:	18f3      	adds	r3, r6, r3
2000947a:	4283      	cmp	r3, r0
2000947c:	d004      	beq.n	20009488 <_malloc_trim_r+0x48>
2000947e:	4628      	mov	r0, r5
20009480:	f7fb fd64 	bl	20004f4c <__malloc_unlock>
20009484:	2000      	movs	r0, #0
20009486:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20009488:	4279      	negs	r1, r7
2000948a:	4628      	mov	r0, r5
2000948c:	f7fb fdd6 	bl	2000503c <_sbrk_r>
20009490:	f1b0 3fff 	cmp.w	r0, #4294967295
20009494:	d010      	beq.n	200094b8 <_malloc_trim_r+0x78>
20009496:	68a2      	ldr	r2, [r4, #8]
20009498:	f24c 5390 	movw	r3, #50576	; 0xc590
2000949c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200094a0:	1bf6      	subs	r6, r6, r7
200094a2:	f046 0601 	orr.w	r6, r6, #1
200094a6:	4628      	mov	r0, r5
200094a8:	6056      	str	r6, [r2, #4]
200094aa:	681a      	ldr	r2, [r3, #0]
200094ac:	1bd7      	subs	r7, r2, r7
200094ae:	601f      	str	r7, [r3, #0]
200094b0:	f7fb fd4c 	bl	20004f4c <__malloc_unlock>
200094b4:	2001      	movs	r0, #1
200094b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200094b8:	2100      	movs	r1, #0
200094ba:	4628      	mov	r0, r5
200094bc:	f7fb fdbe 	bl	2000503c <_sbrk_r>
200094c0:	68a3      	ldr	r3, [r4, #8]
200094c2:	1ac2      	subs	r2, r0, r3
200094c4:	2a0f      	cmp	r2, #15
200094c6:	ddda      	ble.n	2000947e <_malloc_trim_r+0x3e>
200094c8:	f24c 44d0 	movw	r4, #50384	; 0xc4d0
200094cc:	f24c 5190 	movw	r1, #50576	; 0xc590
200094d0:	f2c2 0400 	movt	r4, #8192	; 0x2000
200094d4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200094d8:	f042 0201 	orr.w	r2, r2, #1
200094dc:	6824      	ldr	r4, [r4, #0]
200094de:	1b00      	subs	r0, r0, r4
200094e0:	6008      	str	r0, [r1, #0]
200094e2:	605a      	str	r2, [r3, #4]
200094e4:	e7cb      	b.n	2000947e <_malloc_trim_r+0x3e>
200094e6:	bf00      	nop

200094e8 <_free_r>:
200094e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200094ec:	4605      	mov	r5, r0
200094ee:	460c      	mov	r4, r1
200094f0:	2900      	cmp	r1, #0
200094f2:	f000 8088 	beq.w	20009606 <_free_r+0x11e>
200094f6:	f7fb fd27 	bl	20004f48 <__malloc_lock>
200094fa:	f1a4 0208 	sub.w	r2, r4, #8
200094fe:	f24c 00c8 	movw	r0, #49352	; 0xc0c8
20009502:	6856      	ldr	r6, [r2, #4]
20009504:	f2c2 0000 	movt	r0, #8192	; 0x2000
20009508:	f026 0301 	bic.w	r3, r6, #1
2000950c:	f8d0 c008 	ldr.w	ip, [r0, #8]
20009510:	18d1      	adds	r1, r2, r3
20009512:	458c      	cmp	ip, r1
20009514:	684f      	ldr	r7, [r1, #4]
20009516:	f027 0703 	bic.w	r7, r7, #3
2000951a:	f000 8095 	beq.w	20009648 <_free_r+0x160>
2000951e:	f016 0601 	ands.w	r6, r6, #1
20009522:	604f      	str	r7, [r1, #4]
20009524:	d05f      	beq.n	200095e6 <_free_r+0xfe>
20009526:	2600      	movs	r6, #0
20009528:	19cc      	adds	r4, r1, r7
2000952a:	6864      	ldr	r4, [r4, #4]
2000952c:	f014 0f01 	tst.w	r4, #1
20009530:	d106      	bne.n	20009540 <_free_r+0x58>
20009532:	19db      	adds	r3, r3, r7
20009534:	2e00      	cmp	r6, #0
20009536:	d07a      	beq.n	2000962e <_free_r+0x146>
20009538:	688c      	ldr	r4, [r1, #8]
2000953a:	68c9      	ldr	r1, [r1, #12]
2000953c:	608c      	str	r4, [r1, #8]
2000953e:	60e1      	str	r1, [r4, #12]
20009540:	f043 0101 	orr.w	r1, r3, #1
20009544:	50d3      	str	r3, [r2, r3]
20009546:	6051      	str	r1, [r2, #4]
20009548:	2e00      	cmp	r6, #0
2000954a:	d147      	bne.n	200095dc <_free_r+0xf4>
2000954c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20009550:	d35b      	bcc.n	2000960a <_free_r+0x122>
20009552:	0a59      	lsrs	r1, r3, #9
20009554:	2904      	cmp	r1, #4
20009556:	bf9e      	ittt	ls
20009558:	ea4f 1c93 	movls.w	ip, r3, lsr #6
2000955c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20009560:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20009564:	d928      	bls.n	200095b8 <_free_r+0xd0>
20009566:	2914      	cmp	r1, #20
20009568:	bf9c      	itt	ls
2000956a:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
2000956e:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20009572:	d921      	bls.n	200095b8 <_free_r+0xd0>
20009574:	2954      	cmp	r1, #84	; 0x54
20009576:	bf9e      	ittt	ls
20009578:	ea4f 3c13 	movls.w	ip, r3, lsr #12
2000957c:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20009580:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20009584:	d918      	bls.n	200095b8 <_free_r+0xd0>
20009586:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
2000958a:	bf9e      	ittt	ls
2000958c:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20009590:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20009594:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20009598:	d90e      	bls.n	200095b8 <_free_r+0xd0>
2000959a:	f240 5c54 	movw	ip, #1364	; 0x554
2000959e:	4561      	cmp	r1, ip
200095a0:	bf95      	itete	ls
200095a2:	ea4f 4c93 	movls.w	ip, r3, lsr #18
200095a6:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
200095aa:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
200095ae:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
200095b2:	bf98      	it	ls
200095b4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200095b8:	1904      	adds	r4, r0, r4
200095ba:	68a1      	ldr	r1, [r4, #8]
200095bc:	42a1      	cmp	r1, r4
200095be:	d103      	bne.n	200095c8 <_free_r+0xe0>
200095c0:	e064      	b.n	2000968c <_free_r+0x1a4>
200095c2:	6889      	ldr	r1, [r1, #8]
200095c4:	428c      	cmp	r4, r1
200095c6:	d004      	beq.n	200095d2 <_free_r+0xea>
200095c8:	6848      	ldr	r0, [r1, #4]
200095ca:	f020 0003 	bic.w	r0, r0, #3
200095ce:	4283      	cmp	r3, r0
200095d0:	d3f7      	bcc.n	200095c2 <_free_r+0xda>
200095d2:	68cb      	ldr	r3, [r1, #12]
200095d4:	60d3      	str	r3, [r2, #12]
200095d6:	6091      	str	r1, [r2, #8]
200095d8:	60ca      	str	r2, [r1, #12]
200095da:	609a      	str	r2, [r3, #8]
200095dc:	4628      	mov	r0, r5
200095de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
200095e2:	f7fb bcb3 	b.w	20004f4c <__malloc_unlock>
200095e6:	f854 4c08 	ldr.w	r4, [r4, #-8]
200095ea:	f100 0c08 	add.w	ip, r0, #8
200095ee:	1b12      	subs	r2, r2, r4
200095f0:	191b      	adds	r3, r3, r4
200095f2:	6894      	ldr	r4, [r2, #8]
200095f4:	4564      	cmp	r4, ip
200095f6:	d047      	beq.n	20009688 <_free_r+0x1a0>
200095f8:	f8d2 c00c 	ldr.w	ip, [r2, #12]
200095fc:	f8cc 4008 	str.w	r4, [ip, #8]
20009600:	f8c4 c00c 	str.w	ip, [r4, #12]
20009604:	e790      	b.n	20009528 <_free_r+0x40>
20009606:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000960a:	08db      	lsrs	r3, r3, #3
2000960c:	f04f 0c01 	mov.w	ip, #1
20009610:	6846      	ldr	r6, [r0, #4]
20009612:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20009616:	109b      	asrs	r3, r3, #2
20009618:	fa0c f303 	lsl.w	r3, ip, r3
2000961c:	60d1      	str	r1, [r2, #12]
2000961e:	688c      	ldr	r4, [r1, #8]
20009620:	ea46 0303 	orr.w	r3, r6, r3
20009624:	6043      	str	r3, [r0, #4]
20009626:	6094      	str	r4, [r2, #8]
20009628:	60e2      	str	r2, [r4, #12]
2000962a:	608a      	str	r2, [r1, #8]
2000962c:	e7d6      	b.n	200095dc <_free_r+0xf4>
2000962e:	688c      	ldr	r4, [r1, #8]
20009630:	4f1c      	ldr	r7, [pc, #112]	; (200096a4 <_free_r+0x1bc>)
20009632:	42bc      	cmp	r4, r7
20009634:	d181      	bne.n	2000953a <_free_r+0x52>
20009636:	50d3      	str	r3, [r2, r3]
20009638:	f043 0301 	orr.w	r3, r3, #1
2000963c:	60e2      	str	r2, [r4, #12]
2000963e:	60a2      	str	r2, [r4, #8]
20009640:	6053      	str	r3, [r2, #4]
20009642:	6094      	str	r4, [r2, #8]
20009644:	60d4      	str	r4, [r2, #12]
20009646:	e7c9      	b.n	200095dc <_free_r+0xf4>
20009648:	18fb      	adds	r3, r7, r3
2000964a:	f016 0f01 	tst.w	r6, #1
2000964e:	d107      	bne.n	20009660 <_free_r+0x178>
20009650:	f854 1c08 	ldr.w	r1, [r4, #-8]
20009654:	1a52      	subs	r2, r2, r1
20009656:	185b      	adds	r3, r3, r1
20009658:	68d4      	ldr	r4, [r2, #12]
2000965a:	6891      	ldr	r1, [r2, #8]
2000965c:	60a1      	str	r1, [r4, #8]
2000965e:	60cc      	str	r4, [r1, #12]
20009660:	f24c 41d4 	movw	r1, #50388	; 0xc4d4
20009664:	6082      	str	r2, [r0, #8]
20009666:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000966a:	f043 0001 	orr.w	r0, r3, #1
2000966e:	6050      	str	r0, [r2, #4]
20009670:	680a      	ldr	r2, [r1, #0]
20009672:	4293      	cmp	r3, r2
20009674:	d3b2      	bcc.n	200095dc <_free_r+0xf4>
20009676:	f24c 538c 	movw	r3, #50572	; 0xc58c
2000967a:	4628      	mov	r0, r5
2000967c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009680:	6819      	ldr	r1, [r3, #0]
20009682:	f7ff fedd 	bl	20009440 <_malloc_trim_r>
20009686:	e7a9      	b.n	200095dc <_free_r+0xf4>
20009688:	2601      	movs	r6, #1
2000968a:	e74d      	b.n	20009528 <_free_r+0x40>
2000968c:	2601      	movs	r6, #1
2000968e:	6844      	ldr	r4, [r0, #4]
20009690:	ea4f 0cac 	mov.w	ip, ip, asr #2
20009694:	460b      	mov	r3, r1
20009696:	fa06 fc0c 	lsl.w	ip, r6, ip
2000969a:	ea44 040c 	orr.w	r4, r4, ip
2000969e:	6044      	str	r4, [r0, #4]
200096a0:	e798      	b.n	200095d4 <_free_r+0xec>
200096a2:	bf00      	nop
200096a4:	2000c0d0 	.word	0x2000c0d0

200096a8 <__sfvwrite_r>:
200096a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200096ac:	6893      	ldr	r3, [r2, #8]
200096ae:	b085      	sub	sp, #20
200096b0:	4690      	mov	r8, r2
200096b2:	460c      	mov	r4, r1
200096b4:	9003      	str	r0, [sp, #12]
200096b6:	2b00      	cmp	r3, #0
200096b8:	d064      	beq.n	20009784 <__sfvwrite_r+0xdc>
200096ba:	8988      	ldrh	r0, [r1, #12]
200096bc:	fa1f fa80 	uxth.w	sl, r0
200096c0:	f01a 0f08 	tst.w	sl, #8
200096c4:	f000 80a0 	beq.w	20009808 <__sfvwrite_r+0x160>
200096c8:	690b      	ldr	r3, [r1, #16]
200096ca:	2b00      	cmp	r3, #0
200096cc:	f000 809c 	beq.w	20009808 <__sfvwrite_r+0x160>
200096d0:	f01a 0b02 	ands.w	fp, sl, #2
200096d4:	f8d8 5000 	ldr.w	r5, [r8]
200096d8:	bf1c      	itt	ne
200096da:	f04f 0a00 	movne.w	sl, #0
200096de:	4657      	movne	r7, sl
200096e0:	d136      	bne.n	20009750 <__sfvwrite_r+0xa8>
200096e2:	f01a 0a01 	ands.w	sl, sl, #1
200096e6:	bf1d      	ittte	ne
200096e8:	46dc      	movne	ip, fp
200096ea:	46d9      	movne	r9, fp
200096ec:	465f      	movne	r7, fp
200096ee:	4656      	moveq	r6, sl
200096f0:	d152      	bne.n	20009798 <__sfvwrite_r+0xf0>
200096f2:	b326      	cbz	r6, 2000973e <__sfvwrite_r+0x96>
200096f4:	b280      	uxth	r0, r0
200096f6:	68a7      	ldr	r7, [r4, #8]
200096f8:	f410 7f00 	tst.w	r0, #512	; 0x200
200096fc:	f000 808f 	beq.w	2000981e <__sfvwrite_r+0x176>
20009700:	42be      	cmp	r6, r7
20009702:	46bb      	mov	fp, r7
20009704:	f080 80a7 	bcs.w	20009856 <__sfvwrite_r+0x1ae>
20009708:	6820      	ldr	r0, [r4, #0]
2000970a:	4637      	mov	r7, r6
2000970c:	46b3      	mov	fp, r6
2000970e:	465a      	mov	r2, fp
20009710:	4651      	mov	r1, sl
20009712:	f000 fa95 	bl	20009c40 <memmove>
20009716:	68a2      	ldr	r2, [r4, #8]
20009718:	6823      	ldr	r3, [r4, #0]
2000971a:	46b1      	mov	r9, r6
2000971c:	1bd7      	subs	r7, r2, r7
2000971e:	60a7      	str	r7, [r4, #8]
20009720:	4637      	mov	r7, r6
20009722:	445b      	add	r3, fp
20009724:	6023      	str	r3, [r4, #0]
20009726:	f8d8 3008 	ldr.w	r3, [r8, #8]
2000972a:	ebc9 0606 	rsb	r6, r9, r6
2000972e:	44ca      	add	sl, r9
20009730:	1bdf      	subs	r7, r3, r7
20009732:	f8c8 7008 	str.w	r7, [r8, #8]
20009736:	b32f      	cbz	r7, 20009784 <__sfvwrite_r+0xdc>
20009738:	89a0      	ldrh	r0, [r4, #12]
2000973a:	2e00      	cmp	r6, #0
2000973c:	d1da      	bne.n	200096f4 <__sfvwrite_r+0x4c>
2000973e:	f8d5 a000 	ldr.w	sl, [r5]
20009742:	686e      	ldr	r6, [r5, #4]
20009744:	3508      	adds	r5, #8
20009746:	e7d4      	b.n	200096f2 <__sfvwrite_r+0x4a>
20009748:	f8d5 a000 	ldr.w	sl, [r5]
2000974c:	686f      	ldr	r7, [r5, #4]
2000974e:	3508      	adds	r5, #8
20009750:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20009754:	bf34      	ite	cc
20009756:	463b      	movcc	r3, r7
20009758:	f44f 6380 	movcs.w	r3, #1024	; 0x400
2000975c:	4652      	mov	r2, sl
2000975e:	9803      	ldr	r0, [sp, #12]
20009760:	2f00      	cmp	r7, #0
20009762:	d0f1      	beq.n	20009748 <__sfvwrite_r+0xa0>
20009764:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20009766:	6a21      	ldr	r1, [r4, #32]
20009768:	47b0      	blx	r6
2000976a:	2800      	cmp	r0, #0
2000976c:	4482      	add	sl, r0
2000976e:	ebc0 0707 	rsb	r7, r0, r7
20009772:	f340 80ec 	ble.w	2000994e <__sfvwrite_r+0x2a6>
20009776:	f8d8 3008 	ldr.w	r3, [r8, #8]
2000977a:	1a18      	subs	r0, r3, r0
2000977c:	f8c8 0008 	str.w	r0, [r8, #8]
20009780:	2800      	cmp	r0, #0
20009782:	d1e5      	bne.n	20009750 <__sfvwrite_r+0xa8>
20009784:	2000      	movs	r0, #0
20009786:	b005      	add	sp, #20
20009788:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000978c:	f8d5 9000 	ldr.w	r9, [r5]
20009790:	f04f 0c00 	mov.w	ip, #0
20009794:	686f      	ldr	r7, [r5, #4]
20009796:	3508      	adds	r5, #8
20009798:	2f00      	cmp	r7, #0
2000979a:	d0f7      	beq.n	2000978c <__sfvwrite_r+0xe4>
2000979c:	f1bc 0f00 	cmp.w	ip, #0
200097a0:	f000 80b5 	beq.w	2000990e <__sfvwrite_r+0x266>
200097a4:	6963      	ldr	r3, [r4, #20]
200097a6:	45bb      	cmp	fp, r7
200097a8:	bf34      	ite	cc
200097aa:	46da      	movcc	sl, fp
200097ac:	46ba      	movcs	sl, r7
200097ae:	68a6      	ldr	r6, [r4, #8]
200097b0:	6820      	ldr	r0, [r4, #0]
200097b2:	6922      	ldr	r2, [r4, #16]
200097b4:	199e      	adds	r6, r3, r6
200097b6:	4290      	cmp	r0, r2
200097b8:	bf94      	ite	ls
200097ba:	2200      	movls	r2, #0
200097bc:	2201      	movhi	r2, #1
200097be:	45b2      	cmp	sl, r6
200097c0:	bfd4      	ite	le
200097c2:	2200      	movle	r2, #0
200097c4:	f002 0201 	andgt.w	r2, r2, #1
200097c8:	2a00      	cmp	r2, #0
200097ca:	f040 80ae 	bne.w	2000992a <__sfvwrite_r+0x282>
200097ce:	459a      	cmp	sl, r3
200097d0:	f2c0 8082 	blt.w	200098d8 <__sfvwrite_r+0x230>
200097d4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
200097d6:	464a      	mov	r2, r9
200097d8:	f8cd c004 	str.w	ip, [sp, #4]
200097dc:	9803      	ldr	r0, [sp, #12]
200097de:	6a21      	ldr	r1, [r4, #32]
200097e0:	47b0      	blx	r6
200097e2:	f8dd c004 	ldr.w	ip, [sp, #4]
200097e6:	1e06      	subs	r6, r0, #0
200097e8:	f340 80b1 	ble.w	2000994e <__sfvwrite_r+0x2a6>
200097ec:	ebbb 0b06 	subs.w	fp, fp, r6
200097f0:	f000 8086 	beq.w	20009900 <__sfvwrite_r+0x258>
200097f4:	f8d8 3008 	ldr.w	r3, [r8, #8]
200097f8:	44b1      	add	r9, r6
200097fa:	1bbf      	subs	r7, r7, r6
200097fc:	1b9e      	subs	r6, r3, r6
200097fe:	f8c8 6008 	str.w	r6, [r8, #8]
20009802:	2e00      	cmp	r6, #0
20009804:	d1c8      	bne.n	20009798 <__sfvwrite_r+0xf0>
20009806:	e7bd      	b.n	20009784 <__sfvwrite_r+0xdc>
20009808:	9803      	ldr	r0, [sp, #12]
2000980a:	4621      	mov	r1, r4
2000980c:	f7fe fc18 	bl	20008040 <__swsetup_r>
20009810:	2800      	cmp	r0, #0
20009812:	f040 80d4 	bne.w	200099be <__sfvwrite_r+0x316>
20009816:	89a0      	ldrh	r0, [r4, #12]
20009818:	fa1f fa80 	uxth.w	sl, r0
2000981c:	e758      	b.n	200096d0 <__sfvwrite_r+0x28>
2000981e:	6820      	ldr	r0, [r4, #0]
20009820:	46b9      	mov	r9, r7
20009822:	6923      	ldr	r3, [r4, #16]
20009824:	4298      	cmp	r0, r3
20009826:	bf94      	ite	ls
20009828:	2300      	movls	r3, #0
2000982a:	2301      	movhi	r3, #1
2000982c:	42b7      	cmp	r7, r6
2000982e:	bf2c      	ite	cs
20009830:	2300      	movcs	r3, #0
20009832:	f003 0301 	andcc.w	r3, r3, #1
20009836:	2b00      	cmp	r3, #0
20009838:	f040 809d 	bne.w	20009976 <__sfvwrite_r+0x2ce>
2000983c:	6963      	ldr	r3, [r4, #20]
2000983e:	429e      	cmp	r6, r3
20009840:	f0c0 808c 	bcc.w	2000995c <__sfvwrite_r+0x2b4>
20009844:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20009846:	4652      	mov	r2, sl
20009848:	9803      	ldr	r0, [sp, #12]
2000984a:	6a21      	ldr	r1, [r4, #32]
2000984c:	47b8      	blx	r7
2000984e:	1e07      	subs	r7, r0, #0
20009850:	dd7d      	ble.n	2000994e <__sfvwrite_r+0x2a6>
20009852:	46b9      	mov	r9, r7
20009854:	e767      	b.n	20009726 <__sfvwrite_r+0x7e>
20009856:	f410 6f90 	tst.w	r0, #1152	; 0x480
2000985a:	bf08      	it	eq
2000985c:	6820      	ldreq	r0, [r4, #0]
2000985e:	f43f af56 	beq.w	2000970e <__sfvwrite_r+0x66>
20009862:	6962      	ldr	r2, [r4, #20]
20009864:	6921      	ldr	r1, [r4, #16]
20009866:	6823      	ldr	r3, [r4, #0]
20009868:	eb02 0942 	add.w	r9, r2, r2, lsl #1
2000986c:	1a5b      	subs	r3, r3, r1
2000986e:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20009872:	f103 0c01 	add.w	ip, r3, #1
20009876:	44b4      	add	ip, r6
20009878:	ea4f 0969 	mov.w	r9, r9, asr #1
2000987c:	45e1      	cmp	r9, ip
2000987e:	464a      	mov	r2, r9
20009880:	bf3c      	itt	cc
20009882:	46e1      	movcc	r9, ip
20009884:	464a      	movcc	r2, r9
20009886:	f410 6f80 	tst.w	r0, #1024	; 0x400
2000988a:	f000 8083 	beq.w	20009994 <__sfvwrite_r+0x2ec>
2000988e:	4611      	mov	r1, r2
20009890:	9803      	ldr	r0, [sp, #12]
20009892:	9302      	str	r3, [sp, #8]
20009894:	f7fa ff54 	bl	20004740 <_malloc_r>
20009898:	9b02      	ldr	r3, [sp, #8]
2000989a:	2800      	cmp	r0, #0
2000989c:	f000 8099 	beq.w	200099d2 <__sfvwrite_r+0x32a>
200098a0:	461a      	mov	r2, r3
200098a2:	6921      	ldr	r1, [r4, #16]
200098a4:	9302      	str	r3, [sp, #8]
200098a6:	9001      	str	r0, [sp, #4]
200098a8:	f7fb fa1c 	bl	20004ce4 <memcpy>
200098ac:	89a2      	ldrh	r2, [r4, #12]
200098ae:	9b02      	ldr	r3, [sp, #8]
200098b0:	f8dd c004 	ldr.w	ip, [sp, #4]
200098b4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
200098b8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200098bc:	81a2      	strh	r2, [r4, #12]
200098be:	ebc3 0209 	rsb	r2, r3, r9
200098c2:	eb0c 0003 	add.w	r0, ip, r3
200098c6:	4637      	mov	r7, r6
200098c8:	46b3      	mov	fp, r6
200098ca:	60a2      	str	r2, [r4, #8]
200098cc:	f8c4 c010 	str.w	ip, [r4, #16]
200098d0:	6020      	str	r0, [r4, #0]
200098d2:	f8c4 9014 	str.w	r9, [r4, #20]
200098d6:	e71a      	b.n	2000970e <__sfvwrite_r+0x66>
200098d8:	4652      	mov	r2, sl
200098da:	4649      	mov	r1, r9
200098dc:	4656      	mov	r6, sl
200098de:	f8cd c004 	str.w	ip, [sp, #4]
200098e2:	f000 f9ad 	bl	20009c40 <memmove>
200098e6:	68a2      	ldr	r2, [r4, #8]
200098e8:	6823      	ldr	r3, [r4, #0]
200098ea:	ebbb 0b06 	subs.w	fp, fp, r6
200098ee:	ebca 0202 	rsb	r2, sl, r2
200098f2:	f8dd c004 	ldr.w	ip, [sp, #4]
200098f6:	4453      	add	r3, sl
200098f8:	60a2      	str	r2, [r4, #8]
200098fa:	6023      	str	r3, [r4, #0]
200098fc:	f47f af7a 	bne.w	200097f4 <__sfvwrite_r+0x14c>
20009900:	9803      	ldr	r0, [sp, #12]
20009902:	4621      	mov	r1, r4
20009904:	f7ff fbfc 	bl	20009100 <_fflush_r>
20009908:	bb08      	cbnz	r0, 2000994e <__sfvwrite_r+0x2a6>
2000990a:	46dc      	mov	ip, fp
2000990c:	e772      	b.n	200097f4 <__sfvwrite_r+0x14c>
2000990e:	4648      	mov	r0, r9
20009910:	210a      	movs	r1, #10
20009912:	463a      	mov	r2, r7
20009914:	f000 f95a 	bl	20009bcc <memchr>
20009918:	2800      	cmp	r0, #0
2000991a:	d04b      	beq.n	200099b4 <__sfvwrite_r+0x30c>
2000991c:	f100 0b01 	add.w	fp, r0, #1
20009920:	f04f 0c01 	mov.w	ip, #1
20009924:	ebc9 0b0b 	rsb	fp, r9, fp
20009928:	e73c      	b.n	200097a4 <__sfvwrite_r+0xfc>
2000992a:	4649      	mov	r1, r9
2000992c:	4632      	mov	r2, r6
2000992e:	f8cd c004 	str.w	ip, [sp, #4]
20009932:	f000 f985 	bl	20009c40 <memmove>
20009936:	6823      	ldr	r3, [r4, #0]
20009938:	4621      	mov	r1, r4
2000993a:	9803      	ldr	r0, [sp, #12]
2000993c:	199b      	adds	r3, r3, r6
2000993e:	6023      	str	r3, [r4, #0]
20009940:	f7ff fbde 	bl	20009100 <_fflush_r>
20009944:	f8dd c004 	ldr.w	ip, [sp, #4]
20009948:	2800      	cmp	r0, #0
2000994a:	f43f af4f 	beq.w	200097ec <__sfvwrite_r+0x144>
2000994e:	89a3      	ldrh	r3, [r4, #12]
20009950:	f04f 30ff 	mov.w	r0, #4294967295
20009954:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20009958:	81a3      	strh	r3, [r4, #12]
2000995a:	e714      	b.n	20009786 <__sfvwrite_r+0xde>
2000995c:	4632      	mov	r2, r6
2000995e:	4651      	mov	r1, sl
20009960:	f000 f96e 	bl	20009c40 <memmove>
20009964:	68a2      	ldr	r2, [r4, #8]
20009966:	6823      	ldr	r3, [r4, #0]
20009968:	4637      	mov	r7, r6
2000996a:	1b92      	subs	r2, r2, r6
2000996c:	46b1      	mov	r9, r6
2000996e:	199b      	adds	r3, r3, r6
20009970:	60a2      	str	r2, [r4, #8]
20009972:	6023      	str	r3, [r4, #0]
20009974:	e6d7      	b.n	20009726 <__sfvwrite_r+0x7e>
20009976:	4651      	mov	r1, sl
20009978:	463a      	mov	r2, r7
2000997a:	f000 f961 	bl	20009c40 <memmove>
2000997e:	6823      	ldr	r3, [r4, #0]
20009980:	9803      	ldr	r0, [sp, #12]
20009982:	4621      	mov	r1, r4
20009984:	19db      	adds	r3, r3, r7
20009986:	6023      	str	r3, [r4, #0]
20009988:	f7ff fbba 	bl	20009100 <_fflush_r>
2000998c:	2800      	cmp	r0, #0
2000998e:	f43f aeca 	beq.w	20009726 <__sfvwrite_r+0x7e>
20009992:	e7dc      	b.n	2000994e <__sfvwrite_r+0x2a6>
20009994:	9803      	ldr	r0, [sp, #12]
20009996:	9302      	str	r3, [sp, #8]
20009998:	f000 fe5a 	bl	2000a650 <_realloc_r>
2000999c:	9b02      	ldr	r3, [sp, #8]
2000999e:	4684      	mov	ip, r0
200099a0:	2800      	cmp	r0, #0
200099a2:	d18c      	bne.n	200098be <__sfvwrite_r+0x216>
200099a4:	6921      	ldr	r1, [r4, #16]
200099a6:	9803      	ldr	r0, [sp, #12]
200099a8:	f7ff fd9e 	bl	200094e8 <_free_r>
200099ac:	9903      	ldr	r1, [sp, #12]
200099ae:	230c      	movs	r3, #12
200099b0:	600b      	str	r3, [r1, #0]
200099b2:	e7cc      	b.n	2000994e <__sfvwrite_r+0x2a6>
200099b4:	f107 0b01 	add.w	fp, r7, #1
200099b8:	f04f 0c01 	mov.w	ip, #1
200099bc:	e6f2      	b.n	200097a4 <__sfvwrite_r+0xfc>
200099be:	9903      	ldr	r1, [sp, #12]
200099c0:	2209      	movs	r2, #9
200099c2:	89a3      	ldrh	r3, [r4, #12]
200099c4:	f04f 30ff 	mov.w	r0, #4294967295
200099c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200099cc:	600a      	str	r2, [r1, #0]
200099ce:	81a3      	strh	r3, [r4, #12]
200099d0:	e6d9      	b.n	20009786 <__sfvwrite_r+0xde>
200099d2:	9a03      	ldr	r2, [sp, #12]
200099d4:	230c      	movs	r3, #12
200099d6:	6013      	str	r3, [r2, #0]
200099d8:	e7b9      	b.n	2000994e <__sfvwrite_r+0x2a6>
200099da:	bf00      	nop

200099dc <_fwalk_reent>:
200099dc:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
200099e0:	4607      	mov	r7, r0
200099e2:	468a      	mov	sl, r1
200099e4:	f7ff fc48 	bl	20009278 <__sfp_lock_acquire>
200099e8:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
200099ec:	bf08      	it	eq
200099ee:	46b0      	moveq	r8, r6
200099f0:	d018      	beq.n	20009a24 <_fwalk_reent+0x48>
200099f2:	f04f 0800 	mov.w	r8, #0
200099f6:	6875      	ldr	r5, [r6, #4]
200099f8:	68b4      	ldr	r4, [r6, #8]
200099fa:	3d01      	subs	r5, #1
200099fc:	d40f      	bmi.n	20009a1e <_fwalk_reent+0x42>
200099fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20009a02:	b14b      	cbz	r3, 20009a18 <_fwalk_reent+0x3c>
20009a04:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20009a08:	4621      	mov	r1, r4
20009a0a:	4638      	mov	r0, r7
20009a0c:	f1b3 3fff 	cmp.w	r3, #4294967295
20009a10:	d002      	beq.n	20009a18 <_fwalk_reent+0x3c>
20009a12:	47d0      	blx	sl
20009a14:	ea48 0800 	orr.w	r8, r8, r0
20009a18:	3468      	adds	r4, #104	; 0x68
20009a1a:	3d01      	subs	r5, #1
20009a1c:	d5ef      	bpl.n	200099fe <_fwalk_reent+0x22>
20009a1e:	6836      	ldr	r6, [r6, #0]
20009a20:	2e00      	cmp	r6, #0
20009a22:	d1e8      	bne.n	200099f6 <_fwalk_reent+0x1a>
20009a24:	f7ff fc2a 	bl	2000927c <__sfp_lock_release>
20009a28:	4640      	mov	r0, r8
20009a2a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20009a2e:	bf00      	nop

20009a30 <_fwalk>:
20009a30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20009a34:	4606      	mov	r6, r0
20009a36:	4688      	mov	r8, r1
20009a38:	f7ff fc1e 	bl	20009278 <__sfp_lock_acquire>
20009a3c:	36d8      	adds	r6, #216	; 0xd8
20009a3e:	bf08      	it	eq
20009a40:	4637      	moveq	r7, r6
20009a42:	d015      	beq.n	20009a70 <_fwalk+0x40>
20009a44:	2700      	movs	r7, #0
20009a46:	6875      	ldr	r5, [r6, #4]
20009a48:	68b4      	ldr	r4, [r6, #8]
20009a4a:	3d01      	subs	r5, #1
20009a4c:	d40d      	bmi.n	20009a6a <_fwalk+0x3a>
20009a4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20009a52:	b13b      	cbz	r3, 20009a64 <_fwalk+0x34>
20009a54:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20009a58:	4620      	mov	r0, r4
20009a5a:	f1b3 3fff 	cmp.w	r3, #4294967295
20009a5e:	d001      	beq.n	20009a64 <_fwalk+0x34>
20009a60:	47c0      	blx	r8
20009a62:	4307      	orrs	r7, r0
20009a64:	3468      	adds	r4, #104	; 0x68
20009a66:	3d01      	subs	r5, #1
20009a68:	d5f1      	bpl.n	20009a4e <_fwalk+0x1e>
20009a6a:	6836      	ldr	r6, [r6, #0]
20009a6c:	2e00      	cmp	r6, #0
20009a6e:	d1ea      	bne.n	20009a46 <_fwalk+0x16>
20009a70:	f7ff fc04 	bl	2000927c <__sfp_lock_release>
20009a74:	4638      	mov	r0, r7
20009a76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009a7a:	bf00      	nop

20009a7c <__locale_charset>:
20009a7c:	f64b 630c 	movw	r3, #48652	; 0xbe0c
20009a80:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009a84:	6818      	ldr	r0, [r3, #0]
20009a86:	4770      	bx	lr

20009a88 <_localeconv_r>:
20009a88:	4800      	ldr	r0, [pc, #0]	; (20009a8c <_localeconv_r+0x4>)
20009a8a:	4770      	bx	lr
20009a8c:	2000be10 	.word	0x2000be10

20009a90 <localeconv>:
20009a90:	4800      	ldr	r0, [pc, #0]	; (20009a94 <localeconv+0x4>)
20009a92:	4770      	bx	lr
20009a94:	2000be10 	.word	0x2000be10

20009a98 <_setlocale_r>:
20009a98:	b570      	push	{r4, r5, r6, lr}
20009a9a:	4605      	mov	r5, r0
20009a9c:	460e      	mov	r6, r1
20009a9e:	4614      	mov	r4, r2
20009aa0:	b172      	cbz	r2, 20009ac0 <_setlocale_r+0x28>
20009aa2:	f64b 5114 	movw	r1, #48404	; 0xbd14
20009aa6:	4610      	mov	r0, r2
20009aa8:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009aac:	f001 f812 	bl	2000aad4 <strcmp>
20009ab0:	b958      	cbnz	r0, 20009aca <_setlocale_r+0x32>
20009ab2:	f64b 5014 	movw	r0, #48404	; 0xbd14
20009ab6:	622c      	str	r4, [r5, #32]
20009ab8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20009abc:	61ee      	str	r6, [r5, #28]
20009abe:	bd70      	pop	{r4, r5, r6, pc}
20009ac0:	f64b 5014 	movw	r0, #48404	; 0xbd14
20009ac4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20009ac8:	bd70      	pop	{r4, r5, r6, pc}
20009aca:	f64b 11c4 	movw	r1, #47556	; 0xb9c4
20009ace:	4620      	mov	r0, r4
20009ad0:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009ad4:	f000 fffe 	bl	2000aad4 <strcmp>
20009ad8:	2800      	cmp	r0, #0
20009ada:	d0ea      	beq.n	20009ab2 <_setlocale_r+0x1a>
20009adc:	2000      	movs	r0, #0
20009ade:	bd70      	pop	{r4, r5, r6, pc}

20009ae0 <setlocale>:
20009ae0:	f64b 73d4 	movw	r3, #49108	; 0xbfd4
20009ae4:	460a      	mov	r2, r1
20009ae6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009aea:	4601      	mov	r1, r0
20009aec:	6818      	ldr	r0, [r3, #0]
20009aee:	e7d3      	b.n	20009a98 <_setlocale_r>

20009af0 <__smakebuf_r>:
20009af0:	898b      	ldrh	r3, [r1, #12]
20009af2:	b5f0      	push	{r4, r5, r6, r7, lr}
20009af4:	460c      	mov	r4, r1
20009af6:	b29a      	uxth	r2, r3
20009af8:	b091      	sub	sp, #68	; 0x44
20009afa:	f012 0f02 	tst.w	r2, #2
20009afe:	4605      	mov	r5, r0
20009b00:	d141      	bne.n	20009b86 <__smakebuf_r+0x96>
20009b02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20009b06:	2900      	cmp	r1, #0
20009b08:	db18      	blt.n	20009b3c <__smakebuf_r+0x4c>
20009b0a:	aa01      	add	r2, sp, #4
20009b0c:	f001 f978 	bl	2000ae00 <_fstat_r>
20009b10:	2800      	cmp	r0, #0
20009b12:	db11      	blt.n	20009b38 <__smakebuf_r+0x48>
20009b14:	9b02      	ldr	r3, [sp, #8]
20009b16:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
20009b1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
20009b1e:	bf14      	ite	ne
20009b20:	2700      	movne	r7, #0
20009b22:	2701      	moveq	r7, #1
20009b24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20009b28:	d040      	beq.n	20009bac <__smakebuf_r+0xbc>
20009b2a:	89a3      	ldrh	r3, [r4, #12]
20009b2c:	f44f 6680 	mov.w	r6, #1024	; 0x400
20009b30:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20009b34:	81a3      	strh	r3, [r4, #12]
20009b36:	e00b      	b.n	20009b50 <__smakebuf_r+0x60>
20009b38:	89a3      	ldrh	r3, [r4, #12]
20009b3a:	b29a      	uxth	r2, r3
20009b3c:	f012 0f80 	tst.w	r2, #128	; 0x80
20009b40:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20009b44:	bf0c      	ite	eq
20009b46:	f44f 6680 	moveq.w	r6, #1024	; 0x400
20009b4a:	2640      	movne	r6, #64	; 0x40
20009b4c:	2700      	movs	r7, #0
20009b4e:	81a3      	strh	r3, [r4, #12]
20009b50:	4628      	mov	r0, r5
20009b52:	4631      	mov	r1, r6
20009b54:	f7fa fdf4 	bl	20004740 <_malloc_r>
20009b58:	b170      	cbz	r0, 20009b78 <__smakebuf_r+0x88>
20009b5a:	89a1      	ldrh	r1, [r4, #12]
20009b5c:	f249 22c1 	movw	r2, #37569	; 0x92c1
20009b60:	f2c2 0200 	movt	r2, #8192	; 0x2000
20009b64:	6120      	str	r0, [r4, #16]
20009b66:	f041 0180 	orr.w	r1, r1, #128	; 0x80
20009b6a:	6166      	str	r6, [r4, #20]
20009b6c:	62aa      	str	r2, [r5, #40]	; 0x28
20009b6e:	81a1      	strh	r1, [r4, #12]
20009b70:	6020      	str	r0, [r4, #0]
20009b72:	b97f      	cbnz	r7, 20009b94 <__smakebuf_r+0xa4>
20009b74:	b011      	add	sp, #68	; 0x44
20009b76:	bdf0      	pop	{r4, r5, r6, r7, pc}
20009b78:	89a3      	ldrh	r3, [r4, #12]
20009b7a:	f413 7f00 	tst.w	r3, #512	; 0x200
20009b7e:	d1f9      	bne.n	20009b74 <__smakebuf_r+0x84>
20009b80:	f043 0302 	orr.w	r3, r3, #2
20009b84:	81a3      	strh	r3, [r4, #12]
20009b86:	f104 0347 	add.w	r3, r4, #71	; 0x47
20009b8a:	6123      	str	r3, [r4, #16]
20009b8c:	6023      	str	r3, [r4, #0]
20009b8e:	2301      	movs	r3, #1
20009b90:	6163      	str	r3, [r4, #20]
20009b92:	e7ef      	b.n	20009b74 <__smakebuf_r+0x84>
20009b94:	4628      	mov	r0, r5
20009b96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20009b9a:	f001 f947 	bl	2000ae2c <_isatty_r>
20009b9e:	2800      	cmp	r0, #0
20009ba0:	d0e8      	beq.n	20009b74 <__smakebuf_r+0x84>
20009ba2:	89a3      	ldrh	r3, [r4, #12]
20009ba4:	f043 0301 	orr.w	r3, r3, #1
20009ba8:	81a3      	strh	r3, [r4, #12]
20009baa:	e7e3      	b.n	20009b74 <__smakebuf_r+0x84>
20009bac:	f64a 234d 	movw	r3, #43597	; 0xaa4d
20009bb0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20009bb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009bb6:	429a      	cmp	r2, r3
20009bb8:	d1b7      	bne.n	20009b2a <__smakebuf_r+0x3a>
20009bba:	89a2      	ldrh	r2, [r4, #12]
20009bbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
20009bc0:	461e      	mov	r6, r3
20009bc2:	6523      	str	r3, [r4, #80]	; 0x50
20009bc4:	ea42 0303 	orr.w	r3, r2, r3
20009bc8:	81a3      	strh	r3, [r4, #12]
20009bca:	e7c1      	b.n	20009b50 <__smakebuf_r+0x60>

20009bcc <memchr>:
20009bcc:	f010 0f03 	tst.w	r0, #3
20009bd0:	b2c9      	uxtb	r1, r1
20009bd2:	b410      	push	{r4}
20009bd4:	d010      	beq.n	20009bf8 <memchr+0x2c>
20009bd6:	2a00      	cmp	r2, #0
20009bd8:	d02f      	beq.n	20009c3a <memchr+0x6e>
20009bda:	7803      	ldrb	r3, [r0, #0]
20009bdc:	428b      	cmp	r3, r1
20009bde:	d02a      	beq.n	20009c36 <memchr+0x6a>
20009be0:	3a01      	subs	r2, #1
20009be2:	e005      	b.n	20009bf0 <memchr+0x24>
20009be4:	2a00      	cmp	r2, #0
20009be6:	d028      	beq.n	20009c3a <memchr+0x6e>
20009be8:	7803      	ldrb	r3, [r0, #0]
20009bea:	3a01      	subs	r2, #1
20009bec:	428b      	cmp	r3, r1
20009bee:	d022      	beq.n	20009c36 <memchr+0x6a>
20009bf0:	3001      	adds	r0, #1
20009bf2:	f010 0f03 	tst.w	r0, #3
20009bf6:	d1f5      	bne.n	20009be4 <memchr+0x18>
20009bf8:	2a03      	cmp	r2, #3
20009bfa:	d911      	bls.n	20009c20 <memchr+0x54>
20009bfc:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20009c00:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20009c04:	6803      	ldr	r3, [r0, #0]
20009c06:	ea84 0303 	eor.w	r3, r4, r3
20009c0a:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20009c0e:	ea2c 0303 	bic.w	r3, ip, r3
20009c12:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20009c16:	d103      	bne.n	20009c20 <memchr+0x54>
20009c18:	3a04      	subs	r2, #4
20009c1a:	3004      	adds	r0, #4
20009c1c:	2a03      	cmp	r2, #3
20009c1e:	d8f1      	bhi.n	20009c04 <memchr+0x38>
20009c20:	b15a      	cbz	r2, 20009c3a <memchr+0x6e>
20009c22:	7803      	ldrb	r3, [r0, #0]
20009c24:	428b      	cmp	r3, r1
20009c26:	d006      	beq.n	20009c36 <memchr+0x6a>
20009c28:	3a01      	subs	r2, #1
20009c2a:	b132      	cbz	r2, 20009c3a <memchr+0x6e>
20009c2c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20009c30:	3a01      	subs	r2, #1
20009c32:	428b      	cmp	r3, r1
20009c34:	d1f9      	bne.n	20009c2a <memchr+0x5e>
20009c36:	bc10      	pop	{r4}
20009c38:	4770      	bx	lr
20009c3a:	2000      	movs	r0, #0
20009c3c:	e7fb      	b.n	20009c36 <memchr+0x6a>
20009c3e:	bf00      	nop

20009c40 <memmove>:
20009c40:	4288      	cmp	r0, r1
20009c42:	468c      	mov	ip, r1
20009c44:	b470      	push	{r4, r5, r6}
20009c46:	4605      	mov	r5, r0
20009c48:	4614      	mov	r4, r2
20009c4a:	d90e      	bls.n	20009c6a <memmove+0x2a>
20009c4c:	188b      	adds	r3, r1, r2
20009c4e:	4298      	cmp	r0, r3
20009c50:	d20b      	bcs.n	20009c6a <memmove+0x2a>
20009c52:	b142      	cbz	r2, 20009c66 <memmove+0x26>
20009c54:	ebc2 0c03 	rsb	ip, r2, r3
20009c58:	4601      	mov	r1, r0
20009c5a:	1e53      	subs	r3, r2, #1
20009c5c:	f81c 2003 	ldrb.w	r2, [ip, r3]
20009c60:	54ca      	strb	r2, [r1, r3]
20009c62:	3b01      	subs	r3, #1
20009c64:	d2fa      	bcs.n	20009c5c <memmove+0x1c>
20009c66:	bc70      	pop	{r4, r5, r6}
20009c68:	4770      	bx	lr
20009c6a:	2a0f      	cmp	r2, #15
20009c6c:	d809      	bhi.n	20009c82 <memmove+0x42>
20009c6e:	2c00      	cmp	r4, #0
20009c70:	d0f9      	beq.n	20009c66 <memmove+0x26>
20009c72:	2300      	movs	r3, #0
20009c74:	f81c 2003 	ldrb.w	r2, [ip, r3]
20009c78:	54ea      	strb	r2, [r5, r3]
20009c7a:	3301      	adds	r3, #1
20009c7c:	42a3      	cmp	r3, r4
20009c7e:	d1f9      	bne.n	20009c74 <memmove+0x34>
20009c80:	e7f1      	b.n	20009c66 <memmove+0x26>
20009c82:	ea41 0300 	orr.w	r3, r1, r0
20009c86:	f013 0f03 	tst.w	r3, #3
20009c8a:	d1f0      	bne.n	20009c6e <memmove+0x2e>
20009c8c:	4694      	mov	ip, r2
20009c8e:	460c      	mov	r4, r1
20009c90:	4603      	mov	r3, r0
20009c92:	6825      	ldr	r5, [r4, #0]
20009c94:	f1ac 0c10 	sub.w	ip, ip, #16
20009c98:	601d      	str	r5, [r3, #0]
20009c9a:	6865      	ldr	r5, [r4, #4]
20009c9c:	605d      	str	r5, [r3, #4]
20009c9e:	68a5      	ldr	r5, [r4, #8]
20009ca0:	609d      	str	r5, [r3, #8]
20009ca2:	68e5      	ldr	r5, [r4, #12]
20009ca4:	3410      	adds	r4, #16
20009ca6:	60dd      	str	r5, [r3, #12]
20009ca8:	3310      	adds	r3, #16
20009caa:	f1bc 0f0f 	cmp.w	ip, #15
20009cae:	d8f0      	bhi.n	20009c92 <memmove+0x52>
20009cb0:	3a10      	subs	r2, #16
20009cb2:	ea4f 1c12 	mov.w	ip, r2, lsr #4
20009cb6:	f10c 0501 	add.w	r5, ip, #1
20009cba:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20009cbe:	012d      	lsls	r5, r5, #4
20009cc0:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20009cc4:	eb01 0c05 	add.w	ip, r1, r5
20009cc8:	1945      	adds	r5, r0, r5
20009cca:	2e03      	cmp	r6, #3
20009ccc:	4634      	mov	r4, r6
20009cce:	d9ce      	bls.n	20009c6e <memmove+0x2e>
20009cd0:	2300      	movs	r3, #0
20009cd2:	f85c 2003 	ldr.w	r2, [ip, r3]
20009cd6:	50ea      	str	r2, [r5, r3]
20009cd8:	3304      	adds	r3, #4
20009cda:	1af2      	subs	r2, r6, r3
20009cdc:	2a03      	cmp	r2, #3
20009cde:	d8f8      	bhi.n	20009cd2 <memmove+0x92>
20009ce0:	3e04      	subs	r6, #4
20009ce2:	08b3      	lsrs	r3, r6, #2
20009ce4:	1c5a      	adds	r2, r3, #1
20009ce6:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
20009cea:	0092      	lsls	r2, r2, #2
20009cec:	4494      	add	ip, r2
20009cee:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20009cf2:	18ad      	adds	r5, r5, r2
20009cf4:	e7bb      	b.n	20009c6e <memmove+0x2e>
20009cf6:	bf00      	nop

20009cf8 <__hi0bits>:
20009cf8:	0c02      	lsrs	r2, r0, #16
20009cfa:	4603      	mov	r3, r0
20009cfc:	0412      	lsls	r2, r2, #16
20009cfe:	b1b2      	cbz	r2, 20009d2e <__hi0bits+0x36>
20009d00:	2000      	movs	r0, #0
20009d02:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
20009d06:	d101      	bne.n	20009d0c <__hi0bits+0x14>
20009d08:	3008      	adds	r0, #8
20009d0a:	021b      	lsls	r3, r3, #8
20009d0c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
20009d10:	d101      	bne.n	20009d16 <__hi0bits+0x1e>
20009d12:	3004      	adds	r0, #4
20009d14:	011b      	lsls	r3, r3, #4
20009d16:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
20009d1a:	d101      	bne.n	20009d20 <__hi0bits+0x28>
20009d1c:	3002      	adds	r0, #2
20009d1e:	009b      	lsls	r3, r3, #2
20009d20:	2b00      	cmp	r3, #0
20009d22:	db03      	blt.n	20009d2c <__hi0bits+0x34>
20009d24:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
20009d28:	d004      	beq.n	20009d34 <__hi0bits+0x3c>
20009d2a:	3001      	adds	r0, #1
20009d2c:	4770      	bx	lr
20009d2e:	0403      	lsls	r3, r0, #16
20009d30:	2010      	movs	r0, #16
20009d32:	e7e6      	b.n	20009d02 <__hi0bits+0xa>
20009d34:	2020      	movs	r0, #32
20009d36:	4770      	bx	lr

20009d38 <__lo0bits>:
20009d38:	6803      	ldr	r3, [r0, #0]
20009d3a:	4602      	mov	r2, r0
20009d3c:	f013 0007 	ands.w	r0, r3, #7
20009d40:	d009      	beq.n	20009d56 <__lo0bits+0x1e>
20009d42:	f013 0f01 	tst.w	r3, #1
20009d46:	d121      	bne.n	20009d8c <__lo0bits+0x54>
20009d48:	f013 0f02 	tst.w	r3, #2
20009d4c:	d122      	bne.n	20009d94 <__lo0bits+0x5c>
20009d4e:	089b      	lsrs	r3, r3, #2
20009d50:	2002      	movs	r0, #2
20009d52:	6013      	str	r3, [r2, #0]
20009d54:	4770      	bx	lr
20009d56:	b299      	uxth	r1, r3
20009d58:	b909      	cbnz	r1, 20009d5e <__lo0bits+0x26>
20009d5a:	0c1b      	lsrs	r3, r3, #16
20009d5c:	2010      	movs	r0, #16
20009d5e:	f013 0fff 	tst.w	r3, #255	; 0xff
20009d62:	d101      	bne.n	20009d68 <__lo0bits+0x30>
20009d64:	3008      	adds	r0, #8
20009d66:	0a1b      	lsrs	r3, r3, #8
20009d68:	f013 0f0f 	tst.w	r3, #15
20009d6c:	d101      	bne.n	20009d72 <__lo0bits+0x3a>
20009d6e:	3004      	adds	r0, #4
20009d70:	091b      	lsrs	r3, r3, #4
20009d72:	f013 0f03 	tst.w	r3, #3
20009d76:	d101      	bne.n	20009d7c <__lo0bits+0x44>
20009d78:	3002      	adds	r0, #2
20009d7a:	089b      	lsrs	r3, r3, #2
20009d7c:	f013 0f01 	tst.w	r3, #1
20009d80:	d102      	bne.n	20009d88 <__lo0bits+0x50>
20009d82:	085b      	lsrs	r3, r3, #1
20009d84:	d004      	beq.n	20009d90 <__lo0bits+0x58>
20009d86:	3001      	adds	r0, #1
20009d88:	6013      	str	r3, [r2, #0]
20009d8a:	4770      	bx	lr
20009d8c:	2000      	movs	r0, #0
20009d8e:	4770      	bx	lr
20009d90:	2020      	movs	r0, #32
20009d92:	4770      	bx	lr
20009d94:	085b      	lsrs	r3, r3, #1
20009d96:	2001      	movs	r0, #1
20009d98:	6013      	str	r3, [r2, #0]
20009d9a:	4770      	bx	lr

20009d9c <__mcmp>:
20009d9c:	4603      	mov	r3, r0
20009d9e:	690a      	ldr	r2, [r1, #16]
20009da0:	6900      	ldr	r0, [r0, #16]
20009da2:	b410      	push	{r4}
20009da4:	1a80      	subs	r0, r0, r2
20009da6:	d111      	bne.n	20009dcc <__mcmp+0x30>
20009da8:	3204      	adds	r2, #4
20009daa:	f103 0c14 	add.w	ip, r3, #20
20009dae:	0092      	lsls	r2, r2, #2
20009db0:	189b      	adds	r3, r3, r2
20009db2:	1889      	adds	r1, r1, r2
20009db4:	3104      	adds	r1, #4
20009db6:	3304      	adds	r3, #4
20009db8:	f853 4c04 	ldr.w	r4, [r3, #-4]
20009dbc:	3b04      	subs	r3, #4
20009dbe:	f851 2c04 	ldr.w	r2, [r1, #-4]
20009dc2:	3904      	subs	r1, #4
20009dc4:	4294      	cmp	r4, r2
20009dc6:	d103      	bne.n	20009dd0 <__mcmp+0x34>
20009dc8:	459c      	cmp	ip, r3
20009dca:	d3f5      	bcc.n	20009db8 <__mcmp+0x1c>
20009dcc:	bc10      	pop	{r4}
20009dce:	4770      	bx	lr
20009dd0:	bf38      	it	cc
20009dd2:	f04f 30ff 	movcc.w	r0, #4294967295
20009dd6:	d3f9      	bcc.n	20009dcc <__mcmp+0x30>
20009dd8:	2001      	movs	r0, #1
20009dda:	e7f7      	b.n	20009dcc <__mcmp+0x30>

20009ddc <__ulp>:
20009ddc:	f240 0300 	movw	r3, #0
20009de0:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20009de4:	ea01 0303 	and.w	r3, r1, r3
20009de8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20009dec:	2b00      	cmp	r3, #0
20009dee:	dd02      	ble.n	20009df6 <__ulp+0x1a>
20009df0:	4619      	mov	r1, r3
20009df2:	2000      	movs	r0, #0
20009df4:	4770      	bx	lr
20009df6:	425b      	negs	r3, r3
20009df8:	151b      	asrs	r3, r3, #20
20009dfa:	2b13      	cmp	r3, #19
20009dfc:	dd0e      	ble.n	20009e1c <__ulp+0x40>
20009dfe:	3b14      	subs	r3, #20
20009e00:	2b1e      	cmp	r3, #30
20009e02:	dd03      	ble.n	20009e0c <__ulp+0x30>
20009e04:	2301      	movs	r3, #1
20009e06:	2100      	movs	r1, #0
20009e08:	4618      	mov	r0, r3
20009e0a:	4770      	bx	lr
20009e0c:	2201      	movs	r2, #1
20009e0e:	f1c3 031f 	rsb	r3, r3, #31
20009e12:	2100      	movs	r1, #0
20009e14:	fa12 f303 	lsls.w	r3, r2, r3
20009e18:	4618      	mov	r0, r3
20009e1a:	4770      	bx	lr
20009e1c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20009e20:	2000      	movs	r0, #0
20009e22:	fa52 f103 	asrs.w	r1, r2, r3
20009e26:	4770      	bx	lr

20009e28 <__b2d>:
20009e28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20009e2c:	6904      	ldr	r4, [r0, #16]
20009e2e:	f100 0614 	add.w	r6, r0, #20
20009e32:	460f      	mov	r7, r1
20009e34:	3404      	adds	r4, #4
20009e36:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
20009e3a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20009e3e:	46a0      	mov	r8, r4
20009e40:	4628      	mov	r0, r5
20009e42:	f7ff ff59 	bl	20009cf8 <__hi0bits>
20009e46:	280a      	cmp	r0, #10
20009e48:	f1c0 0320 	rsb	r3, r0, #32
20009e4c:	603b      	str	r3, [r7, #0]
20009e4e:	dc14      	bgt.n	20009e7a <__b2d+0x52>
20009e50:	42a6      	cmp	r6, r4
20009e52:	f1c0 030b 	rsb	r3, r0, #11
20009e56:	d237      	bcs.n	20009ec8 <__b2d+0xa0>
20009e58:	f854 1c04 	ldr.w	r1, [r4, #-4]
20009e5c:	40d9      	lsrs	r1, r3
20009e5e:	fa25 fc03 	lsr.w	ip, r5, r3
20009e62:	3015      	adds	r0, #21
20009e64:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20009e68:	4085      	lsls	r5, r0
20009e6a:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
20009e6e:	ea41 0205 	orr.w	r2, r1, r5
20009e72:	4610      	mov	r0, r2
20009e74:	4619      	mov	r1, r3
20009e76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009e7a:	42a6      	cmp	r6, r4
20009e7c:	d320      	bcc.n	20009ec0 <__b2d+0x98>
20009e7e:	2100      	movs	r1, #0
20009e80:	380b      	subs	r0, #11
20009e82:	bf02      	ittt	eq
20009e84:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20009e88:	460a      	moveq	r2, r1
20009e8a:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
20009e8e:	d0f0      	beq.n	20009e72 <__b2d+0x4a>
20009e90:	42b4      	cmp	r4, r6
20009e92:	f1c0 0320 	rsb	r3, r0, #32
20009e96:	d919      	bls.n	20009ecc <__b2d+0xa4>
20009e98:	f854 4c04 	ldr.w	r4, [r4, #-4]
20009e9c:	40dc      	lsrs	r4, r3
20009e9e:	4085      	lsls	r5, r0
20009ea0:	fa21 fc03 	lsr.w	ip, r1, r3
20009ea4:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20009ea8:	fa11 f000 	lsls.w	r0, r1, r0
20009eac:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20009eb0:	ea44 0200 	orr.w	r2, r4, r0
20009eb4:	ea45 030c 	orr.w	r3, r5, ip
20009eb8:	4610      	mov	r0, r2
20009eba:	4619      	mov	r1, r3
20009ebc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009ec0:	f854 1c04 	ldr.w	r1, [r4, #-4]
20009ec4:	3c04      	subs	r4, #4
20009ec6:	e7db      	b.n	20009e80 <__b2d+0x58>
20009ec8:	2100      	movs	r1, #0
20009eca:	e7c8      	b.n	20009e5e <__b2d+0x36>
20009ecc:	2400      	movs	r4, #0
20009ece:	e7e6      	b.n	20009e9e <__b2d+0x76>

20009ed0 <__ratio>:
20009ed0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
20009ed4:	b083      	sub	sp, #12
20009ed6:	460e      	mov	r6, r1
20009ed8:	a901      	add	r1, sp, #4
20009eda:	4607      	mov	r7, r0
20009edc:	f7ff ffa4 	bl	20009e28 <__b2d>
20009ee0:	460d      	mov	r5, r1
20009ee2:	4604      	mov	r4, r0
20009ee4:	4669      	mov	r1, sp
20009ee6:	4630      	mov	r0, r6
20009ee8:	f7ff ff9e 	bl	20009e28 <__b2d>
20009eec:	f8dd c004 	ldr.w	ip, [sp, #4]
20009ef0:	46a9      	mov	r9, r5
20009ef2:	46a0      	mov	r8, r4
20009ef4:	460b      	mov	r3, r1
20009ef6:	4602      	mov	r2, r0
20009ef8:	6931      	ldr	r1, [r6, #16]
20009efa:	4616      	mov	r6, r2
20009efc:	6938      	ldr	r0, [r7, #16]
20009efe:	461f      	mov	r7, r3
20009f00:	1a40      	subs	r0, r0, r1
20009f02:	9900      	ldr	r1, [sp, #0]
20009f04:	ebc1 010c 	rsb	r1, r1, ip
20009f08:	eb01 1140 	add.w	r1, r1, r0, lsl #5
20009f0c:	2900      	cmp	r1, #0
20009f0e:	bfc9      	itett	gt
20009f10:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
20009f14:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20009f18:	4624      	movgt	r4, r4
20009f1a:	464d      	movgt	r5, r9
20009f1c:	bfdc      	itt	le
20009f1e:	4612      	movle	r2, r2
20009f20:	463b      	movle	r3, r7
20009f22:	4620      	mov	r0, r4
20009f24:	4629      	mov	r1, r5
20009f26:	f7fa f84d 	bl	20003fc4 <__aeabi_ddiv>
20009f2a:	b003      	add	sp, #12
20009f2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20009f30 <_mprec_log10>:
20009f30:	2817      	cmp	r0, #23
20009f32:	b510      	push	{r4, lr}
20009f34:	4604      	mov	r4, r0
20009f36:	dd0e      	ble.n	20009f56 <_mprec_log10+0x26>
20009f38:	f240 0100 	movw	r1, #0
20009f3c:	2000      	movs	r0, #0
20009f3e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20009f42:	f240 0300 	movw	r3, #0
20009f46:	2200      	movs	r2, #0
20009f48:	f2c4 0324 	movt	r3, #16420	; 0x4024
20009f4c:	f7f9 ff10 	bl	20003d70 <__aeabi_dmul>
20009f50:	3c01      	subs	r4, #1
20009f52:	d1f6      	bne.n	20009f42 <_mprec_log10+0x12>
20009f54:	bd10      	pop	{r4, pc}
20009f56:	f64b 6350 	movw	r3, #48720	; 0xbe50
20009f5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009f5e:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
20009f62:	e9d3 0100 	ldrd	r0, r1, [r3]
20009f66:	bd10      	pop	{r4, pc}

20009f68 <__copybits>:
20009f68:	6913      	ldr	r3, [r2, #16]
20009f6a:	3901      	subs	r1, #1
20009f6c:	f102 0c14 	add.w	ip, r2, #20
20009f70:	b410      	push	{r4}
20009f72:	eb02 0283 	add.w	r2, r2, r3, lsl #2
20009f76:	114c      	asrs	r4, r1, #5
20009f78:	3214      	adds	r2, #20
20009f7a:	3401      	adds	r4, #1
20009f7c:	4594      	cmp	ip, r2
20009f7e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20009f82:	d20f      	bcs.n	20009fa4 <__copybits+0x3c>
20009f84:	2300      	movs	r3, #0
20009f86:	f85c 1003 	ldr.w	r1, [ip, r3]
20009f8a:	50c1      	str	r1, [r0, r3]
20009f8c:	3304      	adds	r3, #4
20009f8e:	eb03 010c 	add.w	r1, r3, ip
20009f92:	428a      	cmp	r2, r1
20009f94:	d8f7      	bhi.n	20009f86 <__copybits+0x1e>
20009f96:	ea6f 0c0c 	mvn.w	ip, ip
20009f9a:	4462      	add	r2, ip
20009f9c:	f022 0203 	bic.w	r2, r2, #3
20009fa0:	3204      	adds	r2, #4
20009fa2:	1880      	adds	r0, r0, r2
20009fa4:	4284      	cmp	r4, r0
20009fa6:	d904      	bls.n	20009fb2 <__copybits+0x4a>
20009fa8:	2300      	movs	r3, #0
20009faa:	f840 3b04 	str.w	r3, [r0], #4
20009fae:	4284      	cmp	r4, r0
20009fb0:	d8fb      	bhi.n	20009faa <__copybits+0x42>
20009fb2:	bc10      	pop	{r4}
20009fb4:	4770      	bx	lr
20009fb6:	bf00      	nop

20009fb8 <__any_on>:
20009fb8:	6902      	ldr	r2, [r0, #16]
20009fba:	114b      	asrs	r3, r1, #5
20009fbc:	429a      	cmp	r2, r3
20009fbe:	db10      	blt.n	20009fe2 <__any_on+0x2a>
20009fc0:	dd0e      	ble.n	20009fe0 <__any_on+0x28>
20009fc2:	f011 011f 	ands.w	r1, r1, #31
20009fc6:	d00b      	beq.n	20009fe0 <__any_on+0x28>
20009fc8:	461a      	mov	r2, r3
20009fca:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20009fce:	695b      	ldr	r3, [r3, #20]
20009fd0:	fa23 fc01 	lsr.w	ip, r3, r1
20009fd4:	fa0c f101 	lsl.w	r1, ip, r1
20009fd8:	4299      	cmp	r1, r3
20009fda:	d002      	beq.n	20009fe2 <__any_on+0x2a>
20009fdc:	2001      	movs	r0, #1
20009fde:	4770      	bx	lr
20009fe0:	461a      	mov	r2, r3
20009fe2:	3204      	adds	r2, #4
20009fe4:	f100 0114 	add.w	r1, r0, #20
20009fe8:	eb00 0382 	add.w	r3, r0, r2, lsl #2
20009fec:	f103 0c04 	add.w	ip, r3, #4
20009ff0:	4561      	cmp	r1, ip
20009ff2:	d20b      	bcs.n	2000a00c <__any_on+0x54>
20009ff4:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
20009ff8:	2a00      	cmp	r2, #0
20009ffa:	d1ef      	bne.n	20009fdc <__any_on+0x24>
20009ffc:	4299      	cmp	r1, r3
20009ffe:	d205      	bcs.n	2000a00c <__any_on+0x54>
2000a000:	f853 2d04 	ldr.w	r2, [r3, #-4]!
2000a004:	2a00      	cmp	r2, #0
2000a006:	d1e9      	bne.n	20009fdc <__any_on+0x24>
2000a008:	4299      	cmp	r1, r3
2000a00a:	d3f9      	bcc.n	2000a000 <__any_on+0x48>
2000a00c:	2000      	movs	r0, #0
2000a00e:	4770      	bx	lr

2000a010 <_Bfree>:
2000a010:	b530      	push	{r4, r5, lr}
2000a012:	6a45      	ldr	r5, [r0, #36]	; 0x24
2000a014:	b083      	sub	sp, #12
2000a016:	4604      	mov	r4, r0
2000a018:	b155      	cbz	r5, 2000a030 <_Bfree+0x20>
2000a01a:	b139      	cbz	r1, 2000a02c <_Bfree+0x1c>
2000a01c:	6a63      	ldr	r3, [r4, #36]	; 0x24
2000a01e:	684a      	ldr	r2, [r1, #4]
2000a020:	68db      	ldr	r3, [r3, #12]
2000a022:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
2000a026:	6008      	str	r0, [r1, #0]
2000a028:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
2000a02c:	b003      	add	sp, #12
2000a02e:	bd30      	pop	{r4, r5, pc}
2000a030:	2010      	movs	r0, #16
2000a032:	9101      	str	r1, [sp, #4]
2000a034:	f7fa fb7c 	bl	20004730 <malloc>
2000a038:	9901      	ldr	r1, [sp, #4]
2000a03a:	6260      	str	r0, [r4, #36]	; 0x24
2000a03c:	60c5      	str	r5, [r0, #12]
2000a03e:	6045      	str	r5, [r0, #4]
2000a040:	6085      	str	r5, [r0, #8]
2000a042:	6005      	str	r5, [r0, #0]
2000a044:	e7e9      	b.n	2000a01a <_Bfree+0xa>
2000a046:	bf00      	nop

2000a048 <_Balloc>:
2000a048:	b570      	push	{r4, r5, r6, lr}
2000a04a:	6a44      	ldr	r4, [r0, #36]	; 0x24
2000a04c:	4606      	mov	r6, r0
2000a04e:	460d      	mov	r5, r1
2000a050:	b164      	cbz	r4, 2000a06c <_Balloc+0x24>
2000a052:	68e2      	ldr	r2, [r4, #12]
2000a054:	b1a2      	cbz	r2, 2000a080 <_Balloc+0x38>
2000a056:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
2000a05a:	b1eb      	cbz	r3, 2000a098 <_Balloc+0x50>
2000a05c:	6819      	ldr	r1, [r3, #0]
2000a05e:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
2000a062:	2200      	movs	r2, #0
2000a064:	60da      	str	r2, [r3, #12]
2000a066:	611a      	str	r2, [r3, #16]
2000a068:	4618      	mov	r0, r3
2000a06a:	bd70      	pop	{r4, r5, r6, pc}
2000a06c:	2010      	movs	r0, #16
2000a06e:	f7fa fb5f 	bl	20004730 <malloc>
2000a072:	2300      	movs	r3, #0
2000a074:	4604      	mov	r4, r0
2000a076:	6270      	str	r0, [r6, #36]	; 0x24
2000a078:	60c3      	str	r3, [r0, #12]
2000a07a:	6043      	str	r3, [r0, #4]
2000a07c:	6083      	str	r3, [r0, #8]
2000a07e:	6003      	str	r3, [r0, #0]
2000a080:	2210      	movs	r2, #16
2000a082:	4630      	mov	r0, r6
2000a084:	2104      	movs	r1, #4
2000a086:	f000 fe13 	bl	2000acb0 <_calloc_r>
2000a08a:	6a73      	ldr	r3, [r6, #36]	; 0x24
2000a08c:	60e0      	str	r0, [r4, #12]
2000a08e:	68da      	ldr	r2, [r3, #12]
2000a090:	2a00      	cmp	r2, #0
2000a092:	d1e0      	bne.n	2000a056 <_Balloc+0xe>
2000a094:	4613      	mov	r3, r2
2000a096:	e7e7      	b.n	2000a068 <_Balloc+0x20>
2000a098:	2401      	movs	r4, #1
2000a09a:	4630      	mov	r0, r6
2000a09c:	4621      	mov	r1, r4
2000a09e:	40ac      	lsls	r4, r5
2000a0a0:	1d62      	adds	r2, r4, #5
2000a0a2:	0092      	lsls	r2, r2, #2
2000a0a4:	f000 fe04 	bl	2000acb0 <_calloc_r>
2000a0a8:	4603      	mov	r3, r0
2000a0aa:	2800      	cmp	r0, #0
2000a0ac:	d0dc      	beq.n	2000a068 <_Balloc+0x20>
2000a0ae:	6045      	str	r5, [r0, #4]
2000a0b0:	6084      	str	r4, [r0, #8]
2000a0b2:	e7d6      	b.n	2000a062 <_Balloc+0x1a>

2000a0b4 <__d2b>:
2000a0b4:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
2000a0b8:	b083      	sub	sp, #12
2000a0ba:	2101      	movs	r1, #1
2000a0bc:	461d      	mov	r5, r3
2000a0be:	4614      	mov	r4, r2
2000a0c0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
2000a0c2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
2000a0c4:	f7ff ffc0 	bl	2000a048 <_Balloc>
2000a0c8:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
2000a0cc:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
2000a0d0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
2000a0d4:	4615      	mov	r5, r2
2000a0d6:	ea5f 5a12 	movs.w	sl, r2, lsr #20
2000a0da:	9300      	str	r3, [sp, #0]
2000a0dc:	bf1c      	itt	ne
2000a0de:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
2000a0e2:	9300      	strne	r3, [sp, #0]
2000a0e4:	4680      	mov	r8, r0
2000a0e6:	2c00      	cmp	r4, #0
2000a0e8:	d023      	beq.n	2000a132 <__d2b+0x7e>
2000a0ea:	a802      	add	r0, sp, #8
2000a0ec:	f840 4d04 	str.w	r4, [r0, #-4]!
2000a0f0:	f7ff fe22 	bl	20009d38 <__lo0bits>
2000a0f4:	4603      	mov	r3, r0
2000a0f6:	2800      	cmp	r0, #0
2000a0f8:	d137      	bne.n	2000a16a <__d2b+0xb6>
2000a0fa:	9901      	ldr	r1, [sp, #4]
2000a0fc:	9a00      	ldr	r2, [sp, #0]
2000a0fe:	f8c8 1014 	str.w	r1, [r8, #20]
2000a102:	2a00      	cmp	r2, #0
2000a104:	bf14      	ite	ne
2000a106:	2402      	movne	r4, #2
2000a108:	2401      	moveq	r4, #1
2000a10a:	f8c8 2018 	str.w	r2, [r8, #24]
2000a10e:	f8c8 4010 	str.w	r4, [r8, #16]
2000a112:	f1ba 0f00 	cmp.w	sl, #0
2000a116:	d01b      	beq.n	2000a150 <__d2b+0x9c>
2000a118:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
2000a11c:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
2000a120:	f1aa 0a03 	sub.w	sl, sl, #3
2000a124:	4453      	add	r3, sl
2000a126:	603b      	str	r3, [r7, #0]
2000a128:	6032      	str	r2, [r6, #0]
2000a12a:	4640      	mov	r0, r8
2000a12c:	b003      	add	sp, #12
2000a12e:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
2000a132:	4668      	mov	r0, sp
2000a134:	f7ff fe00 	bl	20009d38 <__lo0bits>
2000a138:	2301      	movs	r3, #1
2000a13a:	461c      	mov	r4, r3
2000a13c:	f8c8 3010 	str.w	r3, [r8, #16]
2000a140:	9b00      	ldr	r3, [sp, #0]
2000a142:	f8c8 3014 	str.w	r3, [r8, #20]
2000a146:	f100 0320 	add.w	r3, r0, #32
2000a14a:	f1ba 0f00 	cmp.w	sl, #0
2000a14e:	d1e3      	bne.n	2000a118 <__d2b+0x64>
2000a150:	eb08 0284 	add.w	r2, r8, r4, lsl #2
2000a154:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
2000a158:	3b02      	subs	r3, #2
2000a15a:	603b      	str	r3, [r7, #0]
2000a15c:	6910      	ldr	r0, [r2, #16]
2000a15e:	f7ff fdcb 	bl	20009cf8 <__hi0bits>
2000a162:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
2000a166:	6030      	str	r0, [r6, #0]
2000a168:	e7df      	b.n	2000a12a <__d2b+0x76>
2000a16a:	9a00      	ldr	r2, [sp, #0]
2000a16c:	f1c0 0120 	rsb	r1, r0, #32
2000a170:	fa12 f101 	lsls.w	r1, r2, r1
2000a174:	40c2      	lsrs	r2, r0
2000a176:	9801      	ldr	r0, [sp, #4]
2000a178:	4301      	orrs	r1, r0
2000a17a:	f8c8 1014 	str.w	r1, [r8, #20]
2000a17e:	9200      	str	r2, [sp, #0]
2000a180:	e7bf      	b.n	2000a102 <__d2b+0x4e>
2000a182:	bf00      	nop

2000a184 <__mdiff>:
2000a184:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a188:	6913      	ldr	r3, [r2, #16]
2000a18a:	690f      	ldr	r7, [r1, #16]
2000a18c:	460c      	mov	r4, r1
2000a18e:	4615      	mov	r5, r2
2000a190:	1aff      	subs	r7, r7, r3
2000a192:	2f00      	cmp	r7, #0
2000a194:	d04f      	beq.n	2000a236 <__mdiff+0xb2>
2000a196:	db6a      	blt.n	2000a26e <__mdiff+0xea>
2000a198:	2700      	movs	r7, #0
2000a19a:	f101 0614 	add.w	r6, r1, #20
2000a19e:	6861      	ldr	r1, [r4, #4]
2000a1a0:	f7ff ff52 	bl	2000a048 <_Balloc>
2000a1a4:	f8d5 8010 	ldr.w	r8, [r5, #16]
2000a1a8:	f8d4 c010 	ldr.w	ip, [r4, #16]
2000a1ac:	f105 0114 	add.w	r1, r5, #20
2000a1b0:	2200      	movs	r2, #0
2000a1b2:	eb05 0588 	add.w	r5, r5, r8, lsl #2
2000a1b6:	eb04 048c 	add.w	r4, r4, ip, lsl #2
2000a1ba:	f105 0814 	add.w	r8, r5, #20
2000a1be:	3414      	adds	r4, #20
2000a1c0:	f100 0314 	add.w	r3, r0, #20
2000a1c4:	60c7      	str	r7, [r0, #12]
2000a1c6:	f851 7b04 	ldr.w	r7, [r1], #4
2000a1ca:	f856 5b04 	ldr.w	r5, [r6], #4
2000a1ce:	46bb      	mov	fp, r7
2000a1d0:	fa1f fa87 	uxth.w	sl, r7
2000a1d4:	0c3f      	lsrs	r7, r7, #16
2000a1d6:	fa1f f985 	uxth.w	r9, r5
2000a1da:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
2000a1de:	ebca 0a09 	rsb	sl, sl, r9
2000a1e2:	4452      	add	r2, sl
2000a1e4:	eb07 4722 	add.w	r7, r7, r2, asr #16
2000a1e8:	b292      	uxth	r2, r2
2000a1ea:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
2000a1ee:	f843 2b04 	str.w	r2, [r3], #4
2000a1f2:	143a      	asrs	r2, r7, #16
2000a1f4:	4588      	cmp	r8, r1
2000a1f6:	d8e6      	bhi.n	2000a1c6 <__mdiff+0x42>
2000a1f8:	42a6      	cmp	r6, r4
2000a1fa:	d20e      	bcs.n	2000a21a <__mdiff+0x96>
2000a1fc:	f856 1b04 	ldr.w	r1, [r6], #4
2000a200:	b28d      	uxth	r5, r1
2000a202:	0c09      	lsrs	r1, r1, #16
2000a204:	1952      	adds	r2, r2, r5
2000a206:	eb01 4122 	add.w	r1, r1, r2, asr #16
2000a20a:	b292      	uxth	r2, r2
2000a20c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
2000a210:	f843 2b04 	str.w	r2, [r3], #4
2000a214:	140a      	asrs	r2, r1, #16
2000a216:	42b4      	cmp	r4, r6
2000a218:	d8f0      	bhi.n	2000a1fc <__mdiff+0x78>
2000a21a:	f853 2c04 	ldr.w	r2, [r3, #-4]
2000a21e:	b932      	cbnz	r2, 2000a22e <__mdiff+0xaa>
2000a220:	f853 2c08 	ldr.w	r2, [r3, #-8]
2000a224:	f10c 3cff 	add.w	ip, ip, #4294967295
2000a228:	3b04      	subs	r3, #4
2000a22a:	2a00      	cmp	r2, #0
2000a22c:	d0f8      	beq.n	2000a220 <__mdiff+0x9c>
2000a22e:	f8c0 c010 	str.w	ip, [r0, #16]
2000a232:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a236:	3304      	adds	r3, #4
2000a238:	f101 0614 	add.w	r6, r1, #20
2000a23c:	009b      	lsls	r3, r3, #2
2000a23e:	18d2      	adds	r2, r2, r3
2000a240:	18cb      	adds	r3, r1, r3
2000a242:	3304      	adds	r3, #4
2000a244:	3204      	adds	r2, #4
2000a246:	f853 cc04 	ldr.w	ip, [r3, #-4]
2000a24a:	3b04      	subs	r3, #4
2000a24c:	f852 1c04 	ldr.w	r1, [r2, #-4]
2000a250:	3a04      	subs	r2, #4
2000a252:	458c      	cmp	ip, r1
2000a254:	d10a      	bne.n	2000a26c <__mdiff+0xe8>
2000a256:	429e      	cmp	r6, r3
2000a258:	d3f5      	bcc.n	2000a246 <__mdiff+0xc2>
2000a25a:	2100      	movs	r1, #0
2000a25c:	f7ff fef4 	bl	2000a048 <_Balloc>
2000a260:	2301      	movs	r3, #1
2000a262:	6103      	str	r3, [r0, #16]
2000a264:	2300      	movs	r3, #0
2000a266:	6143      	str	r3, [r0, #20]
2000a268:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a26c:	d297      	bcs.n	2000a19e <__mdiff+0x1a>
2000a26e:	4623      	mov	r3, r4
2000a270:	462c      	mov	r4, r5
2000a272:	2701      	movs	r7, #1
2000a274:	461d      	mov	r5, r3
2000a276:	f104 0614 	add.w	r6, r4, #20
2000a27a:	e790      	b.n	2000a19e <__mdiff+0x1a>

2000a27c <__lshift>:
2000a27c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
2000a280:	690d      	ldr	r5, [r1, #16]
2000a282:	688b      	ldr	r3, [r1, #8]
2000a284:	1156      	asrs	r6, r2, #5
2000a286:	3501      	adds	r5, #1
2000a288:	460c      	mov	r4, r1
2000a28a:	19ad      	adds	r5, r5, r6
2000a28c:	4690      	mov	r8, r2
2000a28e:	429d      	cmp	r5, r3
2000a290:	4682      	mov	sl, r0
2000a292:	6849      	ldr	r1, [r1, #4]
2000a294:	dd03      	ble.n	2000a29e <__lshift+0x22>
2000a296:	005b      	lsls	r3, r3, #1
2000a298:	3101      	adds	r1, #1
2000a29a:	429d      	cmp	r5, r3
2000a29c:	dcfb      	bgt.n	2000a296 <__lshift+0x1a>
2000a29e:	4650      	mov	r0, sl
2000a2a0:	f7ff fed2 	bl	2000a048 <_Balloc>
2000a2a4:	2e00      	cmp	r6, #0
2000a2a6:	4607      	mov	r7, r0
2000a2a8:	f100 0214 	add.w	r2, r0, #20
2000a2ac:	dd0a      	ble.n	2000a2c4 <__lshift+0x48>
2000a2ae:	2300      	movs	r3, #0
2000a2b0:	4619      	mov	r1, r3
2000a2b2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
2000a2b6:	3301      	adds	r3, #1
2000a2b8:	42b3      	cmp	r3, r6
2000a2ba:	d1fa      	bne.n	2000a2b2 <__lshift+0x36>
2000a2bc:	eb07 0383 	add.w	r3, r7, r3, lsl #2
2000a2c0:	f103 0214 	add.w	r2, r3, #20
2000a2c4:	6920      	ldr	r0, [r4, #16]
2000a2c6:	f104 0314 	add.w	r3, r4, #20
2000a2ca:	eb04 0080 	add.w	r0, r4, r0, lsl #2
2000a2ce:	3014      	adds	r0, #20
2000a2d0:	f018 081f 	ands.w	r8, r8, #31
2000a2d4:	d01b      	beq.n	2000a30e <__lshift+0x92>
2000a2d6:	f1c8 0e20 	rsb	lr, r8, #32
2000a2da:	2100      	movs	r1, #0
2000a2dc:	681e      	ldr	r6, [r3, #0]
2000a2de:	fa06 fc08 	lsl.w	ip, r6, r8
2000a2e2:	ea41 010c 	orr.w	r1, r1, ip
2000a2e6:	f842 1b04 	str.w	r1, [r2], #4
2000a2ea:	f853 1b04 	ldr.w	r1, [r3], #4
2000a2ee:	4298      	cmp	r0, r3
2000a2f0:	fa21 f10e 	lsr.w	r1, r1, lr
2000a2f4:	d8f2      	bhi.n	2000a2dc <__lshift+0x60>
2000a2f6:	6011      	str	r1, [r2, #0]
2000a2f8:	b101      	cbz	r1, 2000a2fc <__lshift+0x80>
2000a2fa:	3501      	adds	r5, #1
2000a2fc:	4650      	mov	r0, sl
2000a2fe:	3d01      	subs	r5, #1
2000a300:	4621      	mov	r1, r4
2000a302:	613d      	str	r5, [r7, #16]
2000a304:	f7ff fe84 	bl	2000a010 <_Bfree>
2000a308:	4638      	mov	r0, r7
2000a30a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000a30e:	f853 1008 	ldr.w	r1, [r3, r8]
2000a312:	f842 1008 	str.w	r1, [r2, r8]
2000a316:	f108 0804 	add.w	r8, r8, #4
2000a31a:	eb08 0103 	add.w	r1, r8, r3
2000a31e:	4288      	cmp	r0, r1
2000a320:	d9ec      	bls.n	2000a2fc <__lshift+0x80>
2000a322:	f853 1008 	ldr.w	r1, [r3, r8]
2000a326:	f842 1008 	str.w	r1, [r2, r8]
2000a32a:	f108 0804 	add.w	r8, r8, #4
2000a32e:	eb08 0103 	add.w	r1, r8, r3
2000a332:	4288      	cmp	r0, r1
2000a334:	d8eb      	bhi.n	2000a30e <__lshift+0x92>
2000a336:	e7e1      	b.n	2000a2fc <__lshift+0x80>

2000a338 <__multiply>:
2000a338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a33c:	f8d1 8010 	ldr.w	r8, [r1, #16]
2000a340:	6917      	ldr	r7, [r2, #16]
2000a342:	460d      	mov	r5, r1
2000a344:	4616      	mov	r6, r2
2000a346:	b087      	sub	sp, #28
2000a348:	45b8      	cmp	r8, r7
2000a34a:	bfb5      	itete	lt
2000a34c:	4615      	movlt	r5, r2
2000a34e:	463b      	movge	r3, r7
2000a350:	460b      	movlt	r3, r1
2000a352:	4647      	movge	r7, r8
2000a354:	bfb4      	ite	lt
2000a356:	461e      	movlt	r6, r3
2000a358:	4698      	movge	r8, r3
2000a35a:	68ab      	ldr	r3, [r5, #8]
2000a35c:	eb08 0407 	add.w	r4, r8, r7
2000a360:	6869      	ldr	r1, [r5, #4]
2000a362:	429c      	cmp	r4, r3
2000a364:	bfc8      	it	gt
2000a366:	3101      	addgt	r1, #1
2000a368:	f7ff fe6e 	bl	2000a048 <_Balloc>
2000a36c:	eb00 0384 	add.w	r3, r0, r4, lsl #2
2000a370:	f100 0b14 	add.w	fp, r0, #20
2000a374:	3314      	adds	r3, #20
2000a376:	9003      	str	r0, [sp, #12]
2000a378:	459b      	cmp	fp, r3
2000a37a:	9304      	str	r3, [sp, #16]
2000a37c:	d206      	bcs.n	2000a38c <__multiply+0x54>
2000a37e:	9904      	ldr	r1, [sp, #16]
2000a380:	465b      	mov	r3, fp
2000a382:	2200      	movs	r2, #0
2000a384:	f843 2b04 	str.w	r2, [r3], #4
2000a388:	4299      	cmp	r1, r3
2000a38a:	d8fb      	bhi.n	2000a384 <__multiply+0x4c>
2000a38c:	eb06 0888 	add.w	r8, r6, r8, lsl #2
2000a390:	f106 0914 	add.w	r9, r6, #20
2000a394:	f108 0814 	add.w	r8, r8, #20
2000a398:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
2000a39c:	3514      	adds	r5, #20
2000a39e:	45c1      	cmp	r9, r8
2000a3a0:	f8cd 8004 	str.w	r8, [sp, #4]
2000a3a4:	f10c 0c14 	add.w	ip, ip, #20
2000a3a8:	9502      	str	r5, [sp, #8]
2000a3aa:	d24b      	bcs.n	2000a444 <__multiply+0x10c>
2000a3ac:	f04f 0a00 	mov.w	sl, #0
2000a3b0:	9405      	str	r4, [sp, #20]
2000a3b2:	f859 400a 	ldr.w	r4, [r9, sl]
2000a3b6:	eb0a 080b 	add.w	r8, sl, fp
2000a3ba:	b2a0      	uxth	r0, r4
2000a3bc:	b1d8      	cbz	r0, 2000a3f6 <__multiply+0xbe>
2000a3be:	9a02      	ldr	r2, [sp, #8]
2000a3c0:	4643      	mov	r3, r8
2000a3c2:	2400      	movs	r4, #0
2000a3c4:	f852 5b04 	ldr.w	r5, [r2], #4
2000a3c8:	6819      	ldr	r1, [r3, #0]
2000a3ca:	b2af      	uxth	r7, r5
2000a3cc:	0c2d      	lsrs	r5, r5, #16
2000a3ce:	b28e      	uxth	r6, r1
2000a3d0:	0c09      	lsrs	r1, r1, #16
2000a3d2:	fb00 6607 	mla	r6, r0, r7, r6
2000a3d6:	fb00 1105 	mla	r1, r0, r5, r1
2000a3da:	1936      	adds	r6, r6, r4
2000a3dc:	eb01 4116 	add.w	r1, r1, r6, lsr #16
2000a3e0:	b2b6      	uxth	r6, r6
2000a3e2:	0c0c      	lsrs	r4, r1, #16
2000a3e4:	4594      	cmp	ip, r2
2000a3e6:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
2000a3ea:	f843 6b04 	str.w	r6, [r3], #4
2000a3ee:	d8e9      	bhi.n	2000a3c4 <__multiply+0x8c>
2000a3f0:	601c      	str	r4, [r3, #0]
2000a3f2:	f859 400a 	ldr.w	r4, [r9, sl]
2000a3f6:	0c24      	lsrs	r4, r4, #16
2000a3f8:	d01c      	beq.n	2000a434 <__multiply+0xfc>
2000a3fa:	f85b 200a 	ldr.w	r2, [fp, sl]
2000a3fe:	4641      	mov	r1, r8
2000a400:	9b02      	ldr	r3, [sp, #8]
2000a402:	2500      	movs	r5, #0
2000a404:	4610      	mov	r0, r2
2000a406:	881e      	ldrh	r6, [r3, #0]
2000a408:	b297      	uxth	r7, r2
2000a40a:	fb06 5504 	mla	r5, r6, r4, r5
2000a40e:	eb05 4510 	add.w	r5, r5, r0, lsr #16
2000a412:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
2000a416:	600f      	str	r7, [r1, #0]
2000a418:	f851 0f04 	ldr.w	r0, [r1, #4]!
2000a41c:	f853 2b04 	ldr.w	r2, [r3], #4
2000a420:	b286      	uxth	r6, r0
2000a422:	0c12      	lsrs	r2, r2, #16
2000a424:	fb02 6204 	mla	r2, r2, r4, r6
2000a428:	eb02 4215 	add.w	r2, r2, r5, lsr #16
2000a42c:	0c15      	lsrs	r5, r2, #16
2000a42e:	459c      	cmp	ip, r3
2000a430:	d8e9      	bhi.n	2000a406 <__multiply+0xce>
2000a432:	600a      	str	r2, [r1, #0]
2000a434:	f10a 0a04 	add.w	sl, sl, #4
2000a438:	9a01      	ldr	r2, [sp, #4]
2000a43a:	eb0a 0309 	add.w	r3, sl, r9
2000a43e:	429a      	cmp	r2, r3
2000a440:	d8b7      	bhi.n	2000a3b2 <__multiply+0x7a>
2000a442:	9c05      	ldr	r4, [sp, #20]
2000a444:	2c00      	cmp	r4, #0
2000a446:	dd0b      	ble.n	2000a460 <__multiply+0x128>
2000a448:	9a04      	ldr	r2, [sp, #16]
2000a44a:	f852 3c04 	ldr.w	r3, [r2, #-4]
2000a44e:	b93b      	cbnz	r3, 2000a460 <__multiply+0x128>
2000a450:	4613      	mov	r3, r2
2000a452:	e003      	b.n	2000a45c <__multiply+0x124>
2000a454:	f853 2c08 	ldr.w	r2, [r3, #-8]
2000a458:	3b04      	subs	r3, #4
2000a45a:	b90a      	cbnz	r2, 2000a460 <__multiply+0x128>
2000a45c:	3c01      	subs	r4, #1
2000a45e:	d1f9      	bne.n	2000a454 <__multiply+0x11c>
2000a460:	9b03      	ldr	r3, [sp, #12]
2000a462:	4618      	mov	r0, r3
2000a464:	611c      	str	r4, [r3, #16]
2000a466:	b007      	add	sp, #28
2000a468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

2000a46c <__i2b>:
2000a46c:	b510      	push	{r4, lr}
2000a46e:	460c      	mov	r4, r1
2000a470:	2101      	movs	r1, #1
2000a472:	f7ff fde9 	bl	2000a048 <_Balloc>
2000a476:	2201      	movs	r2, #1
2000a478:	6144      	str	r4, [r0, #20]
2000a47a:	6102      	str	r2, [r0, #16]
2000a47c:	bd10      	pop	{r4, pc}
2000a47e:	bf00      	nop

2000a480 <__multadd>:
2000a480:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
2000a484:	460d      	mov	r5, r1
2000a486:	2100      	movs	r1, #0
2000a488:	4606      	mov	r6, r0
2000a48a:	692c      	ldr	r4, [r5, #16]
2000a48c:	b083      	sub	sp, #12
2000a48e:	f105 0814 	add.w	r8, r5, #20
2000a492:	4608      	mov	r0, r1
2000a494:	f858 7001 	ldr.w	r7, [r8, r1]
2000a498:	3001      	adds	r0, #1
2000a49a:	fa1f fa87 	uxth.w	sl, r7
2000a49e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
2000a4a2:	fb0a 3302 	mla	r3, sl, r2, r3
2000a4a6:	fb0c fc02 	mul.w	ip, ip, r2
2000a4aa:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
2000a4ae:	b29b      	uxth	r3, r3
2000a4b0:	eb03 430c 	add.w	r3, r3, ip, lsl #16
2000a4b4:	f848 3001 	str.w	r3, [r8, r1]
2000a4b8:	3104      	adds	r1, #4
2000a4ba:	4284      	cmp	r4, r0
2000a4bc:	ea4f 431c 	mov.w	r3, ip, lsr #16
2000a4c0:	dce8      	bgt.n	2000a494 <__multadd+0x14>
2000a4c2:	b13b      	cbz	r3, 2000a4d4 <__multadd+0x54>
2000a4c4:	68aa      	ldr	r2, [r5, #8]
2000a4c6:	4294      	cmp	r4, r2
2000a4c8:	da08      	bge.n	2000a4dc <__multadd+0x5c>
2000a4ca:	eb05 0284 	add.w	r2, r5, r4, lsl #2
2000a4ce:	3401      	adds	r4, #1
2000a4d0:	612c      	str	r4, [r5, #16]
2000a4d2:	6153      	str	r3, [r2, #20]
2000a4d4:	4628      	mov	r0, r5
2000a4d6:	b003      	add	sp, #12
2000a4d8:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
2000a4dc:	6869      	ldr	r1, [r5, #4]
2000a4de:	4630      	mov	r0, r6
2000a4e0:	9301      	str	r3, [sp, #4]
2000a4e2:	3101      	adds	r1, #1
2000a4e4:	f7ff fdb0 	bl	2000a048 <_Balloc>
2000a4e8:	692a      	ldr	r2, [r5, #16]
2000a4ea:	f105 010c 	add.w	r1, r5, #12
2000a4ee:	3202      	adds	r2, #2
2000a4f0:	0092      	lsls	r2, r2, #2
2000a4f2:	4607      	mov	r7, r0
2000a4f4:	300c      	adds	r0, #12
2000a4f6:	f7fa fbf5 	bl	20004ce4 <memcpy>
2000a4fa:	4629      	mov	r1, r5
2000a4fc:	4630      	mov	r0, r6
2000a4fe:	463d      	mov	r5, r7
2000a500:	f7ff fd86 	bl	2000a010 <_Bfree>
2000a504:	9b01      	ldr	r3, [sp, #4]
2000a506:	e7e0      	b.n	2000a4ca <__multadd+0x4a>

2000a508 <__pow5mult>:
2000a508:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000a50c:	4615      	mov	r5, r2
2000a50e:	f012 0203 	ands.w	r2, r2, #3
2000a512:	4604      	mov	r4, r0
2000a514:	4688      	mov	r8, r1
2000a516:	d12c      	bne.n	2000a572 <__pow5mult+0x6a>
2000a518:	10ad      	asrs	r5, r5, #2
2000a51a:	d01e      	beq.n	2000a55a <__pow5mult+0x52>
2000a51c:	6a66      	ldr	r6, [r4, #36]	; 0x24
2000a51e:	2e00      	cmp	r6, #0
2000a520:	d034      	beq.n	2000a58c <__pow5mult+0x84>
2000a522:	68b7      	ldr	r7, [r6, #8]
2000a524:	2f00      	cmp	r7, #0
2000a526:	d03b      	beq.n	2000a5a0 <__pow5mult+0x98>
2000a528:	f015 0f01 	tst.w	r5, #1
2000a52c:	d108      	bne.n	2000a540 <__pow5mult+0x38>
2000a52e:	106d      	asrs	r5, r5, #1
2000a530:	d013      	beq.n	2000a55a <__pow5mult+0x52>
2000a532:	683e      	ldr	r6, [r7, #0]
2000a534:	b1a6      	cbz	r6, 2000a560 <__pow5mult+0x58>
2000a536:	4630      	mov	r0, r6
2000a538:	4607      	mov	r7, r0
2000a53a:	f015 0f01 	tst.w	r5, #1
2000a53e:	d0f6      	beq.n	2000a52e <__pow5mult+0x26>
2000a540:	4641      	mov	r1, r8
2000a542:	463a      	mov	r2, r7
2000a544:	4620      	mov	r0, r4
2000a546:	f7ff fef7 	bl	2000a338 <__multiply>
2000a54a:	4641      	mov	r1, r8
2000a54c:	4606      	mov	r6, r0
2000a54e:	4620      	mov	r0, r4
2000a550:	f7ff fd5e 	bl	2000a010 <_Bfree>
2000a554:	106d      	asrs	r5, r5, #1
2000a556:	46b0      	mov	r8, r6
2000a558:	d1eb      	bne.n	2000a532 <__pow5mult+0x2a>
2000a55a:	4640      	mov	r0, r8
2000a55c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000a560:	4639      	mov	r1, r7
2000a562:	463a      	mov	r2, r7
2000a564:	4620      	mov	r0, r4
2000a566:	f7ff fee7 	bl	2000a338 <__multiply>
2000a56a:	6038      	str	r0, [r7, #0]
2000a56c:	4607      	mov	r7, r0
2000a56e:	6006      	str	r6, [r0, #0]
2000a570:	e7e3      	b.n	2000a53a <__pow5mult+0x32>
2000a572:	f64b 6c50 	movw	ip, #48720	; 0xbe50
2000a576:	2300      	movs	r3, #0
2000a578:	f2c2 0c00 	movt	ip, #8192	; 0x2000
2000a57c:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
2000a580:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
2000a584:	f7ff ff7c 	bl	2000a480 <__multadd>
2000a588:	4680      	mov	r8, r0
2000a58a:	e7c5      	b.n	2000a518 <__pow5mult+0x10>
2000a58c:	2010      	movs	r0, #16
2000a58e:	f7fa f8cf 	bl	20004730 <malloc>
2000a592:	2300      	movs	r3, #0
2000a594:	4606      	mov	r6, r0
2000a596:	6260      	str	r0, [r4, #36]	; 0x24
2000a598:	60c3      	str	r3, [r0, #12]
2000a59a:	6043      	str	r3, [r0, #4]
2000a59c:	6083      	str	r3, [r0, #8]
2000a59e:	6003      	str	r3, [r0, #0]
2000a5a0:	4620      	mov	r0, r4
2000a5a2:	f240 2171 	movw	r1, #625	; 0x271
2000a5a6:	f7ff ff61 	bl	2000a46c <__i2b>
2000a5aa:	2300      	movs	r3, #0
2000a5ac:	60b0      	str	r0, [r6, #8]
2000a5ae:	4607      	mov	r7, r0
2000a5b0:	6003      	str	r3, [r0, #0]
2000a5b2:	e7b9      	b.n	2000a528 <__pow5mult+0x20>

2000a5b4 <__s2b>:
2000a5b4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
2000a5b8:	461e      	mov	r6, r3
2000a5ba:	f648 6339 	movw	r3, #36409	; 0x8e39
2000a5be:	f106 0c08 	add.w	ip, r6, #8
2000a5c2:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
2000a5c6:	4688      	mov	r8, r1
2000a5c8:	4605      	mov	r5, r0
2000a5ca:	4617      	mov	r7, r2
2000a5cc:	fb83 130c 	smull	r1, r3, r3, ip
2000a5d0:	ea4f 7cec 	mov.w	ip, ip, asr #31
2000a5d4:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
2000a5d8:	f1bc 0f01 	cmp.w	ip, #1
2000a5dc:	dd35      	ble.n	2000a64a <__s2b+0x96>
2000a5de:	2100      	movs	r1, #0
2000a5e0:	2201      	movs	r2, #1
2000a5e2:	0052      	lsls	r2, r2, #1
2000a5e4:	3101      	adds	r1, #1
2000a5e6:	4594      	cmp	ip, r2
2000a5e8:	dcfb      	bgt.n	2000a5e2 <__s2b+0x2e>
2000a5ea:	4628      	mov	r0, r5
2000a5ec:	f7ff fd2c 	bl	2000a048 <_Balloc>
2000a5f0:	9b08      	ldr	r3, [sp, #32]
2000a5f2:	6143      	str	r3, [r0, #20]
2000a5f4:	2301      	movs	r3, #1
2000a5f6:	2f09      	cmp	r7, #9
2000a5f8:	6103      	str	r3, [r0, #16]
2000a5fa:	dd22      	ble.n	2000a642 <__s2b+0x8e>
2000a5fc:	f108 0a09 	add.w	sl, r8, #9
2000a600:	2409      	movs	r4, #9
2000a602:	f818 3004 	ldrb.w	r3, [r8, r4]
2000a606:	4601      	mov	r1, r0
2000a608:	220a      	movs	r2, #10
2000a60a:	3401      	adds	r4, #1
2000a60c:	3b30      	subs	r3, #48	; 0x30
2000a60e:	4628      	mov	r0, r5
2000a610:	f7ff ff36 	bl	2000a480 <__multadd>
2000a614:	42a7      	cmp	r7, r4
2000a616:	dcf4      	bgt.n	2000a602 <__s2b+0x4e>
2000a618:	eb0a 0807 	add.w	r8, sl, r7
2000a61c:	f1a8 0808 	sub.w	r8, r8, #8
2000a620:	42be      	cmp	r6, r7
2000a622:	dd0c      	ble.n	2000a63e <__s2b+0x8a>
2000a624:	2400      	movs	r4, #0
2000a626:	f818 3004 	ldrb.w	r3, [r8, r4]
2000a62a:	4601      	mov	r1, r0
2000a62c:	3401      	adds	r4, #1
2000a62e:	220a      	movs	r2, #10
2000a630:	3b30      	subs	r3, #48	; 0x30
2000a632:	4628      	mov	r0, r5
2000a634:	f7ff ff24 	bl	2000a480 <__multadd>
2000a638:	19e3      	adds	r3, r4, r7
2000a63a:	429e      	cmp	r6, r3
2000a63c:	dcf3      	bgt.n	2000a626 <__s2b+0x72>
2000a63e:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000a642:	f108 080a 	add.w	r8, r8, #10
2000a646:	2709      	movs	r7, #9
2000a648:	e7ea      	b.n	2000a620 <__s2b+0x6c>
2000a64a:	2100      	movs	r1, #0
2000a64c:	e7cd      	b.n	2000a5ea <__s2b+0x36>
2000a64e:	bf00      	nop

2000a650 <_realloc_r>:
2000a650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a654:	4691      	mov	r9, r2
2000a656:	b083      	sub	sp, #12
2000a658:	4607      	mov	r7, r0
2000a65a:	460e      	mov	r6, r1
2000a65c:	2900      	cmp	r1, #0
2000a65e:	f000 813a 	beq.w	2000a8d6 <_realloc_r+0x286>
2000a662:	f1a1 0808 	sub.w	r8, r1, #8
2000a666:	f109 040b 	add.w	r4, r9, #11
2000a66a:	f7fa fc6d 	bl	20004f48 <__malloc_lock>
2000a66e:	2c16      	cmp	r4, #22
2000a670:	f8d8 1004 	ldr.w	r1, [r8, #4]
2000a674:	460b      	mov	r3, r1
2000a676:	f200 80a0 	bhi.w	2000a7ba <_realloc_r+0x16a>
2000a67a:	2210      	movs	r2, #16
2000a67c:	2500      	movs	r5, #0
2000a67e:	4614      	mov	r4, r2
2000a680:	454c      	cmp	r4, r9
2000a682:	bf38      	it	cc
2000a684:	f045 0501 	orrcc.w	r5, r5, #1
2000a688:	2d00      	cmp	r5, #0
2000a68a:	f040 812a 	bne.w	2000a8e2 <_realloc_r+0x292>
2000a68e:	f021 0a03 	bic.w	sl, r1, #3
2000a692:	4592      	cmp	sl, r2
2000a694:	bfa2      	ittt	ge
2000a696:	4640      	movge	r0, r8
2000a698:	4655      	movge	r5, sl
2000a69a:	f108 0808 	addge.w	r8, r8, #8
2000a69e:	da75      	bge.n	2000a78c <_realloc_r+0x13c>
2000a6a0:	f24c 03c8 	movw	r3, #49352	; 0xc0c8
2000a6a4:	eb08 000a 	add.w	r0, r8, sl
2000a6a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a6ac:	f8d3 e008 	ldr.w	lr, [r3, #8]
2000a6b0:	4586      	cmp	lr, r0
2000a6b2:	f000 811a 	beq.w	2000a8ea <_realloc_r+0x29a>
2000a6b6:	f8d0 c004 	ldr.w	ip, [r0, #4]
2000a6ba:	f02c 0b01 	bic.w	fp, ip, #1
2000a6be:	4483      	add	fp, r0
2000a6c0:	f8db b004 	ldr.w	fp, [fp, #4]
2000a6c4:	f01b 0f01 	tst.w	fp, #1
2000a6c8:	d07c      	beq.n	2000a7c4 <_realloc_r+0x174>
2000a6ca:	46ac      	mov	ip, r5
2000a6cc:	4628      	mov	r0, r5
2000a6ce:	f011 0f01 	tst.w	r1, #1
2000a6d2:	f040 809b 	bne.w	2000a80c <_realloc_r+0x1bc>
2000a6d6:	f856 1c08 	ldr.w	r1, [r6, #-8]
2000a6da:	ebc1 0b08 	rsb	fp, r1, r8
2000a6de:	f8db 5004 	ldr.w	r5, [fp, #4]
2000a6e2:	f025 0503 	bic.w	r5, r5, #3
2000a6e6:	2800      	cmp	r0, #0
2000a6e8:	f000 80dd 	beq.w	2000a8a6 <_realloc_r+0x256>
2000a6ec:	4570      	cmp	r0, lr
2000a6ee:	f000 811f 	beq.w	2000a930 <_realloc_r+0x2e0>
2000a6f2:	eb05 030a 	add.w	r3, r5, sl
2000a6f6:	eb0c 0503 	add.w	r5, ip, r3
2000a6fa:	4295      	cmp	r5, r2
2000a6fc:	bfb8      	it	lt
2000a6fe:	461d      	movlt	r5, r3
2000a700:	f2c0 80d2 	blt.w	2000a8a8 <_realloc_r+0x258>
2000a704:	6881      	ldr	r1, [r0, #8]
2000a706:	465b      	mov	r3, fp
2000a708:	68c0      	ldr	r0, [r0, #12]
2000a70a:	f1aa 0204 	sub.w	r2, sl, #4
2000a70e:	2a24      	cmp	r2, #36	; 0x24
2000a710:	6081      	str	r1, [r0, #8]
2000a712:	60c8      	str	r0, [r1, #12]
2000a714:	f853 1f08 	ldr.w	r1, [r3, #8]!
2000a718:	f8db 000c 	ldr.w	r0, [fp, #12]
2000a71c:	6081      	str	r1, [r0, #8]
2000a71e:	60c8      	str	r0, [r1, #12]
2000a720:	f200 80d0 	bhi.w	2000a8c4 <_realloc_r+0x274>
2000a724:	2a13      	cmp	r2, #19
2000a726:	469c      	mov	ip, r3
2000a728:	d921      	bls.n	2000a76e <_realloc_r+0x11e>
2000a72a:	4631      	mov	r1, r6
2000a72c:	f10b 0c10 	add.w	ip, fp, #16
2000a730:	f851 0b04 	ldr.w	r0, [r1], #4
2000a734:	f8cb 0008 	str.w	r0, [fp, #8]
2000a738:	6870      	ldr	r0, [r6, #4]
2000a73a:	1d0e      	adds	r6, r1, #4
2000a73c:	2a1b      	cmp	r2, #27
2000a73e:	f8cb 000c 	str.w	r0, [fp, #12]
2000a742:	d914      	bls.n	2000a76e <_realloc_r+0x11e>
2000a744:	6848      	ldr	r0, [r1, #4]
2000a746:	1d31      	adds	r1, r6, #4
2000a748:	f10b 0c18 	add.w	ip, fp, #24
2000a74c:	f8cb 0010 	str.w	r0, [fp, #16]
2000a750:	6870      	ldr	r0, [r6, #4]
2000a752:	1d0e      	adds	r6, r1, #4
2000a754:	2a24      	cmp	r2, #36	; 0x24
2000a756:	f8cb 0014 	str.w	r0, [fp, #20]
2000a75a:	d108      	bne.n	2000a76e <_realloc_r+0x11e>
2000a75c:	684a      	ldr	r2, [r1, #4]
2000a75e:	f10b 0c20 	add.w	ip, fp, #32
2000a762:	f8cb 2018 	str.w	r2, [fp, #24]
2000a766:	6872      	ldr	r2, [r6, #4]
2000a768:	3608      	adds	r6, #8
2000a76a:	f8cb 201c 	str.w	r2, [fp, #28]
2000a76e:	4631      	mov	r1, r6
2000a770:	4698      	mov	r8, r3
2000a772:	4662      	mov	r2, ip
2000a774:	4658      	mov	r0, fp
2000a776:	f851 3b04 	ldr.w	r3, [r1], #4
2000a77a:	f842 3b04 	str.w	r3, [r2], #4
2000a77e:	6873      	ldr	r3, [r6, #4]
2000a780:	f8cc 3004 	str.w	r3, [ip, #4]
2000a784:	684b      	ldr	r3, [r1, #4]
2000a786:	6053      	str	r3, [r2, #4]
2000a788:	f8db 3004 	ldr.w	r3, [fp, #4]
2000a78c:	ebc4 0c05 	rsb	ip, r4, r5
2000a790:	f1bc 0f0f 	cmp.w	ip, #15
2000a794:	d826      	bhi.n	2000a7e4 <_realloc_r+0x194>
2000a796:	1942      	adds	r2, r0, r5
2000a798:	f003 0301 	and.w	r3, r3, #1
2000a79c:	ea43 0505 	orr.w	r5, r3, r5
2000a7a0:	6045      	str	r5, [r0, #4]
2000a7a2:	6853      	ldr	r3, [r2, #4]
2000a7a4:	f043 0301 	orr.w	r3, r3, #1
2000a7a8:	6053      	str	r3, [r2, #4]
2000a7aa:	4638      	mov	r0, r7
2000a7ac:	4645      	mov	r5, r8
2000a7ae:	f7fa fbcd 	bl	20004f4c <__malloc_unlock>
2000a7b2:	4628      	mov	r0, r5
2000a7b4:	b003      	add	sp, #12
2000a7b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a7ba:	f024 0407 	bic.w	r4, r4, #7
2000a7be:	4622      	mov	r2, r4
2000a7c0:	0fe5      	lsrs	r5, r4, #31
2000a7c2:	e75d      	b.n	2000a680 <_realloc_r+0x30>
2000a7c4:	f02c 0c03 	bic.w	ip, ip, #3
2000a7c8:	eb0c 050a 	add.w	r5, ip, sl
2000a7cc:	4295      	cmp	r5, r2
2000a7ce:	f6ff af7e 	blt.w	2000a6ce <_realloc_r+0x7e>
2000a7d2:	6882      	ldr	r2, [r0, #8]
2000a7d4:	460b      	mov	r3, r1
2000a7d6:	68c1      	ldr	r1, [r0, #12]
2000a7d8:	4640      	mov	r0, r8
2000a7da:	f108 0808 	add.w	r8, r8, #8
2000a7de:	608a      	str	r2, [r1, #8]
2000a7e0:	60d1      	str	r1, [r2, #12]
2000a7e2:	e7d3      	b.n	2000a78c <_realloc_r+0x13c>
2000a7e4:	1901      	adds	r1, r0, r4
2000a7e6:	f003 0301 	and.w	r3, r3, #1
2000a7ea:	eb01 020c 	add.w	r2, r1, ip
2000a7ee:	ea43 0404 	orr.w	r4, r3, r4
2000a7f2:	f04c 0301 	orr.w	r3, ip, #1
2000a7f6:	6044      	str	r4, [r0, #4]
2000a7f8:	604b      	str	r3, [r1, #4]
2000a7fa:	4638      	mov	r0, r7
2000a7fc:	6853      	ldr	r3, [r2, #4]
2000a7fe:	3108      	adds	r1, #8
2000a800:	f043 0301 	orr.w	r3, r3, #1
2000a804:	6053      	str	r3, [r2, #4]
2000a806:	f7fe fe6f 	bl	200094e8 <_free_r>
2000a80a:	e7ce      	b.n	2000a7aa <_realloc_r+0x15a>
2000a80c:	4649      	mov	r1, r9
2000a80e:	4638      	mov	r0, r7
2000a810:	f7f9 ff96 	bl	20004740 <_malloc_r>
2000a814:	4605      	mov	r5, r0
2000a816:	2800      	cmp	r0, #0
2000a818:	d041      	beq.n	2000a89e <_realloc_r+0x24e>
2000a81a:	f8d8 3004 	ldr.w	r3, [r8, #4]
2000a81e:	f1a0 0208 	sub.w	r2, r0, #8
2000a822:	f023 0101 	bic.w	r1, r3, #1
2000a826:	4441      	add	r1, r8
2000a828:	428a      	cmp	r2, r1
2000a82a:	f000 80d7 	beq.w	2000a9dc <_realloc_r+0x38c>
2000a82e:	f1aa 0204 	sub.w	r2, sl, #4
2000a832:	4631      	mov	r1, r6
2000a834:	2a24      	cmp	r2, #36	; 0x24
2000a836:	d878      	bhi.n	2000a92a <_realloc_r+0x2da>
2000a838:	2a13      	cmp	r2, #19
2000a83a:	4603      	mov	r3, r0
2000a83c:	d921      	bls.n	2000a882 <_realloc_r+0x232>
2000a83e:	4634      	mov	r4, r6
2000a840:	f854 3b04 	ldr.w	r3, [r4], #4
2000a844:	1d21      	adds	r1, r4, #4
2000a846:	f840 3b04 	str.w	r3, [r0], #4
2000a84a:	1d03      	adds	r3, r0, #4
2000a84c:	f8d6 c004 	ldr.w	ip, [r6, #4]
2000a850:	2a1b      	cmp	r2, #27
2000a852:	f8c5 c004 	str.w	ip, [r5, #4]
2000a856:	d914      	bls.n	2000a882 <_realloc_r+0x232>
2000a858:	f8d4 e004 	ldr.w	lr, [r4, #4]
2000a85c:	1d1c      	adds	r4, r3, #4
2000a85e:	f101 0c04 	add.w	ip, r1, #4
2000a862:	f8c0 e004 	str.w	lr, [r0, #4]
2000a866:	6848      	ldr	r0, [r1, #4]
2000a868:	f10c 0104 	add.w	r1, ip, #4
2000a86c:	6058      	str	r0, [r3, #4]
2000a86e:	1d23      	adds	r3, r4, #4
2000a870:	2a24      	cmp	r2, #36	; 0x24
2000a872:	d106      	bne.n	2000a882 <_realloc_r+0x232>
2000a874:	f8dc 2004 	ldr.w	r2, [ip, #4]
2000a878:	6062      	str	r2, [r4, #4]
2000a87a:	684a      	ldr	r2, [r1, #4]
2000a87c:	3108      	adds	r1, #8
2000a87e:	605a      	str	r2, [r3, #4]
2000a880:	3308      	adds	r3, #8
2000a882:	4608      	mov	r0, r1
2000a884:	461a      	mov	r2, r3
2000a886:	f850 4b04 	ldr.w	r4, [r0], #4
2000a88a:	f842 4b04 	str.w	r4, [r2], #4
2000a88e:	6849      	ldr	r1, [r1, #4]
2000a890:	6059      	str	r1, [r3, #4]
2000a892:	6843      	ldr	r3, [r0, #4]
2000a894:	6053      	str	r3, [r2, #4]
2000a896:	4631      	mov	r1, r6
2000a898:	4638      	mov	r0, r7
2000a89a:	f7fe fe25 	bl	200094e8 <_free_r>
2000a89e:	4638      	mov	r0, r7
2000a8a0:	f7fa fb54 	bl	20004f4c <__malloc_unlock>
2000a8a4:	e785      	b.n	2000a7b2 <_realloc_r+0x162>
2000a8a6:	4455      	add	r5, sl
2000a8a8:	4295      	cmp	r5, r2
2000a8aa:	dbaf      	blt.n	2000a80c <_realloc_r+0x1bc>
2000a8ac:	465b      	mov	r3, fp
2000a8ae:	f8db 000c 	ldr.w	r0, [fp, #12]
2000a8b2:	f1aa 0204 	sub.w	r2, sl, #4
2000a8b6:	f853 1f08 	ldr.w	r1, [r3, #8]!
2000a8ba:	2a24      	cmp	r2, #36	; 0x24
2000a8bc:	6081      	str	r1, [r0, #8]
2000a8be:	60c8      	str	r0, [r1, #12]
2000a8c0:	f67f af30 	bls.w	2000a724 <_realloc_r+0xd4>
2000a8c4:	4618      	mov	r0, r3
2000a8c6:	4631      	mov	r1, r6
2000a8c8:	4698      	mov	r8, r3
2000a8ca:	f7ff f9b9 	bl	20009c40 <memmove>
2000a8ce:	4658      	mov	r0, fp
2000a8d0:	f8db 3004 	ldr.w	r3, [fp, #4]
2000a8d4:	e75a      	b.n	2000a78c <_realloc_r+0x13c>
2000a8d6:	4611      	mov	r1, r2
2000a8d8:	b003      	add	sp, #12
2000a8da:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a8de:	f7f9 bf2f 	b.w	20004740 <_malloc_r>
2000a8e2:	230c      	movs	r3, #12
2000a8e4:	2500      	movs	r5, #0
2000a8e6:	603b      	str	r3, [r7, #0]
2000a8e8:	e763      	b.n	2000a7b2 <_realloc_r+0x162>
2000a8ea:	f8de 5004 	ldr.w	r5, [lr, #4]
2000a8ee:	f104 0b10 	add.w	fp, r4, #16
2000a8f2:	f025 0c03 	bic.w	ip, r5, #3
2000a8f6:	eb0c 000a 	add.w	r0, ip, sl
2000a8fa:	4558      	cmp	r0, fp
2000a8fc:	bfb8      	it	lt
2000a8fe:	4670      	movlt	r0, lr
2000a900:	f6ff aee5 	blt.w	2000a6ce <_realloc_r+0x7e>
2000a904:	eb08 0204 	add.w	r2, r8, r4
2000a908:	1b01      	subs	r1, r0, r4
2000a90a:	f041 0101 	orr.w	r1, r1, #1
2000a90e:	609a      	str	r2, [r3, #8]
2000a910:	6051      	str	r1, [r2, #4]
2000a912:	4638      	mov	r0, r7
2000a914:	f8d8 1004 	ldr.w	r1, [r8, #4]
2000a918:	4635      	mov	r5, r6
2000a91a:	f001 0301 	and.w	r3, r1, #1
2000a91e:	431c      	orrs	r4, r3
2000a920:	f8c8 4004 	str.w	r4, [r8, #4]
2000a924:	f7fa fb12 	bl	20004f4c <__malloc_unlock>
2000a928:	e743      	b.n	2000a7b2 <_realloc_r+0x162>
2000a92a:	f7ff f989 	bl	20009c40 <memmove>
2000a92e:	e7b2      	b.n	2000a896 <_realloc_r+0x246>
2000a930:	4455      	add	r5, sl
2000a932:	f104 0110 	add.w	r1, r4, #16
2000a936:	44ac      	add	ip, r5
2000a938:	458c      	cmp	ip, r1
2000a93a:	dbb5      	blt.n	2000a8a8 <_realloc_r+0x258>
2000a93c:	465d      	mov	r5, fp
2000a93e:	f8db 000c 	ldr.w	r0, [fp, #12]
2000a942:	f1aa 0204 	sub.w	r2, sl, #4
2000a946:	f855 1f08 	ldr.w	r1, [r5, #8]!
2000a94a:	2a24      	cmp	r2, #36	; 0x24
2000a94c:	6081      	str	r1, [r0, #8]
2000a94e:	60c8      	str	r0, [r1, #12]
2000a950:	d84c      	bhi.n	2000a9ec <_realloc_r+0x39c>
2000a952:	2a13      	cmp	r2, #19
2000a954:	4628      	mov	r0, r5
2000a956:	d924      	bls.n	2000a9a2 <_realloc_r+0x352>
2000a958:	4631      	mov	r1, r6
2000a95a:	f10b 0010 	add.w	r0, fp, #16
2000a95e:	f851 eb04 	ldr.w	lr, [r1], #4
2000a962:	f8cb e008 	str.w	lr, [fp, #8]
2000a966:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000a96a:	1d0e      	adds	r6, r1, #4
2000a96c:	2a1b      	cmp	r2, #27
2000a96e:	f8cb e00c 	str.w	lr, [fp, #12]
2000a972:	d916      	bls.n	2000a9a2 <_realloc_r+0x352>
2000a974:	f8d1 e004 	ldr.w	lr, [r1, #4]
2000a978:	1d31      	adds	r1, r6, #4
2000a97a:	f10b 0018 	add.w	r0, fp, #24
2000a97e:	f8cb e010 	str.w	lr, [fp, #16]
2000a982:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000a986:	1d0e      	adds	r6, r1, #4
2000a988:	2a24      	cmp	r2, #36	; 0x24
2000a98a:	f8cb e014 	str.w	lr, [fp, #20]
2000a98e:	d108      	bne.n	2000a9a2 <_realloc_r+0x352>
2000a990:	684a      	ldr	r2, [r1, #4]
2000a992:	f10b 0020 	add.w	r0, fp, #32
2000a996:	f8cb 2018 	str.w	r2, [fp, #24]
2000a99a:	6872      	ldr	r2, [r6, #4]
2000a99c:	3608      	adds	r6, #8
2000a99e:	f8cb 201c 	str.w	r2, [fp, #28]
2000a9a2:	4631      	mov	r1, r6
2000a9a4:	4602      	mov	r2, r0
2000a9a6:	f851 eb04 	ldr.w	lr, [r1], #4
2000a9aa:	f842 eb04 	str.w	lr, [r2], #4
2000a9ae:	6876      	ldr	r6, [r6, #4]
2000a9b0:	6046      	str	r6, [r0, #4]
2000a9b2:	6849      	ldr	r1, [r1, #4]
2000a9b4:	6051      	str	r1, [r2, #4]
2000a9b6:	eb0b 0204 	add.w	r2, fp, r4
2000a9ba:	ebc4 010c 	rsb	r1, r4, ip
2000a9be:	f041 0101 	orr.w	r1, r1, #1
2000a9c2:	609a      	str	r2, [r3, #8]
2000a9c4:	6051      	str	r1, [r2, #4]
2000a9c6:	4638      	mov	r0, r7
2000a9c8:	f8db 1004 	ldr.w	r1, [fp, #4]
2000a9cc:	f001 0301 	and.w	r3, r1, #1
2000a9d0:	431c      	orrs	r4, r3
2000a9d2:	f8cb 4004 	str.w	r4, [fp, #4]
2000a9d6:	f7fa fab9 	bl	20004f4c <__malloc_unlock>
2000a9da:	e6ea      	b.n	2000a7b2 <_realloc_r+0x162>
2000a9dc:	6855      	ldr	r5, [r2, #4]
2000a9de:	4640      	mov	r0, r8
2000a9e0:	f108 0808 	add.w	r8, r8, #8
2000a9e4:	f025 0503 	bic.w	r5, r5, #3
2000a9e8:	4455      	add	r5, sl
2000a9ea:	e6cf      	b.n	2000a78c <_realloc_r+0x13c>
2000a9ec:	4631      	mov	r1, r6
2000a9ee:	4628      	mov	r0, r5
2000a9f0:	9300      	str	r3, [sp, #0]
2000a9f2:	f8cd c004 	str.w	ip, [sp, #4]
2000a9f6:	f7ff f923 	bl	20009c40 <memmove>
2000a9fa:	f8dd c004 	ldr.w	ip, [sp, #4]
2000a9fe:	9b00      	ldr	r3, [sp, #0]
2000aa00:	e7d9      	b.n	2000a9b6 <_realloc_r+0x366>
2000aa02:	bf00      	nop

2000aa04 <__isinfd>:
2000aa04:	4602      	mov	r2, r0
2000aa06:	4240      	negs	r0, r0
2000aa08:	ea40 0302 	orr.w	r3, r0, r2
2000aa0c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000aa10:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
2000aa14:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
2000aa18:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
2000aa1c:	4258      	negs	r0, r3
2000aa1e:	ea40 0303 	orr.w	r3, r0, r3
2000aa22:	17d8      	asrs	r0, r3, #31
2000aa24:	3001      	adds	r0, #1
2000aa26:	4770      	bx	lr

2000aa28 <__isnand>:
2000aa28:	4602      	mov	r2, r0
2000aa2a:	4240      	negs	r0, r0
2000aa2c:	4310      	orrs	r0, r2
2000aa2e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000aa32:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
2000aa36:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
2000aa3a:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
2000aa3e:	0fc0      	lsrs	r0, r0, #31
2000aa40:	4770      	bx	lr
2000aa42:	bf00      	nop

2000aa44 <__sclose>:
2000aa44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000aa48:	f000 b960 	b.w	2000ad0c <_close_r>

2000aa4c <__sseek>:
2000aa4c:	b510      	push	{r4, lr}
2000aa4e:	460c      	mov	r4, r1
2000aa50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000aa54:	f000 f9fe 	bl	2000ae54 <_lseek_r>
2000aa58:	89a3      	ldrh	r3, [r4, #12]
2000aa5a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000aa5e:	bf15      	itete	ne
2000aa60:	6560      	strne	r0, [r4, #84]	; 0x54
2000aa62:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
2000aa66:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
2000aa6a:	81a3      	strheq	r3, [r4, #12]
2000aa6c:	bf18      	it	ne
2000aa6e:	81a3      	strhne	r3, [r4, #12]
2000aa70:	bd10      	pop	{r4, pc}
2000aa72:	bf00      	nop

2000aa74 <__swrite>:
2000aa74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000aa78:	461d      	mov	r5, r3
2000aa7a:	898b      	ldrh	r3, [r1, #12]
2000aa7c:	460c      	mov	r4, r1
2000aa7e:	4616      	mov	r6, r2
2000aa80:	4607      	mov	r7, r0
2000aa82:	f413 7f80 	tst.w	r3, #256	; 0x100
2000aa86:	d006      	beq.n	2000aa96 <__swrite+0x22>
2000aa88:	2302      	movs	r3, #2
2000aa8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000aa8e:	2200      	movs	r2, #0
2000aa90:	f000 f9e0 	bl	2000ae54 <_lseek_r>
2000aa94:	89a3      	ldrh	r3, [r4, #12]
2000aa96:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
2000aa9a:	4638      	mov	r0, r7
2000aa9c:	81a3      	strh	r3, [r4, #12]
2000aa9e:	4632      	mov	r2, r6
2000aaa0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
2000aaa4:	462b      	mov	r3, r5
2000aaa6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
2000aaaa:	f7f7 b803 	b.w	20001ab4 <_write_r>
2000aaae:	bf00      	nop

2000aab0 <__sread>:
2000aab0:	b510      	push	{r4, lr}
2000aab2:	460c      	mov	r4, r1
2000aab4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000aab8:	f000 f9e2 	bl	2000ae80 <_read_r>
2000aabc:	2800      	cmp	r0, #0
2000aabe:	db03      	blt.n	2000aac8 <__sread+0x18>
2000aac0:	6d63      	ldr	r3, [r4, #84]	; 0x54
2000aac2:	181b      	adds	r3, r3, r0
2000aac4:	6563      	str	r3, [r4, #84]	; 0x54
2000aac6:	bd10      	pop	{r4, pc}
2000aac8:	89a3      	ldrh	r3, [r4, #12]
2000aaca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
2000aace:	81a3      	strh	r3, [r4, #12]
2000aad0:	bd10      	pop	{r4, pc}
2000aad2:	bf00      	nop

2000aad4 <strcmp>:
2000aad4:	ea80 0201 	eor.w	r2, r0, r1
2000aad8:	f012 0f03 	tst.w	r2, #3
2000aadc:	d13a      	bne.n	2000ab54 <strcmp_unaligned>
2000aade:	f010 0203 	ands.w	r2, r0, #3
2000aae2:	f020 0003 	bic.w	r0, r0, #3
2000aae6:	f021 0103 	bic.w	r1, r1, #3
2000aaea:	f850 cb04 	ldr.w	ip, [r0], #4
2000aaee:	bf08      	it	eq
2000aaf0:	f851 3b04 	ldreq.w	r3, [r1], #4
2000aaf4:	d00d      	beq.n	2000ab12 <strcmp+0x3e>
2000aaf6:	f082 0203 	eor.w	r2, r2, #3
2000aafa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
2000aafe:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
2000ab02:	fa23 f202 	lsr.w	r2, r3, r2
2000ab06:	f851 3b04 	ldr.w	r3, [r1], #4
2000ab0a:	ea4c 0c02 	orr.w	ip, ip, r2
2000ab0e:	ea43 0302 	orr.w	r3, r3, r2
2000ab12:	bf00      	nop
2000ab14:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
2000ab18:	459c      	cmp	ip, r3
2000ab1a:	bf01      	itttt	eq
2000ab1c:	ea22 020c 	biceq.w	r2, r2, ip
2000ab20:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
2000ab24:	f850 cb04 	ldreq.w	ip, [r0], #4
2000ab28:	f851 3b04 	ldreq.w	r3, [r1], #4
2000ab2c:	d0f2      	beq.n	2000ab14 <strcmp+0x40>
2000ab2e:	ea4f 600c 	mov.w	r0, ip, lsl #24
2000ab32:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
2000ab36:	2801      	cmp	r0, #1
2000ab38:	bf28      	it	cs
2000ab3a:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
2000ab3e:	bf08      	it	eq
2000ab40:	0a1b      	lsreq	r3, r3, #8
2000ab42:	d0f4      	beq.n	2000ab2e <strcmp+0x5a>
2000ab44:	f003 03ff 	and.w	r3, r3, #255	; 0xff
2000ab48:	ea4f 6010 	mov.w	r0, r0, lsr #24
2000ab4c:	eba0 0003 	sub.w	r0, r0, r3
2000ab50:	4770      	bx	lr
2000ab52:	bf00      	nop

2000ab54 <strcmp_unaligned>:
2000ab54:	f010 0f03 	tst.w	r0, #3
2000ab58:	d00a      	beq.n	2000ab70 <strcmp_unaligned+0x1c>
2000ab5a:	f810 2b01 	ldrb.w	r2, [r0], #1
2000ab5e:	f811 3b01 	ldrb.w	r3, [r1], #1
2000ab62:	2a01      	cmp	r2, #1
2000ab64:	bf28      	it	cs
2000ab66:	429a      	cmpcs	r2, r3
2000ab68:	d0f4      	beq.n	2000ab54 <strcmp_unaligned>
2000ab6a:	eba2 0003 	sub.w	r0, r2, r3
2000ab6e:	4770      	bx	lr
2000ab70:	f84d 5d04 	str.w	r5, [sp, #-4]!
2000ab74:	f84d 4d04 	str.w	r4, [sp, #-4]!
2000ab78:	f04f 0201 	mov.w	r2, #1
2000ab7c:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
2000ab80:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
2000ab84:	f001 0c03 	and.w	ip, r1, #3
2000ab88:	f021 0103 	bic.w	r1, r1, #3
2000ab8c:	f850 4b04 	ldr.w	r4, [r0], #4
2000ab90:	f851 5b04 	ldr.w	r5, [r1], #4
2000ab94:	f1bc 0f02 	cmp.w	ip, #2
2000ab98:	d026      	beq.n	2000abe8 <strcmp_unaligned+0x94>
2000ab9a:	d84b      	bhi.n	2000ac34 <strcmp_unaligned+0xe0>
2000ab9c:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
2000aba0:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
2000aba4:	eba4 0302 	sub.w	r3, r4, r2
2000aba8:	ea23 0304 	bic.w	r3, r3, r4
2000abac:	d10d      	bne.n	2000abca <strcmp_unaligned+0x76>
2000abae:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000abb2:	bf08      	it	eq
2000abb4:	f851 5b04 	ldreq.w	r5, [r1], #4
2000abb8:	d10a      	bne.n	2000abd0 <strcmp_unaligned+0x7c>
2000abba:	ea8c 0c04 	eor.w	ip, ip, r4
2000abbe:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
2000abc2:	d10c      	bne.n	2000abde <strcmp_unaligned+0x8a>
2000abc4:	f850 4b04 	ldr.w	r4, [r0], #4
2000abc8:	e7e8      	b.n	2000ab9c <strcmp_unaligned+0x48>
2000abca:	ea4f 2515 	mov.w	r5, r5, lsr #8
2000abce:	e05c      	b.n	2000ac8a <strcmp_unaligned+0x136>
2000abd0:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
2000abd4:	d152      	bne.n	2000ac7c <strcmp_unaligned+0x128>
2000abd6:	780d      	ldrb	r5, [r1, #0]
2000abd8:	ea4f 6c14 	mov.w	ip, r4, lsr #24
2000abdc:	e055      	b.n	2000ac8a <strcmp_unaligned+0x136>
2000abde:	ea4f 6c14 	mov.w	ip, r4, lsr #24
2000abe2:	f005 05ff 	and.w	r5, r5, #255	; 0xff
2000abe6:	e050      	b.n	2000ac8a <strcmp_unaligned+0x136>
2000abe8:	ea4f 4c04 	mov.w	ip, r4, lsl #16
2000abec:	eba4 0302 	sub.w	r3, r4, r2
2000abf0:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
2000abf4:	ea23 0304 	bic.w	r3, r3, r4
2000abf8:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
2000abfc:	d117      	bne.n	2000ac2e <strcmp_unaligned+0xda>
2000abfe:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000ac02:	bf08      	it	eq
2000ac04:	f851 5b04 	ldreq.w	r5, [r1], #4
2000ac08:	d107      	bne.n	2000ac1a <strcmp_unaligned+0xc6>
2000ac0a:	ea8c 0c04 	eor.w	ip, ip, r4
2000ac0e:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
2000ac12:	d108      	bne.n	2000ac26 <strcmp_unaligned+0xd2>
2000ac14:	f850 4b04 	ldr.w	r4, [r0], #4
2000ac18:	e7e6      	b.n	2000abe8 <strcmp_unaligned+0x94>
2000ac1a:	041b      	lsls	r3, r3, #16
2000ac1c:	d12e      	bne.n	2000ac7c <strcmp_unaligned+0x128>
2000ac1e:	880d      	ldrh	r5, [r1, #0]
2000ac20:	ea4f 4c14 	mov.w	ip, r4, lsr #16
2000ac24:	e031      	b.n	2000ac8a <strcmp_unaligned+0x136>
2000ac26:	ea4f 4505 	mov.w	r5, r5, lsl #16
2000ac2a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
2000ac2e:	ea4f 4515 	mov.w	r5, r5, lsr #16
2000ac32:	e02a      	b.n	2000ac8a <strcmp_unaligned+0x136>
2000ac34:	f004 0cff 	and.w	ip, r4, #255	; 0xff
2000ac38:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
2000ac3c:	eba4 0302 	sub.w	r3, r4, r2
2000ac40:	ea23 0304 	bic.w	r3, r3, r4
2000ac44:	d10d      	bne.n	2000ac62 <strcmp_unaligned+0x10e>
2000ac46:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000ac4a:	bf08      	it	eq
2000ac4c:	f851 5b04 	ldreq.w	r5, [r1], #4
2000ac50:	d10a      	bne.n	2000ac68 <strcmp_unaligned+0x114>
2000ac52:	ea8c 0c04 	eor.w	ip, ip, r4
2000ac56:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
2000ac5a:	d10a      	bne.n	2000ac72 <strcmp_unaligned+0x11e>
2000ac5c:	f850 4b04 	ldr.w	r4, [r0], #4
2000ac60:	e7e8      	b.n	2000ac34 <strcmp_unaligned+0xe0>
2000ac62:	ea4f 6515 	mov.w	r5, r5, lsr #24
2000ac66:	e010      	b.n	2000ac8a <strcmp_unaligned+0x136>
2000ac68:	f014 0fff 	tst.w	r4, #255	; 0xff
2000ac6c:	d006      	beq.n	2000ac7c <strcmp_unaligned+0x128>
2000ac6e:	f851 5b04 	ldr.w	r5, [r1], #4
2000ac72:	ea4f 2c14 	mov.w	ip, r4, lsr #8
2000ac76:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
2000ac7a:	e006      	b.n	2000ac8a <strcmp_unaligned+0x136>
2000ac7c:	f04f 0000 	mov.w	r0, #0
2000ac80:	f85d 4b04 	ldr.w	r4, [sp], #4
2000ac84:	f85d 5b04 	ldr.w	r5, [sp], #4
2000ac88:	4770      	bx	lr
2000ac8a:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
2000ac8e:	f005 00ff 	and.w	r0, r5, #255	; 0xff
2000ac92:	2801      	cmp	r0, #1
2000ac94:	bf28      	it	cs
2000ac96:	4290      	cmpcs	r0, r2
2000ac98:	bf04      	itt	eq
2000ac9a:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
2000ac9e:	0a2d      	lsreq	r5, r5, #8
2000aca0:	d0f3      	beq.n	2000ac8a <strcmp_unaligned+0x136>
2000aca2:	eba2 0000 	sub.w	r0, r2, r0
2000aca6:	f85d 4b04 	ldr.w	r4, [sp], #4
2000acaa:	f85d 5b04 	ldr.w	r5, [sp], #4
2000acae:	4770      	bx	lr

2000acb0 <_calloc_r>:
2000acb0:	b538      	push	{r3, r4, r5, lr}
2000acb2:	fb01 f102 	mul.w	r1, r1, r2
2000acb6:	f7f9 fd43 	bl	20004740 <_malloc_r>
2000acba:	4604      	mov	r4, r0
2000acbc:	b1f8      	cbz	r0, 2000acfe <_calloc_r+0x4e>
2000acbe:	f850 2c04 	ldr.w	r2, [r0, #-4]
2000acc2:	f022 0203 	bic.w	r2, r2, #3
2000acc6:	3a04      	subs	r2, #4
2000acc8:	2a24      	cmp	r2, #36	; 0x24
2000acca:	d81a      	bhi.n	2000ad02 <_calloc_r+0x52>
2000accc:	2a13      	cmp	r2, #19
2000acce:	4603      	mov	r3, r0
2000acd0:	d90f      	bls.n	2000acf2 <_calloc_r+0x42>
2000acd2:	2100      	movs	r1, #0
2000acd4:	f840 1b04 	str.w	r1, [r0], #4
2000acd8:	1d03      	adds	r3, r0, #4
2000acda:	2a1b      	cmp	r2, #27
2000acdc:	6061      	str	r1, [r4, #4]
2000acde:	d908      	bls.n	2000acf2 <_calloc_r+0x42>
2000ace0:	1d1d      	adds	r5, r3, #4
2000ace2:	6041      	str	r1, [r0, #4]
2000ace4:	6059      	str	r1, [r3, #4]
2000ace6:	1d2b      	adds	r3, r5, #4
2000ace8:	2a24      	cmp	r2, #36	; 0x24
2000acea:	bf02      	ittt	eq
2000acec:	6069      	streq	r1, [r5, #4]
2000acee:	6059      	streq	r1, [r3, #4]
2000acf0:	3308      	addeq	r3, #8
2000acf2:	461a      	mov	r2, r3
2000acf4:	2100      	movs	r1, #0
2000acf6:	f842 1b04 	str.w	r1, [r2], #4
2000acfa:	6059      	str	r1, [r3, #4]
2000acfc:	6051      	str	r1, [r2, #4]
2000acfe:	4620      	mov	r0, r4
2000ad00:	bd38      	pop	{r3, r4, r5, pc}
2000ad02:	2100      	movs	r1, #0
2000ad04:	f7fa f8b6 	bl	20004e74 <memset>
2000ad08:	4620      	mov	r0, r4
2000ad0a:	bd38      	pop	{r3, r4, r5, pc}

2000ad0c <_close_r>:
2000ad0c:	b538      	push	{r3, r4, r5, lr}
2000ad0e:	f24c 742c 	movw	r4, #50988	; 0xc72c
2000ad12:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000ad16:	4605      	mov	r5, r0
2000ad18:	4608      	mov	r0, r1
2000ad1a:	2300      	movs	r3, #0
2000ad1c:	6023      	str	r3, [r4, #0]
2000ad1e:	f7f6 fe7d 	bl	20001a1c <_close>
2000ad22:	f1b0 3fff 	cmp.w	r0, #4294967295
2000ad26:	d000      	beq.n	2000ad2a <_close_r+0x1e>
2000ad28:	bd38      	pop	{r3, r4, r5, pc}
2000ad2a:	6823      	ldr	r3, [r4, #0]
2000ad2c:	2b00      	cmp	r3, #0
2000ad2e:	d0fb      	beq.n	2000ad28 <_close_r+0x1c>
2000ad30:	602b      	str	r3, [r5, #0]
2000ad32:	bd38      	pop	{r3, r4, r5, pc}

2000ad34 <_fclose_r>:
2000ad34:	b570      	push	{r4, r5, r6, lr}
2000ad36:	4605      	mov	r5, r0
2000ad38:	460c      	mov	r4, r1
2000ad3a:	2900      	cmp	r1, #0
2000ad3c:	d04b      	beq.n	2000add6 <_fclose_r+0xa2>
2000ad3e:	f7fe fa9b 	bl	20009278 <__sfp_lock_acquire>
2000ad42:	b115      	cbz	r5, 2000ad4a <_fclose_r+0x16>
2000ad44:	69ab      	ldr	r3, [r5, #24]
2000ad46:	2b00      	cmp	r3, #0
2000ad48:	d048      	beq.n	2000addc <_fclose_r+0xa8>
2000ad4a:	f64b 53ac 	movw	r3, #48556	; 0xbdac
2000ad4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000ad52:	429c      	cmp	r4, r3
2000ad54:	bf08      	it	eq
2000ad56:	686c      	ldreq	r4, [r5, #4]
2000ad58:	d00e      	beq.n	2000ad78 <_fclose_r+0x44>
2000ad5a:	f64b 53cc 	movw	r3, #48588	; 0xbdcc
2000ad5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000ad62:	429c      	cmp	r4, r3
2000ad64:	bf08      	it	eq
2000ad66:	68ac      	ldreq	r4, [r5, #8]
2000ad68:	d006      	beq.n	2000ad78 <_fclose_r+0x44>
2000ad6a:	f64b 53ec 	movw	r3, #48620	; 0xbdec
2000ad6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000ad72:	429c      	cmp	r4, r3
2000ad74:	bf08      	it	eq
2000ad76:	68ec      	ldreq	r4, [r5, #12]
2000ad78:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
2000ad7c:	b33e      	cbz	r6, 2000adce <_fclose_r+0x9a>
2000ad7e:	4628      	mov	r0, r5
2000ad80:	4621      	mov	r1, r4
2000ad82:	f7fe f9bd 	bl	20009100 <_fflush_r>
2000ad86:	6b23      	ldr	r3, [r4, #48]	; 0x30
2000ad88:	4606      	mov	r6, r0
2000ad8a:	b13b      	cbz	r3, 2000ad9c <_fclose_r+0x68>
2000ad8c:	4628      	mov	r0, r5
2000ad8e:	6a21      	ldr	r1, [r4, #32]
2000ad90:	4798      	blx	r3
2000ad92:	ea36 0620 	bics.w	r6, r6, r0, asr #32
2000ad96:	bf28      	it	cs
2000ad98:	f04f 36ff 	movcs.w	r6, #4294967295
2000ad9c:	89a3      	ldrh	r3, [r4, #12]
2000ad9e:	f013 0f80 	tst.w	r3, #128	; 0x80
2000ada2:	d11f      	bne.n	2000ade4 <_fclose_r+0xb0>
2000ada4:	6b61      	ldr	r1, [r4, #52]	; 0x34
2000ada6:	b141      	cbz	r1, 2000adba <_fclose_r+0x86>
2000ada8:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000adac:	4299      	cmp	r1, r3
2000adae:	d002      	beq.n	2000adb6 <_fclose_r+0x82>
2000adb0:	4628      	mov	r0, r5
2000adb2:	f7fe fb99 	bl	200094e8 <_free_r>
2000adb6:	2300      	movs	r3, #0
2000adb8:	6363      	str	r3, [r4, #52]	; 0x34
2000adba:	6ca1      	ldr	r1, [r4, #72]	; 0x48
2000adbc:	b121      	cbz	r1, 2000adc8 <_fclose_r+0x94>
2000adbe:	4628      	mov	r0, r5
2000adc0:	f7fe fb92 	bl	200094e8 <_free_r>
2000adc4:	2300      	movs	r3, #0
2000adc6:	64a3      	str	r3, [r4, #72]	; 0x48
2000adc8:	f04f 0300 	mov.w	r3, #0
2000adcc:	81a3      	strh	r3, [r4, #12]
2000adce:	f7fe fa55 	bl	2000927c <__sfp_lock_release>
2000add2:	4630      	mov	r0, r6
2000add4:	bd70      	pop	{r4, r5, r6, pc}
2000add6:	460e      	mov	r6, r1
2000add8:	4630      	mov	r0, r6
2000adda:	bd70      	pop	{r4, r5, r6, pc}
2000addc:	4628      	mov	r0, r5
2000adde:	f7fe faff 	bl	200093e0 <__sinit>
2000ade2:	e7b2      	b.n	2000ad4a <_fclose_r+0x16>
2000ade4:	4628      	mov	r0, r5
2000ade6:	6921      	ldr	r1, [r4, #16]
2000ade8:	f7fe fb7e 	bl	200094e8 <_free_r>
2000adec:	e7da      	b.n	2000ada4 <_fclose_r+0x70>
2000adee:	bf00      	nop

2000adf0 <fclose>:
2000adf0:	f64b 73d4 	movw	r3, #49108	; 0xbfd4
2000adf4:	4601      	mov	r1, r0
2000adf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000adfa:	6818      	ldr	r0, [r3, #0]
2000adfc:	e79a      	b.n	2000ad34 <_fclose_r>
2000adfe:	bf00      	nop

2000ae00 <_fstat_r>:
2000ae00:	b538      	push	{r3, r4, r5, lr}
2000ae02:	f24c 742c 	movw	r4, #50988	; 0xc72c
2000ae06:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000ae0a:	4605      	mov	r5, r0
2000ae0c:	4608      	mov	r0, r1
2000ae0e:	4611      	mov	r1, r2
2000ae10:	2300      	movs	r3, #0
2000ae12:	6023      	str	r3, [r4, #0]
2000ae14:	f7f6 fe14 	bl	20001a40 <_fstat>
2000ae18:	f1b0 3fff 	cmp.w	r0, #4294967295
2000ae1c:	d000      	beq.n	2000ae20 <_fstat_r+0x20>
2000ae1e:	bd38      	pop	{r3, r4, r5, pc}
2000ae20:	6823      	ldr	r3, [r4, #0]
2000ae22:	2b00      	cmp	r3, #0
2000ae24:	d0fb      	beq.n	2000ae1e <_fstat_r+0x1e>
2000ae26:	602b      	str	r3, [r5, #0]
2000ae28:	bd38      	pop	{r3, r4, r5, pc}
2000ae2a:	bf00      	nop

2000ae2c <_isatty_r>:
2000ae2c:	b538      	push	{r3, r4, r5, lr}
2000ae2e:	f24c 742c 	movw	r4, #50988	; 0xc72c
2000ae32:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000ae36:	4605      	mov	r5, r0
2000ae38:	4608      	mov	r0, r1
2000ae3a:	2300      	movs	r3, #0
2000ae3c:	6023      	str	r3, [r4, #0]
2000ae3e:	f7f6 fe11 	bl	20001a64 <_isatty>
2000ae42:	f1b0 3fff 	cmp.w	r0, #4294967295
2000ae46:	d000      	beq.n	2000ae4a <_isatty_r+0x1e>
2000ae48:	bd38      	pop	{r3, r4, r5, pc}
2000ae4a:	6823      	ldr	r3, [r4, #0]
2000ae4c:	2b00      	cmp	r3, #0
2000ae4e:	d0fb      	beq.n	2000ae48 <_isatty_r+0x1c>
2000ae50:	602b      	str	r3, [r5, #0]
2000ae52:	bd38      	pop	{r3, r4, r5, pc}

2000ae54 <_lseek_r>:
2000ae54:	b538      	push	{r3, r4, r5, lr}
2000ae56:	f24c 742c 	movw	r4, #50988	; 0xc72c
2000ae5a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000ae5e:	4605      	mov	r5, r0
2000ae60:	4608      	mov	r0, r1
2000ae62:	4611      	mov	r1, r2
2000ae64:	461a      	mov	r2, r3
2000ae66:	2300      	movs	r3, #0
2000ae68:	6023      	str	r3, [r4, #0]
2000ae6a:	f7f6 fe07 	bl	20001a7c <_lseek>
2000ae6e:	f1b0 3fff 	cmp.w	r0, #4294967295
2000ae72:	d000      	beq.n	2000ae76 <_lseek_r+0x22>
2000ae74:	bd38      	pop	{r3, r4, r5, pc}
2000ae76:	6823      	ldr	r3, [r4, #0]
2000ae78:	2b00      	cmp	r3, #0
2000ae7a:	d0fb      	beq.n	2000ae74 <_lseek_r+0x20>
2000ae7c:	602b      	str	r3, [r5, #0]
2000ae7e:	bd38      	pop	{r3, r4, r5, pc}

2000ae80 <_read_r>:
2000ae80:	b538      	push	{r3, r4, r5, lr}
2000ae82:	f24c 742c 	movw	r4, #50988	; 0xc72c
2000ae86:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000ae8a:	4605      	mov	r5, r0
2000ae8c:	4608      	mov	r0, r1
2000ae8e:	4611      	mov	r1, r2
2000ae90:	461a      	mov	r2, r3
2000ae92:	2300      	movs	r3, #0
2000ae94:	6023      	str	r3, [r4, #0]
2000ae96:	f7f6 fdff 	bl	20001a98 <_read>
2000ae9a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000ae9e:	d000      	beq.n	2000aea2 <_read_r+0x22>
2000aea0:	bd38      	pop	{r3, r4, r5, pc}
2000aea2:	6823      	ldr	r3, [r4, #0]
2000aea4:	2b00      	cmp	r3, #0
2000aea6:	d0fb      	beq.n	2000aea0 <_read_r+0x20>
2000aea8:	602b      	str	r3, [r5, #0]
2000aeaa:	bd38      	pop	{r3, r4, r5, pc}
2000aeac:	0000      	lsls	r0, r0, #0
	...

2000aeb0 <__aeabi_uidiv>:
2000aeb0:	1e4a      	subs	r2, r1, #1
2000aeb2:	bf08      	it	eq
2000aeb4:	4770      	bxeq	lr
2000aeb6:	f0c0 8124 	bcc.w	2000b102 <__aeabi_uidiv+0x252>
2000aeba:	4288      	cmp	r0, r1
2000aebc:	f240 8116 	bls.w	2000b0ec <__aeabi_uidiv+0x23c>
2000aec0:	4211      	tst	r1, r2
2000aec2:	f000 8117 	beq.w	2000b0f4 <__aeabi_uidiv+0x244>
2000aec6:	fab0 f380 	clz	r3, r0
2000aeca:	fab1 f281 	clz	r2, r1
2000aece:	eba2 0303 	sub.w	r3, r2, r3
2000aed2:	f1c3 031f 	rsb	r3, r3, #31
2000aed6:	a204      	add	r2, pc, #16	; (adr r2, 2000aee8 <__aeabi_uidiv+0x38>)
2000aed8:	eb02 1303 	add.w	r3, r2, r3, lsl #4
2000aedc:	f04f 0200 	mov.w	r2, #0
2000aee0:	469f      	mov	pc, r3
2000aee2:	bf00      	nop
2000aee4:	f3af 8000 	nop.w
2000aee8:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
2000aeec:	bf00      	nop
2000aeee:	eb42 0202 	adc.w	r2, r2, r2
2000aef2:	bf28      	it	cs
2000aef4:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
2000aef8:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
2000aefc:	bf00      	nop
2000aefe:	eb42 0202 	adc.w	r2, r2, r2
2000af02:	bf28      	it	cs
2000af04:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
2000af08:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
2000af0c:	bf00      	nop
2000af0e:	eb42 0202 	adc.w	r2, r2, r2
2000af12:	bf28      	it	cs
2000af14:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
2000af18:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
2000af1c:	bf00      	nop
2000af1e:	eb42 0202 	adc.w	r2, r2, r2
2000af22:	bf28      	it	cs
2000af24:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
2000af28:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
2000af2c:	bf00      	nop
2000af2e:	eb42 0202 	adc.w	r2, r2, r2
2000af32:	bf28      	it	cs
2000af34:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
2000af38:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
2000af3c:	bf00      	nop
2000af3e:	eb42 0202 	adc.w	r2, r2, r2
2000af42:	bf28      	it	cs
2000af44:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
2000af48:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
2000af4c:	bf00      	nop
2000af4e:	eb42 0202 	adc.w	r2, r2, r2
2000af52:	bf28      	it	cs
2000af54:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
2000af58:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
2000af5c:	bf00      	nop
2000af5e:	eb42 0202 	adc.w	r2, r2, r2
2000af62:	bf28      	it	cs
2000af64:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
2000af68:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
2000af6c:	bf00      	nop
2000af6e:	eb42 0202 	adc.w	r2, r2, r2
2000af72:	bf28      	it	cs
2000af74:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
2000af78:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
2000af7c:	bf00      	nop
2000af7e:	eb42 0202 	adc.w	r2, r2, r2
2000af82:	bf28      	it	cs
2000af84:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
2000af88:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
2000af8c:	bf00      	nop
2000af8e:	eb42 0202 	adc.w	r2, r2, r2
2000af92:	bf28      	it	cs
2000af94:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
2000af98:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
2000af9c:	bf00      	nop
2000af9e:	eb42 0202 	adc.w	r2, r2, r2
2000afa2:	bf28      	it	cs
2000afa4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
2000afa8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
2000afac:	bf00      	nop
2000afae:	eb42 0202 	adc.w	r2, r2, r2
2000afb2:	bf28      	it	cs
2000afb4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
2000afb8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
2000afbc:	bf00      	nop
2000afbe:	eb42 0202 	adc.w	r2, r2, r2
2000afc2:	bf28      	it	cs
2000afc4:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
2000afc8:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
2000afcc:	bf00      	nop
2000afce:	eb42 0202 	adc.w	r2, r2, r2
2000afd2:	bf28      	it	cs
2000afd4:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
2000afd8:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
2000afdc:	bf00      	nop
2000afde:	eb42 0202 	adc.w	r2, r2, r2
2000afe2:	bf28      	it	cs
2000afe4:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
2000afe8:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
2000afec:	bf00      	nop
2000afee:	eb42 0202 	adc.w	r2, r2, r2
2000aff2:	bf28      	it	cs
2000aff4:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
2000aff8:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
2000affc:	bf00      	nop
2000affe:	eb42 0202 	adc.w	r2, r2, r2
2000b002:	bf28      	it	cs
2000b004:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
2000b008:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
2000b00c:	bf00      	nop
2000b00e:	eb42 0202 	adc.w	r2, r2, r2
2000b012:	bf28      	it	cs
2000b014:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
2000b018:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
2000b01c:	bf00      	nop
2000b01e:	eb42 0202 	adc.w	r2, r2, r2
2000b022:	bf28      	it	cs
2000b024:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
2000b028:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
2000b02c:	bf00      	nop
2000b02e:	eb42 0202 	adc.w	r2, r2, r2
2000b032:	bf28      	it	cs
2000b034:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
2000b038:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
2000b03c:	bf00      	nop
2000b03e:	eb42 0202 	adc.w	r2, r2, r2
2000b042:	bf28      	it	cs
2000b044:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
2000b048:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
2000b04c:	bf00      	nop
2000b04e:	eb42 0202 	adc.w	r2, r2, r2
2000b052:	bf28      	it	cs
2000b054:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
2000b058:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
2000b05c:	bf00      	nop
2000b05e:	eb42 0202 	adc.w	r2, r2, r2
2000b062:	bf28      	it	cs
2000b064:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
2000b068:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
2000b06c:	bf00      	nop
2000b06e:	eb42 0202 	adc.w	r2, r2, r2
2000b072:	bf28      	it	cs
2000b074:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
2000b078:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
2000b07c:	bf00      	nop
2000b07e:	eb42 0202 	adc.w	r2, r2, r2
2000b082:	bf28      	it	cs
2000b084:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
2000b088:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
2000b08c:	bf00      	nop
2000b08e:	eb42 0202 	adc.w	r2, r2, r2
2000b092:	bf28      	it	cs
2000b094:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
2000b098:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
2000b09c:	bf00      	nop
2000b09e:	eb42 0202 	adc.w	r2, r2, r2
2000b0a2:	bf28      	it	cs
2000b0a4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
2000b0a8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
2000b0ac:	bf00      	nop
2000b0ae:	eb42 0202 	adc.w	r2, r2, r2
2000b0b2:	bf28      	it	cs
2000b0b4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
2000b0b8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
2000b0bc:	bf00      	nop
2000b0be:	eb42 0202 	adc.w	r2, r2, r2
2000b0c2:	bf28      	it	cs
2000b0c4:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
2000b0c8:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
2000b0cc:	bf00      	nop
2000b0ce:	eb42 0202 	adc.w	r2, r2, r2
2000b0d2:	bf28      	it	cs
2000b0d4:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
2000b0d8:	ebb0 0f01 	cmp.w	r0, r1
2000b0dc:	bf00      	nop
2000b0de:	eb42 0202 	adc.w	r2, r2, r2
2000b0e2:	bf28      	it	cs
2000b0e4:	eba0 0001 	subcs.w	r0, r0, r1
2000b0e8:	4610      	mov	r0, r2
2000b0ea:	4770      	bx	lr
2000b0ec:	bf0c      	ite	eq
2000b0ee:	2001      	moveq	r0, #1
2000b0f0:	2000      	movne	r0, #0
2000b0f2:	4770      	bx	lr
2000b0f4:	fab1 f281 	clz	r2, r1
2000b0f8:	f1c2 021f 	rsb	r2, r2, #31
2000b0fc:	fa20 f002 	lsr.w	r0, r0, r2
2000b100:	4770      	bx	lr
2000b102:	b108      	cbz	r0, 2000b108 <__aeabi_uidiv+0x258>
2000b104:	f04f 30ff 	mov.w	r0, #4294967295
2000b108:	f000 b80e 	b.w	2000b128 <__aeabi_idiv0>

2000b10c <__aeabi_uidivmod>:
2000b10c:	2900      	cmp	r1, #0
2000b10e:	d0f8      	beq.n	2000b102 <__aeabi_uidiv+0x252>
2000b110:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
2000b114:	f7ff fecc 	bl	2000aeb0 <__aeabi_uidiv>
2000b118:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
2000b11c:	fb02 f300 	mul.w	r3, r2, r0
2000b120:	eba1 0103 	sub.w	r1, r1, r3
2000b124:	4770      	bx	lr
2000b126:	bf00      	nop

2000b128 <__aeabi_idiv0>:
2000b128:	4770      	bx	lr
2000b12a:	bf00      	nop

2000b12c <__gedf2>:
2000b12c:	f04f 3cff 	mov.w	ip, #4294967295
2000b130:	e006      	b.n	2000b140 <__cmpdf2+0x4>
2000b132:	bf00      	nop

2000b134 <__ledf2>:
2000b134:	f04f 0c01 	mov.w	ip, #1
2000b138:	e002      	b.n	2000b140 <__cmpdf2+0x4>
2000b13a:	bf00      	nop

2000b13c <__cmpdf2>:
2000b13c:	f04f 0c01 	mov.w	ip, #1
2000b140:	f84d cd04 	str.w	ip, [sp, #-4]!
2000b144:	ea4f 0c41 	mov.w	ip, r1, lsl #1
2000b148:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000b14c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
2000b150:	bf18      	it	ne
2000b152:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
2000b156:	d01b      	beq.n	2000b190 <__cmpdf2+0x54>
2000b158:	b001      	add	sp, #4
2000b15a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
2000b15e:	bf0c      	ite	eq
2000b160:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
2000b164:	ea91 0f03 	teqne	r1, r3
2000b168:	bf02      	ittt	eq
2000b16a:	ea90 0f02 	teqeq	r0, r2
2000b16e:	2000      	moveq	r0, #0
2000b170:	4770      	bxeq	lr
2000b172:	f110 0f00 	cmn.w	r0, #0
2000b176:	ea91 0f03 	teq	r1, r3
2000b17a:	bf58      	it	pl
2000b17c:	4299      	cmppl	r1, r3
2000b17e:	bf08      	it	eq
2000b180:	4290      	cmpeq	r0, r2
2000b182:	bf2c      	ite	cs
2000b184:	17d8      	asrcs	r0, r3, #31
2000b186:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
2000b18a:	f040 0001 	orr.w	r0, r0, #1
2000b18e:	4770      	bx	lr
2000b190:	ea4f 0c41 	mov.w	ip, r1, lsl #1
2000b194:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000b198:	d102      	bne.n	2000b1a0 <__cmpdf2+0x64>
2000b19a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
2000b19e:	d107      	bne.n	2000b1b0 <__cmpdf2+0x74>
2000b1a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
2000b1a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000b1a8:	d1d6      	bne.n	2000b158 <__cmpdf2+0x1c>
2000b1aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
2000b1ae:	d0d3      	beq.n	2000b158 <__cmpdf2+0x1c>
2000b1b0:	f85d 0b04 	ldr.w	r0, [sp], #4
2000b1b4:	4770      	bx	lr
2000b1b6:	bf00      	nop

2000b1b8 <__aeabi_cdrcmple>:
2000b1b8:	4684      	mov	ip, r0
2000b1ba:	4610      	mov	r0, r2
2000b1bc:	4662      	mov	r2, ip
2000b1be:	468c      	mov	ip, r1
2000b1c0:	4619      	mov	r1, r3
2000b1c2:	4663      	mov	r3, ip
2000b1c4:	e000      	b.n	2000b1c8 <__aeabi_cdcmpeq>
2000b1c6:	bf00      	nop

2000b1c8 <__aeabi_cdcmpeq>:
2000b1c8:	b501      	push	{r0, lr}
2000b1ca:	f7ff ffb7 	bl	2000b13c <__cmpdf2>
2000b1ce:	2800      	cmp	r0, #0
2000b1d0:	bf48      	it	mi
2000b1d2:	f110 0f00 	cmnmi.w	r0, #0
2000b1d6:	bd01      	pop	{r0, pc}

2000b1d8 <__aeabi_dcmpeq>:
2000b1d8:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b1dc:	f7ff fff4 	bl	2000b1c8 <__aeabi_cdcmpeq>
2000b1e0:	bf0c      	ite	eq
2000b1e2:	2001      	moveq	r0, #1
2000b1e4:	2000      	movne	r0, #0
2000b1e6:	f85d fb08 	ldr.w	pc, [sp], #8
2000b1ea:	bf00      	nop

2000b1ec <__aeabi_dcmplt>:
2000b1ec:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b1f0:	f7ff ffea 	bl	2000b1c8 <__aeabi_cdcmpeq>
2000b1f4:	bf34      	ite	cc
2000b1f6:	2001      	movcc	r0, #1
2000b1f8:	2000      	movcs	r0, #0
2000b1fa:	f85d fb08 	ldr.w	pc, [sp], #8
2000b1fe:	bf00      	nop

2000b200 <__aeabi_dcmple>:
2000b200:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b204:	f7ff ffe0 	bl	2000b1c8 <__aeabi_cdcmpeq>
2000b208:	bf94      	ite	ls
2000b20a:	2001      	movls	r0, #1
2000b20c:	2000      	movhi	r0, #0
2000b20e:	f85d fb08 	ldr.w	pc, [sp], #8
2000b212:	bf00      	nop

2000b214 <__aeabi_dcmpge>:
2000b214:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b218:	f7ff ffce 	bl	2000b1b8 <__aeabi_cdrcmple>
2000b21c:	bf94      	ite	ls
2000b21e:	2001      	movls	r0, #1
2000b220:	2000      	movhi	r0, #0
2000b222:	f85d fb08 	ldr.w	pc, [sp], #8
2000b226:	bf00      	nop

2000b228 <__aeabi_dcmpgt>:
2000b228:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b22c:	f7ff ffc4 	bl	2000b1b8 <__aeabi_cdrcmple>
2000b230:	bf34      	ite	cc
2000b232:	2001      	movcc	r0, #1
2000b234:	2000      	movcs	r0, #0
2000b236:	f85d fb08 	ldr.w	pc, [sp], #8
2000b23a:	bf00      	nop

2000b23c <__aeabi_d2iz>:
2000b23c:	ea4f 0241 	mov.w	r2, r1, lsl #1
2000b240:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
2000b244:	d215      	bcs.n	2000b272 <__aeabi_d2iz+0x36>
2000b246:	d511      	bpl.n	2000b26c <__aeabi_d2iz+0x30>
2000b248:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
2000b24c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
2000b250:	d912      	bls.n	2000b278 <__aeabi_d2iz+0x3c>
2000b252:	ea4f 23c1 	mov.w	r3, r1, lsl #11
2000b256:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
2000b25a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
2000b25e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000b262:	fa23 f002 	lsr.w	r0, r3, r2
2000b266:	bf18      	it	ne
2000b268:	4240      	negne	r0, r0
2000b26a:	4770      	bx	lr
2000b26c:	f04f 0000 	mov.w	r0, #0
2000b270:	4770      	bx	lr
2000b272:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
2000b276:	d105      	bne.n	2000b284 <__aeabi_d2iz+0x48>
2000b278:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
2000b27c:	bf08      	it	eq
2000b27e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
2000b282:	4770      	bx	lr
2000b284:	f04f 0000 	mov.w	r0, #0
2000b288:	4770      	bx	lr
2000b28a:	bf00      	nop

2000b28c <__aeabi_uldivmod>:
2000b28c:	b94b      	cbnz	r3, 2000b2a2 <__aeabi_uldivmod+0x16>
2000b28e:	b942      	cbnz	r2, 2000b2a2 <__aeabi_uldivmod+0x16>
2000b290:	2900      	cmp	r1, #0
2000b292:	bf08      	it	eq
2000b294:	2800      	cmpeq	r0, #0
2000b296:	d002      	beq.n	2000b29e <__aeabi_uldivmod+0x12>
2000b298:	f04f 31ff 	mov.w	r1, #4294967295
2000b29c:	4608      	mov	r0, r1
2000b29e:	f7ff bf43 	b.w	2000b128 <__aeabi_idiv0>
2000b2a2:	b082      	sub	sp, #8
2000b2a4:	46ec      	mov	ip, sp
2000b2a6:	e92d 5000 	stmdb	sp!, {ip, lr}
2000b2aa:	f000 f805 	bl	2000b2b8 <__gnu_uldivmod_helper>
2000b2ae:	f8dd e004 	ldr.w	lr, [sp, #4]
2000b2b2:	b002      	add	sp, #8
2000b2b4:	bc0c      	pop	{r2, r3}
2000b2b6:	4770      	bx	lr

2000b2b8 <__gnu_uldivmod_helper>:
2000b2b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000b2ba:	4614      	mov	r4, r2
2000b2bc:	461d      	mov	r5, r3
2000b2be:	4606      	mov	r6, r0
2000b2c0:	460f      	mov	r7, r1
2000b2c2:	f000 f9d7 	bl	2000b674 <__udivdi3>
2000b2c6:	fb00 f505 	mul.w	r5, r0, r5
2000b2ca:	fba0 2304 	umull	r2, r3, r0, r4
2000b2ce:	fb04 5401 	mla	r4, r4, r1, r5
2000b2d2:	18e3      	adds	r3, r4, r3
2000b2d4:	1ab6      	subs	r6, r6, r2
2000b2d6:	eb67 0703 	sbc.w	r7, r7, r3
2000b2da:	9b06      	ldr	r3, [sp, #24]
2000b2dc:	e9c3 6700 	strd	r6, r7, [r3]
2000b2e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000b2e2:	bf00      	nop

2000b2e4 <__gnu_ldivmod_helper>:
2000b2e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000b2e6:	4614      	mov	r4, r2
2000b2e8:	461d      	mov	r5, r3
2000b2ea:	4606      	mov	r6, r0
2000b2ec:	460f      	mov	r7, r1
2000b2ee:	f000 f80f 	bl	2000b310 <__divdi3>
2000b2f2:	fb00 f505 	mul.w	r5, r0, r5
2000b2f6:	fba0 2304 	umull	r2, r3, r0, r4
2000b2fa:	fb04 5401 	mla	r4, r4, r1, r5
2000b2fe:	18e3      	adds	r3, r4, r3
2000b300:	1ab6      	subs	r6, r6, r2
2000b302:	eb67 0703 	sbc.w	r7, r7, r3
2000b306:	9b06      	ldr	r3, [sp, #24]
2000b308:	e9c3 6700 	strd	r6, r7, [r3]
2000b30c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000b30e:	bf00      	nop

2000b310 <__divdi3>:
2000b310:	2900      	cmp	r1, #0
2000b312:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000b316:	b085      	sub	sp, #20
2000b318:	f2c0 80c8 	blt.w	2000b4ac <__divdi3+0x19c>
2000b31c:	2600      	movs	r6, #0
2000b31e:	2b00      	cmp	r3, #0
2000b320:	f2c0 80bf 	blt.w	2000b4a2 <__divdi3+0x192>
2000b324:	4689      	mov	r9, r1
2000b326:	4614      	mov	r4, r2
2000b328:	4605      	mov	r5, r0
2000b32a:	469b      	mov	fp, r3
2000b32c:	2b00      	cmp	r3, #0
2000b32e:	d14a      	bne.n	2000b3c6 <__divdi3+0xb6>
2000b330:	428a      	cmp	r2, r1
2000b332:	d957      	bls.n	2000b3e4 <__divdi3+0xd4>
2000b334:	fab2 f382 	clz	r3, r2
2000b338:	b153      	cbz	r3, 2000b350 <__divdi3+0x40>
2000b33a:	f1c3 0020 	rsb	r0, r3, #32
2000b33e:	fa01 f903 	lsl.w	r9, r1, r3
2000b342:	fa25 f800 	lsr.w	r8, r5, r0
2000b346:	fa12 f403 	lsls.w	r4, r2, r3
2000b34a:	409d      	lsls	r5, r3
2000b34c:	ea48 0909 	orr.w	r9, r8, r9
2000b350:	0c27      	lsrs	r7, r4, #16
2000b352:	4648      	mov	r0, r9
2000b354:	4639      	mov	r1, r7
2000b356:	fa1f fb84 	uxth.w	fp, r4
2000b35a:	f7ff fda9 	bl	2000aeb0 <__aeabi_uidiv>
2000b35e:	4639      	mov	r1, r7
2000b360:	4682      	mov	sl, r0
2000b362:	4648      	mov	r0, r9
2000b364:	f7ff fed2 	bl	2000b10c <__aeabi_uidivmod>
2000b368:	0c2a      	lsrs	r2, r5, #16
2000b36a:	fb0b f30a 	mul.w	r3, fp, sl
2000b36e:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
2000b372:	454b      	cmp	r3, r9
2000b374:	d909      	bls.n	2000b38a <__divdi3+0x7a>
2000b376:	eb19 0904 	adds.w	r9, r9, r4
2000b37a:	f10a 3aff 	add.w	sl, sl, #4294967295
2000b37e:	d204      	bcs.n	2000b38a <__divdi3+0x7a>
2000b380:	454b      	cmp	r3, r9
2000b382:	bf84      	itt	hi
2000b384:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000b388:	44a1      	addhi	r9, r4
2000b38a:	ebc3 0909 	rsb	r9, r3, r9
2000b38e:	4639      	mov	r1, r7
2000b390:	4648      	mov	r0, r9
2000b392:	b2ad      	uxth	r5, r5
2000b394:	f7ff fd8c 	bl	2000aeb0 <__aeabi_uidiv>
2000b398:	4639      	mov	r1, r7
2000b39a:	4680      	mov	r8, r0
2000b39c:	4648      	mov	r0, r9
2000b39e:	f7ff feb5 	bl	2000b10c <__aeabi_uidivmod>
2000b3a2:	fb0b fb08 	mul.w	fp, fp, r8
2000b3a6:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000b3aa:	45ab      	cmp	fp, r5
2000b3ac:	d907      	bls.n	2000b3be <__divdi3+0xae>
2000b3ae:	192d      	adds	r5, r5, r4
2000b3b0:	f108 38ff 	add.w	r8, r8, #4294967295
2000b3b4:	d203      	bcs.n	2000b3be <__divdi3+0xae>
2000b3b6:	45ab      	cmp	fp, r5
2000b3b8:	bf88      	it	hi
2000b3ba:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000b3be:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000b3c2:	2700      	movs	r7, #0
2000b3c4:	e003      	b.n	2000b3ce <__divdi3+0xbe>
2000b3c6:	428b      	cmp	r3, r1
2000b3c8:	d957      	bls.n	2000b47a <__divdi3+0x16a>
2000b3ca:	2700      	movs	r7, #0
2000b3cc:	46b8      	mov	r8, r7
2000b3ce:	4642      	mov	r2, r8
2000b3d0:	463b      	mov	r3, r7
2000b3d2:	b116      	cbz	r6, 2000b3da <__divdi3+0xca>
2000b3d4:	4252      	negs	r2, r2
2000b3d6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000b3da:	4619      	mov	r1, r3
2000b3dc:	4610      	mov	r0, r2
2000b3de:	b005      	add	sp, #20
2000b3e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000b3e4:	b922      	cbnz	r2, 2000b3f0 <__divdi3+0xe0>
2000b3e6:	4611      	mov	r1, r2
2000b3e8:	2001      	movs	r0, #1
2000b3ea:	f7ff fd61 	bl	2000aeb0 <__aeabi_uidiv>
2000b3ee:	4604      	mov	r4, r0
2000b3f0:	fab4 f884 	clz	r8, r4
2000b3f4:	f1b8 0f00 	cmp.w	r8, #0
2000b3f8:	d15e      	bne.n	2000b4b8 <__divdi3+0x1a8>
2000b3fa:	ebc4 0809 	rsb	r8, r4, r9
2000b3fe:	0c27      	lsrs	r7, r4, #16
2000b400:	fa1f f984 	uxth.w	r9, r4
2000b404:	2101      	movs	r1, #1
2000b406:	9102      	str	r1, [sp, #8]
2000b408:	4639      	mov	r1, r7
2000b40a:	4640      	mov	r0, r8
2000b40c:	f7ff fd50 	bl	2000aeb0 <__aeabi_uidiv>
2000b410:	4639      	mov	r1, r7
2000b412:	4682      	mov	sl, r0
2000b414:	4640      	mov	r0, r8
2000b416:	f7ff fe79 	bl	2000b10c <__aeabi_uidivmod>
2000b41a:	ea4f 4815 	mov.w	r8, r5, lsr #16
2000b41e:	fb09 f30a 	mul.w	r3, r9, sl
2000b422:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
2000b426:	455b      	cmp	r3, fp
2000b428:	d909      	bls.n	2000b43e <__divdi3+0x12e>
2000b42a:	eb1b 0b04 	adds.w	fp, fp, r4
2000b42e:	f10a 3aff 	add.w	sl, sl, #4294967295
2000b432:	d204      	bcs.n	2000b43e <__divdi3+0x12e>
2000b434:	455b      	cmp	r3, fp
2000b436:	bf84      	itt	hi
2000b438:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000b43c:	44a3      	addhi	fp, r4
2000b43e:	ebc3 0b0b 	rsb	fp, r3, fp
2000b442:	4639      	mov	r1, r7
2000b444:	4658      	mov	r0, fp
2000b446:	b2ad      	uxth	r5, r5
2000b448:	f7ff fd32 	bl	2000aeb0 <__aeabi_uidiv>
2000b44c:	4639      	mov	r1, r7
2000b44e:	4680      	mov	r8, r0
2000b450:	4658      	mov	r0, fp
2000b452:	f7ff fe5b 	bl	2000b10c <__aeabi_uidivmod>
2000b456:	fb09 f908 	mul.w	r9, r9, r8
2000b45a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000b45e:	45a9      	cmp	r9, r5
2000b460:	d907      	bls.n	2000b472 <__divdi3+0x162>
2000b462:	192d      	adds	r5, r5, r4
2000b464:	f108 38ff 	add.w	r8, r8, #4294967295
2000b468:	d203      	bcs.n	2000b472 <__divdi3+0x162>
2000b46a:	45a9      	cmp	r9, r5
2000b46c:	bf88      	it	hi
2000b46e:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000b472:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000b476:	9f02      	ldr	r7, [sp, #8]
2000b478:	e7a9      	b.n	2000b3ce <__divdi3+0xbe>
2000b47a:	fab3 f783 	clz	r7, r3
2000b47e:	2f00      	cmp	r7, #0
2000b480:	d168      	bne.n	2000b554 <__divdi3+0x244>
2000b482:	428b      	cmp	r3, r1
2000b484:	bf2c      	ite	cs
2000b486:	f04f 0900 	movcs.w	r9, #0
2000b48a:	f04f 0901 	movcc.w	r9, #1
2000b48e:	4282      	cmp	r2, r0
2000b490:	bf8c      	ite	hi
2000b492:	464c      	movhi	r4, r9
2000b494:	f049 0401 	orrls.w	r4, r9, #1
2000b498:	2c00      	cmp	r4, #0
2000b49a:	d096      	beq.n	2000b3ca <__divdi3+0xba>
2000b49c:	f04f 0801 	mov.w	r8, #1
2000b4a0:	e795      	b.n	2000b3ce <__divdi3+0xbe>
2000b4a2:	4252      	negs	r2, r2
2000b4a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000b4a8:	43f6      	mvns	r6, r6
2000b4aa:	e73b      	b.n	2000b324 <__divdi3+0x14>
2000b4ac:	4240      	negs	r0, r0
2000b4ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000b4b2:	f04f 36ff 	mov.w	r6, #4294967295
2000b4b6:	e732      	b.n	2000b31e <__divdi3+0xe>
2000b4b8:	fa04 f408 	lsl.w	r4, r4, r8
2000b4bc:	f1c8 0720 	rsb	r7, r8, #32
2000b4c0:	fa35 f307 	lsrs.w	r3, r5, r7
2000b4c4:	fa29 fa07 	lsr.w	sl, r9, r7
2000b4c8:	0c27      	lsrs	r7, r4, #16
2000b4ca:	fa09 fb08 	lsl.w	fp, r9, r8
2000b4ce:	4639      	mov	r1, r7
2000b4d0:	4650      	mov	r0, sl
2000b4d2:	ea43 020b 	orr.w	r2, r3, fp
2000b4d6:	9202      	str	r2, [sp, #8]
2000b4d8:	f7ff fcea 	bl	2000aeb0 <__aeabi_uidiv>
2000b4dc:	4639      	mov	r1, r7
2000b4de:	fa1f f984 	uxth.w	r9, r4
2000b4e2:	4683      	mov	fp, r0
2000b4e4:	4650      	mov	r0, sl
2000b4e6:	f7ff fe11 	bl	2000b10c <__aeabi_uidivmod>
2000b4ea:	9802      	ldr	r0, [sp, #8]
2000b4ec:	fb09 f20b 	mul.w	r2, r9, fp
2000b4f0:	0c03      	lsrs	r3, r0, #16
2000b4f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
2000b4f6:	429a      	cmp	r2, r3
2000b4f8:	d904      	bls.n	2000b504 <__divdi3+0x1f4>
2000b4fa:	191b      	adds	r3, r3, r4
2000b4fc:	f10b 3bff 	add.w	fp, fp, #4294967295
2000b500:	f0c0 80b1 	bcc.w	2000b666 <__divdi3+0x356>
2000b504:	1a9b      	subs	r3, r3, r2
2000b506:	4639      	mov	r1, r7
2000b508:	4618      	mov	r0, r3
2000b50a:	9301      	str	r3, [sp, #4]
2000b50c:	f7ff fcd0 	bl	2000aeb0 <__aeabi_uidiv>
2000b510:	9901      	ldr	r1, [sp, #4]
2000b512:	4682      	mov	sl, r0
2000b514:	4608      	mov	r0, r1
2000b516:	4639      	mov	r1, r7
2000b518:	f7ff fdf8 	bl	2000b10c <__aeabi_uidivmod>
2000b51c:	f8dd c008 	ldr.w	ip, [sp, #8]
2000b520:	fb09 f30a 	mul.w	r3, r9, sl
2000b524:	fa1f f08c 	uxth.w	r0, ip
2000b528:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
2000b52c:	4293      	cmp	r3, r2
2000b52e:	d908      	bls.n	2000b542 <__divdi3+0x232>
2000b530:	1912      	adds	r2, r2, r4
2000b532:	f10a 3aff 	add.w	sl, sl, #4294967295
2000b536:	d204      	bcs.n	2000b542 <__divdi3+0x232>
2000b538:	4293      	cmp	r3, r2
2000b53a:	bf84      	itt	hi
2000b53c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000b540:	1912      	addhi	r2, r2, r4
2000b542:	fa05 f508 	lsl.w	r5, r5, r8
2000b546:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
2000b54a:	ebc3 0802 	rsb	r8, r3, r2
2000b54e:	f8cd e008 	str.w	lr, [sp, #8]
2000b552:	e759      	b.n	2000b408 <__divdi3+0xf8>
2000b554:	f1c7 0020 	rsb	r0, r7, #32
2000b558:	fa03 fa07 	lsl.w	sl, r3, r7
2000b55c:	40c2      	lsrs	r2, r0
2000b55e:	fa35 f300 	lsrs.w	r3, r5, r0
2000b562:	ea42 0b0a 	orr.w	fp, r2, sl
2000b566:	fa21 f800 	lsr.w	r8, r1, r0
2000b56a:	fa01 f907 	lsl.w	r9, r1, r7
2000b56e:	4640      	mov	r0, r8
2000b570:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
2000b574:	ea43 0109 	orr.w	r1, r3, r9
2000b578:	9102      	str	r1, [sp, #8]
2000b57a:	4651      	mov	r1, sl
2000b57c:	fa1f f28b 	uxth.w	r2, fp
2000b580:	9203      	str	r2, [sp, #12]
2000b582:	f7ff fc95 	bl	2000aeb0 <__aeabi_uidiv>
2000b586:	4651      	mov	r1, sl
2000b588:	4681      	mov	r9, r0
2000b58a:	4640      	mov	r0, r8
2000b58c:	f7ff fdbe 	bl	2000b10c <__aeabi_uidivmod>
2000b590:	9b03      	ldr	r3, [sp, #12]
2000b592:	f8dd c008 	ldr.w	ip, [sp, #8]
2000b596:	fb03 f209 	mul.w	r2, r3, r9
2000b59a:	ea4f 401c 	mov.w	r0, ip, lsr #16
2000b59e:	fa14 f307 	lsls.w	r3, r4, r7
2000b5a2:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
2000b5a6:	42a2      	cmp	r2, r4
2000b5a8:	d904      	bls.n	2000b5b4 <__divdi3+0x2a4>
2000b5aa:	eb14 040b 	adds.w	r4, r4, fp
2000b5ae:	f109 39ff 	add.w	r9, r9, #4294967295
2000b5b2:	d352      	bcc.n	2000b65a <__divdi3+0x34a>
2000b5b4:	1aa4      	subs	r4, r4, r2
2000b5b6:	4651      	mov	r1, sl
2000b5b8:	4620      	mov	r0, r4
2000b5ba:	9301      	str	r3, [sp, #4]
2000b5bc:	f7ff fc78 	bl	2000aeb0 <__aeabi_uidiv>
2000b5c0:	4651      	mov	r1, sl
2000b5c2:	4680      	mov	r8, r0
2000b5c4:	4620      	mov	r0, r4
2000b5c6:	f7ff fda1 	bl	2000b10c <__aeabi_uidivmod>
2000b5ca:	9803      	ldr	r0, [sp, #12]
2000b5cc:	f8dd c008 	ldr.w	ip, [sp, #8]
2000b5d0:	fb00 f208 	mul.w	r2, r0, r8
2000b5d4:	fa1f f38c 	uxth.w	r3, ip
2000b5d8:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
2000b5dc:	9b01      	ldr	r3, [sp, #4]
2000b5de:	4282      	cmp	r2, r0
2000b5e0:	d904      	bls.n	2000b5ec <__divdi3+0x2dc>
2000b5e2:	eb10 000b 	adds.w	r0, r0, fp
2000b5e6:	f108 38ff 	add.w	r8, r8, #4294967295
2000b5ea:	d330      	bcc.n	2000b64e <__divdi3+0x33e>
2000b5ec:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
2000b5f0:	fa1f fc83 	uxth.w	ip, r3
2000b5f4:	0c1b      	lsrs	r3, r3, #16
2000b5f6:	1a80      	subs	r0, r0, r2
2000b5f8:	fa1f fe88 	uxth.w	lr, r8
2000b5fc:	ea4f 4a18 	mov.w	sl, r8, lsr #16
2000b600:	fb0c f90e 	mul.w	r9, ip, lr
2000b604:	fb0c fc0a 	mul.w	ip, ip, sl
2000b608:	fb03 c10e 	mla	r1, r3, lr, ip
2000b60c:	fb03 f20a 	mul.w	r2, r3, sl
2000b610:	eb01 4119 	add.w	r1, r1, r9, lsr #16
2000b614:	458c      	cmp	ip, r1
2000b616:	bf88      	it	hi
2000b618:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
2000b61c:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
2000b620:	4570      	cmp	r0, lr
2000b622:	d310      	bcc.n	2000b646 <__divdi3+0x336>
2000b624:	fa1f f989 	uxth.w	r9, r9
2000b628:	fa05 f707 	lsl.w	r7, r5, r7
2000b62c:	eb09 4001 	add.w	r0, r9, r1, lsl #16
2000b630:	bf14      	ite	ne
2000b632:	2200      	movne	r2, #0
2000b634:	2201      	moveq	r2, #1
2000b636:	4287      	cmp	r7, r0
2000b638:	bf2c      	ite	cs
2000b63a:	2700      	movcs	r7, #0
2000b63c:	f002 0701 	andcc.w	r7, r2, #1
2000b640:	2f00      	cmp	r7, #0
2000b642:	f43f aec4 	beq.w	2000b3ce <__divdi3+0xbe>
2000b646:	f108 38ff 	add.w	r8, r8, #4294967295
2000b64a:	2700      	movs	r7, #0
2000b64c:	e6bf      	b.n	2000b3ce <__divdi3+0xbe>
2000b64e:	4282      	cmp	r2, r0
2000b650:	bf84      	itt	hi
2000b652:	4458      	addhi	r0, fp
2000b654:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000b658:	e7c8      	b.n	2000b5ec <__divdi3+0x2dc>
2000b65a:	42a2      	cmp	r2, r4
2000b65c:	bf84      	itt	hi
2000b65e:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000b662:	445c      	addhi	r4, fp
2000b664:	e7a6      	b.n	2000b5b4 <__divdi3+0x2a4>
2000b666:	429a      	cmp	r2, r3
2000b668:	bf84      	itt	hi
2000b66a:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000b66e:	191b      	addhi	r3, r3, r4
2000b670:	e748      	b.n	2000b504 <__divdi3+0x1f4>
2000b672:	bf00      	nop

2000b674 <__udivdi3>:
2000b674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000b678:	460c      	mov	r4, r1
2000b67a:	b083      	sub	sp, #12
2000b67c:	4680      	mov	r8, r0
2000b67e:	4616      	mov	r6, r2
2000b680:	4689      	mov	r9, r1
2000b682:	461f      	mov	r7, r3
2000b684:	4615      	mov	r5, r2
2000b686:	468a      	mov	sl, r1
2000b688:	2b00      	cmp	r3, #0
2000b68a:	d14b      	bne.n	2000b724 <__udivdi3+0xb0>
2000b68c:	428a      	cmp	r2, r1
2000b68e:	d95c      	bls.n	2000b74a <__udivdi3+0xd6>
2000b690:	fab2 f382 	clz	r3, r2
2000b694:	b15b      	cbz	r3, 2000b6ae <__udivdi3+0x3a>
2000b696:	f1c3 0020 	rsb	r0, r3, #32
2000b69a:	fa01 fa03 	lsl.w	sl, r1, r3
2000b69e:	fa28 f200 	lsr.w	r2, r8, r0
2000b6a2:	fa16 f503 	lsls.w	r5, r6, r3
2000b6a6:	fa08 f803 	lsl.w	r8, r8, r3
2000b6aa:	ea42 0a0a 	orr.w	sl, r2, sl
2000b6ae:	0c2e      	lsrs	r6, r5, #16
2000b6b0:	4650      	mov	r0, sl
2000b6b2:	4631      	mov	r1, r6
2000b6b4:	b2af      	uxth	r7, r5
2000b6b6:	f7ff fbfb 	bl	2000aeb0 <__aeabi_uidiv>
2000b6ba:	4631      	mov	r1, r6
2000b6bc:	ea4f 4418 	mov.w	r4, r8, lsr #16
2000b6c0:	4681      	mov	r9, r0
2000b6c2:	4650      	mov	r0, sl
2000b6c4:	f7ff fd22 	bl	2000b10c <__aeabi_uidivmod>
2000b6c8:	fb07 f309 	mul.w	r3, r7, r9
2000b6cc:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
2000b6d0:	4553      	cmp	r3, sl
2000b6d2:	d909      	bls.n	2000b6e8 <__udivdi3+0x74>
2000b6d4:	eb1a 0a05 	adds.w	sl, sl, r5
2000b6d8:	f109 39ff 	add.w	r9, r9, #4294967295
2000b6dc:	d204      	bcs.n	2000b6e8 <__udivdi3+0x74>
2000b6de:	4553      	cmp	r3, sl
2000b6e0:	bf84      	itt	hi
2000b6e2:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000b6e6:	44aa      	addhi	sl, r5
2000b6e8:	ebc3 0a0a 	rsb	sl, r3, sl
2000b6ec:	4631      	mov	r1, r6
2000b6ee:	4650      	mov	r0, sl
2000b6f0:	fa1f f888 	uxth.w	r8, r8
2000b6f4:	f7ff fbdc 	bl	2000aeb0 <__aeabi_uidiv>
2000b6f8:	4631      	mov	r1, r6
2000b6fa:	4604      	mov	r4, r0
2000b6fc:	4650      	mov	r0, sl
2000b6fe:	f7ff fd05 	bl	2000b10c <__aeabi_uidivmod>
2000b702:	fb07 f704 	mul.w	r7, r7, r4
2000b706:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000b70a:	4547      	cmp	r7, r8
2000b70c:	d906      	bls.n	2000b71c <__udivdi3+0xa8>
2000b70e:	3c01      	subs	r4, #1
2000b710:	eb18 0805 	adds.w	r8, r8, r5
2000b714:	d202      	bcs.n	2000b71c <__udivdi3+0xa8>
2000b716:	4547      	cmp	r7, r8
2000b718:	bf88      	it	hi
2000b71a:	3c01      	subhi	r4, #1
2000b71c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000b720:	2600      	movs	r6, #0
2000b722:	e05c      	b.n	2000b7de <__udivdi3+0x16a>
2000b724:	428b      	cmp	r3, r1
2000b726:	d858      	bhi.n	2000b7da <__udivdi3+0x166>
2000b728:	fab3 f683 	clz	r6, r3
2000b72c:	2e00      	cmp	r6, #0
2000b72e:	d15b      	bne.n	2000b7e8 <__udivdi3+0x174>
2000b730:	428b      	cmp	r3, r1
2000b732:	bf2c      	ite	cs
2000b734:	2200      	movcs	r2, #0
2000b736:	2201      	movcc	r2, #1
2000b738:	4285      	cmp	r5, r0
2000b73a:	bf8c      	ite	hi
2000b73c:	4615      	movhi	r5, r2
2000b73e:	f042 0501 	orrls.w	r5, r2, #1
2000b742:	2d00      	cmp	r5, #0
2000b744:	d049      	beq.n	2000b7da <__udivdi3+0x166>
2000b746:	2401      	movs	r4, #1
2000b748:	e049      	b.n	2000b7de <__udivdi3+0x16a>
2000b74a:	b922      	cbnz	r2, 2000b756 <__udivdi3+0xe2>
2000b74c:	4611      	mov	r1, r2
2000b74e:	2001      	movs	r0, #1
2000b750:	f7ff fbae 	bl	2000aeb0 <__aeabi_uidiv>
2000b754:	4605      	mov	r5, r0
2000b756:	fab5 f685 	clz	r6, r5
2000b75a:	2e00      	cmp	r6, #0
2000b75c:	f040 80ba 	bne.w	2000b8d4 <__udivdi3+0x260>
2000b760:	1b64      	subs	r4, r4, r5
2000b762:	0c2f      	lsrs	r7, r5, #16
2000b764:	fa1f fa85 	uxth.w	sl, r5
2000b768:	2601      	movs	r6, #1
2000b76a:	4639      	mov	r1, r7
2000b76c:	4620      	mov	r0, r4
2000b76e:	f7ff fb9f 	bl	2000aeb0 <__aeabi_uidiv>
2000b772:	4639      	mov	r1, r7
2000b774:	ea4f 4b18 	mov.w	fp, r8, lsr #16
2000b778:	4681      	mov	r9, r0
2000b77a:	4620      	mov	r0, r4
2000b77c:	f7ff fcc6 	bl	2000b10c <__aeabi_uidivmod>
2000b780:	fb0a f309 	mul.w	r3, sl, r9
2000b784:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
2000b788:	455b      	cmp	r3, fp
2000b78a:	d909      	bls.n	2000b7a0 <__udivdi3+0x12c>
2000b78c:	eb1b 0b05 	adds.w	fp, fp, r5
2000b790:	f109 39ff 	add.w	r9, r9, #4294967295
2000b794:	d204      	bcs.n	2000b7a0 <__udivdi3+0x12c>
2000b796:	455b      	cmp	r3, fp
2000b798:	bf84      	itt	hi
2000b79a:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000b79e:	44ab      	addhi	fp, r5
2000b7a0:	ebc3 0b0b 	rsb	fp, r3, fp
2000b7a4:	4639      	mov	r1, r7
2000b7a6:	4658      	mov	r0, fp
2000b7a8:	fa1f f888 	uxth.w	r8, r8
2000b7ac:	f7ff fb80 	bl	2000aeb0 <__aeabi_uidiv>
2000b7b0:	4639      	mov	r1, r7
2000b7b2:	4604      	mov	r4, r0
2000b7b4:	4658      	mov	r0, fp
2000b7b6:	f7ff fca9 	bl	2000b10c <__aeabi_uidivmod>
2000b7ba:	fb0a fa04 	mul.w	sl, sl, r4
2000b7be:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000b7c2:	45c2      	cmp	sl, r8
2000b7c4:	d906      	bls.n	2000b7d4 <__udivdi3+0x160>
2000b7c6:	3c01      	subs	r4, #1
2000b7c8:	eb18 0805 	adds.w	r8, r8, r5
2000b7cc:	d202      	bcs.n	2000b7d4 <__udivdi3+0x160>
2000b7ce:	45c2      	cmp	sl, r8
2000b7d0:	bf88      	it	hi
2000b7d2:	3c01      	subhi	r4, #1
2000b7d4:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000b7d8:	e001      	b.n	2000b7de <__udivdi3+0x16a>
2000b7da:	2600      	movs	r6, #0
2000b7dc:	4634      	mov	r4, r6
2000b7de:	4631      	mov	r1, r6
2000b7e0:	4620      	mov	r0, r4
2000b7e2:	b003      	add	sp, #12
2000b7e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000b7e8:	f1c6 0020 	rsb	r0, r6, #32
2000b7ec:	40b3      	lsls	r3, r6
2000b7ee:	fa32 f700 	lsrs.w	r7, r2, r0
2000b7f2:	fa21 fb00 	lsr.w	fp, r1, r0
2000b7f6:	431f      	orrs	r7, r3
2000b7f8:	fa14 f206 	lsls.w	r2, r4, r6
2000b7fc:	fa28 f100 	lsr.w	r1, r8, r0
2000b800:	4658      	mov	r0, fp
2000b802:	ea4f 4a17 	mov.w	sl, r7, lsr #16
2000b806:	4311      	orrs	r1, r2
2000b808:	9100      	str	r1, [sp, #0]
2000b80a:	4651      	mov	r1, sl
2000b80c:	b2bb      	uxth	r3, r7
2000b80e:	9301      	str	r3, [sp, #4]
2000b810:	f7ff fb4e 	bl	2000aeb0 <__aeabi_uidiv>
2000b814:	4651      	mov	r1, sl
2000b816:	40b5      	lsls	r5, r6
2000b818:	4681      	mov	r9, r0
2000b81a:	4658      	mov	r0, fp
2000b81c:	f7ff fc76 	bl	2000b10c <__aeabi_uidivmod>
2000b820:	9c01      	ldr	r4, [sp, #4]
2000b822:	9800      	ldr	r0, [sp, #0]
2000b824:	fb04 f309 	mul.w	r3, r4, r9
2000b828:	ea4f 4c10 	mov.w	ip, r0, lsr #16
2000b82c:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
2000b830:	455b      	cmp	r3, fp
2000b832:	d905      	bls.n	2000b840 <__udivdi3+0x1cc>
2000b834:	eb1b 0b07 	adds.w	fp, fp, r7
2000b838:	f109 39ff 	add.w	r9, r9, #4294967295
2000b83c:	f0c0 808e 	bcc.w	2000b95c <__udivdi3+0x2e8>
2000b840:	ebc3 0b0b 	rsb	fp, r3, fp
2000b844:	4651      	mov	r1, sl
2000b846:	4658      	mov	r0, fp
2000b848:	f7ff fb32 	bl	2000aeb0 <__aeabi_uidiv>
2000b84c:	4651      	mov	r1, sl
2000b84e:	4604      	mov	r4, r0
2000b850:	4658      	mov	r0, fp
2000b852:	f7ff fc5b 	bl	2000b10c <__aeabi_uidivmod>
2000b856:	9801      	ldr	r0, [sp, #4]
2000b858:	9a00      	ldr	r2, [sp, #0]
2000b85a:	fb00 f304 	mul.w	r3, r0, r4
2000b85e:	fa1f fc82 	uxth.w	ip, r2
2000b862:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
2000b866:	4293      	cmp	r3, r2
2000b868:	d906      	bls.n	2000b878 <__udivdi3+0x204>
2000b86a:	3c01      	subs	r4, #1
2000b86c:	19d2      	adds	r2, r2, r7
2000b86e:	d203      	bcs.n	2000b878 <__udivdi3+0x204>
2000b870:	4293      	cmp	r3, r2
2000b872:	d901      	bls.n	2000b878 <__udivdi3+0x204>
2000b874:	19d2      	adds	r2, r2, r7
2000b876:	3c01      	subs	r4, #1
2000b878:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000b87c:	b2a8      	uxth	r0, r5
2000b87e:	1ad2      	subs	r2, r2, r3
2000b880:	0c2d      	lsrs	r5, r5, #16
2000b882:	fa1f fc84 	uxth.w	ip, r4
2000b886:	0c23      	lsrs	r3, r4, #16
2000b888:	fb00 f70c 	mul.w	r7, r0, ip
2000b88c:	fb00 fe03 	mul.w	lr, r0, r3
2000b890:	fb05 e10c 	mla	r1, r5, ip, lr
2000b894:	fb05 f503 	mul.w	r5, r5, r3
2000b898:	eb01 4117 	add.w	r1, r1, r7, lsr #16
2000b89c:	458e      	cmp	lr, r1
2000b89e:	bf88      	it	hi
2000b8a0:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
2000b8a4:	eb05 4511 	add.w	r5, r5, r1, lsr #16
2000b8a8:	42aa      	cmp	r2, r5
2000b8aa:	d310      	bcc.n	2000b8ce <__udivdi3+0x25a>
2000b8ac:	b2bf      	uxth	r7, r7
2000b8ae:	fa08 f606 	lsl.w	r6, r8, r6
2000b8b2:	eb07 4201 	add.w	r2, r7, r1, lsl #16
2000b8b6:	bf14      	ite	ne
2000b8b8:	f04f 0e00 	movne.w	lr, #0
2000b8bc:	f04f 0e01 	moveq.w	lr, #1
2000b8c0:	4296      	cmp	r6, r2
2000b8c2:	bf2c      	ite	cs
2000b8c4:	2600      	movcs	r6, #0
2000b8c6:	f00e 0601 	andcc.w	r6, lr, #1
2000b8ca:	2e00      	cmp	r6, #0
2000b8cc:	d087      	beq.n	2000b7de <__udivdi3+0x16a>
2000b8ce:	3c01      	subs	r4, #1
2000b8d0:	2600      	movs	r6, #0
2000b8d2:	e784      	b.n	2000b7de <__udivdi3+0x16a>
2000b8d4:	40b5      	lsls	r5, r6
2000b8d6:	f1c6 0120 	rsb	r1, r6, #32
2000b8da:	fa24 f901 	lsr.w	r9, r4, r1
2000b8de:	fa28 f201 	lsr.w	r2, r8, r1
2000b8e2:	0c2f      	lsrs	r7, r5, #16
2000b8e4:	40b4      	lsls	r4, r6
2000b8e6:	4639      	mov	r1, r7
2000b8e8:	4648      	mov	r0, r9
2000b8ea:	4322      	orrs	r2, r4
2000b8ec:	9200      	str	r2, [sp, #0]
2000b8ee:	f7ff fadf 	bl	2000aeb0 <__aeabi_uidiv>
2000b8f2:	4639      	mov	r1, r7
2000b8f4:	fa1f fa85 	uxth.w	sl, r5
2000b8f8:	4683      	mov	fp, r0
2000b8fa:	4648      	mov	r0, r9
2000b8fc:	f7ff fc06 	bl	2000b10c <__aeabi_uidivmod>
2000b900:	9b00      	ldr	r3, [sp, #0]
2000b902:	0c1a      	lsrs	r2, r3, #16
2000b904:	fb0a f30b 	mul.w	r3, sl, fp
2000b908:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
2000b90c:	42a3      	cmp	r3, r4
2000b90e:	d903      	bls.n	2000b918 <__udivdi3+0x2a4>
2000b910:	1964      	adds	r4, r4, r5
2000b912:	f10b 3bff 	add.w	fp, fp, #4294967295
2000b916:	d327      	bcc.n	2000b968 <__udivdi3+0x2f4>
2000b918:	1ae4      	subs	r4, r4, r3
2000b91a:	4639      	mov	r1, r7
2000b91c:	4620      	mov	r0, r4
2000b91e:	f7ff fac7 	bl	2000aeb0 <__aeabi_uidiv>
2000b922:	4639      	mov	r1, r7
2000b924:	4681      	mov	r9, r0
2000b926:	4620      	mov	r0, r4
2000b928:	f7ff fbf0 	bl	2000b10c <__aeabi_uidivmod>
2000b92c:	9800      	ldr	r0, [sp, #0]
2000b92e:	fb0a f309 	mul.w	r3, sl, r9
2000b932:	fa1f fc80 	uxth.w	ip, r0
2000b936:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
2000b93a:	42a3      	cmp	r3, r4
2000b93c:	d908      	bls.n	2000b950 <__udivdi3+0x2dc>
2000b93e:	1964      	adds	r4, r4, r5
2000b940:	f109 39ff 	add.w	r9, r9, #4294967295
2000b944:	d204      	bcs.n	2000b950 <__udivdi3+0x2dc>
2000b946:	42a3      	cmp	r3, r4
2000b948:	bf84      	itt	hi
2000b94a:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000b94e:	1964      	addhi	r4, r4, r5
2000b950:	fa08 f806 	lsl.w	r8, r8, r6
2000b954:	1ae4      	subs	r4, r4, r3
2000b956:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
2000b95a:	e706      	b.n	2000b76a <__udivdi3+0xf6>
2000b95c:	455b      	cmp	r3, fp
2000b95e:	bf84      	itt	hi
2000b960:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000b964:	44bb      	addhi	fp, r7
2000b966:	e76b      	b.n	2000b840 <__udivdi3+0x1cc>
2000b968:	42a3      	cmp	r3, r4
2000b96a:	bf84      	itt	hi
2000b96c:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000b970:	1964      	addhi	r4, r4, r5
2000b972:	e7d1      	b.n	2000b918 <__udivdi3+0x2a4>
2000b974:	6867694c 	.word	0x6867694c
2000b978:	73207374 	.word	0x73207374
2000b97c:	203a7465 	.word	0x203a7465
2000b980:	78257830 	.word	0x78257830
2000b984:	00000a0d 	.word	0x00000a0d
2000b988:	30746962 	.word	0x30746962
2000b98c:	0964253a 	.word	0x0964253a
2000b990:	31746962 	.word	0x31746962
2000b994:	0964253a 	.word	0x0964253a
2000b998:	32746962 	.word	0x32746962
2000b99c:	0964253a 	.word	0x0964253a
2000b9a0:	00000a0d 	.word	0x00000a0d
2000b9a4:	474e4144 	.word	0x474e4144
2000b9a8:	5a205245 	.word	0x5a205245
2000b9ac:	3a454e4f 	.word	0x3a454e4f
2000b9b0:	76694c20 	.word	0x76694c20
2000b9b4:	69662d65 	.word	0x69662d65
2000b9b8:	65206572 	.word	0x65206572
2000b9bc:	6c62616e 	.word	0x6c62616e
2000b9c0:	0d2e6465 	.word	0x0d2e6465
2000b9c4:	00000000 	.word	0x00000000
2000b9c8:	6576694c 	.word	0x6576694c
2000b9cc:	7269662d 	.word	0x7269662d
2000b9d0:	69642065 	.word	0x69642065
2000b9d4:	6c626173 	.word	0x6c626173
2000b9d8:	0d2e6465 	.word	0x0d2e6465
2000b9dc:	00000000 	.word	0x00000000
2000b9e0:	4f525245 	.word	0x4f525245
2000b9e4:	41203a52 	.word	0x41203a52
2000b9e8:	6d657474 	.word	0x6d657474
2000b9ec:	64657470 	.word	0x64657470
2000b9f0:	206f7420 	.word	0x206f7420
2000b9f4:	65726966 	.word	0x65726966
2000b9f8:	74697720 	.word	0x74697720
2000b9fc:	74756f68 	.word	0x74756f68
2000ba00:	76696c20 	.word	0x76696c20
2000ba04:	69662065 	.word	0x69662065
2000ba08:	65206572 	.word	0x65206572
2000ba0c:	6c62616e 	.word	0x6c62616e
2000ba10:	0d726465 	.word	0x0d726465
2000ba14:	00000000 	.word	0x00000000
2000ba18:	69676542 	.word	0x69676542
2000ba1c:	6e696e6e 	.word	0x6e696e6e
2000ba20:	75612067 	.word	0x75612067
2000ba24:	616d6f74 	.word	0x616d6f74
2000ba28:	20646574 	.word	0x20646574
2000ba2c:	6b656573 	.word	0x6b656573
2000ba30:	646e612d 	.word	0x646e612d
2000ba34:	7365642d 	.word	0x7365642d
2000ba38:	796f7274 	.word	0x796f7274
2000ba3c:	00000d21 	.word	0x00000d21
2000ba40:	25203a78 	.word	0x25203a78
2000ba44:	3a790964 	.word	0x3a790964
2000ba48:	0d642520 	.word	0x0d642520
2000ba4c:	0000000a 	.word	0x0000000a
2000ba50:	6e6f2058 	.word	0x6e6f2058
2000ba54:	72617420 	.word	0x72617420
2000ba58:	21746567 	.word	0x21746567
2000ba5c:	0000000d 	.word	0x0000000d
2000ba60:	6e6f2059 	.word	0x6e6f2059
2000ba64:	72617420 	.word	0x72617420
2000ba68:	21746567 	.word	0x21746567
2000ba6c:	0000000d 	.word	0x0000000d
2000ba70:	67726154 	.word	0x67726154
2000ba74:	61207465 	.word	0x61207465
2000ba78:	69757163 	.word	0x69757163
2000ba7c:	2c646572 	.word	0x2c646572
2000ba80:	72696620 	.word	0x72696620
2000ba84:	21676e69 	.word	0x21676e69
2000ba88:	0000000d 	.word	0x0000000d
2000ba8c:	726f6241 	.word	0x726f6241
2000ba90:	676e6974 	.word	0x676e6974
2000ba94:	65657320 	.word	0x65657320
2000ba98:	6e612d6b 	.word	0x6e612d6b
2000ba9c:	65642d64 	.word	0x65642d64
2000baa0:	6f727473 	.word	0x6f727473
2000baa4:	20262079 	.word	0x20262079
2000baa8:	61736964 	.word	0x61736964
2000baac:	6e696c62 	.word	0x6e696c62
2000bab0:	696c2067 	.word	0x696c2067
2000bab4:	662d6576 	.word	0x662d6576
2000bab8:	0d657269 	.word	0x0d657269
2000babc:	00000000 	.word	0x00000000
2000bac0:	7270205a 	.word	0x7270205a
2000bac4:	65737365 	.word	0x65737365
2000bac8:	61202c64 	.word	0x61202c64
2000bacc:	76697463 	.word	0x76697463
2000bad0:	6e697461 	.word	0x6e697461
2000bad4:	72742067 	.word	0x72742067
2000bad8:	65676769 	.word	0x65676769
2000badc:	6f732072 	.word	0x6f732072
2000bae0:	6f6e656c 	.word	0x6f6e656c
2000bae4:	000d6469 	.word	0x000d6469
2000bae8:	2e4e2e41 	.word	0x2e4e2e41
2000baec:	2e532e54 	.word	0x2e532e54
2000baf0:	30303320 	.word	0x30303320
2000baf4:	72202c30 	.word	0x72202c30
2000baf8:	79646165 	.word	0x79646165
2000bafc:	726f6620 	.word	0x726f6620
2000bb00:	74636120 	.word	0x74636120
2000bb04:	216e6f69 	.word	0x216e6f69
2000bb08:	0000000d 	.word	0x0000000d
2000bb0c:	6e676973 	.word	0x6e676973
2000bb10:	72757461 	.word	0x72757461
2000bb14:	25203a65 	.word	0x25203a65
2000bb18:	3a780964 	.word	0x3a780964
2000bb1c:	09642520 	.word	0x09642520
2000bb20:	25203a79 	.word	0x25203a79
2000bb24:	3a770964 	.word	0x3a770964
2000bb28:	09642520 	.word	0x09642520
2000bb2c:	25203a68 	.word	0x25203a68
2000bb30:	6e610964 	.word	0x6e610964
2000bb34:	3a656c67 	.word	0x3a656c67
2000bb38:	0d642520 	.word	0x0d642520
2000bb3c:	0000000a 	.word	0x0000000a
2000bb40:	63656863 	.word	0x63656863
2000bb44:	6d75736b 	.word	0x6d75736b
2000bb48:	72726520 	.word	0x72726520
2000bb4c:	0021726f 	.word	0x0021726f
2000bb50:	4f545541 	.word	0x4f545541
2000bb54:	00002020 	.word	0x00002020
2000bb58:	4d524f4e 	.word	0x4d524f4e
2000bb5c:	00004c41 	.word	0x00004c41
2000bb60:	44414f4c 	.word	0x44414f4c
2000bb64:	00004445 	.word	0x00004445
2000bb68:	41454c43 	.word	0x41454c43
2000bb6c:	00002052 	.word	0x00002052
2000bb70:	64333025 	.word	0x64333025
2000bb74:	00000000 	.word	0x00000000
2000bb78:	00003a58 	.word	0x00003a58
2000bb7c:	00003a59 	.word	0x00003a59
2000bb80:	74736944 	.word	0x74736944
2000bb84:	0000003a 	.word	0x0000003a
2000bb88:	6d616843 	.word	0x6d616843
2000bb8c:	3a726562 	.word	0x3a726562
2000bb90:	00000000 	.word	0x00000000
2000bb94:	65646f4d 	.word	0x65646f4d
2000bb98:	0000003a 	.word	0x0000003a
2000bb9c:	70616548 	.word	0x70616548
2000bba0:	646e6120 	.word	0x646e6120
2000bba4:	61747320 	.word	0x61747320
2000bba8:	63206b63 	.word	0x63206b63
2000bbac:	696c6c6f 	.word	0x696c6c6f
2000bbb0:	6e6f6973 	.word	0x6e6f6973
2000bbb4:	0000000a 	.word	0x0000000a

2000bbb8 <g_config_reg_lut>:
2000bbb8:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
2000bbc8:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
2000bbd8:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
2000bbe8:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
2000bbf8:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
2000bc08:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
2000bc18:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
2000bc28:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

2000bc38 <g_gpio_irqn_lut>:
2000bc38:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
2000bc48:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
2000bc58:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
2000bc68:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

2000bc78 <dac_ctrl_reg_lut>:
2000bc78:	40020060 400200a0 400200e0              `..@...@...@

2000bc84 <dac_enable_masks_lut>:
2000bc84:	00000010 00000020 00000040              .... ...@...

2000bc90 <p_mtd_data>:
2000bc90:	60080010                                ...`

2000bc94 <C.18.3510>:
2000bc94:	00040200                                ....

2000bc98 <C.18.2576>:
2000bc98:	00000001 00000002 00000004 00000001     ................

2000bca8 <g_ace_channel_0_name>:
2000bca8:	5f444453 00000030                       SDD_0...

2000bcb0 <channel_type_lut>:
2000bcb0:	01000000 01000002 00000002 00ffff00     ................
2000bcc0:	01000000 01000002 00000002 00ffff00     ................
2000bcd0:	01000000 ffffff02 000000ff 00ffff00     ................

2000bce0 <channel_quad_lut>:
2000bce0:	000000ff 01010100 ffffff01 ffffffff     ................
2000bcf0:	020202ff 03030302 ffffff03 ffffffff     ................
2000bd00:	040404ff ffffff04 ffffffff ffffffff     ................

2000bd10 <_global_impure_ptr>:
2000bd10:	2000bfd8 00000043                       ... C...

2000bd18 <blanks.3595>:
2000bd18:	20202020 20202020 20202020 20202020                     

2000bd28 <zeroes.3596>:
2000bd28:	30303030 30303030 30303030 30303030     0000000000000000
2000bd38:	33323130 37363534 42413938 46454443     0123456789ABCDEF
2000bd48:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
2000bd58:	006e616e 33323130 37363534 62613938     nan.0123456789ab
2000bd68:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
2000bd78:	00000030                                0...

2000bd7c <blanks.3577>:
2000bd7c:	20202020 20202020 20202020 20202020                     

2000bd8c <zeroes.3578>:
2000bd8c:	30303030 30303030 30303030 30303030     0000000000000000
2000bd9c:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

2000bdac <__sf_fake_stdin>:
	...

2000bdcc <__sf_fake_stdout>:
	...

2000bdec <__sf_fake_stderr>:
	...

2000be0c <charset>:
2000be0c:	2000be44                                D.. 

2000be10 <lconv>:
2000be10:	2000be40 2000b9c4 2000b9c4 2000b9c4     @.. ... ... ... 
2000be20:	2000b9c4 2000b9c4 2000b9c4 2000b9c4     ... ... ... ... 
2000be30:	2000b9c4 2000b9c4 ffffffff ffffffff     ... ... ........
2000be40:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

2000be50 <__mprec_tens>:
2000be50:	00000000 3ff00000 00000000 40240000     .......?......$@
2000be60:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
2000be70:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
2000be80:	00000000 412e8480 00000000 416312d0     .......A......cA
2000be90:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
2000bea0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
2000beb0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
2000bec0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
2000bed0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
2000bee0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
2000bef0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
2000bf00:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
2000bf10:	79d99db4 44ea7843                       ...yCx.D

2000bf18 <p05.2463>:
2000bf18:	00000005 00000019 0000007d 00000000     ........}.......

2000bf28 <__mprec_bigtens>:
2000bf28:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
2000bf38:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
2000bf48:	7f73bf3c 75154fdd                       <.s..O.u

2000bf50 <__mprec_tinytens>:
2000bf50:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
2000bf60:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
2000bf70:	64ac6f43 0ac80628                       Co.d(...

2000bf78 <_init>:
2000bf78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000bf7a:	bf00      	nop
2000bf7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000bf7e:	bc08      	pop	{r3}
2000bf80:	469e      	mov	lr, r3
2000bf82:	4770      	bx	lr

2000bf84 <_fini>:
2000bf84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000bf86:	bf00      	nop
2000bf88:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000bf8a:	bc08      	pop	{r3}
2000bf8c:	469e      	mov	lr, r3
2000bf8e:	4770      	bx	lr

2000bf90 <__frame_dummy_init_array_entry>:
2000bf90:	0485 2000                                   ... 

2000bf94 <__do_global_dtors_aux_fini_array_entry>:
2000bf94:	0471 2000                                   q.. 
