{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542850259804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542850259804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 22:30:59 2018 " "Processing started: Wed Nov 21 22:30:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542850259804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1542850259804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elecroIII -c elecroIII --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off elecroIII -c elecroIII --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1542850259804 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1542850261139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1542850261139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/VGA_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542850274393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1542850274393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometer.v 1 1 " "Found 1 design units, including 1 entities, in source file cronometer.v" { { "Info" "ISGN_ENTITY_NAME" "1 cronometer " "Found entity 1: cronometer" {  } { { "cronometer.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/cronometer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542850274409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1542850274409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/pll1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542850274440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1542850274440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elecroiii.bdf 1 1 " "Found 1 design units, including 1 entities, in source file elecroiii.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 elecroIII " "Found entity 1: elecroIII" {  } { { "elecroIII.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/VGA/elecroIII.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542850274456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1542850274456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file rgb_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_controller " "Found entity 1: RGB_controller" {  } { { "RGB_controller.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/RGB_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542850274478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1542850274478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onek_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file onek_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_k_clock " "Found entity 1: one_k_clock" {  } { { "onek_clock.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/onek_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542850274494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1542850274494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_clock " "Found entity 1: VGA_clock" {  } { { "VGA_clock.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/VGA_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542850274525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1542850274525 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "elecroIII " "Elaborating entity \"elecroIII\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1542850275180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:inst " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:inst\"" {  } { { "elecroIII.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.1/VGA/elecroIII.bdf" { { 288 936 1096 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1542850275196 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.v(27) " "Verilog HDL assignment warning at VGA_controller.v(27): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/VGA_controller.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275211 "|elecroIII|VGA_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.v(32) " "Verilog HDL assignment warning at VGA_controller.v(32): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/VGA_controller.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275211 "|elecroIII|VGA_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.v(37) " "Verilog HDL assignment warning at VGA_controller.v(37): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/VGA_controller.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275211 "|elecroIII|VGA_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.v(41) " "Verilog HDL assignment warning at VGA_controller.v(41): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/VGA_controller.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275211 "|elecroIII|VGA_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.v(44) " "Verilog HDL assignment warning at VGA_controller.v(44): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/VGA_controller.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275211 "|elecroIII|VGA_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.v(66) " "Verilog HDL assignment warning at VGA_controller.v(66): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/VGA_controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275211 "|elecroIII|VGA_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.v(69) " "Verilog HDL assignment warning at VGA_controller.v(69): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/VGA_controller.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275211 "|elecroIII|VGA_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.v(73) " "Verilog HDL assignment warning at VGA_controller.v(73): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/VGA_controller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275211 "|elecroIII|VGA_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.v(77) " "Verilog HDL assignment warning at VGA_controller.v(77): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/VGA_controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275211 "|elecroIII|VGA_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.v(80) " "Verilog HDL assignment warning at VGA_controller.v(80): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/VGA_controller.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275211 "|elecroIII|VGA_controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_clock VGA_clock:inst4 " "Elaborating entity \"VGA_clock\" for hierarchy \"VGA_clock:inst4\"" {  } { { "elecroIII.bdf" "inst4" { Schematic "C:/intelFPGA_lite/18.1/VGA/elecroIII.bdf" { { 256 304 456 336 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1542850275211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB_controller RGB_controller:inst27 " "Elaborating entity \"RGB_controller\" for hierarchy \"RGB_controller:inst27\"" {  } { { "elecroIII.bdf" "inst27" { Schematic "C:/intelFPGA_lite/18.1/VGA/elecroIII.bdf" { { 272 1576 1752 448 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1542850275227 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RGB_controller.v(39) " "Verilog HDL assignment warning at RGB_controller.v(39): truncated value with size 32 to match size of target (4)" {  } { { "RGB_controller.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/RGB_controller.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275242 "|elecroIII|RGB_controller:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RGB_controller.v(40) " "Verilog HDL assignment warning at RGB_controller.v(40): truncated value with size 32 to match size of target (4)" {  } { { "RGB_controller.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/RGB_controller.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275242 "|elecroIII|RGB_controller:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RGB_controller.v(42) " "Verilog HDL assignment warning at RGB_controller.v(42): truncated value with size 32 to match size of target (4)" {  } { { "RGB_controller.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/RGB_controller.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275242 "|elecroIII|RGB_controller:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RGB_controller.v(43) " "Verilog HDL assignment warning at RGB_controller.v(43): truncated value with size 32 to match size of target (4)" {  } { { "RGB_controller.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/RGB_controller.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275242 "|elecroIII|RGB_controller:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RGB_controller.v(45) " "Verilog HDL assignment warning at RGB_controller.v(45): truncated value with size 32 to match size of target (4)" {  } { { "RGB_controller.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/RGB_controller.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275242 "|elecroIII|RGB_controller:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RGB_controller.v(46) " "Verilog HDL assignment warning at RGB_controller.v(46): truncated value with size 32 to match size of target (4)" {  } { { "RGB_controller.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/RGB_controller.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275242 "|elecroIII|RGB_controller:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 RGB_controller.v(53) " "Verilog HDL assignment warning at RGB_controller.v(53): truncated value with size 32 to match size of target (11)" {  } { { "RGB_controller.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/RGB_controller.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275242 "|elecroIII|RGB_controller:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RGB_controller.v(74) " "Verilog HDL assignment warning at RGB_controller.v(74): truncated value with size 32 to match size of target (4)" {  } { { "RGB_controller.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/RGB_controller.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275242 "|elecroIII|RGB_controller:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RGB_controller.v(75) " "Verilog HDL assignment warning at RGB_controller.v(75): truncated value with size 32 to match size of target (4)" {  } { { "RGB_controller.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/RGB_controller.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275242 "|elecroIII|RGB_controller:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RGB_controller.v(77) " "Verilog HDL assignment warning at RGB_controller.v(77): truncated value with size 32 to match size of target (4)" {  } { { "RGB_controller.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/RGB_controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275242 "|elecroIII|RGB_controller:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RGB_controller.v(78) " "Verilog HDL assignment warning at RGB_controller.v(78): truncated value with size 32 to match size of target (4)" {  } { { "RGB_controller.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/RGB_controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275242 "|elecroIII|RGB_controller:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RGB_controller.v(80) " "Verilog HDL assignment warning at RGB_controller.v(80): truncated value with size 32 to match size of target (4)" {  } { { "RGB_controller.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/RGB_controller.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275242 "|elecroIII|RGB_controller:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RGB_controller.v(81) " "Verilog HDL assignment warning at RGB_controller.v(81): truncated value with size 32 to match size of target (4)" {  } { { "RGB_controller.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/RGB_controller.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275242 "|elecroIII|RGB_controller:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cronometer cronometer:inst3 " "Elaborating entity \"cronometer\" for hierarchy \"cronometer:inst3\"" {  } { { "elecroIII.bdf" "inst3" { Schematic "C:/intelFPGA_lite/18.1/VGA/elecroIII.bdf" { { 504 1048 1240 616 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1542850275258 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "res cronometer.v(13) " "Verilog HDL or VHDL warning at cronometer.v(13): object \"res\" assigned a value but never read" {  } { { "cronometer.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/cronometer.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542850275258 "|elecroIII|cronometer:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cronometer.v(45) " "Verilog HDL assignment warning at cronometer.v(45): truncated value with size 32 to match size of target (8)" {  } { { "cronometer.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/cronometer.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275258 "|elecroIII|cronometer:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cronometer.v(51) " "Verilog HDL assignment warning at cronometer.v(51): truncated value with size 32 to match size of target (6)" {  } { { "cronometer.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/cronometer.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275258 "|elecroIII|cronometer:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cronometer.v(56) " "Verilog HDL assignment warning at cronometer.v(56): truncated value with size 32 to match size of target (6)" {  } { { "cronometer.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/cronometer.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275258 "|elecroIII|cronometer:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cronometer.v(60) " "Verilog HDL assignment warning at cronometer.v(60): truncated value with size 32 to match size of target (10)" {  } { { "cronometer.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/cronometer.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275258 "|elecroIII|cronometer:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_k_clock one_k_clock:inst2 " "Elaborating entity \"one_k_clock\" for hierarchy \"one_k_clock:inst2\"" {  } { { "elecroIII.bdf" "inst2" { Schematic "C:/intelFPGA_lite/18.1/VGA/elecroIII.bdf" { { 536 664 816 616 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1542850275274 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 onek_clock.v(13) " "Verilog HDL assignment warning at onek_clock.v(13): truncated value with size 32 to match size of target (16)" {  } { { "onek_clock.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/onek_clock.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542850275280 "|elecroIII|one_k_clock:inst2"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542850275728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 22:31:15 2018 " "Processing ended: Wed Nov 21 22:31:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542850275728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542850275728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542850275728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1542850275728 ""}
