# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Projekt.srcs/sources_1/new/clock_enable.vhd" \
"../../../../Projekt.srcs/sources_1/new/cnt_up_down.vhd" \
"../../../../Projekt.srcs/sources_1/new/hex_7seg.vhd" \
"../../../../Projekt.srcs/sources_1/new/river_7seg_4digits.vhd" \
"../../../../Projekt.srcs/sim_1/new/tb_driver_7seg_4digits.vhd" \

# Do not sort compile order
nosort
