[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  15222       tick       2477101       1108666       1062862       2477101 
      2  15222       tick       4541099       2169573       2151014       4541099 
      3  15222       tick       4541302       2169385       2152111       4541302 
      4  15222       tick       4548094       2173138       2157241       4548094 
      5  15222       tick       4424511       2114105       2099401       4424511 
      6  15222       tick       4657498       2224948       2204511       4657498 
      7  15222       tick       4550914       2174515       2159044       4550914 
      8  15222       tick       4536733       2169592       2145975       4536733 
      9  15222       tick       4541438       2169565       2147477       4541438 
     10  15222       tick       4547391       2172042       2152740       4547391 
     11  15222       tick       4550224       2175153       2159539       4550224 
     12  15222       tick       4537012       2168076       2153056       4537012 
     13  15222       tick       4530025       2162250       2145238       4530025 
     14  15222       tick       4546684       2171394       2152750       4546684 
     15  15222       tick       4548280       2172606       2154364       4548280 
     16  15222       tick       4541145       2169188       2146403       4541145 
     17  15222       tick       4535941       2167666       2151068       4535941 
     18  15222       tick       4543301       2170339       2153560       4543301 
     19  15222       tick       4537547       2169183       2148188       4537547 
     20  15222       exit       3210652       1534449       1519201       3210652 
