# system info Computer_System on 2019.01.07.13:50:38
system_info:
name,value
DEVICE,5CSEBA6U23I7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1546886838
#
#
# Files generated for Computer_System on 2019.01.07.13:50:38
files:
filepath,kind,attributes,module,is_top
simulation/Computer_System.v,VERILOG,,Computer_System,true
simulation/submodules/altera_up_avalon_adv_adc.v,VERILOG,,Computer_System_ADC,false
simulation/submodules/Computer_System_ADC.v,VERILOG,,Computer_System_ADC,false
simulation/submodules/Computer_System_ARM_A9_HPS.v,VERILOG,,Computer_System_ARM_A9_HPS,false
simulation/submodules/Computer_System_Arduino_GPIO.v,VERILOG,,Computer_System_Arduino_GPIO,false
simulation/submodules/Computer_System_Arduino_Reset_N.v,VERILOG,,Computer_System_Arduino_Reset_N,false
simulation/submodules/Computer_System_Expansion_JP1.v,VERILOG,,Computer_System_Expansion_JP1,false
simulation/submodules/altera_address_span_extender.sv,SYSTEM_VERILOG,,altera_address_span_extender,false
simulation/submodules/Computer_System_Interval_Timer.v,VERILOG,,Computer_System_Interval_Timer,false
simulation/submodules/Computer_System_JTAG_UART.v,VERILOG,,Computer_System_JTAG_UART,false
simulation/submodules/Computer_System_JTAG_to_FPGA_Bridge.v,VERILOG,,Computer_System_JTAG_to_FPGA_Bridge,false
simulation/submodules/Computer_System_LEDs.v,VERILOG,,Computer_System_LEDs,false
simulation/submodules/Computer_System_Nios2.v,VERILOG,,Computer_System_Nios2,false
simulation/submodules/Computer_System_Nios2_2nd_Core.v,VERILOG,,Computer_System_Nios2_2nd_Core,false
simulation/submodules/fpoint_wrapper.v,VERILOG,,fpoint_wrapper,false
simulation/submodules/fpoint_qsys.v,VERILOG,,fpoint_wrapper,false
simulation/submodules/fpoint_hw_qsys.v,VERILOG,,fpoint_wrapper,false
simulation/submodules/Computer_System_Nios2_2nd_Core_SRAM.hex,HEX,,Computer_System_Nios2_2nd_Core_SRAM,false
simulation/submodules/Computer_System_Nios2_2nd_Core_SRAM.v,VERILOG,,Computer_System_Nios2_2nd_Core_SRAM,false
simulation/submodules/Computer_System_Nios2_SRAM.hex,HEX,,Computer_System_Nios2_SRAM,false
simulation/submodules/Computer_System_Nios2_SRAM.v,VERILOG,,Computer_System_Nios2_SRAM,false
simulation/submodules/Computer_System_Onchip_SRAM.hex,HEX,,Computer_System_Onchip_SRAM,false
simulation/submodules/Computer_System_Onchip_SRAM.v,VERILOG,,Computer_System_Onchip_SRAM,false
simulation/submodules/Computer_System_Pushbuttons.v,VERILOG,,Computer_System_Pushbuttons,false
simulation/submodules/Computer_System_Slider_Switches.v,VERILOG,,Computer_System_Slider_Switches,false
simulation/submodules/Computer_System_SysID.v,VERILOG,,Computer_System_SysID,false
simulation/submodules/Computer_System_System_PLL.v,VERILOG,,Computer_System_System_PLL,false
simulation/submodules/altera_customins_master_translator.v,VERILOG,,altera_customins_master_translator,false
simulation/submodules/Computer_System_Nios2_custom_instruction_master_multi_xconnect.sv,SYSTEM_VERILOG,,Computer_System_Nios2_custom_instruction_master_multi_xconnect,false
simulation/submodules/altera_customins_slave_translator.sv,SYSTEM_VERILOG,,altera_customins_slave_translator,false
simulation/submodules/Computer_System_mm_interconnect_0.v,VERILOG,,Computer_System_mm_interconnect_0,false
simulation/submodules/Computer_System_mm_interconnect_1.v,VERILOG,,Computer_System_mm_interconnect_1,false
simulation/submodules/Computer_System_irq_mapper.sv,SYSTEM_VERILOG,,Computer_System_irq_mapper,false
simulation/submodules/Computer_System_irq_mapper_001.sv,SYSTEM_VERILOG,,Computer_System_irq_mapper_001,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces_f2h_stm_hw_events.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/Computer_System_ARM_A9_HPS_hps_io.v,VERILOG,,Computer_System_ARM_A9_HPS_hps_io,false
simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
simulation/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv,SYSTEM_VERILOG,,Computer_System_JTAG_to_FPGA_Bridge_timing_adt,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
simulation/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv,SYSTEM_VERILOG,,Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter,false
simulation/submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter.sv,SYSTEM_VERILOG,,Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter,false
simulation/submodules/Computer_System_Nios2_cpu.sdc,SDC,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu.v,VERILOG,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_debug_slave_sysclk.v,VERILOG,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_debug_slave_tck.v,VERILOG,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v,VERILOG,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_nios2_waves.do,OTHER,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_ociram_default_contents.dat,DAT,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_ociram_default_contents.hex,HEX,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_ociram_default_contents.mif,MIF,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_rf_ram_a.dat,DAT,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_rf_ram_a.hex,HEX,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_rf_ram_a.mif,MIF,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_rf_ram_b.dat,DAT,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_rf_ram_b.hex,HEX,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_rf_ram_b.mif,MIF,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_test_bench.v,VERILOG,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc,SDC,,Computer_System_Nios2_2nd_Core_cpu,false
simulation/submodules/Computer_System_Nios2_2nd_Core_cpu.v,VERILOG,,Computer_System_Nios2_2nd_Core_cpu,false
simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk.v,VERILOG,,Computer_System_Nios2_2nd_Core_cpu,false
simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck.v,VERILOG,,Computer_System_Nios2_2nd_Core_cpu,false
simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper.v,VERILOG,,Computer_System_Nios2_2nd_Core_cpu,false
simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_nios2_waves.do,OTHER,,Computer_System_Nios2_2nd_Core_cpu,false
simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_ociram_default_contents.dat,DAT,,Computer_System_Nios2_2nd_Core_cpu,false
simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_ociram_default_contents.hex,HEX,,Computer_System_Nios2_2nd_Core_cpu,false
simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_ociram_default_contents.mif,MIF,,Computer_System_Nios2_2nd_Core_cpu,false
simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_rf_ram_a.dat,DAT,,Computer_System_Nios2_2nd_Core_cpu,false
simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_rf_ram_a.hex,HEX,,Computer_System_Nios2_2nd_Core_cpu,false
simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_rf_ram_a.mif,MIF,,Computer_System_Nios2_2nd_Core_cpu,false
simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_rf_ram_b.dat,DAT,,Computer_System_Nios2_2nd_Core_cpu,false
simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_rf_ram_b.hex,HEX,,Computer_System_Nios2_2nd_Core_cpu,false
simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_rf_ram_b.mif,MIF,,Computer_System_Nios2_2nd_Core_cpu,false
simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_test_bench.v,VERILOG,,Computer_System_Nios2_2nd_Core_cpu,false
simulation/submodules/Computer_System_System_PLL_sys_pll.vo,VERILOG,,Computer_System_System_PLL_sys_pll,false
simulation/submodules/altera_up_avalon_reset_from_locked_signal.v,VERILOG,,altera_up_avalon_reset_from_locked_signal,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/Computer_System_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_router,false
simulation/submodules/Computer_System_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_router_002,false
simulation/submodules/Computer_System_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_router_003,false
simulation/submodules/Computer_System_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_router_004,false
simulation/submodules/Computer_System_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_router_005,false
simulation/submodules/Computer_System_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_router_006,false
simulation/submodules/Computer_System_mm_interconnect_0_router_007.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_router_007,false
simulation/submodules/Computer_System_mm_interconnect_0_router_009.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_router_009,false
simulation/submodules/Computer_System_mm_interconnect_0_router_018.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_router_018,false
simulation/submodules/Computer_System_mm_interconnect_0_router_020.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_router_020,false
simulation/submodules/Computer_System_mm_interconnect_0_router_022.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_router_022,false
simulation/submodules/Computer_System_mm_interconnect_0_router_023.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_router_023,false
simulation/submodules/Computer_System_mm_interconnect_0_router_026.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_router_026,false
simulation/submodules/Computer_System_mm_interconnect_0_router_029.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_router_029,false
simulation/submodules/Computer_System_mm_interconnect_0_router_030.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_router_030,false
simulation/submodules/Computer_System_mm_interconnect_0_router_033.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_router_033,false
simulation/submodules/Computer_System_mm_interconnect_0_router_036.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_router_036,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_demux,false
simulation/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_demux_002,false
simulation/submodules/Computer_System_mm_interconnect_0_cmd_demux_004.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_demux_004,false
simulation/submodules/Computer_System_mm_interconnect_0_cmd_demux_005.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_demux_005,false
simulation/submodules/Computer_System_mm_interconnect_0_cmd_demux_007.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_demux_007,false
simulation/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_mux,false
simulation/submodules/Computer_System_mm_interconnect_0_cmd_mux_009.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_mux_009,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_mux_009,false
simulation/submodules/Computer_System_mm_interconnect_0_cmd_mux_011.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_mux_011,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_mux_011,false
simulation/submodules/Computer_System_mm_interconnect_0_cmd_mux_017.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_mux_017,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_mux_017,false
simulation/submodules/Computer_System_mm_interconnect_0_cmd_mux_020.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_mux_020,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_mux_020,false
simulation/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_rsp_demux,false
simulation/submodules/Computer_System_mm_interconnect_0_rsp_demux_011.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_rsp_demux_011,false
simulation/submodules/Computer_System_mm_interconnect_0_rsp_demux_020.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_rsp_demux_020,false
simulation/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_rsp_mux,false
simulation/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/Computer_System_mm_interconnect_0_rsp_mux_004.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_rsp_mux_004,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_rsp_mux_004,false
simulation/submodules/Computer_System_mm_interconnect_0_rsp_mux_005.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_rsp_mux_005,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_rsp_mux_005,false
simulation/submodules/Computer_System_mm_interconnect_0_rsp_mux_007.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_rsp_mux_007,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_rsp_mux_007,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,Computer_System_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/altera_merlin_axi_slave_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/Computer_System_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_router,false
simulation/submodules/Computer_System_mm_interconnect_1_router_004.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_router_004,false
simulation/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_cmd_demux,false
simulation/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_cmd_mux,false
simulation/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_rsp_demux,false
simulation/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_rsp_mux,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/Computer_System_ARM_A9_HPS_hps_io_border_memory.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/Computer_System_ARM_A9_HPS_hps_io_border_hps_io.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
Computer_System.ADC,Computer_System_ADC
Computer_System.ARM_A9_HPS,Computer_System_ARM_A9_HPS
Computer_System.ARM_A9_HPS.fpga_interfaces,Computer_System_ARM_A9_HPS_fpga_interfaces
Computer_System.ARM_A9_HPS.hps_io,Computer_System_ARM_A9_HPS_hps_io
Computer_System.ARM_A9_HPS.hps_io.border,Computer_System_ARM_A9_HPS_hps_io_border
Computer_System.Arduino_GPIO,Computer_System_Arduino_GPIO
Computer_System.Arduino_Reset_N,Computer_System_Arduino_Reset_N
Computer_System.Expansion_JP1,Computer_System_Expansion_JP1
Computer_System.Expansion_JP7,Computer_System_Expansion_JP1
Computer_System.F2H_Mem_Window_00000000,altera_address_span_extender
Computer_System.F2H_Mem_Window_FF600000,altera_address_span_extender
Computer_System.F2H_Mem_Window_FF800000,altera_address_span_extender
Computer_System.Interval_Timer,Computer_System_Interval_Timer
Computer_System.Interval_Timer_2,Computer_System_Interval_Timer
Computer_System.Interval_Timer_2nd_Core,Computer_System_Interval_Timer
Computer_System.Interval_Timer_2nd_Core_2,Computer_System_Interval_Timer
Computer_System.JTAG_UART,Computer_System_JTAG_UART
Computer_System.JTAG_UART_2nd_Core,Computer_System_JTAG_UART
Computer_System.JTAG_UART_for_ARM_0,Computer_System_JTAG_UART
Computer_System.JTAG_UART_for_ARM_1,Computer_System_JTAG_UART
Computer_System.JTAG_to_FPGA_Bridge,Computer_System_JTAG_to_FPGA_Bridge
Computer_System.JTAG_to_FPGA_Bridge.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
Computer_System.JTAG_to_FPGA_Bridge.timing_adt,Computer_System_JTAG_to_FPGA_Bridge_timing_adt
Computer_System.JTAG_to_FPGA_Bridge.fifo,altera_avalon_sc_fifo
Computer_System.JTAG_to_FPGA_Bridge.b2p,altera_avalon_st_bytes_to_packets
Computer_System.JTAG_to_FPGA_Bridge.p2b,altera_avalon_st_packets_to_bytes
Computer_System.JTAG_to_FPGA_Bridge.transacto,altera_avalon_packets_to_master
Computer_System.JTAG_to_FPGA_Bridge.b2p_adapter,Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter
Computer_System.JTAG_to_FPGA_Bridge.p2b_adapter,Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter
Computer_System.JTAG_to_FPGA_Bridge.rst_controller,altera_reset_controller
Computer_System.JTAG_to_HPS_Bridge,Computer_System_JTAG_to_FPGA_Bridge
Computer_System.JTAG_to_HPS_Bridge.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
Computer_System.JTAG_to_HPS_Bridge.timing_adt,Computer_System_JTAG_to_FPGA_Bridge_timing_adt
Computer_System.JTAG_to_HPS_Bridge.fifo,altera_avalon_sc_fifo
Computer_System.JTAG_to_HPS_Bridge.b2p,altera_avalon_st_bytes_to_packets
Computer_System.JTAG_to_HPS_Bridge.p2b,altera_avalon_st_packets_to_bytes
Computer_System.JTAG_to_HPS_Bridge.transacto,altera_avalon_packets_to_master
Computer_System.JTAG_to_HPS_Bridge.b2p_adapter,Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter
Computer_System.JTAG_to_HPS_Bridge.p2b_adapter,Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter
Computer_System.JTAG_to_HPS_Bridge.rst_controller,altera_reset_controller
Computer_System.LEDs,Computer_System_LEDs
Computer_System.Nios2,Computer_System_Nios2
Computer_System.Nios2.cpu,Computer_System_Nios2_cpu
Computer_System.Nios2_2nd_Core,Computer_System_Nios2_2nd_Core
Computer_System.Nios2_2nd_Core.cpu,Computer_System_Nios2_2nd_Core_cpu
Computer_System.Nios2_2nd_Core_Floating_Point,fpoint_wrapper
Computer_System.Nios2_Floating_Point,fpoint_wrapper
Computer_System.Nios2_2nd_Core_SRAM,Computer_System_Nios2_2nd_Core_SRAM
Computer_System.Nios2_SRAM,Computer_System_Nios2_SRAM
Computer_System.Onchip_SRAM,Computer_System_Onchip_SRAM
Computer_System.Pushbuttons,Computer_System_Pushbuttons
Computer_System.Slider_Switches,Computer_System_Slider_Switches
Computer_System.SysID,Computer_System_SysID
Computer_System.System_PLL,Computer_System_System_PLL
Computer_System.System_PLL.sys_pll,Computer_System_System_PLL_sys_pll
Computer_System.System_PLL.reset_from_locked,altera_up_avalon_reset_from_locked_signal
Computer_System.Nios2_custom_instruction_master_translator,altera_customins_master_translator
Computer_System.Nios2_2nd_Core_custom_instruction_master_translator,altera_customins_master_translator
Computer_System.Nios2_custom_instruction_master_multi_xconnect,Computer_System_Nios2_custom_instruction_master_multi_xconnect
Computer_System.Nios2_2nd_Core_custom_instruction_master_multi_xconnect,Computer_System_Nios2_custom_instruction_master_multi_xconnect
Computer_System.Nios2_custom_instruction_master_multi_slave_translator0,altera_customins_slave_translator
Computer_System.Nios2_2nd_Core_custom_instruction_master_multi_slave_translator0,altera_customins_slave_translator
Computer_System.mm_interconnect_0,Computer_System_mm_interconnect_0
Computer_System.mm_interconnect_0.Nios2_data_master_translator,altera_merlin_master_translator
Computer_System.mm_interconnect_0.Nios2_2nd_Core_data_master_translator,altera_merlin_master_translator
Computer_System.mm_interconnect_0.JTAG_to_FPGA_Bridge_master_translator,altera_merlin_master_translator
Computer_System.mm_interconnect_0.Nios2_2nd_Core_instruction_master_translator,altera_merlin_master_translator
Computer_System.mm_interconnect_0.Nios2_instruction_master_translator,altera_merlin_master_translator
Computer_System.mm_interconnect_0.ADC_adc_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.JTAG_UART_avalon_jtag_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.SysID_control_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.Nios2_debug_mem_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.Nios2_SRAM_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.Nios2_2nd_Core_SRAM_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.Onchip_SRAM_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.LEDs_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.Slider_Switches_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.Pushbuttons_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.Expansion_JP1_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.Expansion_JP7_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.Arduino_GPIO_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.Arduino_Reset_N_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.Interval_Timer_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.Interval_Timer_2_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.F2H_Mem_Window_00000000_windowed_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.F2H_Mem_Window_FF600000_windowed_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.F2H_Mem_Window_FF800000_windowed_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.JTAG_UART_2nd_Core_avalon_jtag_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.Nios2_2nd_Core_debug_mem_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.Interval_Timer_2nd_Core_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.Interval_Timer_2nd_Core_2_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.JTAG_UART_for_ARM_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.JTAG_UART_for_ARM_1_avalon_jtag_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.Nios2_SRAM_s2_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.Nios2_2nd_Core_SRAM_s2_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.Onchip_SRAM_s2_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.ARM_A9_HPS_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni
Computer_System.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_agent,altera_merlin_axi_master_ni
Computer_System.mm_interconnect_0.Nios2_data_master_agent,altera_merlin_master_agent
Computer_System.mm_interconnect_0.Nios2_2nd_Core_data_master_agent,altera_merlin_master_agent
Computer_System.mm_interconnect_0.JTAG_to_FPGA_Bridge_master_agent,altera_merlin_master_agent
Computer_System.mm_interconnect_0.Nios2_2nd_Core_instruction_master_agent,altera_merlin_master_agent
Computer_System.mm_interconnect_0.Nios2_instruction_master_agent,altera_merlin_master_agent
Computer_System.mm_interconnect_0.ADC_adc_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.SysID_control_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.LEDs_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.Slider_Switches_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.Pushbuttons_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.Expansion_JP1_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.Expansion_JP7_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.Arduino_GPIO_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.Arduino_Reset_N_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.Interval_Timer_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.Interval_Timer_2_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.JTAG_UART_for_ARM_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.JTAG_UART_for_ARM_1_avalon_jtag_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.JTAG_UART_avalon_jtag_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.Nios2_SRAM_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.Nios2_2nd_Core_SRAM_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.Onchip_SRAM_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.F2H_Mem_Window_00000000_windowed_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.F2H_Mem_Window_FF600000_windowed_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.F2H_Mem_Window_FF800000_windowed_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.JTAG_UART_2nd_Core_avalon_jtag_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.Nios2_2nd_Core_debug_mem_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.Interval_Timer_2nd_Core_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.Interval_Timer_2nd_Core_2_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.Nios2_SRAM_s2_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.Nios2_2nd_Core_SRAM_s2_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.Onchip_SRAM_s2_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.Nios2_debug_mem_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.ADC_adc_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.ADC_adc_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.SysID_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.SysID_control_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.LEDs_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.LEDs_s1_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Slider_Switches_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Slider_Switches_s1_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Pushbuttons_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Pushbuttons_s1_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Expansion_JP1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Expansion_JP1_s1_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Expansion_JP7_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Expansion_JP7_s1_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Arduino_GPIO_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Arduino_GPIO_s1_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Arduino_Reset_N_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Arduino_Reset_N_s1_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Interval_Timer_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Interval_Timer_s1_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Interval_Timer_2_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Interval_Timer_2_s1_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.JTAG_UART_for_ARM_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.JTAG_UART_for_ARM_0_avalon_jtag_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.JTAG_UART_for_ARM_1_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.JTAG_UART_for_ARM_1_avalon_jtag_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.JTAG_UART_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.JTAG_UART_avalon_jtag_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Nios2_SRAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Nios2_SRAM_s1_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Nios2_2nd_Core_SRAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Nios2_2nd_Core_SRAM_s1_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Onchip_SRAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Onchip_SRAM_s1_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.F2H_Mem_Window_00000000_windowed_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.F2H_Mem_Window_00000000_windowed_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.F2H_Mem_Window_FF600000_windowed_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.F2H_Mem_Window_FF600000_windowed_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.F2H_Mem_Window_FF800000_windowed_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.F2H_Mem_Window_FF800000_windowed_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Nios2_2nd_Core_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Nios2_2nd_Core_debug_mem_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Interval_Timer_2nd_Core_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Interval_Timer_2nd_Core_s1_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Interval_Timer_2nd_Core_2_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Interval_Timer_2nd_Core_2_s1_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Nios2_SRAM_s2_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Nios2_SRAM_s2_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Nios2_2nd_Core_SRAM_s2_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Nios2_2nd_Core_SRAM_s2_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Onchip_SRAM_s2_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Onchip_SRAM_s2_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Nios2_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Nios2_debug_mem_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.router,Computer_System_mm_interconnect_0_router
Computer_System.mm_interconnect_0.router_001,Computer_System_mm_interconnect_0_router
Computer_System.mm_interconnect_0.router_002,Computer_System_mm_interconnect_0_router_002
Computer_System.mm_interconnect_0.router_003,Computer_System_mm_interconnect_0_router_003
Computer_System.mm_interconnect_0.router_004,Computer_System_mm_interconnect_0_router_004
Computer_System.mm_interconnect_0.router_005,Computer_System_mm_interconnect_0_router_005
Computer_System.mm_interconnect_0.router_006,Computer_System_mm_interconnect_0_router_006
Computer_System.mm_interconnect_0.router_007,Computer_System_mm_interconnect_0_router_007
Computer_System.mm_interconnect_0.router_008,Computer_System_mm_interconnect_0_router_007
Computer_System.mm_interconnect_0.router_009,Computer_System_mm_interconnect_0_router_009
Computer_System.mm_interconnect_0.router_010,Computer_System_mm_interconnect_0_router_009
Computer_System.mm_interconnect_0.router_011,Computer_System_mm_interconnect_0_router_009
Computer_System.mm_interconnect_0.router_012,Computer_System_mm_interconnect_0_router_009
Computer_System.mm_interconnect_0.router_013,Computer_System_mm_interconnect_0_router_009
Computer_System.mm_interconnect_0.router_014,Computer_System_mm_interconnect_0_router_009
Computer_System.mm_interconnect_0.router_015,Computer_System_mm_interconnect_0_router_009
Computer_System.mm_interconnect_0.router_016,Computer_System_mm_interconnect_0_router_009
Computer_System.mm_interconnect_0.router_017,Computer_System_mm_interconnect_0_router_009
Computer_System.mm_interconnect_0.router_018,Computer_System_mm_interconnect_0_router_018
Computer_System.mm_interconnect_0.router_019,Computer_System_mm_interconnect_0_router_018
Computer_System.mm_interconnect_0.router_020,Computer_System_mm_interconnect_0_router_020
Computer_System.mm_interconnect_0.router_021,Computer_System_mm_interconnect_0_router_020
Computer_System.mm_interconnect_0.router_022,Computer_System_mm_interconnect_0_router_022
Computer_System.mm_interconnect_0.router_023,Computer_System_mm_interconnect_0_router_023
Computer_System.mm_interconnect_0.router_024,Computer_System_mm_interconnect_0_router_023
Computer_System.mm_interconnect_0.router_025,Computer_System_mm_interconnect_0_router_023
Computer_System.mm_interconnect_0.router_026,Computer_System_mm_interconnect_0_router_026
Computer_System.mm_interconnect_0.router_027,Computer_System_mm_interconnect_0_router_026
Computer_System.mm_interconnect_0.router_028,Computer_System_mm_interconnect_0_router_026
Computer_System.mm_interconnect_0.router_029,Computer_System_mm_interconnect_0_router_029
Computer_System.mm_interconnect_0.router_031,Computer_System_mm_interconnect_0_router_029
Computer_System.mm_interconnect_0.router_032,Computer_System_mm_interconnect_0_router_029
Computer_System.mm_interconnect_0.router_030,Computer_System_mm_interconnect_0_router_030
Computer_System.mm_interconnect_0.router_033,Computer_System_mm_interconnect_0_router_033
Computer_System.mm_interconnect_0.router_034,Computer_System_mm_interconnect_0_router_033
Computer_System.mm_interconnect_0.router_035,Computer_System_mm_interconnect_0_router_033
Computer_System.mm_interconnect_0.router_036,Computer_System_mm_interconnect_0_router_036
Computer_System.mm_interconnect_0.ARM_A9_HPS_h2f_lw_axi_master_wr_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_0.ARM_A9_HPS_h2f_lw_axi_master_rd_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_0.JTAG_to_FPGA_Bridge_master_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_wr_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_rd_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_0.ADC_adc_slave_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_0.SysID_control_slave_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_0.LEDs_s1_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_0.Slider_Switches_s1_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_0.Pushbuttons_s1_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_0.Expansion_JP1_s1_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_0.Expansion_JP7_s1_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_0.Arduino_GPIO_s1_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_0.Arduino_Reset_N_s1_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_0.Interval_Timer_s1_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_0.Interval_Timer_2_s1_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_0.JTAG_UART_for_ARM_0_avalon_jtag_slave_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_0.JTAG_UART_for_ARM_1_avalon_jtag_slave_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_0.Nios2_SRAM_s1_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_0.Nios2_2nd_Core_SRAM_s1_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_0.Onchip_SRAM_s1_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_0.cmd_demux,Computer_System_mm_interconnect_0_cmd_demux
Computer_System.mm_interconnect_0.cmd_demux_001,Computer_System_mm_interconnect_0_cmd_demux
Computer_System.mm_interconnect_0.cmd_demux_002,Computer_System_mm_interconnect_0_cmd_demux_002
Computer_System.mm_interconnect_0.cmd_demux_003,Computer_System_mm_interconnect_0_cmd_demux_002
Computer_System.mm_interconnect_0.cmd_demux_004,Computer_System_mm_interconnect_0_cmd_demux_004
Computer_System.mm_interconnect_0.cmd_demux_005,Computer_System_mm_interconnect_0_cmd_demux_005
Computer_System.mm_interconnect_0.cmd_demux_006,Computer_System_mm_interconnect_0_cmd_demux_005
Computer_System.mm_interconnect_0.rsp_demux_009,Computer_System_mm_interconnect_0_cmd_demux_005
Computer_System.mm_interconnect_0.rsp_demux_010,Computer_System_mm_interconnect_0_cmd_demux_005
Computer_System.mm_interconnect_0.cmd_demux_007,Computer_System_mm_interconnect_0_cmd_demux_007
Computer_System.mm_interconnect_0.cmd_demux_008,Computer_System_mm_interconnect_0_cmd_demux_007
Computer_System.mm_interconnect_0.rsp_demux_017,Computer_System_mm_interconnect_0_cmd_demux_007
Computer_System.mm_interconnect_0.rsp_demux_018,Computer_System_mm_interconnect_0_cmd_demux_007
Computer_System.mm_interconnect_0.rsp_demux_019,Computer_System_mm_interconnect_0_cmd_demux_007
Computer_System.mm_interconnect_0.cmd_mux,Computer_System_mm_interconnect_0_cmd_mux
Computer_System.mm_interconnect_0.cmd_mux_001,Computer_System_mm_interconnect_0_cmd_mux
Computer_System.mm_interconnect_0.cmd_mux_002,Computer_System_mm_interconnect_0_cmd_mux
Computer_System.mm_interconnect_0.cmd_mux_003,Computer_System_mm_interconnect_0_cmd_mux
Computer_System.mm_interconnect_0.cmd_mux_004,Computer_System_mm_interconnect_0_cmd_mux
Computer_System.mm_interconnect_0.cmd_mux_005,Computer_System_mm_interconnect_0_cmd_mux
Computer_System.mm_interconnect_0.cmd_mux_006,Computer_System_mm_interconnect_0_cmd_mux
Computer_System.mm_interconnect_0.cmd_mux_007,Computer_System_mm_interconnect_0_cmd_mux
Computer_System.mm_interconnect_0.cmd_mux_008,Computer_System_mm_interconnect_0_cmd_mux
Computer_System.mm_interconnect_0.cmd_mux_014,Computer_System_mm_interconnect_0_cmd_mux
Computer_System.mm_interconnect_0.cmd_mux_015,Computer_System_mm_interconnect_0_cmd_mux
Computer_System.mm_interconnect_0.cmd_mux_016,Computer_System_mm_interconnect_0_cmd_mux
Computer_System.mm_interconnect_0.cmd_mux_009,Computer_System_mm_interconnect_0_cmd_mux_009
Computer_System.mm_interconnect_0.cmd_mux_010,Computer_System_mm_interconnect_0_cmd_mux_009
Computer_System.mm_interconnect_0.cmd_mux_011,Computer_System_mm_interconnect_0_cmd_mux_011
Computer_System.mm_interconnect_0.cmd_mux_012,Computer_System_mm_interconnect_0_cmd_mux_011
Computer_System.mm_interconnect_0.cmd_mux_013,Computer_System_mm_interconnect_0_cmd_mux_011
Computer_System.mm_interconnect_0.cmd_mux_021,Computer_System_mm_interconnect_0_cmd_mux_011
Computer_System.mm_interconnect_0.cmd_mux_024,Computer_System_mm_interconnect_0_cmd_mux_011
Computer_System.mm_interconnect_0.cmd_mux_025,Computer_System_mm_interconnect_0_cmd_mux_011
Computer_System.mm_interconnect_0.cmd_mux_026,Computer_System_mm_interconnect_0_cmd_mux_011
Computer_System.mm_interconnect_0.cmd_mux_027,Computer_System_mm_interconnect_0_cmd_mux_011
Computer_System.mm_interconnect_0.cmd_mux_017,Computer_System_mm_interconnect_0_cmd_mux_017
Computer_System.mm_interconnect_0.cmd_mux_018,Computer_System_mm_interconnect_0_cmd_mux_017
Computer_System.mm_interconnect_0.cmd_mux_019,Computer_System_mm_interconnect_0_cmd_mux_017
Computer_System.mm_interconnect_0.cmd_mux_020,Computer_System_mm_interconnect_0_cmd_mux_020
Computer_System.mm_interconnect_0.cmd_mux_022,Computer_System_mm_interconnect_0_cmd_mux_020
Computer_System.mm_interconnect_0.cmd_mux_023,Computer_System_mm_interconnect_0_cmd_mux_020
Computer_System.mm_interconnect_0.rsp_demux,Computer_System_mm_interconnect_0_rsp_demux
Computer_System.mm_interconnect_0.rsp_demux_001,Computer_System_mm_interconnect_0_rsp_demux
Computer_System.mm_interconnect_0.rsp_demux_002,Computer_System_mm_interconnect_0_rsp_demux
Computer_System.mm_interconnect_0.rsp_demux_003,Computer_System_mm_interconnect_0_rsp_demux
Computer_System.mm_interconnect_0.rsp_demux_004,Computer_System_mm_interconnect_0_rsp_demux
Computer_System.mm_interconnect_0.rsp_demux_005,Computer_System_mm_interconnect_0_rsp_demux
Computer_System.mm_interconnect_0.rsp_demux_006,Computer_System_mm_interconnect_0_rsp_demux
Computer_System.mm_interconnect_0.rsp_demux_007,Computer_System_mm_interconnect_0_rsp_demux
Computer_System.mm_interconnect_0.rsp_demux_008,Computer_System_mm_interconnect_0_rsp_demux
Computer_System.mm_interconnect_0.rsp_demux_014,Computer_System_mm_interconnect_0_rsp_demux
Computer_System.mm_interconnect_0.rsp_demux_015,Computer_System_mm_interconnect_0_rsp_demux
Computer_System.mm_interconnect_0.rsp_demux_016,Computer_System_mm_interconnect_0_rsp_demux
Computer_System.mm_interconnect_0.rsp_demux_011,Computer_System_mm_interconnect_0_rsp_demux_011
Computer_System.mm_interconnect_0.rsp_demux_012,Computer_System_mm_interconnect_0_rsp_demux_011
Computer_System.mm_interconnect_0.rsp_demux_013,Computer_System_mm_interconnect_0_rsp_demux_011
Computer_System.mm_interconnect_0.rsp_demux_021,Computer_System_mm_interconnect_0_rsp_demux_011
Computer_System.mm_interconnect_0.rsp_demux_024,Computer_System_mm_interconnect_0_rsp_demux_011
Computer_System.mm_interconnect_0.rsp_demux_025,Computer_System_mm_interconnect_0_rsp_demux_011
Computer_System.mm_interconnect_0.rsp_demux_026,Computer_System_mm_interconnect_0_rsp_demux_011
Computer_System.mm_interconnect_0.rsp_demux_027,Computer_System_mm_interconnect_0_rsp_demux_011
Computer_System.mm_interconnect_0.rsp_demux_020,Computer_System_mm_interconnect_0_rsp_demux_020
Computer_System.mm_interconnect_0.rsp_demux_022,Computer_System_mm_interconnect_0_rsp_demux_020
Computer_System.mm_interconnect_0.rsp_demux_023,Computer_System_mm_interconnect_0_rsp_demux_020
Computer_System.mm_interconnect_0.rsp_mux,Computer_System_mm_interconnect_0_rsp_mux
Computer_System.mm_interconnect_0.rsp_mux_001,Computer_System_mm_interconnect_0_rsp_mux
Computer_System.mm_interconnect_0.rsp_mux_002,Computer_System_mm_interconnect_0_rsp_mux_002
Computer_System.mm_interconnect_0.rsp_mux_003,Computer_System_mm_interconnect_0_rsp_mux_002
Computer_System.mm_interconnect_0.rsp_mux_004,Computer_System_mm_interconnect_0_rsp_mux_004
Computer_System.mm_interconnect_0.rsp_mux_005,Computer_System_mm_interconnect_0_rsp_mux_005
Computer_System.mm_interconnect_0.rsp_mux_006,Computer_System_mm_interconnect_0_rsp_mux_005
Computer_System.mm_interconnect_0.rsp_mux_007,Computer_System_mm_interconnect_0_rsp_mux_007
Computer_System.mm_interconnect_0.rsp_mux_008,Computer_System_mm_interconnect_0_rsp_mux_007
Computer_System.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_wr_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_rd_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_001,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_002,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_003,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_004,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_005,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_006,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_007,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_008,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_009,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_009.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_010,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_010.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_011,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_011.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_012,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_012.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_013,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_013.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_014,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_014.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_015,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_015.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_016,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_016.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_017,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_017.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_018,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_018.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_019,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_019.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_020,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_020.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_021,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_021.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_022,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_022.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_023,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_023.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_024,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_024.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_025,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_025.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_026,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_026.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_027,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_027.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_1,Computer_System_mm_interconnect_1
Computer_System.mm_interconnect_1.F2H_Mem_Window_00000000_expanded_master_translator,altera_merlin_master_translator
Computer_System.mm_interconnect_1.F2H_Mem_Window_FF600000_expanded_master_translator,altera_merlin_master_translator
Computer_System.mm_interconnect_1.F2H_Mem_Window_FF800000_expanded_master_translator,altera_merlin_master_translator
Computer_System.mm_interconnect_1.JTAG_to_HPS_Bridge_master_translator,altera_merlin_master_translator
Computer_System.mm_interconnect_1.F2H_Mem_Window_00000000_expanded_master_agent,altera_merlin_master_agent
Computer_System.mm_interconnect_1.F2H_Mem_Window_FF600000_expanded_master_agent,altera_merlin_master_agent
Computer_System.mm_interconnect_1.F2H_Mem_Window_FF800000_expanded_master_agent,altera_merlin_master_agent
Computer_System.mm_interconnect_1.JTAG_to_HPS_Bridge_master_agent,altera_merlin_master_agent
Computer_System.mm_interconnect_1.ARM_A9_HPS_f2h_axi_slave_agent,altera_merlin_axi_slave_ni
Computer_System.mm_interconnect_1.router,Computer_System_mm_interconnect_1_router
Computer_System.mm_interconnect_1.router_001,Computer_System_mm_interconnect_1_router
Computer_System.mm_interconnect_1.router_002,Computer_System_mm_interconnect_1_router
Computer_System.mm_interconnect_1.router_003,Computer_System_mm_interconnect_1_router
Computer_System.mm_interconnect_1.router_004,Computer_System_mm_interconnect_1_router_004
Computer_System.mm_interconnect_1.router_005,Computer_System_mm_interconnect_1_router_004
Computer_System.mm_interconnect_1.F2H_Mem_Window_00000000_expanded_master_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_1.F2H_Mem_Window_FF600000_expanded_master_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_1.F2H_Mem_Window_FF800000_expanded_master_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_1.JTAG_to_HPS_Bridge_master_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_1.cmd_demux,Computer_System_mm_interconnect_1_cmd_demux
Computer_System.mm_interconnect_1.cmd_demux_001,Computer_System_mm_interconnect_1_cmd_demux
Computer_System.mm_interconnect_1.cmd_demux_002,Computer_System_mm_interconnect_1_cmd_demux
Computer_System.mm_interconnect_1.cmd_demux_003,Computer_System_mm_interconnect_1_cmd_demux
Computer_System.mm_interconnect_1.cmd_mux,Computer_System_mm_interconnect_1_cmd_mux
Computer_System.mm_interconnect_1.cmd_mux_001,Computer_System_mm_interconnect_1_cmd_mux
Computer_System.mm_interconnect_1.rsp_demux,Computer_System_mm_interconnect_1_rsp_demux
Computer_System.mm_interconnect_1.rsp_demux_001,Computer_System_mm_interconnect_1_rsp_demux
Computer_System.mm_interconnect_1.rsp_mux,Computer_System_mm_interconnect_1_rsp_mux
Computer_System.mm_interconnect_1.rsp_mux_001,Computer_System_mm_interconnect_1_rsp_mux
Computer_System.mm_interconnect_1.rsp_mux_002,Computer_System_mm_interconnect_1_rsp_mux
Computer_System.mm_interconnect_1.rsp_mux_003,Computer_System_mm_interconnect_1_rsp_mux
Computer_System.mm_interconnect_1.ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_1.ARM_A9_HPS_f2h_axi_slave_rd_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_1.ARM_A9_HPS_f2h_axi_slave_wr_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_1.ARM_A9_HPS_f2h_axi_slave_rd_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.irq_mapper,Computer_System_irq_mapper
Computer_System.irq_mapper_002,Computer_System_irq_mapper
Computer_System.irq_mapper_003,Computer_System_irq_mapper
Computer_System.irq_mapper_001,Computer_System_irq_mapper_001
Computer_System.rst_controller,altera_reset_controller
Computer_System.rst_controller_001,altera_reset_controller
Computer_System.rst_controller_002,altera_reset_controller
Computer_System.rst_controller_003,altera_reset_controller
Computer_System.rst_controller_004,altera_reset_controller
Computer_System.rst_controller_005,altera_reset_controller
