Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May  5 16:08:56 2024
| Host         : t running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file project_timing_summary_routed.rpt -pb project_timing_summary_routed.pb -rpx project_timing_summary_routed.rpx -warn_on_violation
| Design       : project
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    328         
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (328)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (627)
5. checking no_input_delay (3)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (328)
--------------------------
 There are 264 register/latch pins with no clock driven by root clock pin: comp_clk10Hz/pulse_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: comp_clk50MHz/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (627)
--------------------------------------------------
 There are 627 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.229        0.000                      0                  398        0.101        0.000                      0                  398        4.500        0.000                       0                   195  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.229        0.000                      0                  398        0.101        0.000                      0                  398        4.500        0.000                       0                   195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.229ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 1.738ns (30.313%)  route 3.996ns (69.687%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 15.122 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.824     5.586    joystick_test/clk
    SLICE_X0Y31          FDRE                                         r  joystick_test/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.518     6.104 r  joystick_test/count_reg[21]/Q
                         net (fo=3, routed)           0.673     6.777    joystick_test/count_reg_n_0_[21]
    SLICE_X0Y30          LUT2 (Prop_lut2_I1_O)        0.148     6.925 f  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.469     7.395    joystick_test/count[23]_i_13_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.328     7.723 r  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.569     8.292    joystick_test/count[23]_i_7_n_0
    SLICE_X0Y29          LUT4 (Prop_lut4_I3_O)        0.124     8.416 r  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.472     8.888    joystick_test/count[23]_i_10_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.124     9.012 r  joystick_test/count[23]_i_4/O
                         net (fo=25, routed)          0.686     9.698    joystick_test/count[23]_i_4_n_0
    SLICE_X0Y25          LUT3 (Prop_lut3_I2_O)        0.124     9.822 r  joystick_test/byte[2]_i_3/O
                         net (fo=2, routed)           0.507    10.328    joystick_test/spi_master_0/byte_reg[0]_1
    SLICE_X2Y26          LUT6 (Prop_lut6_I0_O)        0.124    10.452 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.162    10.614    joystick_test/spi_master_0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I2_O)        0.124    10.738 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.458    11.196    joystick_test/spi_master_0/FSM_sequential_state[2]_i_2_n_0
    SLICE_X1Y25          LUT4 (Prop_lut4_I2_O)        0.124    11.320 r  joystick_test/spi_master_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.320    joystick_test/spi_master_0_n_7
    SLICE_X1Y25          FDRE                                         r  joystick_test/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.639    15.122    joystick_test/clk
    SLICE_X1Y25          FDRE                                         r  joystick_test/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.433    15.555    
                         clock uncertainty           -0.035    15.520    
    SLICE_X1Y25          FDRE (Setup_fdre_C_D)        0.029    15.549    joystick_test/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.549    
                         arrival time                         -11.320    
  -------------------------------------------------------------------
                         slack                                  4.229    

Slack (MET) :             4.234ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.731ns  (logic 1.738ns (30.328%)  route 3.993ns (69.672%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 15.122 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.824     5.586    joystick_test/clk
    SLICE_X0Y31          FDRE                                         r  joystick_test/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.518     6.104 r  joystick_test/count_reg[21]/Q
                         net (fo=3, routed)           0.673     6.777    joystick_test/count_reg_n_0_[21]
    SLICE_X0Y30          LUT2 (Prop_lut2_I1_O)        0.148     6.925 f  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.469     7.395    joystick_test/count[23]_i_13_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.328     7.723 r  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.569     8.292    joystick_test/count[23]_i_7_n_0
    SLICE_X0Y29          LUT4 (Prop_lut4_I3_O)        0.124     8.416 r  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.472     8.888    joystick_test/count[23]_i_10_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.124     9.012 r  joystick_test/count[23]_i_4/O
                         net (fo=25, routed)          0.686     9.698    joystick_test/count[23]_i_4_n_0
    SLICE_X0Y25          LUT3 (Prop_lut3_I2_O)        0.124     9.822 r  joystick_test/byte[2]_i_3/O
                         net (fo=2, routed)           0.507    10.328    joystick_test/spi_master_0/byte_reg[0]_1
    SLICE_X2Y26          LUT6 (Prop_lut6_I0_O)        0.124    10.452 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.162    10.614    joystick_test/spi_master_0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I2_O)        0.124    10.738 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.455    11.193    joystick_test/spi_master_0/FSM_sequential_state[2]_i_2_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I4_O)        0.124    11.317 r  joystick_test/spi_master_0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.317    joystick_test/spi_master_0_n_6
    SLICE_X1Y25          FDRE                                         r  joystick_test/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.639    15.122    joystick_test/clk
    SLICE_X1Y25          FDRE                                         r  joystick_test/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.433    15.555    
                         clock uncertainty           -0.035    15.520    
    SLICE_X1Y25          FDRE (Setup_fdre_C_D)        0.031    15.551    joystick_test/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.551    
                         arrival time                         -11.317    
  -------------------------------------------------------------------
                         slack                                  4.234    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 1.738ns (31.153%)  route 3.841ns (68.847%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 15.122 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.824     5.586    joystick_test/clk
    SLICE_X0Y31          FDRE                                         r  joystick_test/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.518     6.104 r  joystick_test/count_reg[21]/Q
                         net (fo=3, routed)           0.673     6.777    joystick_test/count_reg_n_0_[21]
    SLICE_X0Y30          LUT2 (Prop_lut2_I1_O)        0.148     6.925 f  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.469     7.395    joystick_test/count[23]_i_13_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.328     7.723 r  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.569     8.292    joystick_test/count[23]_i_7_n_0
    SLICE_X0Y29          LUT4 (Prop_lut4_I3_O)        0.124     8.416 r  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.472     8.888    joystick_test/count[23]_i_10_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.124     9.012 r  joystick_test/count[23]_i_4/O
                         net (fo=25, routed)          0.686     9.698    joystick_test/count[23]_i_4_n_0
    SLICE_X0Y25          LUT3 (Prop_lut3_I2_O)        0.124     9.822 r  joystick_test/byte[2]_i_3/O
                         net (fo=2, routed)           0.507    10.328    joystick_test/spi_master_0/byte_reg[0]_1
    SLICE_X2Y26          LUT6 (Prop_lut6_I0_O)        0.124    10.452 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.162    10.614    joystick_test/spi_master_0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I2_O)        0.124    10.738 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.303    11.041    joystick_test/spi_master_0/FSM_sequential_state[2]_i_2_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I4_O)        0.124    11.165 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.165    joystick_test/spi_master_0_n_5
    SLICE_X1Y25          FDRE                                         r  joystick_test/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.639    15.122    joystick_test/clk
    SLICE_X1Y25          FDRE                                         r  joystick_test/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.433    15.555    
                         clock uncertainty           -0.035    15.520    
    SLICE_X1Y25          FDRE (Setup_fdre_C_D)        0.031    15.551    joystick_test/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.551    
                         arrival time                         -11.165    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.399ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.458ns (25.934%)  route 4.164ns (74.066%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.821     5.583    joystick_test/clk
    SLICE_X0Y28          FDRE                                         r  joystick_test/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.518     6.101 f  joystick_test/count_reg[9]/Q
                         net (fo=5, routed)           0.987     7.089    joystick_test/count_reg_n_0_[9]
    SLICE_X0Y27          LUT4 (Prop_lut4_I0_O)        0.124     7.213 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.567     7.779    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124     7.903 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.491     8.395    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I3_O)        0.124     8.519 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.483     9.002    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X0Y30          LUT4 (Prop_lut4_I3_O)        0.124     9.126 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           0.631     9.757    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I0_O)        0.116     9.873 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          1.004    10.877    joystick_test/count[23]_i_5_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I4_O)        0.328    11.205 r  joystick_test/count[21]_i_1__0/O
                         net (fo=1, routed)           0.000    11.205    joystick_test/count[21]_i_1__0_n_0
    SLICE_X0Y31          FDRE                                         r  joystick_test/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.646    15.129    joystick_test/clk
    SLICE_X0Y31          FDRE                                         r  joystick_test/count_reg[21]/C
                         clock pessimism              0.433    15.562    
                         clock uncertainty           -0.035    15.527    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)        0.077    15.604    joystick_test/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.604    
                         arrival time                         -11.205    
  -------------------------------------------------------------------
                         slack                                  4.399    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 1.458ns (25.948%)  route 4.161ns (74.052%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.821     5.583    joystick_test/clk
    SLICE_X0Y28          FDRE                                         r  joystick_test/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.518     6.101 f  joystick_test/count_reg[9]/Q
                         net (fo=5, routed)           0.987     7.089    joystick_test/count_reg_n_0_[9]
    SLICE_X0Y27          LUT4 (Prop_lut4_I0_O)        0.124     7.213 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.567     7.779    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124     7.903 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.491     8.395    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I3_O)        0.124     8.519 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.483     9.002    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X0Y30          LUT4 (Prop_lut4_I3_O)        0.124     9.126 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           0.631     9.757    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I0_O)        0.116     9.873 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          1.001    10.874    joystick_test/count[23]_i_5_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I4_O)        0.328    11.202 r  joystick_test/count[22]_i_1__0/O
                         net (fo=1, routed)           0.000    11.202    joystick_test/count[22]_i_1__0_n_0
    SLICE_X0Y31          FDRE                                         r  joystick_test/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.646    15.129    joystick_test/clk
    SLICE_X0Y31          FDRE                                         r  joystick_test/count_reg[22]/C
                         clock pessimism              0.433    15.562    
                         clock uncertainty           -0.035    15.527    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)        0.081    15.608    joystick_test/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.608    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 1.614ns (29.014%)  route 3.949ns (70.986%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 15.122 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.824     5.586    joystick_test/clk
    SLICE_X0Y31          FDRE                                         r  joystick_test/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.518     6.104 r  joystick_test/count_reg[21]/Q
                         net (fo=3, routed)           0.673     6.777    joystick_test/count_reg_n_0_[21]
    SLICE_X0Y30          LUT2 (Prop_lut2_I1_O)        0.148     6.925 f  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.469     7.395    joystick_test/count[23]_i_13_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.328     7.723 r  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.569     8.292    joystick_test/count[23]_i_7_n_0
    SLICE_X0Y29          LUT4 (Prop_lut4_I3_O)        0.124     8.416 r  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.472     8.888    joystick_test/count[23]_i_10_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.124     9.012 r  joystick_test/count[23]_i_4/O
                         net (fo=25, routed)          0.686     9.698    joystick_test/count[23]_i_4_n_0
    SLICE_X0Y25          LUT3 (Prop_lut3_I2_O)        0.124     9.822 r  joystick_test/byte[2]_i_3/O
                         net (fo=2, routed)           0.593    10.415    joystick_test/spi_master_0/byte_reg[0]_1
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.124    10.539 r  joystick_test/spi_master_0/byte[2]_i_2/O
                         net (fo=3, routed)           0.487    11.025    joystick_test/spi_master_0/byte
    SLICE_X2Y25          LUT4 (Prop_lut4_I2_O)        0.124    11.149 r  joystick_test/spi_master_0/byte[1]_i_1/O
                         net (fo=1, routed)           0.000    11.149    joystick_test/spi_master_0_n_9
    SLICE_X2Y25          FDRE                                         r  joystick_test/byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.639    15.122    joystick_test/clk
    SLICE_X2Y25          FDRE                                         r  joystick_test/byte_reg[1]/C
                         clock pessimism              0.433    15.555    
                         clock uncertainty           -0.035    15.520    
    SLICE_X2Y25          FDRE (Setup_fdre_C_D)        0.081    15.601    joystick_test/byte_reg[1]
  -------------------------------------------------------------------
                         required time                         15.601    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 1.614ns (29.071%)  route 3.938ns (70.929%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 15.122 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.824     5.586    joystick_test/clk
    SLICE_X0Y31          FDRE                                         r  joystick_test/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.518     6.104 r  joystick_test/count_reg[21]/Q
                         net (fo=3, routed)           0.673     6.777    joystick_test/count_reg_n_0_[21]
    SLICE_X0Y30          LUT2 (Prop_lut2_I1_O)        0.148     6.925 f  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.469     7.395    joystick_test/count[23]_i_13_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.328     7.723 r  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.569     8.292    joystick_test/count[23]_i_7_n_0
    SLICE_X0Y29          LUT4 (Prop_lut4_I3_O)        0.124     8.416 r  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.472     8.888    joystick_test/count[23]_i_10_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.124     9.012 r  joystick_test/count[23]_i_4/O
                         net (fo=25, routed)          0.686     9.698    joystick_test/count[23]_i_4_n_0
    SLICE_X0Y25          LUT3 (Prop_lut3_I2_O)        0.124     9.822 r  joystick_test/byte[2]_i_3/O
                         net (fo=2, routed)           0.593    10.415    joystick_test/spi_master_0/byte_reg[0]_1
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.124    10.539 r  joystick_test/spi_master_0/byte[2]_i_2/O
                         net (fo=3, routed)           0.476    11.014    joystick_test/spi_master_0/byte
    SLICE_X2Y25          LUT4 (Prop_lut4_I2_O)        0.124    11.138 r  joystick_test/spi_master_0/byte[0]_i_1/O
                         net (fo=1, routed)           0.000    11.138    joystick_test/spi_master_0_n_10
    SLICE_X2Y25          FDRE                                         r  joystick_test/byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.639    15.122    joystick_test/clk
    SLICE_X2Y25          FDRE                                         r  joystick_test/byte_reg[0]/C
                         clock pessimism              0.433    15.555    
                         clock uncertainty           -0.035    15.520    
    SLICE_X2Y25          FDRE (Setup_fdre_C_D)        0.077    15.597    joystick_test/byte_reg[0]
  -------------------------------------------------------------------
                         required time                         15.597    
                         arrival time                         -11.138    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.607ns (28.924%)  route 3.949ns (71.076%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 15.122 - 10.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.824     5.586    joystick_test/clk
    SLICE_X0Y31          FDRE                                         r  joystick_test/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.518     6.104 r  joystick_test/count_reg[21]/Q
                         net (fo=3, routed)           0.673     6.777    joystick_test/count_reg_n_0_[21]
    SLICE_X0Y30          LUT2 (Prop_lut2_I1_O)        0.148     6.925 f  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.469     7.395    joystick_test/count[23]_i_13_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.328     7.723 r  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.569     8.292    joystick_test/count[23]_i_7_n_0
    SLICE_X0Y29          LUT4 (Prop_lut4_I3_O)        0.124     8.416 r  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.472     8.888    joystick_test/count[23]_i_10_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.124     9.012 r  joystick_test/count[23]_i_4/O
                         net (fo=25, routed)          0.686     9.698    joystick_test/count[23]_i_4_n_0
    SLICE_X0Y25          LUT3 (Prop_lut3_I2_O)        0.124     9.822 r  joystick_test/byte[2]_i_3/O
                         net (fo=2, routed)           0.593    10.415    joystick_test/spi_master_0/byte_reg[0]_1
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.124    10.539 r  joystick_test/spi_master_0/byte[2]_i_2/O
                         net (fo=3, routed)           0.487    11.025    joystick_test/spi_master_0/byte
    SLICE_X2Y25          LUT4 (Prop_lut4_I2_O)        0.117    11.142 r  joystick_test/spi_master_0/byte[2]_i_1/O
                         net (fo=1, routed)           0.000    11.142    joystick_test/spi_master_0_n_8
    SLICE_X2Y25          FDRE                                         r  joystick_test/byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.639    15.122    joystick_test/clk
    SLICE_X2Y25          FDRE                                         r  joystick_test/byte_reg[2]/C
                         clock pessimism              0.433    15.555    
                         clock uncertainty           -0.035    15.520    
    SLICE_X2Y25          FDRE (Setup_fdre_C_D)        0.118    15.638    joystick_test/byte_reg[2]
  -------------------------------------------------------------------
                         required time                         15.638    
                         arrival time                         -11.142    
  -------------------------------------------------------------------
                         slack                                  4.496    

Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 joystick_test/spi_master_0/last_bit_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/rx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 1.933ns (39.053%)  route 3.017ns (60.947%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 15.130 - 10.000 ) 
    Source Clock Delay      (SCD):    5.589ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.827     5.589    joystick_test/spi_master_0/clk
    SLICE_X3Y16          FDRE                                         r  joystick_test/spi_master_0/last_bit_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.419     6.008 r  joystick_test/spi_master_0/last_bit_rx_reg[3]/Q
                         net (fo=5, routed)           0.999     7.007    joystick_test/spi_master_0/last_bit_rx[3]
    SLICE_X0Y14          LUT4 (Prop_lut4_I0_O)        0.299     7.306 r  joystick_test/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.306    joystick_test/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.839 r  joystick_test/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.839    joystick_test/spi_master_0/busy1_carry_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.956 r  joystick_test/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.956    joystick_test/spi_master_0/busy1_carry__0_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.185 r  joystick_test/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=43, routed)          1.064     9.250    joystick_test/spi_master_0/busy1
    SLICE_X4Y14          LUT3 (Prop_lut3_I1_O)        0.336     9.586 r  joystick_test/spi_master_0/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.953    10.539    joystick_test/spi_master_0/rx_data[7]_i_1_n_0
    SLICE_X5Y17          FDRE                                         r  joystick_test/spi_master_0/rx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.647    15.130    joystick_test/spi_master_0/clk
    SLICE_X5Y17          FDRE                                         r  joystick_test/spi_master_0/rx_data_reg[6]/C
                         clock pessimism              0.394    15.524    
                         clock uncertainty           -0.035    15.489    
    SLICE_X5Y17          FDRE (Setup_fdre_C_CE)      -0.409    15.080    joystick_test/spi_master_0/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 joystick_test/spi_master_0/last_bit_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/rx_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 1.933ns (39.053%)  route 3.017ns (60.947%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 15.130 - 10.000 ) 
    Source Clock Delay      (SCD):    5.589ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.827     5.589    joystick_test/spi_master_0/clk
    SLICE_X3Y16          FDRE                                         r  joystick_test/spi_master_0/last_bit_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.419     6.008 r  joystick_test/spi_master_0/last_bit_rx_reg[3]/Q
                         net (fo=5, routed)           0.999     7.007    joystick_test/spi_master_0/last_bit_rx[3]
    SLICE_X0Y14          LUT4 (Prop_lut4_I0_O)        0.299     7.306 r  joystick_test/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.306    joystick_test/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.839 r  joystick_test/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.839    joystick_test/spi_master_0/busy1_carry_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.956 r  joystick_test/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.956    joystick_test/spi_master_0/busy1_carry__0_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.185 r  joystick_test/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=43, routed)          1.064     9.250    joystick_test/spi_master_0/busy1
    SLICE_X4Y14          LUT3 (Prop_lut3_I1_O)        0.336     9.586 r  joystick_test/spi_master_0/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.953    10.539    joystick_test/spi_master_0/rx_data[7]_i_1_n_0
    SLICE_X5Y17          FDRE                                         r  joystick_test/spi_master_0/rx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.647    15.130    joystick_test/spi_master_0/clk
    SLICE_X5Y17          FDRE                                         r  joystick_test/spi_master_0/rx_data_reg[7]/C
                         clock pessimism              0.394    15.524    
                         clock uncertainty           -0.035    15.489    
    SLICE_X5Y17          FDRE (Setup_fdre_C_CE)      -0.409    15.080    joystick_test/spi_master_0/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                  4.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.095%)  route 0.118ns (24.905%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.557     1.504    comp_clk50MHz/clk
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.977 r  comp_clk50MHz/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.977    comp_clk50MHz/count_reg[28]_i_1_n_7
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.823     2.017    comp_clk50MHz/clk
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[25]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.661%)  route 0.118ns (24.339%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.557     1.504    comp_clk50MHz/clk
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.988 r  comp_clk50MHz/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.988    comp_clk50MHz/count_reg[28]_i_1_n_5
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.823     2.017    comp_clk50MHz/clk
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[27]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.857%)  route 0.118ns (23.143%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.557     1.504    comp_clk50MHz/clk
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.013 r  comp_clk50MHz/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.013    comp_clk50MHz/count_reg[28]_i_1_n_6
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.823     2.017    comp_clk50MHz/clk
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[26]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.857%)  route 0.118ns (23.143%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.557     1.504    comp_clk50MHz/clk
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.013 r  comp_clk50MHz/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.013    comp_clk50MHz/count_reg[28]_i_1_n_4
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.823     2.017    comp_clk50MHz/clk
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[28]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.993%)  route 0.118ns (23.007%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.557     1.504    comp_clk50MHz/clk
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.962 r  comp_clk50MHz/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    comp_clk50MHz/count_reg[28]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  comp_clk50MHz/count_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.016    comp_clk50MHz/count_reg[31]_i_2_n_7
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.823     2.017    comp_clk50MHz/clk
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[29]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.477%)  route 0.118ns (22.523%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.557     1.504    comp_clk50MHz/clk
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.962 r  comp_clk50MHz/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    comp_clk50MHz/count_reg[28]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.027 r  comp_clk50MHz/count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.027    comp_clk50MHz/count_reg[31]_i_2_n_5
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.823     2.017    comp_clk50MHz/clk
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[31]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 joystick_test/spi_master_0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.317%)  route 0.109ns (43.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.620     1.567    joystick_test/spi_master_0/clk
    SLICE_X5Y12          FDRE                                         r  joystick_test/spi_master_0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     1.708 r  joystick_test/spi_master_0/rx_data_reg[0]/Q
                         net (fo=2, routed)           0.109     1.817    joystick_test/rx_data[0]
    SLICE_X7Y13          FDRE                                         r  joystick_test/spi_rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.887     2.081    joystick_test/clk
    SLICE_X7Y13          FDRE                                         r  joystick_test/spi_rx_data_reg[0]/C
                         clock pessimism             -0.500     1.581    
    SLICE_X7Y13          FDRE (Hold_fdre_C_D)         0.070     1.651    joystick_test/spi_rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 joystick_test/spi_rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/x_position_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.619     1.566    joystick_test/clk
    SLICE_X5Y13          FDRE                                         r  joystick_test/spi_rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  joystick_test/spi_rx_data_reg[1]/Q
                         net (fo=1, routed)           0.102     1.809    joystick_test/spi_rx_data_reg_n_0_[1]
    SLICE_X6Y13          FDRE                                         r  joystick_test/x_position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.887     2.081    joystick_test/clk
    SLICE_X6Y13          FDRE                                         r  joystick_test/x_position_reg[1]/C
                         clock pessimism             -0.500     1.581    
    SLICE_X6Y13          FDRE (Hold_fdre_C_D)         0.052     1.633    joystick_test/x_position_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.505%)  route 0.118ns (21.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.557     1.504    comp_clk50MHz/clk
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.962 r  comp_clk50MHz/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    comp_clk50MHz/count_reg[28]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.052 r  comp_clk50MHz/count_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.052    comp_clk50MHz/count_reg[31]_i_2_n_6
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.823     2.017    comp_clk50MHz/clk
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[30]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 joystick_test/spi_master_0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_rx_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.617     1.564    joystick_test/spi_master_0/clk
    SLICE_X5Y17          FDRE                                         r  joystick_test/spi_master_0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     1.705 r  joystick_test/spi_master_0/rx_data_reg[6]/Q
                         net (fo=2, routed)           0.122     1.827    joystick_test/rx_data[6]
    SLICE_X5Y16          FDRE                                         r  joystick_test/spi_rx_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.885     2.079    joystick_test/clk
    SLICE_X5Y16          FDRE                                         r  joystick_test/spi_rx_data_reg[14]/C
                         clock pessimism             -0.500     1.579    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.070     1.649    joystick_test/spi_rx_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    mosi_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   comp_clk10Hz/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   comp_clk10Hz/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   comp_clk10Hz/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   comp_clk10Hz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    mosi_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    mosi_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           647 Endpoints
Min Delay           647 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.666ns  (logic 17.744ns (35.725%)  route 31.923ns (64.275%))
  Logic Levels:           49  (CARRY4=31 FDRE=1 LUT3=4 LUT4=3 LUT5=4 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE                         0.000     0.000 r  vga_display/vcount_reg[0]/C
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_display/vcount_reg[0]/Q
                         net (fo=16, routed)          2.093     2.549    vga_display/vcount_reg_n_0_[0]
    SLICE_X7Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.205 r  vga_display/red_OBUF[3]_inst_i_1319/CO[3]
                         net (fo=1, routed)           0.000     3.205    vga_display/red_OBUF[3]_inst_i_1319_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.319 r  vga_display/red_OBUF[3]_inst_i_1361/CO[3]
                         net (fo=1, routed)           0.000     3.319    vga_display/red_OBUF[3]_inst_i_1361_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.433 r  vga_display/red_OBUF[3]_inst_i_1356/CO[3]
                         net (fo=1, routed)           0.000     3.433    vga_display/red_OBUF[3]_inst_i_1356_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.547 r  vga_display/red_OBUF[3]_inst_i_1355/CO[3]
                         net (fo=1, routed)           0.000     3.547    vga_display/red_OBUF[3]_inst_i_1355_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.661 r  vga_display/red_OBUF[3]_inst_i_1146/CO[3]
                         net (fo=1, routed)           0.000     3.661    vga_display/red_OBUF[3]_inst_i_1146_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  vga_display/red_OBUF[3]_inst_i_718/CO[3]
                         net (fo=1, routed)           0.000     3.775    vga_display/red_OBUF[3]_inst_i_718_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  vga_display/red_OBUF[3]_inst_i_438/CO[3]
                         net (fo=1, routed)           0.000     3.889    vga_display/red_OBUF[3]_inst_i_438_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.202 r  vga_display/red_OBUF[3]_inst_i_237/O[3]
                         net (fo=438, routed)         4.672     8.874    vga_display/red_OBUF[3]_inst_i_237_n_4
    SLICE_X13Y2          LUT3 (Prop_lut3_I1_O)        0.334     9.208 f  vga_display/red_OBUF[3]_inst_i_1374/O
                         net (fo=11, routed)          1.845    11.054    vga_display/red_OBUF[3]_inst_i_1374_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I2_O)        0.326    11.380 r  vga_display/red_OBUF[3]_inst_i_940/O
                         net (fo=2, routed)           1.142    12.521    vga_display/red_OBUF[3]_inst_i_940_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.124    12.645 r  vga_display/red_OBUF[3]_inst_i_944/O
                         net (fo=1, routed)           0.000    12.645    vga_display/red_OBUF[3]_inst_i_944_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.177 r  vga_display/red_OBUF[3]_inst_i_571/CO[3]
                         net (fo=1, routed)           0.000    13.177    vga_display/red_OBUF[3]_inst_i_571_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  vga_display/red_OBUF[3]_inst_i_724/CO[3]
                         net (fo=1, routed)           0.000    13.291    vga_display/red_OBUF[3]_inst_i_724_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  vga_display/red_OBUF[3]_inst_i_1175/CO[3]
                         net (fo=1, routed)           0.000    13.405    vga_display/red_OBUF[3]_inst_i_1175_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.644 r  vga_display/red_OBUF[3]_inst_i_1855/O[2]
                         net (fo=3, routed)           1.595    15.240    vga_display/red_OBUF[3]_inst_i_1855_n_5
    SLICE_X0Y8           LUT3 (Prop_lut3_I0_O)        0.302    15.542 r  vga_display/red_OBUF[3]_inst_i_1861/O
                         net (fo=2, routed)           0.668    16.210    vga_display/red_OBUF[3]_inst_i_1861_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I4_O)        0.152    16.362 r  vga_display/red_OBUF[3]_inst_i_1535/O
                         net (fo=2, routed)           0.812    17.174    vga_display/red_OBUF[3]_inst_i_1535_n_0
    SLICE_X4Y8           LUT5 (Prop_lut5_I0_O)        0.326    17.500 r  vga_display/red_OBUF[3]_inst_i_1539/O
                         net (fo=1, routed)           0.000    17.500    vga_display/red_OBUF[3]_inst_i_1539_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.880 r  vga_display/red_OBUF[3]_inst_i_1106/CO[3]
                         net (fo=1, routed)           0.000    17.880    vga_display/red_OBUF[3]_inst_i_1106_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.099 r  vga_display/red_OBUF[3]_inst_i_1103/O[0]
                         net (fo=14, routed)          2.207    20.305    vga_display/red_OBUF[3]_inst_i_1103_n_7
    SLICE_X15Y2          LUT3 (Prop_lut3_I1_O)        0.321    20.626 r  vga_display/red_OBUF[3]_inst_i_1986/O
                         net (fo=1, routed)           0.672    21.298    vga_display/red_OBUF[3]_inst_i_1986_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    21.902 r  vga_display/red_OBUF[3]_inst_i_1750/CO[3]
                         net (fo=1, routed)           0.000    21.902    vga_display/red_OBUF[3]_inst_i_1750_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.019 r  vga_display/red_OBUF[3]_inst_i_1391/CO[3]
                         net (fo=1, routed)           0.000    22.019    vga_display/red_OBUF[3]_inst_i_1391_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.136 r  vga_display/red_OBUF[3]_inst_i_990/CO[3]
                         net (fo=1, routed)           0.000    22.136    vga_display/red_OBUF[3]_inst_i_990_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.375 r  vga_display/red_OBUF[3]_inst_i_585/O[2]
                         net (fo=3, routed)           1.130    23.505    vga_display/red_OBUF[3]_inst_i_585_n_5
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.325    23.830 r  vga_display/red_OBUF[3]_inst_i_1002/O
                         net (fo=1, routed)           0.616    24.446    vga_display/red_OBUF[3]_inst_i_1002_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    25.157 r  vga_display/red_OBUF[3]_inst_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.157    vga_display/red_OBUF[3]_inst_i_591_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.428 r  vga_display/red_OBUF[3]_inst_i_336/CO[0]
                         net (fo=1, routed)           0.296    25.723    vga_display/red_OBUF[3]_inst_i_336_n_3
    SLICE_X11Y8          LUT5 (Prop_lut5_I4_O)        0.373    26.096 r  vga_display/red_OBUF[3]_inst_i_161/O
                         net (fo=111, routed)         0.944    27.041    vga_display/red_OBUF[3]_inst_i_161_n_0
    SLICE_X13Y7          LUT3 (Prop_lut3_I1_O)        0.150    27.191 r  vga_display/red_OBUF[3]_inst_i_433/O
                         net (fo=1, routed)           0.474    27.665    vga_display/red_OBUF[3]_inst_i_433_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    28.462 r  vga_display/red_OBUF[3]_inst_i_236/CO[3]
                         net (fo=1, routed)           0.000    28.462    vga_display/red_OBUF[3]_inst_i_236_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.579 r  vga_display/red_OBUF[3]_inst_i_1505/CO[3]
                         net (fo=1, routed)           0.000    28.579    vga_display/red_OBUF[3]_inst_i_1505_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.696 r  vga_display/red_OBUF[3]_inst_i_1105/CO[3]
                         net (fo=1, routed)           0.000    28.696    vga_display/red_OBUF[3]_inst_i_1105_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.813 r  vga_display/red_OBUF[3]_inst_i_1102/CO[3]
                         net (fo=1, routed)           0.000    28.813    vga_display/red_OBUF[3]_inst_i_1102_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.032 r  vga_display/red_OBUF[3]_inst_i_1099/O[0]
                         net (fo=3, routed)           0.800    29.832    vga_display/Y_COORD1[17]
    SLICE_X12Y16         LUT5 (Prop_lut5_I0_O)        0.295    30.127 r  vga_display/red_OBUF[3]_inst_i_644/O
                         net (fo=5, routed)           1.494    31.621    vga_display/red_OBUF[3]_inst_i_644_n_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124    31.745 r  vga_display/red_OBUF[3]_inst_i_1645/O
                         net (fo=1, routed)           0.000    31.745    vga_display/red_OBUF[3]_inst_i_1645_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.295 r  vga_display/red_OBUF[3]_inst_i_1271/CO[3]
                         net (fo=1, routed)           0.000    32.295    vga_display/red_OBUF[3]_inst_i_1271_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.629 r  vga_display/red_OBUF[3]_inst_i_1270/O[1]
                         net (fo=1, routed)           0.846    33.475    vga_display/red_OBUF[3]_inst_i_1270_n_6
    SLICE_X10Y15         LUT6 (Prop_lut6_I5_O)        0.303    33.778 r  vga_display/red_OBUF[3]_inst_i_841/O
                         net (fo=1, routed)           0.000    33.778    vga_display/red_OBUF[3]_inst_i_841_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.356 r  vga_display/red_OBUF[3]_inst_i_493/O[2]
                         net (fo=2, routed)           0.474    34.831    vga_display/red5[26]
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    35.682 r  vga_display/red_OBUF[3]_inst_i_270/CO[3]
                         net (fo=1, routed)           0.000    35.682    vga_display/red_OBUF[3]_inst_i_270_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.016 r  vga_display/red_OBUF[3]_inst_i_269/O[1]
                         net (fo=2, routed)           1.113    37.129    vga_display/red_OBUF[3]_inst_i_269_n_6
    SLICE_X7Y13          LUT4 (Prop_lut4_I2_O)        0.303    37.432 r  vga_display/red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           0.000    37.432    vga_display/red_OBUF[3]_inst_i_94_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.833 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.834    39.667    vga_display/red35_in
    SLICE_X21Y13         LUT4 (Prop_lut4_I0_O)        0.124    39.791 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           0.985    40.776    vga_display/red1
    SLICE_X23Y17         LUT6 (Prop_lut6_I2_O)        0.124    40.900 r  vga_display/green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.210    46.110    green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    49.666 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    49.666    green[0]
    AB22                                                              r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.604ns  (logic 17.716ns (35.714%)  route 31.888ns (64.286%))
  Logic Levels:           49  (CARRY4=31 FDRE=1 LUT3=4 LUT4=3 LUT5=4 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE                         0.000     0.000 r  vga_display/vcount_reg[0]/C
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_display/vcount_reg[0]/Q
                         net (fo=16, routed)          2.093     2.549    vga_display/vcount_reg_n_0_[0]
    SLICE_X7Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.205 r  vga_display/red_OBUF[3]_inst_i_1319/CO[3]
                         net (fo=1, routed)           0.000     3.205    vga_display/red_OBUF[3]_inst_i_1319_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.319 r  vga_display/red_OBUF[3]_inst_i_1361/CO[3]
                         net (fo=1, routed)           0.000     3.319    vga_display/red_OBUF[3]_inst_i_1361_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.433 r  vga_display/red_OBUF[3]_inst_i_1356/CO[3]
                         net (fo=1, routed)           0.000     3.433    vga_display/red_OBUF[3]_inst_i_1356_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.547 r  vga_display/red_OBUF[3]_inst_i_1355/CO[3]
                         net (fo=1, routed)           0.000     3.547    vga_display/red_OBUF[3]_inst_i_1355_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.661 r  vga_display/red_OBUF[3]_inst_i_1146/CO[3]
                         net (fo=1, routed)           0.000     3.661    vga_display/red_OBUF[3]_inst_i_1146_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  vga_display/red_OBUF[3]_inst_i_718/CO[3]
                         net (fo=1, routed)           0.000     3.775    vga_display/red_OBUF[3]_inst_i_718_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  vga_display/red_OBUF[3]_inst_i_438/CO[3]
                         net (fo=1, routed)           0.000     3.889    vga_display/red_OBUF[3]_inst_i_438_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.202 r  vga_display/red_OBUF[3]_inst_i_237/O[3]
                         net (fo=438, routed)         4.672     8.874    vga_display/red_OBUF[3]_inst_i_237_n_4
    SLICE_X13Y2          LUT3 (Prop_lut3_I1_O)        0.334     9.208 f  vga_display/red_OBUF[3]_inst_i_1374/O
                         net (fo=11, routed)          1.845    11.054    vga_display/red_OBUF[3]_inst_i_1374_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I2_O)        0.326    11.380 r  vga_display/red_OBUF[3]_inst_i_940/O
                         net (fo=2, routed)           1.142    12.521    vga_display/red_OBUF[3]_inst_i_940_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.124    12.645 r  vga_display/red_OBUF[3]_inst_i_944/O
                         net (fo=1, routed)           0.000    12.645    vga_display/red_OBUF[3]_inst_i_944_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.177 r  vga_display/red_OBUF[3]_inst_i_571/CO[3]
                         net (fo=1, routed)           0.000    13.177    vga_display/red_OBUF[3]_inst_i_571_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  vga_display/red_OBUF[3]_inst_i_724/CO[3]
                         net (fo=1, routed)           0.000    13.291    vga_display/red_OBUF[3]_inst_i_724_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  vga_display/red_OBUF[3]_inst_i_1175/CO[3]
                         net (fo=1, routed)           0.000    13.405    vga_display/red_OBUF[3]_inst_i_1175_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.644 r  vga_display/red_OBUF[3]_inst_i_1855/O[2]
                         net (fo=3, routed)           1.595    15.240    vga_display/red_OBUF[3]_inst_i_1855_n_5
    SLICE_X0Y8           LUT3 (Prop_lut3_I0_O)        0.302    15.542 r  vga_display/red_OBUF[3]_inst_i_1861/O
                         net (fo=2, routed)           0.668    16.210    vga_display/red_OBUF[3]_inst_i_1861_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I4_O)        0.152    16.362 r  vga_display/red_OBUF[3]_inst_i_1535/O
                         net (fo=2, routed)           0.812    17.174    vga_display/red_OBUF[3]_inst_i_1535_n_0
    SLICE_X4Y8           LUT5 (Prop_lut5_I0_O)        0.326    17.500 r  vga_display/red_OBUF[3]_inst_i_1539/O
                         net (fo=1, routed)           0.000    17.500    vga_display/red_OBUF[3]_inst_i_1539_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.880 r  vga_display/red_OBUF[3]_inst_i_1106/CO[3]
                         net (fo=1, routed)           0.000    17.880    vga_display/red_OBUF[3]_inst_i_1106_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.099 r  vga_display/red_OBUF[3]_inst_i_1103/O[0]
                         net (fo=14, routed)          2.207    20.305    vga_display/red_OBUF[3]_inst_i_1103_n_7
    SLICE_X15Y2          LUT3 (Prop_lut3_I1_O)        0.321    20.626 r  vga_display/red_OBUF[3]_inst_i_1986/O
                         net (fo=1, routed)           0.672    21.298    vga_display/red_OBUF[3]_inst_i_1986_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    21.902 r  vga_display/red_OBUF[3]_inst_i_1750/CO[3]
                         net (fo=1, routed)           0.000    21.902    vga_display/red_OBUF[3]_inst_i_1750_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.019 r  vga_display/red_OBUF[3]_inst_i_1391/CO[3]
                         net (fo=1, routed)           0.000    22.019    vga_display/red_OBUF[3]_inst_i_1391_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.136 r  vga_display/red_OBUF[3]_inst_i_990/CO[3]
                         net (fo=1, routed)           0.000    22.136    vga_display/red_OBUF[3]_inst_i_990_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.375 r  vga_display/red_OBUF[3]_inst_i_585/O[2]
                         net (fo=3, routed)           1.130    23.505    vga_display/red_OBUF[3]_inst_i_585_n_5
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.325    23.830 r  vga_display/red_OBUF[3]_inst_i_1002/O
                         net (fo=1, routed)           0.616    24.446    vga_display/red_OBUF[3]_inst_i_1002_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    25.157 r  vga_display/red_OBUF[3]_inst_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.157    vga_display/red_OBUF[3]_inst_i_591_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.428 r  vga_display/red_OBUF[3]_inst_i_336/CO[0]
                         net (fo=1, routed)           0.296    25.723    vga_display/red_OBUF[3]_inst_i_336_n_3
    SLICE_X11Y8          LUT5 (Prop_lut5_I4_O)        0.373    26.096 r  vga_display/red_OBUF[3]_inst_i_161/O
                         net (fo=111, routed)         0.944    27.041    vga_display/red_OBUF[3]_inst_i_161_n_0
    SLICE_X13Y7          LUT3 (Prop_lut3_I1_O)        0.150    27.191 r  vga_display/red_OBUF[3]_inst_i_433/O
                         net (fo=1, routed)           0.474    27.665    vga_display/red_OBUF[3]_inst_i_433_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    28.462 r  vga_display/red_OBUF[3]_inst_i_236/CO[3]
                         net (fo=1, routed)           0.000    28.462    vga_display/red_OBUF[3]_inst_i_236_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.579 r  vga_display/red_OBUF[3]_inst_i_1505/CO[3]
                         net (fo=1, routed)           0.000    28.579    vga_display/red_OBUF[3]_inst_i_1505_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.696 r  vga_display/red_OBUF[3]_inst_i_1105/CO[3]
                         net (fo=1, routed)           0.000    28.696    vga_display/red_OBUF[3]_inst_i_1105_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.813 r  vga_display/red_OBUF[3]_inst_i_1102/CO[3]
                         net (fo=1, routed)           0.000    28.813    vga_display/red_OBUF[3]_inst_i_1102_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.032 r  vga_display/red_OBUF[3]_inst_i_1099/O[0]
                         net (fo=3, routed)           0.800    29.832    vga_display/Y_COORD1[17]
    SLICE_X12Y16         LUT5 (Prop_lut5_I0_O)        0.295    30.127 r  vga_display/red_OBUF[3]_inst_i_644/O
                         net (fo=5, routed)           1.494    31.621    vga_display/red_OBUF[3]_inst_i_644_n_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124    31.745 r  vga_display/red_OBUF[3]_inst_i_1645/O
                         net (fo=1, routed)           0.000    31.745    vga_display/red_OBUF[3]_inst_i_1645_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.295 r  vga_display/red_OBUF[3]_inst_i_1271/CO[3]
                         net (fo=1, routed)           0.000    32.295    vga_display/red_OBUF[3]_inst_i_1271_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.629 r  vga_display/red_OBUF[3]_inst_i_1270/O[1]
                         net (fo=1, routed)           0.846    33.475    vga_display/red_OBUF[3]_inst_i_1270_n_6
    SLICE_X10Y15         LUT6 (Prop_lut6_I5_O)        0.303    33.778 r  vga_display/red_OBUF[3]_inst_i_841/O
                         net (fo=1, routed)           0.000    33.778    vga_display/red_OBUF[3]_inst_i_841_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.356 r  vga_display/red_OBUF[3]_inst_i_493/O[2]
                         net (fo=2, routed)           0.474    34.831    vga_display/red5[26]
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    35.682 r  vga_display/red_OBUF[3]_inst_i_270/CO[3]
                         net (fo=1, routed)           0.000    35.682    vga_display/red_OBUF[3]_inst_i_270_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.016 r  vga_display/red_OBUF[3]_inst_i_269/O[1]
                         net (fo=2, routed)           1.113    37.129    vga_display/red_OBUF[3]_inst_i_269_n_6
    SLICE_X7Y13          LUT4 (Prop_lut4_I2_O)        0.303    37.432 r  vga_display/red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           0.000    37.432    vga_display/red_OBUF[3]_inst_i_94_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.833 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.834    39.667    vga_display/red35_in
    SLICE_X21Y13         LUT4 (Prop_lut4_I0_O)        0.124    39.791 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           0.904    40.695    vga_display/red1
    SLICE_X23Y17         LUT6 (Prop_lut6_I2_O)        0.124    40.819 r  vga_display/red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.256    46.075    red_OBUF[3]
    V18                  OBUF (Prop_obuf_I_O)         3.529    49.604 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    49.604    red[3]
    V18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.303ns  (logic 17.734ns (35.970%)  route 31.569ns (64.030%))
  Logic Levels:           49  (CARRY4=31 FDRE=1 LUT3=4 LUT4=3 LUT5=4 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE                         0.000     0.000 r  vga_display/vcount_reg[0]/C
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_display/vcount_reg[0]/Q
                         net (fo=16, routed)          2.093     2.549    vga_display/vcount_reg_n_0_[0]
    SLICE_X7Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.205 r  vga_display/red_OBUF[3]_inst_i_1319/CO[3]
                         net (fo=1, routed)           0.000     3.205    vga_display/red_OBUF[3]_inst_i_1319_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.319 r  vga_display/red_OBUF[3]_inst_i_1361/CO[3]
                         net (fo=1, routed)           0.000     3.319    vga_display/red_OBUF[3]_inst_i_1361_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.433 r  vga_display/red_OBUF[3]_inst_i_1356/CO[3]
                         net (fo=1, routed)           0.000     3.433    vga_display/red_OBUF[3]_inst_i_1356_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.547 r  vga_display/red_OBUF[3]_inst_i_1355/CO[3]
                         net (fo=1, routed)           0.000     3.547    vga_display/red_OBUF[3]_inst_i_1355_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.661 r  vga_display/red_OBUF[3]_inst_i_1146/CO[3]
                         net (fo=1, routed)           0.000     3.661    vga_display/red_OBUF[3]_inst_i_1146_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  vga_display/red_OBUF[3]_inst_i_718/CO[3]
                         net (fo=1, routed)           0.000     3.775    vga_display/red_OBUF[3]_inst_i_718_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  vga_display/red_OBUF[3]_inst_i_438/CO[3]
                         net (fo=1, routed)           0.000     3.889    vga_display/red_OBUF[3]_inst_i_438_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.202 r  vga_display/red_OBUF[3]_inst_i_237/O[3]
                         net (fo=438, routed)         4.672     8.874    vga_display/red_OBUF[3]_inst_i_237_n_4
    SLICE_X13Y2          LUT3 (Prop_lut3_I1_O)        0.334     9.208 f  vga_display/red_OBUF[3]_inst_i_1374/O
                         net (fo=11, routed)          1.845    11.054    vga_display/red_OBUF[3]_inst_i_1374_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I2_O)        0.326    11.380 r  vga_display/red_OBUF[3]_inst_i_940/O
                         net (fo=2, routed)           1.142    12.521    vga_display/red_OBUF[3]_inst_i_940_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.124    12.645 r  vga_display/red_OBUF[3]_inst_i_944/O
                         net (fo=1, routed)           0.000    12.645    vga_display/red_OBUF[3]_inst_i_944_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.177 r  vga_display/red_OBUF[3]_inst_i_571/CO[3]
                         net (fo=1, routed)           0.000    13.177    vga_display/red_OBUF[3]_inst_i_571_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  vga_display/red_OBUF[3]_inst_i_724/CO[3]
                         net (fo=1, routed)           0.000    13.291    vga_display/red_OBUF[3]_inst_i_724_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  vga_display/red_OBUF[3]_inst_i_1175/CO[3]
                         net (fo=1, routed)           0.000    13.405    vga_display/red_OBUF[3]_inst_i_1175_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.644 r  vga_display/red_OBUF[3]_inst_i_1855/O[2]
                         net (fo=3, routed)           1.595    15.240    vga_display/red_OBUF[3]_inst_i_1855_n_5
    SLICE_X0Y8           LUT3 (Prop_lut3_I0_O)        0.302    15.542 r  vga_display/red_OBUF[3]_inst_i_1861/O
                         net (fo=2, routed)           0.668    16.210    vga_display/red_OBUF[3]_inst_i_1861_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I4_O)        0.152    16.362 r  vga_display/red_OBUF[3]_inst_i_1535/O
                         net (fo=2, routed)           0.812    17.174    vga_display/red_OBUF[3]_inst_i_1535_n_0
    SLICE_X4Y8           LUT5 (Prop_lut5_I0_O)        0.326    17.500 r  vga_display/red_OBUF[3]_inst_i_1539/O
                         net (fo=1, routed)           0.000    17.500    vga_display/red_OBUF[3]_inst_i_1539_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.880 r  vga_display/red_OBUF[3]_inst_i_1106/CO[3]
                         net (fo=1, routed)           0.000    17.880    vga_display/red_OBUF[3]_inst_i_1106_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.099 r  vga_display/red_OBUF[3]_inst_i_1103/O[0]
                         net (fo=14, routed)          2.207    20.305    vga_display/red_OBUF[3]_inst_i_1103_n_7
    SLICE_X15Y2          LUT3 (Prop_lut3_I1_O)        0.321    20.626 r  vga_display/red_OBUF[3]_inst_i_1986/O
                         net (fo=1, routed)           0.672    21.298    vga_display/red_OBUF[3]_inst_i_1986_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    21.902 r  vga_display/red_OBUF[3]_inst_i_1750/CO[3]
                         net (fo=1, routed)           0.000    21.902    vga_display/red_OBUF[3]_inst_i_1750_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.019 r  vga_display/red_OBUF[3]_inst_i_1391/CO[3]
                         net (fo=1, routed)           0.000    22.019    vga_display/red_OBUF[3]_inst_i_1391_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.136 r  vga_display/red_OBUF[3]_inst_i_990/CO[3]
                         net (fo=1, routed)           0.000    22.136    vga_display/red_OBUF[3]_inst_i_990_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.375 r  vga_display/red_OBUF[3]_inst_i_585/O[2]
                         net (fo=3, routed)           1.130    23.505    vga_display/red_OBUF[3]_inst_i_585_n_5
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.325    23.830 r  vga_display/red_OBUF[3]_inst_i_1002/O
                         net (fo=1, routed)           0.616    24.446    vga_display/red_OBUF[3]_inst_i_1002_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    25.157 r  vga_display/red_OBUF[3]_inst_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.157    vga_display/red_OBUF[3]_inst_i_591_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.428 r  vga_display/red_OBUF[3]_inst_i_336/CO[0]
                         net (fo=1, routed)           0.296    25.723    vga_display/red_OBUF[3]_inst_i_336_n_3
    SLICE_X11Y8          LUT5 (Prop_lut5_I4_O)        0.373    26.096 r  vga_display/red_OBUF[3]_inst_i_161/O
                         net (fo=111, routed)         0.944    27.041    vga_display/red_OBUF[3]_inst_i_161_n_0
    SLICE_X13Y7          LUT3 (Prop_lut3_I1_O)        0.150    27.191 r  vga_display/red_OBUF[3]_inst_i_433/O
                         net (fo=1, routed)           0.474    27.665    vga_display/red_OBUF[3]_inst_i_433_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    28.462 r  vga_display/red_OBUF[3]_inst_i_236/CO[3]
                         net (fo=1, routed)           0.000    28.462    vga_display/red_OBUF[3]_inst_i_236_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.579 r  vga_display/red_OBUF[3]_inst_i_1505/CO[3]
                         net (fo=1, routed)           0.000    28.579    vga_display/red_OBUF[3]_inst_i_1505_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.696 r  vga_display/red_OBUF[3]_inst_i_1105/CO[3]
                         net (fo=1, routed)           0.000    28.696    vga_display/red_OBUF[3]_inst_i_1105_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.813 r  vga_display/red_OBUF[3]_inst_i_1102/CO[3]
                         net (fo=1, routed)           0.000    28.813    vga_display/red_OBUF[3]_inst_i_1102_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.032 r  vga_display/red_OBUF[3]_inst_i_1099/O[0]
                         net (fo=3, routed)           0.800    29.832    vga_display/Y_COORD1[17]
    SLICE_X12Y16         LUT5 (Prop_lut5_I0_O)        0.295    30.127 r  vga_display/red_OBUF[3]_inst_i_644/O
                         net (fo=5, routed)           1.494    31.621    vga_display/red_OBUF[3]_inst_i_644_n_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124    31.745 r  vga_display/red_OBUF[3]_inst_i_1645/O
                         net (fo=1, routed)           0.000    31.745    vga_display/red_OBUF[3]_inst_i_1645_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.295 r  vga_display/red_OBUF[3]_inst_i_1271/CO[3]
                         net (fo=1, routed)           0.000    32.295    vga_display/red_OBUF[3]_inst_i_1271_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.629 r  vga_display/red_OBUF[3]_inst_i_1270/O[1]
                         net (fo=1, routed)           0.846    33.475    vga_display/red_OBUF[3]_inst_i_1270_n_6
    SLICE_X10Y15         LUT6 (Prop_lut6_I5_O)        0.303    33.778 r  vga_display/red_OBUF[3]_inst_i_841/O
                         net (fo=1, routed)           0.000    33.778    vga_display/red_OBUF[3]_inst_i_841_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.356 r  vga_display/red_OBUF[3]_inst_i_493/O[2]
                         net (fo=2, routed)           0.474    34.831    vga_display/red5[26]
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    35.682 r  vga_display/red_OBUF[3]_inst_i_270/CO[3]
                         net (fo=1, routed)           0.000    35.682    vga_display/red_OBUF[3]_inst_i_270_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.016 r  vga_display/red_OBUF[3]_inst_i_269/O[1]
                         net (fo=2, routed)           1.113    37.129    vga_display/red_OBUF[3]_inst_i_269_n_6
    SLICE_X7Y13          LUT4 (Prop_lut4_I2_O)        0.303    37.432 r  vga_display/red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           0.000    37.432    vga_display/red_OBUF[3]_inst_i_94_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.833 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.834    39.667    vga_display/red35_in
    SLICE_X21Y13         LUT4 (Prop_lut4_I0_O)        0.124    39.791 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           0.757    40.548    vga_display/red1
    SLICE_X23Y17         LUT6 (Prop_lut6_I2_O)        0.124    40.672 r  vga_display/green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.083    45.756    green_OBUF[1]
    AA22                 OBUF (Prop_obuf_I_O)         3.547    49.303 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    49.303    green[1]
    AA22                                                              r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.238ns  (logic 17.724ns (35.996%)  route 31.514ns (64.004%))
  Logic Levels:           49  (CARRY4=31 FDRE=1 LUT3=4 LUT4=3 LUT5=4 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE                         0.000     0.000 r  vga_display/vcount_reg[0]/C
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_display/vcount_reg[0]/Q
                         net (fo=16, routed)          2.093     2.549    vga_display/vcount_reg_n_0_[0]
    SLICE_X7Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.205 r  vga_display/red_OBUF[3]_inst_i_1319/CO[3]
                         net (fo=1, routed)           0.000     3.205    vga_display/red_OBUF[3]_inst_i_1319_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.319 r  vga_display/red_OBUF[3]_inst_i_1361/CO[3]
                         net (fo=1, routed)           0.000     3.319    vga_display/red_OBUF[3]_inst_i_1361_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.433 r  vga_display/red_OBUF[3]_inst_i_1356/CO[3]
                         net (fo=1, routed)           0.000     3.433    vga_display/red_OBUF[3]_inst_i_1356_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.547 r  vga_display/red_OBUF[3]_inst_i_1355/CO[3]
                         net (fo=1, routed)           0.000     3.547    vga_display/red_OBUF[3]_inst_i_1355_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.661 r  vga_display/red_OBUF[3]_inst_i_1146/CO[3]
                         net (fo=1, routed)           0.000     3.661    vga_display/red_OBUF[3]_inst_i_1146_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  vga_display/red_OBUF[3]_inst_i_718/CO[3]
                         net (fo=1, routed)           0.000     3.775    vga_display/red_OBUF[3]_inst_i_718_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  vga_display/red_OBUF[3]_inst_i_438/CO[3]
                         net (fo=1, routed)           0.000     3.889    vga_display/red_OBUF[3]_inst_i_438_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.202 r  vga_display/red_OBUF[3]_inst_i_237/O[3]
                         net (fo=438, routed)         4.672     8.874    vga_display/red_OBUF[3]_inst_i_237_n_4
    SLICE_X13Y2          LUT3 (Prop_lut3_I1_O)        0.334     9.208 f  vga_display/red_OBUF[3]_inst_i_1374/O
                         net (fo=11, routed)          1.845    11.054    vga_display/red_OBUF[3]_inst_i_1374_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I2_O)        0.326    11.380 r  vga_display/red_OBUF[3]_inst_i_940/O
                         net (fo=2, routed)           1.142    12.521    vga_display/red_OBUF[3]_inst_i_940_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.124    12.645 r  vga_display/red_OBUF[3]_inst_i_944/O
                         net (fo=1, routed)           0.000    12.645    vga_display/red_OBUF[3]_inst_i_944_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.177 r  vga_display/red_OBUF[3]_inst_i_571/CO[3]
                         net (fo=1, routed)           0.000    13.177    vga_display/red_OBUF[3]_inst_i_571_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  vga_display/red_OBUF[3]_inst_i_724/CO[3]
                         net (fo=1, routed)           0.000    13.291    vga_display/red_OBUF[3]_inst_i_724_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  vga_display/red_OBUF[3]_inst_i_1175/CO[3]
                         net (fo=1, routed)           0.000    13.405    vga_display/red_OBUF[3]_inst_i_1175_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.644 r  vga_display/red_OBUF[3]_inst_i_1855/O[2]
                         net (fo=3, routed)           1.595    15.240    vga_display/red_OBUF[3]_inst_i_1855_n_5
    SLICE_X0Y8           LUT3 (Prop_lut3_I0_O)        0.302    15.542 r  vga_display/red_OBUF[3]_inst_i_1861/O
                         net (fo=2, routed)           0.668    16.210    vga_display/red_OBUF[3]_inst_i_1861_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I4_O)        0.152    16.362 r  vga_display/red_OBUF[3]_inst_i_1535/O
                         net (fo=2, routed)           0.812    17.174    vga_display/red_OBUF[3]_inst_i_1535_n_0
    SLICE_X4Y8           LUT5 (Prop_lut5_I0_O)        0.326    17.500 r  vga_display/red_OBUF[3]_inst_i_1539/O
                         net (fo=1, routed)           0.000    17.500    vga_display/red_OBUF[3]_inst_i_1539_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.880 r  vga_display/red_OBUF[3]_inst_i_1106/CO[3]
                         net (fo=1, routed)           0.000    17.880    vga_display/red_OBUF[3]_inst_i_1106_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.099 r  vga_display/red_OBUF[3]_inst_i_1103/O[0]
                         net (fo=14, routed)          2.207    20.305    vga_display/red_OBUF[3]_inst_i_1103_n_7
    SLICE_X15Y2          LUT3 (Prop_lut3_I1_O)        0.321    20.626 r  vga_display/red_OBUF[3]_inst_i_1986/O
                         net (fo=1, routed)           0.672    21.298    vga_display/red_OBUF[3]_inst_i_1986_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    21.902 r  vga_display/red_OBUF[3]_inst_i_1750/CO[3]
                         net (fo=1, routed)           0.000    21.902    vga_display/red_OBUF[3]_inst_i_1750_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.019 r  vga_display/red_OBUF[3]_inst_i_1391/CO[3]
                         net (fo=1, routed)           0.000    22.019    vga_display/red_OBUF[3]_inst_i_1391_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.136 r  vga_display/red_OBUF[3]_inst_i_990/CO[3]
                         net (fo=1, routed)           0.000    22.136    vga_display/red_OBUF[3]_inst_i_990_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.375 r  vga_display/red_OBUF[3]_inst_i_585/O[2]
                         net (fo=3, routed)           1.130    23.505    vga_display/red_OBUF[3]_inst_i_585_n_5
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.325    23.830 r  vga_display/red_OBUF[3]_inst_i_1002/O
                         net (fo=1, routed)           0.616    24.446    vga_display/red_OBUF[3]_inst_i_1002_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    25.157 r  vga_display/red_OBUF[3]_inst_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.157    vga_display/red_OBUF[3]_inst_i_591_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.428 r  vga_display/red_OBUF[3]_inst_i_336/CO[0]
                         net (fo=1, routed)           0.296    25.723    vga_display/red_OBUF[3]_inst_i_336_n_3
    SLICE_X11Y8          LUT5 (Prop_lut5_I4_O)        0.373    26.096 r  vga_display/red_OBUF[3]_inst_i_161/O
                         net (fo=111, routed)         0.944    27.041    vga_display/red_OBUF[3]_inst_i_161_n_0
    SLICE_X13Y7          LUT3 (Prop_lut3_I1_O)        0.150    27.191 r  vga_display/red_OBUF[3]_inst_i_433/O
                         net (fo=1, routed)           0.474    27.665    vga_display/red_OBUF[3]_inst_i_433_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    28.462 r  vga_display/red_OBUF[3]_inst_i_236/CO[3]
                         net (fo=1, routed)           0.000    28.462    vga_display/red_OBUF[3]_inst_i_236_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.579 r  vga_display/red_OBUF[3]_inst_i_1505/CO[3]
                         net (fo=1, routed)           0.000    28.579    vga_display/red_OBUF[3]_inst_i_1505_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.696 r  vga_display/red_OBUF[3]_inst_i_1105/CO[3]
                         net (fo=1, routed)           0.000    28.696    vga_display/red_OBUF[3]_inst_i_1105_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.813 r  vga_display/red_OBUF[3]_inst_i_1102/CO[3]
                         net (fo=1, routed)           0.000    28.813    vga_display/red_OBUF[3]_inst_i_1102_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.032 r  vga_display/red_OBUF[3]_inst_i_1099/O[0]
                         net (fo=3, routed)           0.800    29.832    vga_display/Y_COORD1[17]
    SLICE_X12Y16         LUT5 (Prop_lut5_I0_O)        0.295    30.127 r  vga_display/red_OBUF[3]_inst_i_644/O
                         net (fo=5, routed)           1.494    31.621    vga_display/red_OBUF[3]_inst_i_644_n_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124    31.745 r  vga_display/red_OBUF[3]_inst_i_1645/O
                         net (fo=1, routed)           0.000    31.745    vga_display/red_OBUF[3]_inst_i_1645_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.295 r  vga_display/red_OBUF[3]_inst_i_1271/CO[3]
                         net (fo=1, routed)           0.000    32.295    vga_display/red_OBUF[3]_inst_i_1271_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.629 r  vga_display/red_OBUF[3]_inst_i_1270/O[1]
                         net (fo=1, routed)           0.846    33.475    vga_display/red_OBUF[3]_inst_i_1270_n_6
    SLICE_X10Y15         LUT6 (Prop_lut6_I5_O)        0.303    33.778 r  vga_display/red_OBUF[3]_inst_i_841/O
                         net (fo=1, routed)           0.000    33.778    vga_display/red_OBUF[3]_inst_i_841_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.356 r  vga_display/red_OBUF[3]_inst_i_493/O[2]
                         net (fo=2, routed)           0.474    34.831    vga_display/red5[26]
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    35.682 r  vga_display/red_OBUF[3]_inst_i_270/CO[3]
                         net (fo=1, routed)           0.000    35.682    vga_display/red_OBUF[3]_inst_i_270_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.016 r  vga_display/red_OBUF[3]_inst_i_269/O[1]
                         net (fo=2, routed)           1.113    37.129    vga_display/red_OBUF[3]_inst_i_269_n_6
    SLICE_X7Y13          LUT4 (Prop_lut4_I2_O)        0.303    37.432 r  vga_display/red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           0.000    37.432    vga_display/red_OBUF[3]_inst_i_94_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.833 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.834    39.667    vga_display/red35_in
    SLICE_X21Y13         LUT4 (Prop_lut4_I0_O)        0.124    39.791 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           0.607    40.398    vga_display/red1
    SLICE_X22Y16         LUT6 (Prop_lut6_I2_O)        0.124    40.522 r  vga_display/blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.179    45.701    blue_OBUF[2]
    AB19                 OBUF (Prop_obuf_I_O)         3.537    49.238 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    49.238    blue[3]
    AB19                                                              r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.184ns  (logic 17.718ns (36.024%)  route 31.466ns (63.976%))
  Logic Levels:           49  (CARRY4=31 FDRE=1 LUT3=4 LUT4=3 LUT5=4 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE                         0.000     0.000 r  vga_display/vcount_reg[0]/C
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_display/vcount_reg[0]/Q
                         net (fo=16, routed)          2.093     2.549    vga_display/vcount_reg_n_0_[0]
    SLICE_X7Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.205 r  vga_display/red_OBUF[3]_inst_i_1319/CO[3]
                         net (fo=1, routed)           0.000     3.205    vga_display/red_OBUF[3]_inst_i_1319_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.319 r  vga_display/red_OBUF[3]_inst_i_1361/CO[3]
                         net (fo=1, routed)           0.000     3.319    vga_display/red_OBUF[3]_inst_i_1361_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.433 r  vga_display/red_OBUF[3]_inst_i_1356/CO[3]
                         net (fo=1, routed)           0.000     3.433    vga_display/red_OBUF[3]_inst_i_1356_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.547 r  vga_display/red_OBUF[3]_inst_i_1355/CO[3]
                         net (fo=1, routed)           0.000     3.547    vga_display/red_OBUF[3]_inst_i_1355_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.661 r  vga_display/red_OBUF[3]_inst_i_1146/CO[3]
                         net (fo=1, routed)           0.000     3.661    vga_display/red_OBUF[3]_inst_i_1146_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  vga_display/red_OBUF[3]_inst_i_718/CO[3]
                         net (fo=1, routed)           0.000     3.775    vga_display/red_OBUF[3]_inst_i_718_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  vga_display/red_OBUF[3]_inst_i_438/CO[3]
                         net (fo=1, routed)           0.000     3.889    vga_display/red_OBUF[3]_inst_i_438_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.202 r  vga_display/red_OBUF[3]_inst_i_237/O[3]
                         net (fo=438, routed)         4.672     8.874    vga_display/red_OBUF[3]_inst_i_237_n_4
    SLICE_X13Y2          LUT3 (Prop_lut3_I1_O)        0.334     9.208 f  vga_display/red_OBUF[3]_inst_i_1374/O
                         net (fo=11, routed)          1.845    11.054    vga_display/red_OBUF[3]_inst_i_1374_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I2_O)        0.326    11.380 r  vga_display/red_OBUF[3]_inst_i_940/O
                         net (fo=2, routed)           1.142    12.521    vga_display/red_OBUF[3]_inst_i_940_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.124    12.645 r  vga_display/red_OBUF[3]_inst_i_944/O
                         net (fo=1, routed)           0.000    12.645    vga_display/red_OBUF[3]_inst_i_944_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.177 r  vga_display/red_OBUF[3]_inst_i_571/CO[3]
                         net (fo=1, routed)           0.000    13.177    vga_display/red_OBUF[3]_inst_i_571_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  vga_display/red_OBUF[3]_inst_i_724/CO[3]
                         net (fo=1, routed)           0.000    13.291    vga_display/red_OBUF[3]_inst_i_724_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  vga_display/red_OBUF[3]_inst_i_1175/CO[3]
                         net (fo=1, routed)           0.000    13.405    vga_display/red_OBUF[3]_inst_i_1175_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.644 r  vga_display/red_OBUF[3]_inst_i_1855/O[2]
                         net (fo=3, routed)           1.595    15.240    vga_display/red_OBUF[3]_inst_i_1855_n_5
    SLICE_X0Y8           LUT3 (Prop_lut3_I0_O)        0.302    15.542 r  vga_display/red_OBUF[3]_inst_i_1861/O
                         net (fo=2, routed)           0.668    16.210    vga_display/red_OBUF[3]_inst_i_1861_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I4_O)        0.152    16.362 r  vga_display/red_OBUF[3]_inst_i_1535/O
                         net (fo=2, routed)           0.812    17.174    vga_display/red_OBUF[3]_inst_i_1535_n_0
    SLICE_X4Y8           LUT5 (Prop_lut5_I0_O)        0.326    17.500 r  vga_display/red_OBUF[3]_inst_i_1539/O
                         net (fo=1, routed)           0.000    17.500    vga_display/red_OBUF[3]_inst_i_1539_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.880 r  vga_display/red_OBUF[3]_inst_i_1106/CO[3]
                         net (fo=1, routed)           0.000    17.880    vga_display/red_OBUF[3]_inst_i_1106_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.099 r  vga_display/red_OBUF[3]_inst_i_1103/O[0]
                         net (fo=14, routed)          2.207    20.305    vga_display/red_OBUF[3]_inst_i_1103_n_7
    SLICE_X15Y2          LUT3 (Prop_lut3_I1_O)        0.321    20.626 r  vga_display/red_OBUF[3]_inst_i_1986/O
                         net (fo=1, routed)           0.672    21.298    vga_display/red_OBUF[3]_inst_i_1986_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    21.902 r  vga_display/red_OBUF[3]_inst_i_1750/CO[3]
                         net (fo=1, routed)           0.000    21.902    vga_display/red_OBUF[3]_inst_i_1750_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.019 r  vga_display/red_OBUF[3]_inst_i_1391/CO[3]
                         net (fo=1, routed)           0.000    22.019    vga_display/red_OBUF[3]_inst_i_1391_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.136 r  vga_display/red_OBUF[3]_inst_i_990/CO[3]
                         net (fo=1, routed)           0.000    22.136    vga_display/red_OBUF[3]_inst_i_990_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.375 r  vga_display/red_OBUF[3]_inst_i_585/O[2]
                         net (fo=3, routed)           1.130    23.505    vga_display/red_OBUF[3]_inst_i_585_n_5
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.325    23.830 r  vga_display/red_OBUF[3]_inst_i_1002/O
                         net (fo=1, routed)           0.616    24.446    vga_display/red_OBUF[3]_inst_i_1002_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    25.157 r  vga_display/red_OBUF[3]_inst_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.157    vga_display/red_OBUF[3]_inst_i_591_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.428 r  vga_display/red_OBUF[3]_inst_i_336/CO[0]
                         net (fo=1, routed)           0.296    25.723    vga_display/red_OBUF[3]_inst_i_336_n_3
    SLICE_X11Y8          LUT5 (Prop_lut5_I4_O)        0.373    26.096 r  vga_display/red_OBUF[3]_inst_i_161/O
                         net (fo=111, routed)         0.944    27.041    vga_display/red_OBUF[3]_inst_i_161_n_0
    SLICE_X13Y7          LUT3 (Prop_lut3_I1_O)        0.150    27.191 r  vga_display/red_OBUF[3]_inst_i_433/O
                         net (fo=1, routed)           0.474    27.665    vga_display/red_OBUF[3]_inst_i_433_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    28.462 r  vga_display/red_OBUF[3]_inst_i_236/CO[3]
                         net (fo=1, routed)           0.000    28.462    vga_display/red_OBUF[3]_inst_i_236_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.579 r  vga_display/red_OBUF[3]_inst_i_1505/CO[3]
                         net (fo=1, routed)           0.000    28.579    vga_display/red_OBUF[3]_inst_i_1505_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.696 r  vga_display/red_OBUF[3]_inst_i_1105/CO[3]
                         net (fo=1, routed)           0.000    28.696    vga_display/red_OBUF[3]_inst_i_1105_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.813 r  vga_display/red_OBUF[3]_inst_i_1102/CO[3]
                         net (fo=1, routed)           0.000    28.813    vga_display/red_OBUF[3]_inst_i_1102_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.032 r  vga_display/red_OBUF[3]_inst_i_1099/O[0]
                         net (fo=3, routed)           0.800    29.832    vga_display/Y_COORD1[17]
    SLICE_X12Y16         LUT5 (Prop_lut5_I0_O)        0.295    30.127 r  vga_display/red_OBUF[3]_inst_i_644/O
                         net (fo=5, routed)           1.494    31.621    vga_display/red_OBUF[3]_inst_i_644_n_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124    31.745 r  vga_display/red_OBUF[3]_inst_i_1645/O
                         net (fo=1, routed)           0.000    31.745    vga_display/red_OBUF[3]_inst_i_1645_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.295 r  vga_display/red_OBUF[3]_inst_i_1271/CO[3]
                         net (fo=1, routed)           0.000    32.295    vga_display/red_OBUF[3]_inst_i_1271_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.629 r  vga_display/red_OBUF[3]_inst_i_1270/O[1]
                         net (fo=1, routed)           0.846    33.475    vga_display/red_OBUF[3]_inst_i_1270_n_6
    SLICE_X10Y15         LUT6 (Prop_lut6_I5_O)        0.303    33.778 r  vga_display/red_OBUF[3]_inst_i_841/O
                         net (fo=1, routed)           0.000    33.778    vga_display/red_OBUF[3]_inst_i_841_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.356 r  vga_display/red_OBUF[3]_inst_i_493/O[2]
                         net (fo=2, routed)           0.474    34.831    vga_display/red5[26]
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    35.682 r  vga_display/red_OBUF[3]_inst_i_270/CO[3]
                         net (fo=1, routed)           0.000    35.682    vga_display/red_OBUF[3]_inst_i_270_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.016 r  vga_display/red_OBUF[3]_inst_i_269/O[1]
                         net (fo=2, routed)           1.113    37.129    vga_display/red_OBUF[3]_inst_i_269_n_6
    SLICE_X7Y13          LUT4 (Prop_lut4_I2_O)        0.303    37.432 r  vga_display/red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           0.000    37.432    vga_display/red_OBUF[3]_inst_i_94_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.833 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.834    39.667    vga_display/red35_in
    SLICE_X21Y13         LUT4 (Prop_lut4_I0_O)        0.124    39.791 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           0.792    40.583    vga_display/red1
    SLICE_X21Y16         LUT6 (Prop_lut6_I2_O)        0.124    40.707 r  vga_display/blue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.946    45.653    blue_OBUF[1]
    Y20                  OBUF (Prop_obuf_I_O)         3.531    49.184 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    49.184    blue[1]
    Y20                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.161ns  (logic 17.734ns (36.073%)  route 31.427ns (63.927%))
  Logic Levels:           49  (CARRY4=31 FDRE=1 LUT3=4 LUT4=3 LUT5=4 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE                         0.000     0.000 r  vga_display/vcount_reg[0]/C
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_display/vcount_reg[0]/Q
                         net (fo=16, routed)          2.093     2.549    vga_display/vcount_reg_n_0_[0]
    SLICE_X7Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.205 r  vga_display/red_OBUF[3]_inst_i_1319/CO[3]
                         net (fo=1, routed)           0.000     3.205    vga_display/red_OBUF[3]_inst_i_1319_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.319 r  vga_display/red_OBUF[3]_inst_i_1361/CO[3]
                         net (fo=1, routed)           0.000     3.319    vga_display/red_OBUF[3]_inst_i_1361_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.433 r  vga_display/red_OBUF[3]_inst_i_1356/CO[3]
                         net (fo=1, routed)           0.000     3.433    vga_display/red_OBUF[3]_inst_i_1356_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.547 r  vga_display/red_OBUF[3]_inst_i_1355/CO[3]
                         net (fo=1, routed)           0.000     3.547    vga_display/red_OBUF[3]_inst_i_1355_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.661 r  vga_display/red_OBUF[3]_inst_i_1146/CO[3]
                         net (fo=1, routed)           0.000     3.661    vga_display/red_OBUF[3]_inst_i_1146_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  vga_display/red_OBUF[3]_inst_i_718/CO[3]
                         net (fo=1, routed)           0.000     3.775    vga_display/red_OBUF[3]_inst_i_718_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  vga_display/red_OBUF[3]_inst_i_438/CO[3]
                         net (fo=1, routed)           0.000     3.889    vga_display/red_OBUF[3]_inst_i_438_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.202 r  vga_display/red_OBUF[3]_inst_i_237/O[3]
                         net (fo=438, routed)         4.672     8.874    vga_display/red_OBUF[3]_inst_i_237_n_4
    SLICE_X13Y2          LUT3 (Prop_lut3_I1_O)        0.334     9.208 f  vga_display/red_OBUF[3]_inst_i_1374/O
                         net (fo=11, routed)          1.845    11.054    vga_display/red_OBUF[3]_inst_i_1374_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I2_O)        0.326    11.380 r  vga_display/red_OBUF[3]_inst_i_940/O
                         net (fo=2, routed)           1.142    12.521    vga_display/red_OBUF[3]_inst_i_940_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.124    12.645 r  vga_display/red_OBUF[3]_inst_i_944/O
                         net (fo=1, routed)           0.000    12.645    vga_display/red_OBUF[3]_inst_i_944_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.177 r  vga_display/red_OBUF[3]_inst_i_571/CO[3]
                         net (fo=1, routed)           0.000    13.177    vga_display/red_OBUF[3]_inst_i_571_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  vga_display/red_OBUF[3]_inst_i_724/CO[3]
                         net (fo=1, routed)           0.000    13.291    vga_display/red_OBUF[3]_inst_i_724_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  vga_display/red_OBUF[3]_inst_i_1175/CO[3]
                         net (fo=1, routed)           0.000    13.405    vga_display/red_OBUF[3]_inst_i_1175_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.644 r  vga_display/red_OBUF[3]_inst_i_1855/O[2]
                         net (fo=3, routed)           1.595    15.240    vga_display/red_OBUF[3]_inst_i_1855_n_5
    SLICE_X0Y8           LUT3 (Prop_lut3_I0_O)        0.302    15.542 r  vga_display/red_OBUF[3]_inst_i_1861/O
                         net (fo=2, routed)           0.668    16.210    vga_display/red_OBUF[3]_inst_i_1861_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I4_O)        0.152    16.362 r  vga_display/red_OBUF[3]_inst_i_1535/O
                         net (fo=2, routed)           0.812    17.174    vga_display/red_OBUF[3]_inst_i_1535_n_0
    SLICE_X4Y8           LUT5 (Prop_lut5_I0_O)        0.326    17.500 r  vga_display/red_OBUF[3]_inst_i_1539/O
                         net (fo=1, routed)           0.000    17.500    vga_display/red_OBUF[3]_inst_i_1539_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.880 r  vga_display/red_OBUF[3]_inst_i_1106/CO[3]
                         net (fo=1, routed)           0.000    17.880    vga_display/red_OBUF[3]_inst_i_1106_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.099 r  vga_display/red_OBUF[3]_inst_i_1103/O[0]
                         net (fo=14, routed)          2.207    20.305    vga_display/red_OBUF[3]_inst_i_1103_n_7
    SLICE_X15Y2          LUT3 (Prop_lut3_I1_O)        0.321    20.626 r  vga_display/red_OBUF[3]_inst_i_1986/O
                         net (fo=1, routed)           0.672    21.298    vga_display/red_OBUF[3]_inst_i_1986_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    21.902 r  vga_display/red_OBUF[3]_inst_i_1750/CO[3]
                         net (fo=1, routed)           0.000    21.902    vga_display/red_OBUF[3]_inst_i_1750_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.019 r  vga_display/red_OBUF[3]_inst_i_1391/CO[3]
                         net (fo=1, routed)           0.000    22.019    vga_display/red_OBUF[3]_inst_i_1391_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.136 r  vga_display/red_OBUF[3]_inst_i_990/CO[3]
                         net (fo=1, routed)           0.000    22.136    vga_display/red_OBUF[3]_inst_i_990_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.375 r  vga_display/red_OBUF[3]_inst_i_585/O[2]
                         net (fo=3, routed)           1.130    23.505    vga_display/red_OBUF[3]_inst_i_585_n_5
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.325    23.830 r  vga_display/red_OBUF[3]_inst_i_1002/O
                         net (fo=1, routed)           0.616    24.446    vga_display/red_OBUF[3]_inst_i_1002_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    25.157 r  vga_display/red_OBUF[3]_inst_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.157    vga_display/red_OBUF[3]_inst_i_591_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.428 r  vga_display/red_OBUF[3]_inst_i_336/CO[0]
                         net (fo=1, routed)           0.296    25.723    vga_display/red_OBUF[3]_inst_i_336_n_3
    SLICE_X11Y8          LUT5 (Prop_lut5_I4_O)        0.373    26.096 r  vga_display/red_OBUF[3]_inst_i_161/O
                         net (fo=111, routed)         0.944    27.041    vga_display/red_OBUF[3]_inst_i_161_n_0
    SLICE_X13Y7          LUT3 (Prop_lut3_I1_O)        0.150    27.191 r  vga_display/red_OBUF[3]_inst_i_433/O
                         net (fo=1, routed)           0.474    27.665    vga_display/red_OBUF[3]_inst_i_433_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    28.462 r  vga_display/red_OBUF[3]_inst_i_236/CO[3]
                         net (fo=1, routed)           0.000    28.462    vga_display/red_OBUF[3]_inst_i_236_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.579 r  vga_display/red_OBUF[3]_inst_i_1505/CO[3]
                         net (fo=1, routed)           0.000    28.579    vga_display/red_OBUF[3]_inst_i_1505_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.696 r  vga_display/red_OBUF[3]_inst_i_1105/CO[3]
                         net (fo=1, routed)           0.000    28.696    vga_display/red_OBUF[3]_inst_i_1105_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.813 r  vga_display/red_OBUF[3]_inst_i_1102/CO[3]
                         net (fo=1, routed)           0.000    28.813    vga_display/red_OBUF[3]_inst_i_1102_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.032 r  vga_display/red_OBUF[3]_inst_i_1099/O[0]
                         net (fo=3, routed)           0.800    29.832    vga_display/Y_COORD1[17]
    SLICE_X12Y16         LUT5 (Prop_lut5_I0_O)        0.295    30.127 r  vga_display/red_OBUF[3]_inst_i_644/O
                         net (fo=5, routed)           1.494    31.621    vga_display/red_OBUF[3]_inst_i_644_n_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124    31.745 r  vga_display/red_OBUF[3]_inst_i_1645/O
                         net (fo=1, routed)           0.000    31.745    vga_display/red_OBUF[3]_inst_i_1645_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.295 r  vga_display/red_OBUF[3]_inst_i_1271/CO[3]
                         net (fo=1, routed)           0.000    32.295    vga_display/red_OBUF[3]_inst_i_1271_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.629 r  vga_display/red_OBUF[3]_inst_i_1270/O[1]
                         net (fo=1, routed)           0.846    33.475    vga_display/red_OBUF[3]_inst_i_1270_n_6
    SLICE_X10Y15         LUT6 (Prop_lut6_I5_O)        0.303    33.778 r  vga_display/red_OBUF[3]_inst_i_841/O
                         net (fo=1, routed)           0.000    33.778    vga_display/red_OBUF[3]_inst_i_841_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.356 r  vga_display/red_OBUF[3]_inst_i_493/O[2]
                         net (fo=2, routed)           0.474    34.831    vga_display/red5[26]
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    35.682 r  vga_display/red_OBUF[3]_inst_i_270/CO[3]
                         net (fo=1, routed)           0.000    35.682    vga_display/red_OBUF[3]_inst_i_270_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.016 r  vga_display/red_OBUF[3]_inst_i_269/O[1]
                         net (fo=2, routed)           1.113    37.129    vga_display/red_OBUF[3]_inst_i_269_n_6
    SLICE_X7Y13          LUT4 (Prop_lut4_I2_O)        0.303    37.432 r  vga_display/red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           0.000    37.432    vga_display/red_OBUF[3]_inst_i_94_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.833 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.834    39.667    vga_display/red35_in
    SLICE_X21Y13         LUT4 (Prop_lut4_I0_O)        0.124    39.791 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           0.757    40.548    vga_display/red1
    SLICE_X23Y17         LUT6 (Prop_lut6_I2_O)        0.124    40.672 r  vga_display/green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.942    45.614    green_OBUF[1]
    AA21                 OBUF (Prop_obuf_I_O)         3.547    49.161 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    49.161    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.140ns  (logic 17.698ns (36.015%)  route 31.442ns (63.985%))
  Logic Levels:           49  (CARRY4=31 FDRE=1 LUT3=4 LUT4=3 LUT5=4 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE                         0.000     0.000 r  vga_display/vcount_reg[0]/C
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_display/vcount_reg[0]/Q
                         net (fo=16, routed)          2.093     2.549    vga_display/vcount_reg_n_0_[0]
    SLICE_X7Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.205 r  vga_display/red_OBUF[3]_inst_i_1319/CO[3]
                         net (fo=1, routed)           0.000     3.205    vga_display/red_OBUF[3]_inst_i_1319_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.319 r  vga_display/red_OBUF[3]_inst_i_1361/CO[3]
                         net (fo=1, routed)           0.000     3.319    vga_display/red_OBUF[3]_inst_i_1361_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.433 r  vga_display/red_OBUF[3]_inst_i_1356/CO[3]
                         net (fo=1, routed)           0.000     3.433    vga_display/red_OBUF[3]_inst_i_1356_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.547 r  vga_display/red_OBUF[3]_inst_i_1355/CO[3]
                         net (fo=1, routed)           0.000     3.547    vga_display/red_OBUF[3]_inst_i_1355_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.661 r  vga_display/red_OBUF[3]_inst_i_1146/CO[3]
                         net (fo=1, routed)           0.000     3.661    vga_display/red_OBUF[3]_inst_i_1146_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  vga_display/red_OBUF[3]_inst_i_718/CO[3]
                         net (fo=1, routed)           0.000     3.775    vga_display/red_OBUF[3]_inst_i_718_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  vga_display/red_OBUF[3]_inst_i_438/CO[3]
                         net (fo=1, routed)           0.000     3.889    vga_display/red_OBUF[3]_inst_i_438_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.202 r  vga_display/red_OBUF[3]_inst_i_237/O[3]
                         net (fo=438, routed)         4.672     8.874    vga_display/red_OBUF[3]_inst_i_237_n_4
    SLICE_X13Y2          LUT3 (Prop_lut3_I1_O)        0.334     9.208 f  vga_display/red_OBUF[3]_inst_i_1374/O
                         net (fo=11, routed)          1.845    11.054    vga_display/red_OBUF[3]_inst_i_1374_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I2_O)        0.326    11.380 r  vga_display/red_OBUF[3]_inst_i_940/O
                         net (fo=2, routed)           1.142    12.521    vga_display/red_OBUF[3]_inst_i_940_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.124    12.645 r  vga_display/red_OBUF[3]_inst_i_944/O
                         net (fo=1, routed)           0.000    12.645    vga_display/red_OBUF[3]_inst_i_944_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.177 r  vga_display/red_OBUF[3]_inst_i_571/CO[3]
                         net (fo=1, routed)           0.000    13.177    vga_display/red_OBUF[3]_inst_i_571_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  vga_display/red_OBUF[3]_inst_i_724/CO[3]
                         net (fo=1, routed)           0.000    13.291    vga_display/red_OBUF[3]_inst_i_724_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  vga_display/red_OBUF[3]_inst_i_1175/CO[3]
                         net (fo=1, routed)           0.000    13.405    vga_display/red_OBUF[3]_inst_i_1175_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.644 r  vga_display/red_OBUF[3]_inst_i_1855/O[2]
                         net (fo=3, routed)           1.595    15.240    vga_display/red_OBUF[3]_inst_i_1855_n_5
    SLICE_X0Y8           LUT3 (Prop_lut3_I0_O)        0.302    15.542 r  vga_display/red_OBUF[3]_inst_i_1861/O
                         net (fo=2, routed)           0.668    16.210    vga_display/red_OBUF[3]_inst_i_1861_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I4_O)        0.152    16.362 r  vga_display/red_OBUF[3]_inst_i_1535/O
                         net (fo=2, routed)           0.812    17.174    vga_display/red_OBUF[3]_inst_i_1535_n_0
    SLICE_X4Y8           LUT5 (Prop_lut5_I0_O)        0.326    17.500 r  vga_display/red_OBUF[3]_inst_i_1539/O
                         net (fo=1, routed)           0.000    17.500    vga_display/red_OBUF[3]_inst_i_1539_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.880 r  vga_display/red_OBUF[3]_inst_i_1106/CO[3]
                         net (fo=1, routed)           0.000    17.880    vga_display/red_OBUF[3]_inst_i_1106_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.099 r  vga_display/red_OBUF[3]_inst_i_1103/O[0]
                         net (fo=14, routed)          2.207    20.305    vga_display/red_OBUF[3]_inst_i_1103_n_7
    SLICE_X15Y2          LUT3 (Prop_lut3_I1_O)        0.321    20.626 r  vga_display/red_OBUF[3]_inst_i_1986/O
                         net (fo=1, routed)           0.672    21.298    vga_display/red_OBUF[3]_inst_i_1986_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    21.902 r  vga_display/red_OBUF[3]_inst_i_1750/CO[3]
                         net (fo=1, routed)           0.000    21.902    vga_display/red_OBUF[3]_inst_i_1750_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.019 r  vga_display/red_OBUF[3]_inst_i_1391/CO[3]
                         net (fo=1, routed)           0.000    22.019    vga_display/red_OBUF[3]_inst_i_1391_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.136 r  vga_display/red_OBUF[3]_inst_i_990/CO[3]
                         net (fo=1, routed)           0.000    22.136    vga_display/red_OBUF[3]_inst_i_990_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.375 r  vga_display/red_OBUF[3]_inst_i_585/O[2]
                         net (fo=3, routed)           1.130    23.505    vga_display/red_OBUF[3]_inst_i_585_n_5
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.325    23.830 r  vga_display/red_OBUF[3]_inst_i_1002/O
                         net (fo=1, routed)           0.616    24.446    vga_display/red_OBUF[3]_inst_i_1002_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    25.157 r  vga_display/red_OBUF[3]_inst_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.157    vga_display/red_OBUF[3]_inst_i_591_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.428 r  vga_display/red_OBUF[3]_inst_i_336/CO[0]
                         net (fo=1, routed)           0.296    25.723    vga_display/red_OBUF[3]_inst_i_336_n_3
    SLICE_X11Y8          LUT5 (Prop_lut5_I4_O)        0.373    26.096 r  vga_display/red_OBUF[3]_inst_i_161/O
                         net (fo=111, routed)         0.944    27.041    vga_display/red_OBUF[3]_inst_i_161_n_0
    SLICE_X13Y7          LUT3 (Prop_lut3_I1_O)        0.150    27.191 r  vga_display/red_OBUF[3]_inst_i_433/O
                         net (fo=1, routed)           0.474    27.665    vga_display/red_OBUF[3]_inst_i_433_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    28.462 r  vga_display/red_OBUF[3]_inst_i_236/CO[3]
                         net (fo=1, routed)           0.000    28.462    vga_display/red_OBUF[3]_inst_i_236_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.579 r  vga_display/red_OBUF[3]_inst_i_1505/CO[3]
                         net (fo=1, routed)           0.000    28.579    vga_display/red_OBUF[3]_inst_i_1505_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.696 r  vga_display/red_OBUF[3]_inst_i_1105/CO[3]
                         net (fo=1, routed)           0.000    28.696    vga_display/red_OBUF[3]_inst_i_1105_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.813 r  vga_display/red_OBUF[3]_inst_i_1102/CO[3]
                         net (fo=1, routed)           0.000    28.813    vga_display/red_OBUF[3]_inst_i_1102_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.032 r  vga_display/red_OBUF[3]_inst_i_1099/O[0]
                         net (fo=3, routed)           0.800    29.832    vga_display/Y_COORD1[17]
    SLICE_X12Y16         LUT5 (Prop_lut5_I0_O)        0.295    30.127 r  vga_display/red_OBUF[3]_inst_i_644/O
                         net (fo=5, routed)           1.494    31.621    vga_display/red_OBUF[3]_inst_i_644_n_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124    31.745 r  vga_display/red_OBUF[3]_inst_i_1645/O
                         net (fo=1, routed)           0.000    31.745    vga_display/red_OBUF[3]_inst_i_1645_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.295 r  vga_display/red_OBUF[3]_inst_i_1271/CO[3]
                         net (fo=1, routed)           0.000    32.295    vga_display/red_OBUF[3]_inst_i_1271_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.629 r  vga_display/red_OBUF[3]_inst_i_1270/O[1]
                         net (fo=1, routed)           0.846    33.475    vga_display/red_OBUF[3]_inst_i_1270_n_6
    SLICE_X10Y15         LUT6 (Prop_lut6_I5_O)        0.303    33.778 r  vga_display/red_OBUF[3]_inst_i_841/O
                         net (fo=1, routed)           0.000    33.778    vga_display/red_OBUF[3]_inst_i_841_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.356 r  vga_display/red_OBUF[3]_inst_i_493/O[2]
                         net (fo=2, routed)           0.474    34.831    vga_display/red5[26]
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    35.682 r  vga_display/red_OBUF[3]_inst_i_270/CO[3]
                         net (fo=1, routed)           0.000    35.682    vga_display/red_OBUF[3]_inst_i_270_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.016 r  vga_display/red_OBUF[3]_inst_i_269/O[1]
                         net (fo=2, routed)           1.113    37.129    vga_display/red_OBUF[3]_inst_i_269_n_6
    SLICE_X7Y13          LUT4 (Prop_lut4_I2_O)        0.303    37.432 r  vga_display/red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           0.000    37.432    vga_display/red_OBUF[3]_inst_i_94_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.833 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.834    39.667    vga_display/red35_in
    SLICE_X21Y13         LUT4 (Prop_lut4_I0_O)        0.124    39.791 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           0.618    40.409    vga_display/red1
    SLICE_X22Y16         LUT6 (Prop_lut6_I2_O)        0.124    40.533 r  vga_display/red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.096    45.629    red_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         3.511    49.140 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    49.140    red[2]
    V19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.107ns  (logic 17.734ns (36.113%)  route 31.373ns (63.887%))
  Logic Levels:           49  (CARRY4=31 FDRE=1 LUT3=4 LUT4=3 LUT5=4 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE                         0.000     0.000 r  vga_display/vcount_reg[0]/C
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_display/vcount_reg[0]/Q
                         net (fo=16, routed)          2.093     2.549    vga_display/vcount_reg_n_0_[0]
    SLICE_X7Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.205 r  vga_display/red_OBUF[3]_inst_i_1319/CO[3]
                         net (fo=1, routed)           0.000     3.205    vga_display/red_OBUF[3]_inst_i_1319_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.319 r  vga_display/red_OBUF[3]_inst_i_1361/CO[3]
                         net (fo=1, routed)           0.000     3.319    vga_display/red_OBUF[3]_inst_i_1361_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.433 r  vga_display/red_OBUF[3]_inst_i_1356/CO[3]
                         net (fo=1, routed)           0.000     3.433    vga_display/red_OBUF[3]_inst_i_1356_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.547 r  vga_display/red_OBUF[3]_inst_i_1355/CO[3]
                         net (fo=1, routed)           0.000     3.547    vga_display/red_OBUF[3]_inst_i_1355_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.661 r  vga_display/red_OBUF[3]_inst_i_1146/CO[3]
                         net (fo=1, routed)           0.000     3.661    vga_display/red_OBUF[3]_inst_i_1146_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  vga_display/red_OBUF[3]_inst_i_718/CO[3]
                         net (fo=1, routed)           0.000     3.775    vga_display/red_OBUF[3]_inst_i_718_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  vga_display/red_OBUF[3]_inst_i_438/CO[3]
                         net (fo=1, routed)           0.000     3.889    vga_display/red_OBUF[3]_inst_i_438_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.202 r  vga_display/red_OBUF[3]_inst_i_237/O[3]
                         net (fo=438, routed)         4.672     8.874    vga_display/red_OBUF[3]_inst_i_237_n_4
    SLICE_X13Y2          LUT3 (Prop_lut3_I1_O)        0.334     9.208 f  vga_display/red_OBUF[3]_inst_i_1374/O
                         net (fo=11, routed)          1.845    11.054    vga_display/red_OBUF[3]_inst_i_1374_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I2_O)        0.326    11.380 r  vga_display/red_OBUF[3]_inst_i_940/O
                         net (fo=2, routed)           1.142    12.521    vga_display/red_OBUF[3]_inst_i_940_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.124    12.645 r  vga_display/red_OBUF[3]_inst_i_944/O
                         net (fo=1, routed)           0.000    12.645    vga_display/red_OBUF[3]_inst_i_944_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.177 r  vga_display/red_OBUF[3]_inst_i_571/CO[3]
                         net (fo=1, routed)           0.000    13.177    vga_display/red_OBUF[3]_inst_i_571_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  vga_display/red_OBUF[3]_inst_i_724/CO[3]
                         net (fo=1, routed)           0.000    13.291    vga_display/red_OBUF[3]_inst_i_724_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  vga_display/red_OBUF[3]_inst_i_1175/CO[3]
                         net (fo=1, routed)           0.000    13.405    vga_display/red_OBUF[3]_inst_i_1175_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.644 r  vga_display/red_OBUF[3]_inst_i_1855/O[2]
                         net (fo=3, routed)           1.595    15.240    vga_display/red_OBUF[3]_inst_i_1855_n_5
    SLICE_X0Y8           LUT3 (Prop_lut3_I0_O)        0.302    15.542 r  vga_display/red_OBUF[3]_inst_i_1861/O
                         net (fo=2, routed)           0.668    16.210    vga_display/red_OBUF[3]_inst_i_1861_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I4_O)        0.152    16.362 r  vga_display/red_OBUF[3]_inst_i_1535/O
                         net (fo=2, routed)           0.812    17.174    vga_display/red_OBUF[3]_inst_i_1535_n_0
    SLICE_X4Y8           LUT5 (Prop_lut5_I0_O)        0.326    17.500 r  vga_display/red_OBUF[3]_inst_i_1539/O
                         net (fo=1, routed)           0.000    17.500    vga_display/red_OBUF[3]_inst_i_1539_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.880 r  vga_display/red_OBUF[3]_inst_i_1106/CO[3]
                         net (fo=1, routed)           0.000    17.880    vga_display/red_OBUF[3]_inst_i_1106_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.099 r  vga_display/red_OBUF[3]_inst_i_1103/O[0]
                         net (fo=14, routed)          2.207    20.305    vga_display/red_OBUF[3]_inst_i_1103_n_7
    SLICE_X15Y2          LUT3 (Prop_lut3_I1_O)        0.321    20.626 r  vga_display/red_OBUF[3]_inst_i_1986/O
                         net (fo=1, routed)           0.672    21.298    vga_display/red_OBUF[3]_inst_i_1986_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    21.902 r  vga_display/red_OBUF[3]_inst_i_1750/CO[3]
                         net (fo=1, routed)           0.000    21.902    vga_display/red_OBUF[3]_inst_i_1750_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.019 r  vga_display/red_OBUF[3]_inst_i_1391/CO[3]
                         net (fo=1, routed)           0.000    22.019    vga_display/red_OBUF[3]_inst_i_1391_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.136 r  vga_display/red_OBUF[3]_inst_i_990/CO[3]
                         net (fo=1, routed)           0.000    22.136    vga_display/red_OBUF[3]_inst_i_990_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.375 r  vga_display/red_OBUF[3]_inst_i_585/O[2]
                         net (fo=3, routed)           1.130    23.505    vga_display/red_OBUF[3]_inst_i_585_n_5
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.325    23.830 r  vga_display/red_OBUF[3]_inst_i_1002/O
                         net (fo=1, routed)           0.616    24.446    vga_display/red_OBUF[3]_inst_i_1002_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    25.157 r  vga_display/red_OBUF[3]_inst_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.157    vga_display/red_OBUF[3]_inst_i_591_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.428 r  vga_display/red_OBUF[3]_inst_i_336/CO[0]
                         net (fo=1, routed)           0.296    25.723    vga_display/red_OBUF[3]_inst_i_336_n_3
    SLICE_X11Y8          LUT5 (Prop_lut5_I4_O)        0.373    26.096 r  vga_display/red_OBUF[3]_inst_i_161/O
                         net (fo=111, routed)         0.944    27.041    vga_display/red_OBUF[3]_inst_i_161_n_0
    SLICE_X13Y7          LUT3 (Prop_lut3_I1_O)        0.150    27.191 r  vga_display/red_OBUF[3]_inst_i_433/O
                         net (fo=1, routed)           0.474    27.665    vga_display/red_OBUF[3]_inst_i_433_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    28.462 r  vga_display/red_OBUF[3]_inst_i_236/CO[3]
                         net (fo=1, routed)           0.000    28.462    vga_display/red_OBUF[3]_inst_i_236_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.579 r  vga_display/red_OBUF[3]_inst_i_1505/CO[3]
                         net (fo=1, routed)           0.000    28.579    vga_display/red_OBUF[3]_inst_i_1505_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.696 r  vga_display/red_OBUF[3]_inst_i_1105/CO[3]
                         net (fo=1, routed)           0.000    28.696    vga_display/red_OBUF[3]_inst_i_1105_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.813 r  vga_display/red_OBUF[3]_inst_i_1102/CO[3]
                         net (fo=1, routed)           0.000    28.813    vga_display/red_OBUF[3]_inst_i_1102_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.032 r  vga_display/red_OBUF[3]_inst_i_1099/O[0]
                         net (fo=3, routed)           0.800    29.832    vga_display/Y_COORD1[17]
    SLICE_X12Y16         LUT5 (Prop_lut5_I0_O)        0.295    30.127 r  vga_display/red_OBUF[3]_inst_i_644/O
                         net (fo=5, routed)           1.494    31.621    vga_display/red_OBUF[3]_inst_i_644_n_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124    31.745 r  vga_display/red_OBUF[3]_inst_i_1645/O
                         net (fo=1, routed)           0.000    31.745    vga_display/red_OBUF[3]_inst_i_1645_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.295 r  vga_display/red_OBUF[3]_inst_i_1271/CO[3]
                         net (fo=1, routed)           0.000    32.295    vga_display/red_OBUF[3]_inst_i_1271_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.629 r  vga_display/red_OBUF[3]_inst_i_1270/O[1]
                         net (fo=1, routed)           0.846    33.475    vga_display/red_OBUF[3]_inst_i_1270_n_6
    SLICE_X10Y15         LUT6 (Prop_lut6_I5_O)        0.303    33.778 r  vga_display/red_OBUF[3]_inst_i_841/O
                         net (fo=1, routed)           0.000    33.778    vga_display/red_OBUF[3]_inst_i_841_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.356 r  vga_display/red_OBUF[3]_inst_i_493/O[2]
                         net (fo=2, routed)           0.474    34.831    vga_display/red5[26]
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    35.682 r  vga_display/red_OBUF[3]_inst_i_270/CO[3]
                         net (fo=1, routed)           0.000    35.682    vga_display/red_OBUF[3]_inst_i_270_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.016 r  vga_display/red_OBUF[3]_inst_i_269/O[1]
                         net (fo=2, routed)           1.113    37.129    vga_display/red_OBUF[3]_inst_i_269_n_6
    SLICE_X7Y13          LUT4 (Prop_lut4_I2_O)        0.303    37.432 r  vga_display/red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           0.000    37.432    vga_display/red_OBUF[3]_inst_i_94_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.833 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.834    39.667    vga_display/red35_in
    SLICE_X21Y13         LUT4 (Prop_lut4_I0_O)        0.124    39.791 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           0.607    40.398    vga_display/red1
    SLICE_X22Y16         LUT6 (Prop_lut6_I2_O)        0.124    40.522 r  vga_display/blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.038    45.560    blue_OBUF[2]
    AB20                 OBUF (Prop_obuf_I_O)         3.547    49.107 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    49.107    blue[2]
    AB20                                                              r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.943ns  (logic 17.725ns (36.215%)  route 31.218ns (63.785%))
  Logic Levels:           49  (CARRY4=31 FDRE=1 LUT3=4 LUT4=4 LUT5=4 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE                         0.000     0.000 r  vga_display/vcount_reg[0]/C
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_display/vcount_reg[0]/Q
                         net (fo=16, routed)          2.093     2.549    vga_display/vcount_reg_n_0_[0]
    SLICE_X7Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.205 r  vga_display/red_OBUF[3]_inst_i_1319/CO[3]
                         net (fo=1, routed)           0.000     3.205    vga_display/red_OBUF[3]_inst_i_1319_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.319 r  vga_display/red_OBUF[3]_inst_i_1361/CO[3]
                         net (fo=1, routed)           0.000     3.319    vga_display/red_OBUF[3]_inst_i_1361_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.433 r  vga_display/red_OBUF[3]_inst_i_1356/CO[3]
                         net (fo=1, routed)           0.000     3.433    vga_display/red_OBUF[3]_inst_i_1356_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.547 r  vga_display/red_OBUF[3]_inst_i_1355/CO[3]
                         net (fo=1, routed)           0.000     3.547    vga_display/red_OBUF[3]_inst_i_1355_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.661 r  vga_display/red_OBUF[3]_inst_i_1146/CO[3]
                         net (fo=1, routed)           0.000     3.661    vga_display/red_OBUF[3]_inst_i_1146_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  vga_display/red_OBUF[3]_inst_i_718/CO[3]
                         net (fo=1, routed)           0.000     3.775    vga_display/red_OBUF[3]_inst_i_718_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  vga_display/red_OBUF[3]_inst_i_438/CO[3]
                         net (fo=1, routed)           0.000     3.889    vga_display/red_OBUF[3]_inst_i_438_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.202 r  vga_display/red_OBUF[3]_inst_i_237/O[3]
                         net (fo=438, routed)         4.672     8.874    vga_display/red_OBUF[3]_inst_i_237_n_4
    SLICE_X13Y2          LUT3 (Prop_lut3_I1_O)        0.334     9.208 f  vga_display/red_OBUF[3]_inst_i_1374/O
                         net (fo=11, routed)          1.845    11.054    vga_display/red_OBUF[3]_inst_i_1374_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I2_O)        0.326    11.380 r  vga_display/red_OBUF[3]_inst_i_940/O
                         net (fo=2, routed)           1.142    12.521    vga_display/red_OBUF[3]_inst_i_940_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.124    12.645 r  vga_display/red_OBUF[3]_inst_i_944/O
                         net (fo=1, routed)           0.000    12.645    vga_display/red_OBUF[3]_inst_i_944_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.177 r  vga_display/red_OBUF[3]_inst_i_571/CO[3]
                         net (fo=1, routed)           0.000    13.177    vga_display/red_OBUF[3]_inst_i_571_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  vga_display/red_OBUF[3]_inst_i_724/CO[3]
                         net (fo=1, routed)           0.000    13.291    vga_display/red_OBUF[3]_inst_i_724_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  vga_display/red_OBUF[3]_inst_i_1175/CO[3]
                         net (fo=1, routed)           0.000    13.405    vga_display/red_OBUF[3]_inst_i_1175_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.644 r  vga_display/red_OBUF[3]_inst_i_1855/O[2]
                         net (fo=3, routed)           1.595    15.240    vga_display/red_OBUF[3]_inst_i_1855_n_5
    SLICE_X0Y8           LUT3 (Prop_lut3_I0_O)        0.302    15.542 r  vga_display/red_OBUF[3]_inst_i_1861/O
                         net (fo=2, routed)           0.668    16.210    vga_display/red_OBUF[3]_inst_i_1861_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I4_O)        0.152    16.362 r  vga_display/red_OBUF[3]_inst_i_1535/O
                         net (fo=2, routed)           0.812    17.174    vga_display/red_OBUF[3]_inst_i_1535_n_0
    SLICE_X4Y8           LUT5 (Prop_lut5_I0_O)        0.326    17.500 r  vga_display/red_OBUF[3]_inst_i_1539/O
                         net (fo=1, routed)           0.000    17.500    vga_display/red_OBUF[3]_inst_i_1539_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.880 r  vga_display/red_OBUF[3]_inst_i_1106/CO[3]
                         net (fo=1, routed)           0.000    17.880    vga_display/red_OBUF[3]_inst_i_1106_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.099 r  vga_display/red_OBUF[3]_inst_i_1103/O[0]
                         net (fo=14, routed)          2.207    20.305    vga_display/red_OBUF[3]_inst_i_1103_n_7
    SLICE_X15Y2          LUT3 (Prop_lut3_I1_O)        0.321    20.626 r  vga_display/red_OBUF[3]_inst_i_1986/O
                         net (fo=1, routed)           0.672    21.298    vga_display/red_OBUF[3]_inst_i_1986_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    21.902 r  vga_display/red_OBUF[3]_inst_i_1750/CO[3]
                         net (fo=1, routed)           0.000    21.902    vga_display/red_OBUF[3]_inst_i_1750_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.019 r  vga_display/red_OBUF[3]_inst_i_1391/CO[3]
                         net (fo=1, routed)           0.000    22.019    vga_display/red_OBUF[3]_inst_i_1391_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.136 r  vga_display/red_OBUF[3]_inst_i_990/CO[3]
                         net (fo=1, routed)           0.000    22.136    vga_display/red_OBUF[3]_inst_i_990_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.375 r  vga_display/red_OBUF[3]_inst_i_585/O[2]
                         net (fo=3, routed)           1.130    23.505    vga_display/red_OBUF[3]_inst_i_585_n_5
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.325    23.830 r  vga_display/red_OBUF[3]_inst_i_1002/O
                         net (fo=1, routed)           0.616    24.446    vga_display/red_OBUF[3]_inst_i_1002_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    25.157 r  vga_display/red_OBUF[3]_inst_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.157    vga_display/red_OBUF[3]_inst_i_591_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.428 r  vga_display/red_OBUF[3]_inst_i_336/CO[0]
                         net (fo=1, routed)           0.296    25.723    vga_display/red_OBUF[3]_inst_i_336_n_3
    SLICE_X11Y8          LUT5 (Prop_lut5_I4_O)        0.373    26.096 r  vga_display/red_OBUF[3]_inst_i_161/O
                         net (fo=111, routed)         0.944    27.041    vga_display/red_OBUF[3]_inst_i_161_n_0
    SLICE_X13Y7          LUT3 (Prop_lut3_I1_O)        0.150    27.191 r  vga_display/red_OBUF[3]_inst_i_433/O
                         net (fo=1, routed)           0.474    27.665    vga_display/red_OBUF[3]_inst_i_433_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    28.462 r  vga_display/red_OBUF[3]_inst_i_236/CO[3]
                         net (fo=1, routed)           0.000    28.462    vga_display/red_OBUF[3]_inst_i_236_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.579 r  vga_display/red_OBUF[3]_inst_i_1505/CO[3]
                         net (fo=1, routed)           0.000    28.579    vga_display/red_OBUF[3]_inst_i_1505_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.696 r  vga_display/red_OBUF[3]_inst_i_1105/CO[3]
                         net (fo=1, routed)           0.000    28.696    vga_display/red_OBUF[3]_inst_i_1105_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.813 r  vga_display/red_OBUF[3]_inst_i_1102/CO[3]
                         net (fo=1, routed)           0.000    28.813    vga_display/red_OBUF[3]_inst_i_1102_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.032 r  vga_display/red_OBUF[3]_inst_i_1099/O[0]
                         net (fo=3, routed)           0.800    29.832    vga_display/Y_COORD1[17]
    SLICE_X12Y16         LUT5 (Prop_lut5_I0_O)        0.295    30.127 r  vga_display/red_OBUF[3]_inst_i_644/O
                         net (fo=5, routed)           1.494    31.621    vga_display/red_OBUF[3]_inst_i_644_n_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124    31.745 r  vga_display/red_OBUF[3]_inst_i_1645/O
                         net (fo=1, routed)           0.000    31.745    vga_display/red_OBUF[3]_inst_i_1645_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.295 r  vga_display/red_OBUF[3]_inst_i_1271/CO[3]
                         net (fo=1, routed)           0.000    32.295    vga_display/red_OBUF[3]_inst_i_1271_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.629 r  vga_display/red_OBUF[3]_inst_i_1270/O[1]
                         net (fo=1, routed)           0.846    33.475    vga_display/red_OBUF[3]_inst_i_1270_n_6
    SLICE_X10Y15         LUT6 (Prop_lut6_I5_O)        0.303    33.778 r  vga_display/red_OBUF[3]_inst_i_841/O
                         net (fo=1, routed)           0.000    33.778    vga_display/red_OBUF[3]_inst_i_841_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.356 r  vga_display/red_OBUF[3]_inst_i_493/O[2]
                         net (fo=2, routed)           0.474    34.831    vga_display/red5[26]
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    35.682 r  vga_display/red_OBUF[3]_inst_i_270/CO[3]
                         net (fo=1, routed)           0.000    35.682    vga_display/red_OBUF[3]_inst_i_270_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.016 r  vga_display/red_OBUF[3]_inst_i_269/O[1]
                         net (fo=2, routed)           1.113    37.129    vga_display/red_OBUF[3]_inst_i_269_n_6
    SLICE_X7Y13          LUT4 (Prop_lut4_I2_O)        0.303    37.432 r  vga_display/red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           0.000    37.432    vga_display/red_OBUF[3]_inst_i_94_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.833 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.834    39.667    vga_display/red35_in
    SLICE_X21Y13         LUT4 (Prop_lut4_I0_O)        0.124    39.791 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           1.074    40.865    vga_display/red1
    SLICE_X23Y17         LUT4 (Prop_lut4_I2_O)        0.124    40.989 r  vga_display/red_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           4.416    45.405    blue_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         3.538    48.943 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    48.943    red[0]
    V20                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.920ns  (logic 17.702ns (36.185%)  route 31.219ns (63.815%))
  Logic Levels:           49  (CARRY4=31 FDRE=1 LUT3=4 LUT4=4 LUT5=4 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE                         0.000     0.000 r  vga_display/vcount_reg[0]/C
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_display/vcount_reg[0]/Q
                         net (fo=16, routed)          2.093     2.549    vga_display/vcount_reg_n_0_[0]
    SLICE_X7Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.205 r  vga_display/red_OBUF[3]_inst_i_1319/CO[3]
                         net (fo=1, routed)           0.000     3.205    vga_display/red_OBUF[3]_inst_i_1319_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.319 r  vga_display/red_OBUF[3]_inst_i_1361/CO[3]
                         net (fo=1, routed)           0.000     3.319    vga_display/red_OBUF[3]_inst_i_1361_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.433 r  vga_display/red_OBUF[3]_inst_i_1356/CO[3]
                         net (fo=1, routed)           0.000     3.433    vga_display/red_OBUF[3]_inst_i_1356_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.547 r  vga_display/red_OBUF[3]_inst_i_1355/CO[3]
                         net (fo=1, routed)           0.000     3.547    vga_display/red_OBUF[3]_inst_i_1355_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.661 r  vga_display/red_OBUF[3]_inst_i_1146/CO[3]
                         net (fo=1, routed)           0.000     3.661    vga_display/red_OBUF[3]_inst_i_1146_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  vga_display/red_OBUF[3]_inst_i_718/CO[3]
                         net (fo=1, routed)           0.000     3.775    vga_display/red_OBUF[3]_inst_i_718_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  vga_display/red_OBUF[3]_inst_i_438/CO[3]
                         net (fo=1, routed)           0.000     3.889    vga_display/red_OBUF[3]_inst_i_438_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.202 r  vga_display/red_OBUF[3]_inst_i_237/O[3]
                         net (fo=438, routed)         4.672     8.874    vga_display/red_OBUF[3]_inst_i_237_n_4
    SLICE_X13Y2          LUT3 (Prop_lut3_I1_O)        0.334     9.208 f  vga_display/red_OBUF[3]_inst_i_1374/O
                         net (fo=11, routed)          1.845    11.054    vga_display/red_OBUF[3]_inst_i_1374_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I2_O)        0.326    11.380 r  vga_display/red_OBUF[3]_inst_i_940/O
                         net (fo=2, routed)           1.142    12.521    vga_display/red_OBUF[3]_inst_i_940_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.124    12.645 r  vga_display/red_OBUF[3]_inst_i_944/O
                         net (fo=1, routed)           0.000    12.645    vga_display/red_OBUF[3]_inst_i_944_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.177 r  vga_display/red_OBUF[3]_inst_i_571/CO[3]
                         net (fo=1, routed)           0.000    13.177    vga_display/red_OBUF[3]_inst_i_571_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  vga_display/red_OBUF[3]_inst_i_724/CO[3]
                         net (fo=1, routed)           0.000    13.291    vga_display/red_OBUF[3]_inst_i_724_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  vga_display/red_OBUF[3]_inst_i_1175/CO[3]
                         net (fo=1, routed)           0.000    13.405    vga_display/red_OBUF[3]_inst_i_1175_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.644 r  vga_display/red_OBUF[3]_inst_i_1855/O[2]
                         net (fo=3, routed)           1.595    15.240    vga_display/red_OBUF[3]_inst_i_1855_n_5
    SLICE_X0Y8           LUT3 (Prop_lut3_I0_O)        0.302    15.542 r  vga_display/red_OBUF[3]_inst_i_1861/O
                         net (fo=2, routed)           0.668    16.210    vga_display/red_OBUF[3]_inst_i_1861_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I4_O)        0.152    16.362 r  vga_display/red_OBUF[3]_inst_i_1535/O
                         net (fo=2, routed)           0.812    17.174    vga_display/red_OBUF[3]_inst_i_1535_n_0
    SLICE_X4Y8           LUT5 (Prop_lut5_I0_O)        0.326    17.500 r  vga_display/red_OBUF[3]_inst_i_1539/O
                         net (fo=1, routed)           0.000    17.500    vga_display/red_OBUF[3]_inst_i_1539_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.880 r  vga_display/red_OBUF[3]_inst_i_1106/CO[3]
                         net (fo=1, routed)           0.000    17.880    vga_display/red_OBUF[3]_inst_i_1106_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.099 r  vga_display/red_OBUF[3]_inst_i_1103/O[0]
                         net (fo=14, routed)          2.207    20.305    vga_display/red_OBUF[3]_inst_i_1103_n_7
    SLICE_X15Y2          LUT3 (Prop_lut3_I1_O)        0.321    20.626 r  vga_display/red_OBUF[3]_inst_i_1986/O
                         net (fo=1, routed)           0.672    21.298    vga_display/red_OBUF[3]_inst_i_1986_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    21.902 r  vga_display/red_OBUF[3]_inst_i_1750/CO[3]
                         net (fo=1, routed)           0.000    21.902    vga_display/red_OBUF[3]_inst_i_1750_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.019 r  vga_display/red_OBUF[3]_inst_i_1391/CO[3]
                         net (fo=1, routed)           0.000    22.019    vga_display/red_OBUF[3]_inst_i_1391_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.136 r  vga_display/red_OBUF[3]_inst_i_990/CO[3]
                         net (fo=1, routed)           0.000    22.136    vga_display/red_OBUF[3]_inst_i_990_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.375 r  vga_display/red_OBUF[3]_inst_i_585/O[2]
                         net (fo=3, routed)           1.130    23.505    vga_display/red_OBUF[3]_inst_i_585_n_5
    SLICE_X10Y9          LUT4 (Prop_lut4_I0_O)        0.325    23.830 r  vga_display/red_OBUF[3]_inst_i_1002/O
                         net (fo=1, routed)           0.616    24.446    vga_display/red_OBUF[3]_inst_i_1002_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    25.157 r  vga_display/red_OBUF[3]_inst_i_591/CO[3]
                         net (fo=1, routed)           0.000    25.157    vga_display/red_OBUF[3]_inst_i_591_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.428 r  vga_display/red_OBUF[3]_inst_i_336/CO[0]
                         net (fo=1, routed)           0.296    25.723    vga_display/red_OBUF[3]_inst_i_336_n_3
    SLICE_X11Y8          LUT5 (Prop_lut5_I4_O)        0.373    26.096 r  vga_display/red_OBUF[3]_inst_i_161/O
                         net (fo=111, routed)         0.944    27.041    vga_display/red_OBUF[3]_inst_i_161_n_0
    SLICE_X13Y7          LUT3 (Prop_lut3_I1_O)        0.150    27.191 r  vga_display/red_OBUF[3]_inst_i_433/O
                         net (fo=1, routed)           0.474    27.665    vga_display/red_OBUF[3]_inst_i_433_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    28.462 r  vga_display/red_OBUF[3]_inst_i_236/CO[3]
                         net (fo=1, routed)           0.000    28.462    vga_display/red_OBUF[3]_inst_i_236_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.579 r  vga_display/red_OBUF[3]_inst_i_1505/CO[3]
                         net (fo=1, routed)           0.000    28.579    vga_display/red_OBUF[3]_inst_i_1505_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.696 r  vga_display/red_OBUF[3]_inst_i_1105/CO[3]
                         net (fo=1, routed)           0.000    28.696    vga_display/red_OBUF[3]_inst_i_1105_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.813 r  vga_display/red_OBUF[3]_inst_i_1102/CO[3]
                         net (fo=1, routed)           0.000    28.813    vga_display/red_OBUF[3]_inst_i_1102_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.032 r  vga_display/red_OBUF[3]_inst_i_1099/O[0]
                         net (fo=3, routed)           0.800    29.832    vga_display/Y_COORD1[17]
    SLICE_X12Y16         LUT5 (Prop_lut5_I0_O)        0.295    30.127 r  vga_display/red_OBUF[3]_inst_i_644/O
                         net (fo=5, routed)           1.494    31.621    vga_display/red_OBUF[3]_inst_i_644_n_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124    31.745 r  vga_display/red_OBUF[3]_inst_i_1645/O
                         net (fo=1, routed)           0.000    31.745    vga_display/red_OBUF[3]_inst_i_1645_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.295 r  vga_display/red_OBUF[3]_inst_i_1271/CO[3]
                         net (fo=1, routed)           0.000    32.295    vga_display/red_OBUF[3]_inst_i_1271_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.629 r  vga_display/red_OBUF[3]_inst_i_1270/O[1]
                         net (fo=1, routed)           0.846    33.475    vga_display/red_OBUF[3]_inst_i_1270_n_6
    SLICE_X10Y15         LUT6 (Prop_lut6_I5_O)        0.303    33.778 r  vga_display/red_OBUF[3]_inst_i_841/O
                         net (fo=1, routed)           0.000    33.778    vga_display/red_OBUF[3]_inst_i_841_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.356 r  vga_display/red_OBUF[3]_inst_i_493/O[2]
                         net (fo=2, routed)           0.474    34.831    vga_display/red5[26]
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    35.682 r  vga_display/red_OBUF[3]_inst_i_270/CO[3]
                         net (fo=1, routed)           0.000    35.682    vga_display/red_OBUF[3]_inst_i_270_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.016 r  vga_display/red_OBUF[3]_inst_i_269/O[1]
                         net (fo=2, routed)           1.113    37.129    vga_display/red_OBUF[3]_inst_i_269_n_6
    SLICE_X7Y13          LUT4 (Prop_lut4_I2_O)        0.303    37.432 r  vga_display/red_OBUF[3]_inst_i_94/O
                         net (fo=1, routed)           0.000    37.432    vga_display/red_OBUF[3]_inst_i_94_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.833 r  vga_display/red_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.834    39.667    vga_display/red35_in
    SLICE_X21Y13         LUT4 (Prop_lut4_I0_O)        0.124    39.791 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           1.074    40.865    vga_display/red1
    SLICE_X23Y17         LUT4 (Prop_lut4_I2_O)        0.124    40.989 r  vga_display/red_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           4.416    45.406    blue_OBUF[0]
    U20                  OBUF (Prop_obuf_I_O)         3.515    48.920 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    48.920    red[1]
    U20                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 white_pieces_reg[0,5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[0,5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (58.965%)  route 0.129ns (41.035%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE                         0.000     0.000 r  white_pieces_reg[0,5]/C
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[0,5]/Q
                         net (fo=4, routed)           0.129     0.270    white_pieces_reg[0,_n_0_5]
    SLICE_X11Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.315 r  white_pieces[0,5]_i_1/O
                         net (fo=1, routed)           0.000     0.315    white_pieces[0,5]_i_1_n_0
    SLICE_X11Y35         FDRE                                         r  white_pieces_reg[0,5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[4,7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[4,7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.463%)  route 0.156ns (45.537%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE                         0.000     0.000 r  white_pieces_reg[4,7]/C
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[4,7]/Q
                         net (fo=4, routed)           0.156     0.297    white_pieces_reg[4,_n_0_7]
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.045     0.342 r  white_pieces[4,7]_i_1/O
                         net (fo=1, routed)           0.000     0.342    white_pieces[4,7]_i_1_n_0
    SLICE_X17Y32         FDRE                                         r  white_pieces_reg[4,7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[4,3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[4,3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE                         0.000     0.000 r  black_pieces_reg[4,3]/C
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[4,3]/Q
                         net (fo=4, routed)           0.168     0.309    black_pieces_reg[4,_n_0_3]
    SLICE_X7Y31          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  black_pieces[4,3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[4,3]_i_1_n_0
    SLICE_X7Y31          FDRE                                         r  black_pieces_reg[4,3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[4,7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[4,7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE                         0.000     0.000 r  black_pieces_reg[4,7]/C
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[4,7]/Q
                         net (fo=4, routed)           0.168     0.309    black_pieces_reg[4,_n_0_7]
    SLICE_X17Y31         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  black_pieces[4,7]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[4,7]_i_1_n_0
    SLICE_X17Y31         FDRE                                         r  black_pieces_reg[4,7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[7,6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[7,6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y32         FDRE                         0.000     0.000 r  black_pieces_reg[7,6]/C
    SLICE_X19Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[7,6]/Q
                         net (fo=4, routed)           0.168     0.309    black_pieces_reg[7,_n_0_6]
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  black_pieces[7,6]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[7,6]_i_1_n_0
    SLICE_X19Y32         FDRE                                         r  black_pieces_reg[7,6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[3,2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[3,2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE                         0.000     0.000 r  white_pieces_reg[3,2]/C
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[3,2]/Q
                         net (fo=4, routed)           0.168     0.309    white_pieces_reg[3,_n_0_2]
    SLICE_X3Y26          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  white_pieces[3,2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    white_pieces[3,2]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  white_pieces_reg[3,2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[3,4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[3,4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE                         0.000     0.000 r  white_pieces_reg[3,4]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[3,4]/Q
                         net (fo=4, routed)           0.168     0.309    white_pieces_reg[3,_n_0_4]
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  white_pieces[3,4]_i_1/O
                         net (fo=1, routed)           0.000     0.354    white_pieces[3,4]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  white_pieces_reg[3,4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[5,5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[5,5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE                         0.000     0.000 r  white_pieces_reg[5,5]/C
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[5,5]/Q
                         net (fo=4, routed)           0.168     0.309    white_pieces_reg[5,_n_0_5]
    SLICE_X7Y34          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  white_pieces[5,5]_i_1/O
                         net (fo=1, routed)           0.000     0.354    white_pieces[5,5]_i_1_n_0
    SLICE_X7Y34          FDRE                                         r  white_pieces_reg[5,5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[6,2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[6,2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE                         0.000     0.000 r  white_pieces_reg[6,2]/C
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[6,2]/Q
                         net (fo=4, routed)           0.168     0.309    white_pieces_reg[6,_n_0_2]
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  white_pieces[6,2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    white_pieces[6,2]_i_1_n_0
    SLICE_X9Y26          FDRE                                         r  white_pieces_reg[6,2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[0,0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[0,0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE                         0.000     0.000 r  black_pieces_reg[0,0]/C
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[0,0]/Q
                         net (fo=4, routed)           0.168     0.309    black_pieces_reg[0,_n_0_0]
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  black_pieces[0,0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[0,0]_i_1_n_0
    SLICE_X5Y27          FDRE                                         r  black_pieces_reg[0,0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 joystick_test/cs_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.102ns  (logic 4.006ns (65.648%)  route 2.096ns (34.352%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.817     5.579    joystick_test/clk
    SLICE_X1Y26          FDRE                                         r  joystick_test/cs_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     6.035 r  joystick_test/cs_n_reg/Q
                         net (fo=1, routed)           2.096     8.132    cs_n_OBUF
    AB7                  OBUF (Prop_obuf_I_O)         3.550    11.682 r  cs_n_OBUF_inst/O
                         net (fo=0)                   0.000    11.682    cs_n
    AB7                                                               r  cs_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.913ns  (logic 4.149ns (70.157%)  route 1.765ns (29.843%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.828     5.590    clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.419     6.009 f  mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           1.765     7.774    mosi_TRI
    AB6                  OBUFT (TriStatE_obuft_T_O)
                                                      3.730    11.504 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000    11.504    mosi
    AB6                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/spi_master_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.864ns  (logic 4.052ns (69.094%)  route 1.812ns (30.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.830     5.592    joystick_test/spi_master_0/clk
    SLICE_X2Y13          FDRE                                         r  joystick_test/spi_master_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     6.110 r  joystick_test/spi_master_0/sclk_reg/Q
                         net (fo=2, routed)           1.812     7.923    sclk_OBUF
    AA4                  OBUF (Prop_obuf_I_O)         3.534    11.456 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    11.456    sclk
    AA4                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.860ns  (logic 2.324ns (47.823%)  route 2.536ns (52.177%))
  Logic Levels:           10  (CARRY4=8 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.821     5.583    joystick_test/clk
    SLICE_X5Y20          FDRE                                         r  joystick_test/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456     6.039 f  joystick_test/y_position_reg[2]/Q
                         net (fo=1, routed)           0.952     6.992    joystick_test/y_position[2]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.116 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=65, routed)          1.100     8.216    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.340 r  joystick_test/MOVE_Y[0]_i_6/O
                         net (fo=1, routed)           0.474     8.814    joystick_test/MOVE_Y[0]_i_6_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.409 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.409    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.526 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.526    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.643 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.643    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.760 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.877 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.877    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.994 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.003    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.120 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.120    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.443 r  joystick_test/MOVE_Y_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.443    joystick_test_n_66
    SLICE_X10Y26         FDRE                                         r  MOVE_Y_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.852ns  (logic 2.316ns (47.737%)  route 2.536ns (52.263%))
  Logic Levels:           10  (CARRY4=8 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.821     5.583    joystick_test/clk
    SLICE_X5Y20          FDRE                                         r  joystick_test/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456     6.039 f  joystick_test/y_position_reg[2]/Q
                         net (fo=1, routed)           0.952     6.992    joystick_test/y_position[2]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.116 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=65, routed)          1.100     8.216    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.340 r  joystick_test/MOVE_Y[0]_i_6/O
                         net (fo=1, routed)           0.474     8.814    joystick_test/MOVE_Y[0]_i_6_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.409 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.409    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.526 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.526    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.643 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.643    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.760 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.877 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.877    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.994 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.003    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.120 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.120    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.435 r  joystick_test/MOVE_Y_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.435    joystick_test_n_64
    SLICE_X10Y26         FDRE                                         r  MOVE_Y_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.776ns  (logic 2.240ns (46.905%)  route 2.536ns (53.095%))
  Logic Levels:           10  (CARRY4=8 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.821     5.583    joystick_test/clk
    SLICE_X5Y20          FDRE                                         r  joystick_test/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456     6.039 f  joystick_test/y_position_reg[2]/Q
                         net (fo=1, routed)           0.952     6.992    joystick_test/y_position[2]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.116 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=65, routed)          1.100     8.216    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.340 r  joystick_test/MOVE_Y[0]_i_6/O
                         net (fo=1, routed)           0.474     8.814    joystick_test/MOVE_Y[0]_i_6_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.409 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.409    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.526 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.526    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.643 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.643    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.760 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.877 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.877    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.994 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.003    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.120 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.120    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.359 r  joystick_test/MOVE_Y_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.359    joystick_test_n_65
    SLICE_X10Y26         FDRE                                         r  MOVE_Y_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.756ns  (logic 2.220ns (46.682%)  route 2.536ns (53.318%))
  Logic Levels:           10  (CARRY4=8 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.821     5.583    joystick_test/clk
    SLICE_X5Y20          FDRE                                         r  joystick_test/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456     6.039 f  joystick_test/y_position_reg[2]/Q
                         net (fo=1, routed)           0.952     6.992    joystick_test/y_position[2]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.116 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=65, routed)          1.100     8.216    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.340 r  joystick_test/MOVE_Y[0]_i_6/O
                         net (fo=1, routed)           0.474     8.814    joystick_test/MOVE_Y[0]_i_6_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.409 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.409    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.526 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.526    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.643 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.643    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.760 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.877 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.877    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.994 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.003    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.120 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.120    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.339 r  joystick_test/MOVE_Y_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.339    joystick_test_n_67
    SLICE_X10Y26         FDRE                                         r  MOVE_Y_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.743ns  (logic 2.207ns (46.536%)  route 2.536ns (53.464%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.821     5.583    joystick_test/clk
    SLICE_X5Y20          FDRE                                         r  joystick_test/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456     6.039 f  joystick_test/y_position_reg[2]/Q
                         net (fo=1, routed)           0.952     6.992    joystick_test/y_position[2]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.116 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=65, routed)          1.100     8.216    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.340 r  joystick_test/MOVE_Y[0]_i_6/O
                         net (fo=1, routed)           0.474     8.814    joystick_test/MOVE_Y[0]_i_6_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.409 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.409    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.526 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.526    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.643 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.643    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.760 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.877 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.877    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.994 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.003    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.326 r  joystick_test/MOVE_Y_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.326    joystick_test_n_62
    SLICE_X10Y25         FDRE                                         r  MOVE_Y_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.735ns  (logic 2.199ns (46.446%)  route 2.536ns (53.554%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.821     5.583    joystick_test/clk
    SLICE_X5Y20          FDRE                                         r  joystick_test/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456     6.039 f  joystick_test/y_position_reg[2]/Q
                         net (fo=1, routed)           0.952     6.992    joystick_test/y_position[2]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.116 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=65, routed)          1.100     8.216    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.340 r  joystick_test/MOVE_Y[0]_i_6/O
                         net (fo=1, routed)           0.474     8.814    joystick_test/MOVE_Y[0]_i_6_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.409 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.409    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.526 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.526    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.643 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.643    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.760 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.877 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.877    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.994 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.003    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.318 r  joystick_test/MOVE_Y_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.318    joystick_test_n_60
    SLICE_X10Y25         FDRE                                         r  MOVE_Y_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.659ns  (logic 2.123ns (45.572%)  route 2.536ns (54.428%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.821     5.583    joystick_test/clk
    SLICE_X5Y20          FDRE                                         r  joystick_test/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456     6.039 f  joystick_test/y_position_reg[2]/Q
                         net (fo=1, routed)           0.952     6.992    joystick_test/y_position[2]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.116 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=65, routed)          1.100     8.216    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.340 r  joystick_test/MOVE_Y[0]_i_6/O
                         net (fo=1, routed)           0.474     8.814    joystick_test/MOVE_Y[0]_i_6_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.409 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.409    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.526 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.526    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.643 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.643    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.760 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.877 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.877    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.994 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.003    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.242 r  joystick_test/MOVE_Y_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.242    joystick_test_n_61
    SLICE_X10Y25         FDRE                                         r  MOVE_Y_reg[26]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.663ns  (logic 0.273ns (41.184%)  route 0.390ns (58.816%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.618     1.565    joystick_test/clk
    SLICE_X6Y16          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164     1.729 r  joystick_test/y_position_reg[6]/Q
                         net (fo=65, routed)          0.390     2.119    joystick_test/y_position[6]
    SLICE_X10Y19         LUT5 (Prop_lut5_I2_O)        0.045     2.164 r  joystick_test/MOVE_Y[0]_i_11/O
                         net (fo=1, routed)           0.000     2.164    joystick_test/MOVE_Y[0]_i_11_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.228 r  joystick_test/MOVE_Y_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.228    joystick_test_n_36
    SLICE_X10Y19         FDRE                                         r  MOVE_Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.273ns (40.640%)  route 0.399ns (59.360%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.618     1.565    joystick_test/clk
    SLICE_X6Y16          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164     1.729 r  joystick_test/y_position_reg[6]/Q
                         net (fo=65, routed)          0.399     2.128    joystick_test/y_position[6]
    SLICE_X10Y20         LUT5 (Prop_lut5_I2_O)        0.045     2.173 r  joystick_test/MOVE_Y[4]_i_6/O
                         net (fo=1, routed)           0.000     2.173    joystick_test/MOVE_Y[4]_i_6_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.237 r  joystick_test/MOVE_Y_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.237    joystick_test_n_40
    SLICE_X10Y20         FDRE                                         r  MOVE_Y_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.256ns (37.661%)  route 0.424ns (62.339%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.616     1.563    joystick_test/clk
    SLICE_X7Y18          FDRE                                         r  joystick_test/x_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141     1.704 r  joystick_test/x_position_reg[6]/Q
                         net (fo=65, routed)          0.424     2.128    joystick_test/x_position[6]
    SLICE_X18Y18         LUT4 (Prop_lut4_I0_O)        0.045     2.173 r  joystick_test/MOVE_X[0]_i_14/O
                         net (fo=1, routed)           0.000     2.173    joystick_test/MOVE_X[0]_i_14_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.243 r  joystick_test/MOVE_X_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.243    joystick_test_n_7
    SLICE_X18Y18         FDRE                                         r  MOVE_X_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.691ns  (logic 0.275ns (39.812%)  route 0.416ns (60.188%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.618     1.565    joystick_test/clk
    SLICE_X6Y16          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164     1.729 r  joystick_test/y_position_reg[6]/Q
                         net (fo=65, routed)          0.416     2.145    joystick_test/y_position[6]
    SLICE_X10Y20         LUT5 (Prop_lut5_I2_O)        0.045     2.190 r  joystick_test/MOVE_Y[4]_i_8/O
                         net (fo=1, routed)           0.000     2.190    joystick_test/MOVE_Y[4]_i_8_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.256 r  joystick_test/MOVE_Y_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.256    joystick_test_n_42
    SLICE_X10Y20         FDRE                                         r  MOVE_Y_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.708ns  (logic 0.284ns (40.127%)  route 0.424ns (59.873%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.616     1.563    joystick_test/clk
    SLICE_X7Y18          FDRE                                         r  joystick_test/x_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141     1.704 f  joystick_test/x_position_reg[6]/Q
                         net (fo=65, routed)          0.424     2.128    joystick_test/x_position[6]
    SLICE_X18Y18         LUT3 (Prop_lut3_I2_O)        0.048     2.176 r  joystick_test/MOVE_X[0]_i_10/O
                         net (fo=1, routed)           0.000     2.176    joystick_test/MOVE_X[0]_i_10_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095     2.271 r  joystick_test/MOVE_X_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.271    joystick_test_n_6
    SLICE_X18Y18         FDRE                                         r  MOVE_X_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.739ns  (logic 0.315ns (42.640%)  route 0.424ns (57.360%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.616     1.563    joystick_test/clk
    SLICE_X7Y18          FDRE                                         r  joystick_test/x_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141     1.704 f  joystick_test/x_position_reg[6]/Q
                         net (fo=65, routed)          0.424     2.128    joystick_test/x_position[6]
    SLICE_X18Y18         LUT3 (Prop_lut3_I2_O)        0.048     2.176 r  joystick_test/MOVE_X[0]_i_10/O
                         net (fo=1, routed)           0.000     2.176    joystick_test/MOVE_X[0]_i_10_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.126     2.302 r  joystick_test/MOVE_X_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.302    joystick_test_n_5
    SLICE_X18Y18         FDRE                                         r  MOVE_X_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.737ns  (logic 0.274ns (37.180%)  route 0.463ns (62.820%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.618     1.565    joystick_test/clk
    SLICE_X6Y16          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164     1.729 r  joystick_test/y_position_reg[6]/Q
                         net (fo=65, routed)          0.463     2.192    joystick_test/y_position[6]
    SLICE_X10Y20         LUT5 (Prop_lut5_I2_O)        0.045     2.237 r  joystick_test/MOVE_Y[4]_i_7/O
                         net (fo=1, routed)           0.000     2.237    joystick_test/MOVE_Y[4]_i_7_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.302 r  joystick_test/MOVE_Y_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.302    joystick_test_n_41
    SLICE_X10Y20         FDRE                                         r  MOVE_Y_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.746ns  (logic 0.274ns (36.735%)  route 0.472ns (63.265%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.618     1.565    joystick_test/clk
    SLICE_X6Y16          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164     1.729 r  joystick_test/y_position_reg[6]/Q
                         net (fo=65, routed)          0.472     2.201    joystick_test/y_position[6]
    SLICE_X10Y19         LUT5 (Prop_lut5_I2_O)        0.045     2.246 r  joystick_test/MOVE_Y[0]_i_12/O
                         net (fo=1, routed)           0.000     2.246    joystick_test/MOVE_Y[0]_i_12_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.311 r  joystick_test/MOVE_Y_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.311    joystick_test_n_37
    SLICE_X10Y19         FDRE                                         r  MOVE_Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.747ns  (logic 0.357ns (47.798%)  route 0.390ns (52.202%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.618     1.565    joystick_test/clk
    SLICE_X6Y16          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164     1.729 f  joystick_test/y_position_reg[6]/Q
                         net (fo=65, routed)          0.390     2.119    joystick_test/y_position[6]
    SLICE_X10Y19         LUT4 (Prop_lut4_I2_O)        0.049     2.168 r  joystick_test/MOVE_Y[0]_i_7/O
                         net (fo=1, routed)           0.000     2.168    joystick_test/MOVE_Y[0]_i_7_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     2.259 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.259    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.312 r  joystick_test/MOVE_Y_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.312    joystick_test_n_43
    SLICE_X10Y20         FDRE                                         r  MOVE_Y_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.748ns  (logic 0.274ns (36.654%)  route 0.474ns (63.346%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.618     1.565    joystick_test/clk
    SLICE_X6Y16          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164     1.729 r  joystick_test/y_position_reg[6]/Q
                         net (fo=65, routed)          0.474     2.202    joystick_test/y_position[6]
    SLICE_X10Y21         LUT5 (Prop_lut5_I2_O)        0.045     2.247 r  joystick_test/MOVE_Y[8]_i_7/O
                         net (fo=1, routed)           0.000     2.247    joystick_test/MOVE_Y[8]_i_7_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.312 r  joystick_test/MOVE_Y_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.312    joystick_test_n_45
    SLICE_X10Y21         FDRE                                         r  MOVE_Y_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.705ns  (logic 1.460ns (53.961%)  route 1.245ns (46.039%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y4                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  miso_IBUF_inst/O
                         net (fo=1, routed)           1.245     2.705    joystick_test/spi_master_0/D[0]
    SLICE_X4Y12          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.651     5.134    joystick_test/spi_master_0/clk
    SLICE_X4Y12          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.228ns (33.088%)  route 0.460ns (66.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y4                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.460     0.688    joystick_test/spi_master_0/D[0]
    SLICE_X4Y12          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.888     2.082    joystick_test/spi_master_0/clk
    SLICE_X4Y12          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/C





