12:22:50 AM
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Clocked_Logic_syn.prj" -log "C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: SR-LT113

# Thu Aug 16 00:23:12 2018

#Implementation: Clocked_Logic_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\git\FPGA\Clocked_Logic.v" (library work)
@E: CS187 :"C:\git\FPGA\Clocked_Logic.v":4:16:4:16|Expecting ;
@I::"C:\git\FPGA\Debounce_Switch.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Aug 16 00:23:12 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Aug 16 00:23:12 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Clocked_Logic_syn.prj" -log "Clocked_Logic_Implmnt/Clocked_Logic.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Clocked_Logic_Implmnt/Clocked_Logic.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: SR-LT113

# Thu Aug 16 00:24:20 2018

#Implementation: Clocked_Logic_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\git\FPGA\Clocked_Logic.v" (library work)
@E: CS187 :"C:\git\FPGA\Clocked_Logic.v":4:16:4:16|Expecting ;
@I::"C:\git\FPGA\Debounce_Switch.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Aug 16 00:24:21 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Aug 16 00:24:21 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Clocked_Logic_syn.prj" -log "Clocked_Logic_Implmnt/Clocked_Logic.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Clocked_Logic_Implmnt/Clocked_Logic.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: SR-LT113

# Thu Aug 16 00:29:15 2018

#Implementation: Clocked_Logic_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\git\FPGA\Clocked_Logic.v" (library work)
@E: CS187 :"C:\git\FPGA\Clocked_Logic.v":4:16:4:16|Expecting ;
@I::"C:\git\FPGA\Debounce_Switch.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Aug 16 00:29:16 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Aug 16 00:29:16 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Clocked_Logic_syn.prj" -log "Clocked_Logic_Implmnt/Clocked_Logic.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Clocked_Logic_Implmnt/Clocked_Logic.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: SR-LT113

# Thu Aug 16 00:29:43 2018

#Implementation: Clocked_Logic_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\git\FPGA\Clocked_Logic.v" (library work)
@I::"C:\git\FPGA\Debounce_Switch.v" (library work)
Verilog syntax check successful!
Selecting top level module Clocked_Logic
@N: CG364 :"C:\git\FPGA\Debounce_Switch.v":1:7:1:21|Synthesizing module Debounce_Switch in library work.

@A: CG412 :"C:\git\FPGA\Debounce_Switch.v":13:7:13:28|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"C:\git\FPGA\Clocked_Logic.v":1:7:1:19|Synthesizing module Clocked_Logic in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Aug 16 00:29:44 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\git\FPGA\Clocked_Logic.v":1:7:1:19|Selected library: work cell: Clocked_Logic view verilog as top level
@N: NF107 :"C:\git\FPGA\Clocked_Logic.v":1:7:1:19|Selected library: work cell: Clocked_Logic view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Aug 16 00:29:44 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Aug 16 00:29:44 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\git\FPGA\Clocked_Logic.v":1:7:1:19|Selected library: work cell: Clocked_Logic view verilog as top level
@N: NF107 :"C:\git\FPGA\Clocked_Logic.v":1:7:1:19|Selected library: work cell: Clocked_Logic view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Aug 16 00:29:46 2018

###########################################################]
Pre-mapping Report

# Thu Aug 16 00:29:46 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\Clocked_Logic_scck.rpt 
Printing clock  summary report in "C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\Clocked_Logic_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Clocked_Logic

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                   Requested     Requested     Clock        Clock                     Clock
Clock                   Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------
Clocked_Logic|i_Clk     220.0 MHz     4.546         inferred     Autoconstr_clkgroup_0     21   
================================================================================================

@W: MT529 :"c:\git\fpga\debounce_switch.v":11:1:11:6|Found inferred clock Clocked_Logic|i_Clk which controls 21 sequential elements including Instance.r_Count[17:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\Clocked_Logic.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Aug 16 00:29:48 2018

###########################################################]
Map & Optimize Report

# Thu Aug 16 00:29:48 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\git\fpga\debounce_switch.v":11:1:11:6|User-specified initial value defined for instance Instance.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\git\fpga\debounce_switch.v":11:1:11:6|User-specified initial value defined for instance Instance.r_State is being ignored. 
@W: FX1039 :"c:\git\fpga\clocked_logic.v":17:1:17:6|User-specified initial value defined for instance r_LED_1 is being ignored. 
@W: FX1039 :"c:\git\fpga\clocked_logic.v":17:1:17:6|User-specified initial value defined for instance r_Switch_1 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.28ns		  31 /        21
   2		0h:00m:01s		    -2.28ns		  31 /        21
   3		0h:00m:01s		    -0.88ns		  32 /        21

   4		0h:00m:01s		    -0.88ns		  32 /        21


   5		0h:00m:01s		    -0.88ns		  32 /        21
@N: FX1016 :"c:\git\fpga\clocked_logic.v":2:7:2:11|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net Instance.r_Count12_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               21         r_Switch_1     
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\synwork\Clocked_Logic_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\Clocked_Logic.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock Clocked_Logic|i_Clk with period 6.66ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Aug 16 00:29:52 2018
#


Top view:               Clocked_Logic
Requested Frequency:    150.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.176

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
Clocked_Logic|i_Clk     150.1 MHz     127.6 MHz     6.664         7.840         -1.176     inferred     Autoconstr_clkgroup_0
=============================================================================================================================





Clock Relationships
*******************

Clocks                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
Clocked_Logic|i_Clk  Clocked_Logic|i_Clk  |  6.664       -1.176  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Clocked_Logic|i_Clk
====================================



Starting Points with Worst Slack
********************************

                         Starting                                                     Arrival           
Instance                 Reference               Type         Pin     Net             Time        Slack 
                         Clock                                                                          
--------------------------------------------------------------------------------------------------------
Instance.r_Count[1]      Clocked_Logic|i_Clk     SB_DFFSR     Q       r_Count[1]      0.540       -1.176
Instance.r_Count[2]      Clocked_Logic|i_Clk     SB_DFFSR     Q       r_Count[2]      0.540       -1.127
Instance.r_Count[5]      Clocked_Logic|i_Clk     SB_DFFSR     Q       r_Count[5]      0.540       -1.127
Instance.r_Count[10]     Clocked_Logic|i_Clk     SB_DFFSR     Q       r_Count[10]     0.540       -1.127
Instance.r_Count[3]      Clocked_Logic|i_Clk     SB_DFFSR     Q       r_Count[3]      0.540       -1.106
Instance.r_Count[0]      Clocked_Logic|i_Clk     SB_DFFSR     Q       r_Count[0]      0.540       -1.078
Instance.r_Count[6]      Clocked_Logic|i_Clk     SB_DFFSR     Q       r_Count[6]      0.540       -1.078
Instance.r_Count[11]     Clocked_Logic|i_Clk     SB_DFFSR     Q       r_Count[11]     0.540       -1.078
Instance.r_Count[14]     Clocked_Logic|i_Clk     SB_DFFSR     Q       r_Count[14]     0.540       -1.057
Instance.r_Count[7]      Clocked_Logic|i_Clk     SB_DFFSR     Q       r_Count[7]      0.540       -1.043
========================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                       Required           
Instance                Reference               Type         Pin     Net               Time         Slack 
                        Clock                                                                             
----------------------------------------------------------------------------------------------------------
Instance.r_State        Clocked_Logic|i_Clk     SB_DFF       D       r_State           6.559        -1.176
Instance.r_Count[0]     Clocked_Logic|i_Clk     SB_DFFSR     R       r_Count12_i_g     6.559        -0.237
Instance.r_Count[1]     Clocked_Logic|i_Clk     SB_DFFSR     R       r_Count12_i_g     6.559        -0.237
Instance.r_Count[2]     Clocked_Logic|i_Clk     SB_DFFSR     R       r_Count12_i_g     6.559        -0.237
Instance.r_Count[3]     Clocked_Logic|i_Clk     SB_DFFSR     R       r_Count12_i_g     6.559        -0.237
Instance.r_Count[4]     Clocked_Logic|i_Clk     SB_DFFSR     R       r_Count12_i_g     6.559        -0.237
Instance.r_Count[5]     Clocked_Logic|i_Clk     SB_DFFSR     R       r_Count12_i_g     6.559        -0.237
Instance.r_Count[6]     Clocked_Logic|i_Clk     SB_DFFSR     R       r_Count12_i_g     6.559        -0.237
Instance.r_Count[7]     Clocked_Logic|i_Clk     SB_DFFSR     R       r_Count12_i_g     6.559        -0.237
Instance.r_Count[8]     Clocked_Logic|i_Clk     SB_DFFSR     R       r_Count12_i_g     6.559        -0.237
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.176

    Number of logic level(s):                3
    Starting point:                          Instance.r_Count[1] / Q
    Ending point:                            Instance.r_State / D
    The start point is clocked by            Clocked_Logic|i_Clk [rising] on pin C
    The end   point is clocked by            Clocked_Logic|i_Clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
Instance.r_Count[1]        SB_DFFSR     Q        Out     0.540     0.540       -         
r_Count[1]                 Net          -        -       1.599     -           3         
Instance.r_State_RNO_2     SB_LUT4      I0       In      -         2.139       -         
Instance.r_State_RNO_2     SB_LUT4      O        Out     0.449     2.588       -         
r_Count13_5_0              Net          -        -       1.371     -           1         
Instance.r_State_RNO_0     SB_LUT4      I0       In      -         3.959       -         
Instance.r_State_RNO_0     SB_LUT4      O        Out     0.449     4.408       -         
r_Count13_11               Net          -        -       1.371     -           1         
Instance.r_State_RNO       SB_LUT4      I0       In      -         5.779       -         
Instance.r_State_RNO       SB_LUT4      O        Out     0.449     6.227       -         
r_State                    Net          -        -       1.507     -           1         
Instance.r_State           SB_DFF       D        In      -         7.734       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.127

    Number of logic level(s):                3
    Starting point:                          Instance.r_Count[2] / Q
    Ending point:                            Instance.r_State / D
    The start point is clocked by            Clocked_Logic|i_Clk [rising] on pin C
    The end   point is clocked by            Clocked_Logic|i_Clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
Instance.r_Count[2]        SB_DFFSR     Q        Out     0.540     0.540       -         
r_Count[2]                 Net          -        -       1.599     -           3         
Instance.r_State_RNO_2     SB_LUT4      I1       In      -         2.139       -         
Instance.r_State_RNO_2     SB_LUT4      O        Out     0.400     2.539       -         
r_Count13_5_0              Net          -        -       1.371     -           1         
Instance.r_State_RNO_0     SB_LUT4      I0       In      -         3.910       -         
Instance.r_State_RNO_0     SB_LUT4      O        Out     0.449     4.359       -         
r_Count13_11               Net          -        -       1.371     -           1         
Instance.r_State_RNO       SB_LUT4      I0       In      -         5.729       -         
Instance.r_State_RNO       SB_LUT4      O        Out     0.449     6.178       -         
r_State                    Net          -        -       1.507     -           1         
Instance.r_State           SB_DFF       D        In      -         7.685       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.127

    Number of logic level(s):                3
    Starting point:                          Instance.r_Count[5] / Q
    Ending point:                            Instance.r_State / D
    The start point is clocked by            Clocked_Logic|i_Clk [rising] on pin C
    The end   point is clocked by            Clocked_Logic|i_Clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
Instance.r_Count[5]        SB_DFFSR     Q        Out     0.540     0.540       -         
r_Count[5]                 Net          -        -       1.599     -           4         
Instance.r_State_RNO_4     SB_LUT4      I0       In      -         2.139       -         
Instance.r_State_RNO_4     SB_LUT4      O        Out     0.449     2.588       -         
r_Count13_5                Net          -        -       1.371     -           1         
Instance.r_State_RNO_1     SB_LUT4      I0       In      -         3.959       -         
Instance.r_State_RNO_1     SB_LUT4      O        Out     0.449     4.408       -         
r_State_e_1                Net          -        -       1.371     -           1         
Instance.r_State_RNO       SB_LUT4      I1       In      -         5.779       -         
Instance.r_State_RNO       SB_LUT4      O        Out     0.400     6.178       -         
r_State                    Net          -        -       1.507     -           1         
Instance.r_State           SB_DFF       D        In      -         7.685       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.127

    Number of logic level(s):                3
    Starting point:                          Instance.r_Count[10] / Q
    Ending point:                            Instance.r_State / D
    The start point is clocked by            Clocked_Logic|i_Clk [rising] on pin C
    The end   point is clocked by            Clocked_Logic|i_Clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
Instance.r_Count[10]       SB_DFFSR     Q        Out     0.540     0.540       -         
r_Count[10]                Net          -        -       1.599     -           4         
Instance.r_State_RNO_3     SB_LUT4      I0       In      -         2.139       -         
Instance.r_State_RNO_3     SB_LUT4      O        Out     0.449     2.588       -         
r_Count13_8_0              Net          -        -       1.371     -           1         
Instance.r_State_RNO_0     SB_LUT4      I1       In      -         3.959       -         
Instance.r_State_RNO_0     SB_LUT4      O        Out     0.400     4.359       -         
r_Count13_11               Net          -        -       1.371     -           1         
Instance.r_State_RNO       SB_LUT4      I0       In      -         5.729       -         
Instance.r_State_RNO       SB_LUT4      O        Out     0.449     6.178       -         
r_State                    Net          -        -       1.507     -           1         
Instance.r_State           SB_DFF       D        In      -         7.685       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.106

    Number of logic level(s):                3
    Starting point:                          Instance.r_Count[3] / Q
    Ending point:                            Instance.r_State / D
    The start point is clocked by            Clocked_Logic|i_Clk [rising] on pin C
    The end   point is clocked by            Clocked_Logic|i_Clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
Instance.r_Count[3]        SB_DFFSR     Q        Out     0.540     0.540       -         
r_Count[3]                 Net          -        -       1.599     -           3         
Instance.r_State_RNO_2     SB_LUT4      I2       In      -         2.139       -         
Instance.r_State_RNO_2     SB_LUT4      O        Out     0.379     2.518       -         
r_Count13_5_0              Net          -        -       1.371     -           1         
Instance.r_State_RNO_0     SB_LUT4      I0       In      -         3.889       -         
Instance.r_State_RNO_0     SB_LUT4      O        Out     0.449     4.338       -         
r_Count13_11               Net          -        -       1.371     -           1         
Instance.r_State_RNO       SB_LUT4      I0       In      -         5.708       -         
Instance.r_State_RNO       SB_LUT4      O        Out     0.449     6.157       -         
r_State                    Net          -        -       1.507     -           1         
Instance.r_State           SB_DFF       D        In      -         7.664       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Clocked_Logic 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        16 uses
SB_DFF          3 uses
SB_DFFSR        18 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         32 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (1%)
Total load per clock:
   Clocked_Logic|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 32 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 32 = 32 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Thu Aug 16 00:29:52 2018

###########################################################]


Synthesis exit by 0.
Current Implementation Clocked_Logic_Implmnt its sbt path: C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Clocked_Logic_syn.prj" -log "Clocked_Logic_Implmnt/Clocked_Logic.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Clocked_Logic_Implmnt/Clocked_Logic.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: SR-LT113

# Thu Aug 16 00:31:01 2018

#Implementation: Clocked_Logic_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\git\FPGA\Clocked_Logic.v" (library work)
@I::"C:\git\FPGA\Debounce_Switch.v" (library work)
Verilog syntax check successful!
File C:\git\FPGA\Debounce_Switch.v changed - recompiling
Selecting top level module Clocked_Logic
@N: CG364 :"C:\git\FPGA\Debounce_Switch.v":1:7:1:21|Synthesizing module Debounce_Switch in library work.

@A: CG412 :"C:\git\FPGA\Debounce_Switch.v":13:7:13:28|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"C:\git\FPGA\Clocked_Logic.v":1:7:1:19|Synthesizing module Clocked_Logic in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Aug 16 00:31:02 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\git\FPGA\Clocked_Logic.v":1:7:1:19|Selected library: work cell: Clocked_Logic view verilog as top level
@N: NF107 :"C:\git\FPGA\Clocked_Logic.v":1:7:1:19|Selected library: work cell: Clocked_Logic view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Aug 16 00:31:02 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Aug 16 00:31:02 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\synwork\Clocked_Logic_comp.srs changed - recompiling
@N: NF107 :"C:\git\FPGA\Clocked_Logic.v":1:7:1:19|Selected library: work cell: Clocked_Logic view verilog as top level
@N: NF107 :"C:\git\FPGA\Clocked_Logic.v":1:7:1:19|Selected library: work cell: Clocked_Logic view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Aug 16 00:31:04 2018

###########################################################]
Pre-mapping Report

# Thu Aug 16 00:31:04 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\git\FPGA\Go_Board_Clock_Constraint.sdc
@L: C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\Clocked_Logic_scck.rpt 
Printing clock  summary report in "C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\Clocked_Logic_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Clocked_Logic

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     21   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\Clocked_Logic.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Aug 16 00:31:06 2018

###########################################################]
Map & Optimize Report

# Thu Aug 16 00:31:07 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FX1039 :"c:\git\fpga\debounce_switch.v":11:1:11:6|User-specified initial value defined for instance Instance.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\git\fpga\debounce_switch.v":11:1:11:6|User-specified initial value defined for instance Instance.r_State is being ignored. 
@W: FX1039 :"c:\git\fpga\clocked_logic.v":17:1:17:6|User-specified initial value defined for instance r_LED_1 is being ignored. 
@W: FX1039 :"c:\git\fpga\clocked_logic.v":17:1:17:6|User-specified initial value defined for instance r_Switch_1 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    34.88ns		  31 /        21
@N: FX1016 :"c:\git\fpga\clocked_logic.v":2:7:2:11|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net Instance.r_Count12_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               21         r_Switch_1     
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\synwork\Clocked_Logic_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\Clocked_Logic.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:03s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Aug 16 00:31:10 2018
#


Top view:               Clocked_Logic
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\git\FPGA\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 32.160

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      127.6 MHz     40.000        7.840         32.160     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      32.160  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                         Starting                                           Arrival           
Instance                 Reference     Type         Pin     Net             Time        Slack 
                         Clock                                                                
----------------------------------------------------------------------------------------------
Instance.r_Count[14]     i_Clk         SB_DFFSR     Q       r_Count[14]     0.540       32.160
Instance.r_Count[1]      i_Clk         SB_DFFSR     Q       r_Count[1]      0.540       32.209
Instance.r_Count[4]      i_Clk         SB_DFFSR     Q       r_Count[4]      0.540       32.209
Instance.r_Count[17]     i_Clk         SB_DFFSR     Q       r_Count[17]     0.540       32.209
Instance.r_Count[2]      i_Clk         SB_DFFSR     Q       r_Count[2]      0.540       32.259
Instance.r_Count[6]      i_Clk         SB_DFFSR     Q       r_Count[6]      0.540       32.259
Instance.r_Count[7]      i_Clk         SB_DFFSR     Q       r_Count[7]      0.540       32.259
Instance.r_Count[3]      i_Clk         SB_DFFSR     Q       r_Count[3]      0.540       32.280
Instance.r_Count[12]     i_Clk         SB_DFFSR     Q       r_Count[12]     0.540       32.280
Instance.r_Count[8]      i_Clk         SB_DFFSR     Q       r_Count[8]      0.540       32.308
==============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                             Required           
Instance                Reference     Type         Pin     Net               Time         Slack 
                        Clock                                                                   
------------------------------------------------------------------------------------------------
Instance.r_State        i_Clk         SB_DFF       D       r_State           39.895       32.160
Instance.r_Count[0]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
Instance.r_Count[1]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
Instance.r_Count[2]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
Instance.r_Count[3]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
Instance.r_Count[4]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
Instance.r_Count[5]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
Instance.r_Count[6]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
Instance.r_Count[7]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
Instance.r_Count[8]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     32.160

    Number of logic level(s):                3
    Starting point:                          Instance.r_Count[14] / Q
    Ending point:                            Instance.r_State / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
Instance.r_Count[14]       SB_DFFSR     Q        Out     0.540     0.540       -         
r_Count[14]                Net          -        -       1.599     -           4         
Instance.r_State_RNO_2     SB_LUT4      I0       In      -         2.139       -         
Instance.r_State_RNO_2     SB_LUT4      O        Out     0.449     2.588       -         
r_Count13_4                Net          -        -       1.371     -           1         
Instance.r_State_RNO_0     SB_LUT4      I0       In      -         3.959       -         
Instance.r_State_RNO_0     SB_LUT4      O        Out     0.449     4.408       -         
r_Count13_12               Net          -        -       1.371     -           1         
Instance.r_State_RNO       SB_LUT4      I0       In      -         5.779       -         
Instance.r_State_RNO       SB_LUT4      O        Out     0.449     6.227       -         
r_State                    Net          -        -       1.507     -           1         
Instance.r_State           SB_DFF       D        In      -         7.734       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for Clocked_Logic 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        16 uses
SB_DFF          3 uses
SB_DFFSR        18 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         31 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (1%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 31 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 31 = 31 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Thu Aug 16 00:31:10 2018

###########################################################]


Synthesis exit by 0.
Current Implementation Clocked_Logic_Implmnt its sbt path: C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Clocked_Logic_syn.prj" -log "Clocked_Logic_Implmnt/Clocked_Logic.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Clocked_Logic_Implmnt/Clocked_Logic.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: SR-LT113

# Thu Aug 16 00:33:16 2018

#Implementation: Clocked_Logic_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\git\FPGA\Clocked_Logic.v" (library work)
@I::"C:\git\FPGA\Debounce_Switch.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module Clocked_Logic
@N: CG364 :"C:\git\FPGA\Debounce_Switch.v":1:7:1:21|Synthesizing module Debounce_Switch in library work.

@A: CG412 :"C:\git\FPGA\Debounce_Switch.v":13:7:13:28|Treating === and !== as == and != -- possible simulation mismatch
@N: CG364 :"C:\git\FPGA\Clocked_Logic.v":1:7:1:19|Synthesizing module Clocked_Logic in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Aug 16 00:33:16 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\git\FPGA\Clocked_Logic.v":1:7:1:19|Selected library: work cell: Clocked_Logic view verilog as top level
@N: NF107 :"C:\git\FPGA\Clocked_Logic.v":1:7:1:19|Selected library: work cell: Clocked_Logic view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Aug 16 00:33:17 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Aug 16 00:33:17 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\synwork\Clocked_Logic_comp.srs changed - recompiling
@N: NF107 :"C:\git\FPGA\Clocked_Logic.v":1:7:1:19|Selected library: work cell: Clocked_Logic view verilog as top level
@N: NF107 :"C:\git\FPGA\Clocked_Logic.v":1:7:1:19|Selected library: work cell: Clocked_Logic view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Aug 16 00:33:18 2018

###########################################################]
Pre-mapping Report

# Thu Aug 16 00:33:19 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\git\FPGA\Go_Board_Clock_Constraint.sdc
@L: C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\Clocked_Logic_scck.rpt 
Printing clock  summary report in "C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\Clocked_Logic_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Clocked_Logic

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     21   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\Clocked_Logic.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Aug 16 00:33:20 2018

###########################################################]
Map & Optimize Report

# Thu Aug 16 00:33:21 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FX1039 :"c:\git\fpga\debounce_switch.v":11:1:11:6|User-specified initial value defined for instance Instance.r_Count[17:0] is being ignored. 
@W: FX1039 :"c:\git\fpga\debounce_switch.v":11:1:11:6|User-specified initial value defined for instance Instance.r_State is being ignored. 
@W: FX1039 :"c:\git\fpga\clocked_logic.v":17:1:17:6|User-specified initial value defined for instance r_LED_1 is being ignored. 
@W: FX1039 :"c:\git\fpga\clocked_logic.v":17:1:17:6|User-specified initial value defined for instance r_Switch_1 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    34.88ns		  31 /        21
@N: FX1016 :"c:\git\fpga\clocked_logic.v":2:7:2:11|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net Instance.r_Count12_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               21         r_Switch_1     
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\synwork\Clocked_Logic_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\Clocked_Logic.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Aug 16 00:33:23 2018
#


Top view:               Clocked_Logic
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\git\FPGA\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 32.160

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      127.6 MHz     40.000        7.840         32.160     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      32.160  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                         Starting                                           Arrival           
Instance                 Reference     Type         Pin     Net             Time        Slack 
                         Clock                                                                
----------------------------------------------------------------------------------------------
Instance.r_Count[14]     i_Clk         SB_DFFSR     Q       r_Count[14]     0.540       32.160
Instance.r_Count[1]      i_Clk         SB_DFFSR     Q       r_Count[1]      0.540       32.209
Instance.r_Count[4]      i_Clk         SB_DFFSR     Q       r_Count[4]      0.540       32.209
Instance.r_Count[17]     i_Clk         SB_DFFSR     Q       r_Count[17]     0.540       32.209
Instance.r_Count[2]      i_Clk         SB_DFFSR     Q       r_Count[2]      0.540       32.259
Instance.r_Count[6]      i_Clk         SB_DFFSR     Q       r_Count[6]      0.540       32.259
Instance.r_Count[7]      i_Clk         SB_DFFSR     Q       r_Count[7]      0.540       32.259
Instance.r_Count[3]      i_Clk         SB_DFFSR     Q       r_Count[3]      0.540       32.280
Instance.r_Count[12]     i_Clk         SB_DFFSR     Q       r_Count[12]     0.540       32.280
Instance.r_Count[8]      i_Clk         SB_DFFSR     Q       r_Count[8]      0.540       32.308
==============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                             Required           
Instance                Reference     Type         Pin     Net               Time         Slack 
                        Clock                                                                   
------------------------------------------------------------------------------------------------
Instance.r_State        i_Clk         SB_DFF       D       r_State           39.895       32.160
Instance.r_Count[0]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
Instance.r_Count[1]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
Instance.r_Count[2]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
Instance.r_Count[3]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
Instance.r_Count[4]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
Instance.r_Count[5]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
Instance.r_Count[6]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
Instance.r_Count[7]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
Instance.r_Count[8]     i_Clk         SB_DFFSR     R       r_Count12_i_g     39.895       33.148
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     32.160

    Number of logic level(s):                3
    Starting point:                          Instance.r_Count[14] / Q
    Ending point:                            Instance.r_State / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
Instance.r_Count[14]       SB_DFFSR     Q        Out     0.540     0.540       -         
r_Count[14]                Net          -        -       1.599     -           4         
Instance.r_State_RNO_2     SB_LUT4      I0       In      -         2.139       -         
Instance.r_State_RNO_2     SB_LUT4      O        Out     0.449     2.588       -         
r_Count13_4                Net          -        -       1.371     -           1         
Instance.r_State_RNO_0     SB_LUT4      I0       In      -         3.959       -         
Instance.r_State_RNO_0     SB_LUT4      O        Out     0.449     4.408       -         
r_Count13_12               Net          -        -       1.371     -           1         
Instance.r_State_RNO       SB_LUT4      I0       In      -         5.779       -         
Instance.r_State_RNO       SB_LUT4      O        Out     0.449     6.227       -         
r_State                    Net          -        -       1.507     -           1         
Instance.r_State           SB_DFF       D        In      -         7.734       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for Clocked_Logic 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        16 uses
SB_DFF          3 uses
SB_DFFSR        18 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         31 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (1%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 31 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 31 = 31 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Thu Aug 16 00:33:23 2018

###########################################################]


Synthesis exit by 0.
Current Implementation Clocked_Logic_Implmnt its sbt path: C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic.edf " "C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\netlist" "-pVQ100" -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic.edf...
start to read sdc/scf file C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic.scf
sdc_reader OK C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic.scf
Stored edif netlist at C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\netlist\oadb-Clocked_Logic...

write Timing Constraint to C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Clocked_Logic

EDF Parser run-time: 3 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\netlist\oadb-Clocked_Logic" --outdir "C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\outputs\placer\Clocked_Logic_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\netlist\oadb-Clocked_Logic --outdir C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\outputs\placer\Clocked_Logic_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\netlist\oadb-Clocked_Logic
SDC file             - C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\netlist\oadb-Clocked_Logic/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	31
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	32
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	6
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	11
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	33/1280
    PLBs                        :	7/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 1.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.9 (sec)

Final Design Statistics
    Number of LUTs      	:	32
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	33/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 196.19 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 16.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\netlist\oadb-Clocked_Logic" --package VQ100 --outdir "C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\outputs\placer\Clocked_Logic_pl.sdc" --dst_sdc_file "C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\outputs\packer\Clocked_Logic_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 54
used logic cells: 33
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\netlist\oadb-Clocked_Logic" --package VQ100 --outdir "C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\outputs\placer\Clocked_Logic_pl.sdc" --dst_sdc_file "C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\outputs\packer\Clocked_Logic_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 54
used logic cells: 33
Translating sdc file C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\outputs\placer\Clocked_Logic_pl.sdc...
Translated sdc file is C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\outputs\packer\Clocked_Logic_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\sbt\netlist\oadb-Clocked_Logic" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\sbt\outputs\packer\Clocked_Logic_pk.sdc" --outdir "C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\sbt\outputs\router" --sdf_file "C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\outputs\simulation_netlist\Clocked_Logic_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\sbt\netlist\oadb-Clocked_Logic C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\sbt\outputs\packer\Clocked_Logic_pk.sdc --outdir C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\sbt\outputs\router --sdf_file C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\outputs\simulation_netlist\Clocked_Logic_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design Clocked_Logic
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 11
I1209: Started routing
I1223: Total Nets : 51 
I1212: Iteration  1 :    12 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Clocked_Logic
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\outputs\simulation_netlist\Clocked_Logic_sbt.v" --vhdl "C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/simulation_netlist\Clocked_Logic_sbt.vhd" --lib "C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\netlist\oadb-Clocked_Logic" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\outputs\packer\Clocked_Logic_pk.sdc" --out-sdc-file "C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\outputs\netlister\Clocked_Logic_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\outputs\simulation_netlist\Clocked_Logic_sbt.v
Writing C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt/sbt/outputs/simulation_netlist\Clocked_Logic_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\netlist\oadb-Clocked_Logic" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\outputs\netlister\Clocked_Logic_sbt.sdc" --sdf-file "C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\outputs\simulation_netlist\Clocked_Logic_sbt.sdf" --report-file "C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\sbt\outputs\timer\Clocked_Logic_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\netlist\oadb-Clocked_Logic --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\outputs\netlister\Clocked_Logic_sbt.sdc --sdf-file C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\outputs\simulation_netlist\Clocked_Logic_sbt.sdf --report-file C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\sbt\outputs\timer\Clocked_Logic_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\netlist\oadb-Clocked_Logic" --device_name iCE40HX1K --package VQ100 --outdir "C:/git/FPGA/Clocked_Logic/Clocked_Logic_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
12:37:28 AM
