Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Jun 21 21:12:11 2024
| Host         : hsinterns running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file breadboard_test_timing_summary_routed.rpt -pb breadboard_test_timing_summary_routed.pb -rpx breadboard_test_timing_summary_routed.rpx -warn_on_violation
| Design       : breadboard_test
| Device       : 7a15t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  62          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (62)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (123)
5. checking no_input_delay (5)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (62)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_clk_div/o_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (123)
--------------------------------------------------
 There are 123 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  153          inf        0.000                      0                  153           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           153 Endpoints
Min Delay           153 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 KeyOut_reg[1][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.561ns  (logic 4.412ns (46.141%)  route 5.150ns (53.859%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE                         0.000     0.000 r  KeyOut_reg[1][3]/C
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  KeyOut_reg[1][3]/Q
                         net (fo=8, routed)           3.272     3.790    U_leddriver/U_7seg1/Q[3]
    SLICE_X0Y63          LUT4 (Prop_lut4_I0_O)        0.152     3.942 r  U_leddriver/U_7seg1/led1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.878     5.820    led1_OBUF[0]
    H16                  OBUF (Prop_obuf_I_O)         3.742     9.561 r  led1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.561    led1[0]
    H16                                                               r  led1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RowIn[2]
                            (input port)
  Destination:            U_keypad/KeyPressed_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.472ns  (logic 1.741ns (18.385%)  route 7.730ns (81.615%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  RowIn[2] (IN)
                         net (fo=0)                   0.000     0.000    RowIn[2]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  RowIn_IBUF[2]_inst/O
                         net (fo=4, routed)           2.407     3.901    U_keypad/led_test_OBUF[2]
    SLICE_X64Y66         LUT4 (Prop_lut4_I2_O)        0.124     4.025 r  U_keypad/KeyPressed_i_2/O
                         net (fo=3, routed)           0.682     4.707    U_keypad/U_Col_Counter/KeyPressed_reg
    SLICE_X64Y66         LUT5 (Prop_lut5_I0_O)        0.124     4.831 r  U_keypad/U_Col_Counter/KeyPressed_i_1/O
                         net (fo=5, routed)           4.641     9.472    U_keypad/U_Col_Counter_n_0
    SLICE_X0Y23          FDCE                                         r  U_keypad/KeyPressed_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.338ns  (logic 4.171ns (44.663%)  route 5.167ns (55.337%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE                         0.000     0.000 r  KeyOut_reg[1][2]/C
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  KeyOut_reg[1][2]/Q
                         net (fo=8, routed)           2.081     2.599    U_leddriver/U_7seg1/Q[2]
    SLICE_X28Y63         LUT4 (Prop_lut4_I3_O)        0.124     2.723 r  U_leddriver/U_7seg1/led1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.087     5.809    led1_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         3.529     9.338 r  led1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.338    led1[2]
    J1                                                                r  led1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[1][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.327ns  (logic 4.169ns (44.701%)  route 5.158ns (55.299%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE                         0.000     0.000 r  KeyOut_reg[1][3]/C
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  KeyOut_reg[1][3]/Q
                         net (fo=8, routed)           3.272     3.790    U_leddriver/U_7seg1/Q[3]
    SLICE_X0Y63          LUT4 (Prop_lut4_I0_O)        0.124     3.914 r  U_leddriver/U_7seg1/led1_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.886     5.800    led1_OBUF[1]
    G14                  OBUF (Prop_obuf_I_O)         3.527     9.327 r  led1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.327    led1[1]
    G14                                                               r  led1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RowIn[2]
                            (input port)
  Destination:            U_keypad/KeyPressed_reg_lopt_replica_4/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.276ns  (logic 1.741ns (18.772%)  route 7.535ns (81.228%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  RowIn[2] (IN)
                         net (fo=0)                   0.000     0.000    RowIn[2]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  RowIn_IBUF[2]_inst/O
                         net (fo=4, routed)           2.407     3.901    U_keypad/led_test_OBUF[2]
    SLICE_X64Y66         LUT4 (Prop_lut4_I2_O)        0.124     4.025 r  U_keypad/KeyPressed_i_2/O
                         net (fo=3, routed)           0.682     4.707    U_keypad/U_Col_Counter/KeyPressed_reg
    SLICE_X64Y66         LUT5 (Prop_lut5_I0_O)        0.124     4.831 r  U_keypad/U_Col_Counter/KeyPressed_i_1/O
                         net (fo=5, routed)           4.446     9.276    U_keypad/U_Col_Counter_n_0
    SLICE_X0Y23          FDCE                                         r  U_keypad/KeyPressed_reg_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.215ns  (logic 4.400ns (47.749%)  route 4.815ns (52.251%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE                         0.000     0.000 r  KeyOut_reg[1][2]/C
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  KeyOut_reg[1][2]/Q
                         net (fo=8, routed)           2.937     3.455    U_leddriver/U_7seg1/Q[2]
    SLICE_X0Y64          LUT4 (Prop_lut4_I1_O)        0.152     3.607 r  U_leddriver/U_7seg1/led1_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.878     5.485    led1_OBUF[5]
    F14                  OBUF (Prop_obuf_I_O)         3.730     9.215 r  led1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.215    led1[5]
    F14                                                               r  led1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[1][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.150ns  (logic 4.199ns (45.893%)  route 4.951ns (54.107%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE                         0.000     0.000 r  KeyOut_reg[1][3]/C
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  KeyOut_reg[1][3]/Q
                         net (fo=8, routed)           3.264     3.782    U_leddriver/U_7seg1/Q[3]
    SLICE_X0Y63          LUT4 (Prop_lut4_I0_O)        0.124     3.906 r  U_leddriver/U_7seg1/led1_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.686     5.593    led1_OBUF[6]
    E15                  OBUF (Prop_obuf_I_O)         3.557     9.150 r  led1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.150    led1[6]
    E15                                                               r  led1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.135ns  (logic 4.422ns (48.411%)  route 4.713ns (51.589%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE                         0.000     0.000 r  KeyOut_reg[1][2]/C
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  KeyOut_reg[1][2]/Q
                         net (fo=8, routed)           2.081     2.599    U_leddriver/U_7seg1/Q[2]
    SLICE_X28Y63         LUT4 (Prop_lut4_I1_O)        0.152     2.751 r  U_leddriver/U_7seg1/led1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.632     5.383    led1_OBUF[3]
    D14                  OBUF (Prop_obuf_I_O)         3.752     9.135 r  led1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.135    led1[3]
    D14                                                               r  led1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.994ns  (logic 4.195ns (46.642%)  route 4.799ns (53.358%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE                         0.000     0.000 r  KeyOut_reg[1][2]/C
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  KeyOut_reg[1][2]/Q
                         net (fo=8, routed)           2.937     3.455    U_leddriver/U_7seg1/Q[2]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.124     3.579 r  U_leddriver/U_7seg1/led1_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.862     5.441    led1_OBUF[4]
    D15                  OBUF (Prop_obuf_I_O)         3.553     8.994 r  led1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.994    led1[4]
    D15                                                               r  led1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_keypad/KeyPressed_reg_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.991ns  (logic 1.620ns (18.017%)  route 7.371ns (81.983%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A5                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  rst_IBUF_inst/O
                         net (fo=3, routed)           2.418     3.914    U_clk_div/rst_IBUF
    SLICE_X64Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.038 f  U_clk_div/FSM_onehot_state[4]_i_1/O
                         net (fo=50, routed)          4.953     8.991    U_keypad/FSM_onehot_state_reg[4]
    SLICE_X0Y23          FDCE                                         f  U_keypad/KeyPressed_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_keypad/KeyOut_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            KeyOut_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDCE                         0.000     0.000 r  U_keypad/KeyOut_reg[3]/C
    SLICE_X65Y66         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U_keypad/KeyOut_reg[3]/Q
                         net (fo=1, routed)           0.114     0.242    U_keypad_n_5
    SLICE_X64Y65         FDRE                                         r  KeyOut_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_keypad/KeyOut_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            KeyOut_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDCE                         0.000     0.000 r  U_keypad/KeyOut_reg[0]/C
    SLICE_X65Y66         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_keypad/KeyOut_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    U_keypad_n_8
    SLICE_X64Y65         FDRE                                         r  KeyOut_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_keypad/KeyOut_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            KeyOut_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDCE                         0.000     0.000 r  U_keypad/KeyOut_reg[2]/C
    SLICE_X65Y66         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_keypad/KeyOut_reg[2]/Q
                         net (fo=1, routed)           0.113     0.254    U_keypad_n_6
    SLICE_X64Y65         FDRE                                         r  KeyOut_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_keypad/U_Col_Counter/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_keypad/U_Col_Counter/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.072%)  route 0.130ns (47.928%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDCE                         0.000     0.000 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[1]/C
    SLICE_X65Y64         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.130     0.271    U_keypad/U_Col_Counter/FSM_onehot_state_reg_n_0_[1]
    SLICE_X64Y66         FDCE                                         r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            KeyOut_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE                         0.000     0.000 r  KeyOut_reg[0][0]/C
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  KeyOut_reg[0][0]/Q
                         net (fo=1, routed)           0.110     0.274    KeyOut_reg[0][0]
    SLICE_X64Y64         FDRE                                         r  KeyOut_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            KeyOut_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE                         0.000     0.000 r  KeyOut_reg[0][1]/C
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  KeyOut_reg[0][1]/Q
                         net (fo=1, routed)           0.110     0.274    KeyOut_reg[0][1]
    SLICE_X64Y64         FDRE                                         r  KeyOut_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            KeyOut_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE                         0.000     0.000 r  KeyOut_reg[0][2]/C
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  KeyOut_reg[0][2]/Q
                         net (fo=1, routed)           0.110     0.274    KeyOut_reg[0][2]
    SLICE_X64Y64         FDRE                                         r  KeyOut_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[0][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            KeyOut_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE                         0.000     0.000 r  KeyOut_reg[0][3]/C
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  KeyOut_reg[0][3]/Q
                         net (fo=1, routed)           0.110     0.274    KeyOut_reg[0][3]
    SLICE_X64Y64         FDRE                                         r  KeyOut_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_keypad/U_Col_Counter/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_keypad/U_Col_Counter/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.148ns (52.311%)  route 0.135ns (47.689%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDCE                         0.000     0.000 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[2]/C
    SLICE_X64Y66         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.135     0.283    U_keypad/U_Col_Counter/FSM_onehot_state_reg_n_0_[2]
    SLICE_X64Y66         FDCE                                         r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_keypad/U_Col_Counter/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_keypad/U_Col_Counter/o_out_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.148ns (50.904%)  route 0.143ns (49.096%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDCE                         0.000     0.000 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[2]/C
    SLICE_X64Y66         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.143     0.291    U_keypad/U_Col_Counter/FSM_onehot_state_reg_n_0_[2]
    SLICE_X65Y68         FDCE                                         r  U_keypad/U_Col_Counter/o_out_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





