Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Mon Oct 28 12:33:14 2024
| Host         : vivobook running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LSTM_ACCELERATOR_timing_summary_routed.rpt -pb LSTM_ACCELERATOR_timing_summary_routed.pb -rpx LSTM_ACCELERATOR_timing_summary_routed.rpx -warn_on_violation
| Design       : LSTM_ACCELERATOR
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch                         6           
XDCH-2     Warning   Same min and max delay values on IO port  164         
LATCH-1    Advisory  Existing latches in the design            1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u1/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u1/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u1/FSM_onehot_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.612        0.000                      0                  368        0.063        0.000                      0                  368        9.600        0.000                       0                   140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               9.612        0.000                      0                  263        0.063        0.000                      0                  263        9.600        0.000                       0                   140  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clock              clock                   17.489        0.000                      0                  105        0.213        0.000                      0                  105  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        9.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.612ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ready
                            (output port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 2.756ns (55.205%)  route 2.236ns (44.795%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -4.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.656     4.761    clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.269     5.030 f  FSM_sequential_state_reg[2]/Q
                         net (fo=43, routed)          0.826     5.856    u0/Q[2]
    SLICE_X2Y5           LUT4 (Prop_lut4_I1_O)        0.053     5.909 r  u0/ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.410     7.319    ready_OBUF
    U16                  OBUF (Prop_obuf_I_O)         2.434     9.753 r  ready_OBUF_inst/O
                         net (fo=0)                   0.000     9.753    ready
    U16                                                               r  ready (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.135    19.865    
                         output delay                -0.500    19.365    
  -------------------------------------------------------------------
                         required time                         19.365    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                  9.612    

Slack (MET) :             15.905ns  (required time - arrival time)
  Source:                 u0/wi_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u0/d_out_reg[flag]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.376ns (34.355%)  route 2.629ns (65.645%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 24.466 - 20.000 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.653     4.758    u0/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  u0/wi_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.269     5.027 r  u0/wi_reg[0]/Q
                         net (fo=5, routed)           0.693     5.720    u0/wi_reg_n_0_[0]
    SLICE_X3Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     6.066 r  u0/d_out_reg[flag]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.066    u0/d_out_reg[flag]0_i_18_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.124 r  u0/d_out_reg[flag]0_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.124    u0/d_out_reg[flag]0_i_15_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.182 r  u0/d_out_reg[flag]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.182    u0/d_out_reg[flag]0_i_17_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.240 r  u0/d_out_reg[flag]0_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.240    u0/d_out_reg[flag]0_i_14_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.298 r  u0/d_out_reg[flag]0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.298    u0/d_out_reg[flag]0_i_9_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.356 r  u0/d_out_reg[flag]0_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.356    u0/d_out_reg[flag]0_i_10_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.569 f  u0/d_out_reg[flag]0_i_16/O[1]
                         net (fo=1, routed)           0.796     7.365    u0/xi[26]
    SLICE_X5Y9           LUT4 (Prop_lut4_I1_O)        0.152     7.517 f  u0/d_out_reg[flag]0_i_13/O
                         net (fo=1, routed)           0.457     7.973    u0/d_out_reg[flag]0_i_13_n_0
    SLICE_X5Y9           LUT5 (Prop_lut5_I4_O)        0.053     8.026 r  u0/d_out_reg[flag]0_i_3/O
                         net (fo=1, routed)           0.684     8.710    u0/d_out_reg[flag]0_i_3_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I4_O)        0.053     8.763 r  u0/d_out_reg[flag]0/O
                         net (fo=1, routed)           0.000     8.763    u1/u0/d_out_reg[flag]_0
    SLICE_X2Y5           FDCE                                         r  u1/u0/d_out_reg[flag]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.544    24.466    u1/u0/clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  u1/u0/d_out_reg[flag]/C
                         clock pessimism              0.267    24.733    
                         clock uncertainty           -0.135    24.598    
    SLICE_X2Y5           FDCE (Setup_fdce_C_D)        0.071    24.669    u1/u0/d_out_reg[flag]
  -------------------------------------------------------------------
                         required time                         24.669    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                 15.905    

Slack (MET) :             15.946ns  (required time - arrival time)
  Source:                 u0/wj_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/wj_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 1.313ns (33.285%)  route 2.632ns (66.715%))
  Logic Levels:           11  (CARRY4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 24.462 - 20.000 ) 
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.655     4.760    u0/clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  u0/wj_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.269     5.029 r  u0/wj_reg[5]/Q
                         net (fo=2, routed)           1.058     6.087    u0/wj_reg[5]
    SLICE_X1Y10          LUT5 (Prop_lut5_I2_O)        0.053     6.140 r  u0/xj[31]_i_10/O
                         net (fo=1, routed)           0.302     6.443    u0/xj[31]_i_10_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.053     6.496 r  u0/xj[31]_i_4/O
                         net (fo=6, routed)           0.897     7.393    u0/xj[31]_i_4_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.053     7.446 r  u0/wj[0]_i_3/O
                         net (fo=1, routed)           0.374     7.820    u0/wj[0]_i_3_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324     8.144 r  u0/wj_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.144    u0/wj_reg[0]_i_2_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.202 r  u0/wj_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.202    u0/wj_reg[4]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.260 r  u0/wj_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.260    u0/wj_reg[8]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.318 r  u0/wj_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.318    u0/wj_reg[12]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.376 r  u0/wj_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.376    u0/wj_reg[16]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.434 r  u0/wj_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.434    u0/wj_reg[20]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.492 r  u0/wj_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.492    u0/wj_reg[24]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.705 r  u0/wj_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.705    u0/wj_reg[28]_i_1_n_6
    SLICE_X0Y13          FDCE                                         r  u0/wj_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.540    24.462    u0/clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  u0/wj_reg[29]/C
                         clock pessimism              0.273    24.735    
                         clock uncertainty           -0.135    24.600    
    SLICE_X0Y13          FDCE (Setup_fdce_C_D)        0.051    24.651    u0/wj_reg[29]
  -------------------------------------------------------------------
                         required time                         24.651    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                 15.946    

Slack (MET) :             15.980ns  (required time - arrival time)
  Source:                 u0/wj_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/wj_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 1.279ns (32.705%)  route 2.632ns (67.295%))
  Logic Levels:           11  (CARRY4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 24.462 - 20.000 ) 
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.655     4.760    u0/clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  u0/wj_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.269     5.029 r  u0/wj_reg[5]/Q
                         net (fo=2, routed)           1.058     6.087    u0/wj_reg[5]
    SLICE_X1Y10          LUT5 (Prop_lut5_I2_O)        0.053     6.140 r  u0/xj[31]_i_10/O
                         net (fo=1, routed)           0.302     6.443    u0/xj[31]_i_10_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.053     6.496 r  u0/xj[31]_i_4/O
                         net (fo=6, routed)           0.897     7.393    u0/xj[31]_i_4_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.053     7.446 r  u0/wj[0]_i_3/O
                         net (fo=1, routed)           0.374     7.820    u0/wj[0]_i_3_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324     8.144 r  u0/wj_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.144    u0/wj_reg[0]_i_2_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.202 r  u0/wj_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.202    u0/wj_reg[4]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.260 r  u0/wj_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.260    u0/wj_reg[8]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.318 r  u0/wj_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.318    u0/wj_reg[12]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.376 r  u0/wj_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.376    u0/wj_reg[16]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.434 r  u0/wj_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.434    u0/wj_reg[20]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.492 r  u0/wj_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.492    u0/wj_reg[24]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     8.671 r  u0/wj_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.671    u0/wj_reg[28]_i_1_n_4
    SLICE_X0Y13          FDCE                                         r  u0/wj_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.540    24.462    u0/clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  u0/wj_reg[31]/C
                         clock pessimism              0.273    24.735    
                         clock uncertainty           -0.135    24.600    
    SLICE_X0Y13          FDCE (Setup_fdce_C_D)        0.051    24.651    u0/wj_reg[31]
  -------------------------------------------------------------------
                         required time                         24.651    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                 15.980    

Slack (MET) :             15.983ns  (required time - arrival time)
  Source:                 u0/wi_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/xj_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.560ns (15.383%)  route 3.080ns (84.617%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 24.461 - 20.000 ) 
    Source Clock Delay      (SCD):    4.756ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.651     4.756    u0/clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  u0/wi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.246     5.002 f  u0/wi_reg[31]/Q
                         net (fo=3, routed)           0.804     5.806    u0/wi_reg_n_0_[31]
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.155     5.961 f  u0/wi[31]_i_9/O
                         net (fo=1, routed)           0.519     6.479    u0/wi[31]_i_9_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.053     6.532 f  u0/wi[31]_i_7/O
                         net (fo=1, routed)           0.340     6.873    u0/wi[31]_i_7_n_0
    SLICE_X5Y7           LUT5 (Prop_lut5_I4_O)        0.053     6.926 r  u0/wi[31]_i_3/O
                         net (fo=38, routed)          0.502     7.428    u0/wi[31]_i_3_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.053     7.481 r  u0/xj[31]_i_1/O
                         net (fo=32, routed)          0.915     8.396    u0/xj[31]_i_1_n_0
    SLICE_X6Y13          FDCE                                         r  u0/xj_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.539    24.461    u0/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  u0/xj_reg[25]/C
                         clock pessimism              0.273    24.734    
                         clock uncertainty           -0.135    24.599    
    SLICE_X6Y13          FDCE (Setup_fdce_C_CE)      -0.219    24.380    u0/xj_reg[25]
  -------------------------------------------------------------------
                         required time                         24.380    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                 15.983    

Slack (MET) :             15.983ns  (required time - arrival time)
  Source:                 u0/wi_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/xj_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.560ns (15.383%)  route 3.080ns (84.617%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 24.461 - 20.000 ) 
    Source Clock Delay      (SCD):    4.756ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.651     4.756    u0/clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  u0/wi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.246     5.002 f  u0/wi_reg[31]/Q
                         net (fo=3, routed)           0.804     5.806    u0/wi_reg_n_0_[31]
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.155     5.961 f  u0/wi[31]_i_9/O
                         net (fo=1, routed)           0.519     6.479    u0/wi[31]_i_9_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.053     6.532 f  u0/wi[31]_i_7/O
                         net (fo=1, routed)           0.340     6.873    u0/wi[31]_i_7_n_0
    SLICE_X5Y7           LUT5 (Prop_lut5_I4_O)        0.053     6.926 r  u0/wi[31]_i_3/O
                         net (fo=38, routed)          0.502     7.428    u0/wi[31]_i_3_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.053     7.481 r  u0/xj[31]_i_1/O
                         net (fo=32, routed)          0.915     8.396    u0/xj[31]_i_1_n_0
    SLICE_X6Y13          FDCE                                         r  u0/xj_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.539    24.461    u0/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  u0/xj_reg[26]/C
                         clock pessimism              0.273    24.734    
                         clock uncertainty           -0.135    24.599    
    SLICE_X6Y13          FDCE (Setup_fdce_C_CE)      -0.219    24.380    u0/xj_reg[26]
  -------------------------------------------------------------------
                         required time                         24.380    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                 15.983    

Slack (MET) :             15.983ns  (required time - arrival time)
  Source:                 u0/wi_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/xj_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.560ns (15.383%)  route 3.080ns (84.617%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 24.461 - 20.000 ) 
    Source Clock Delay      (SCD):    4.756ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.651     4.756    u0/clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  u0/wi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.246     5.002 f  u0/wi_reg[31]/Q
                         net (fo=3, routed)           0.804     5.806    u0/wi_reg_n_0_[31]
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.155     5.961 f  u0/wi[31]_i_9/O
                         net (fo=1, routed)           0.519     6.479    u0/wi[31]_i_9_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.053     6.532 f  u0/wi[31]_i_7/O
                         net (fo=1, routed)           0.340     6.873    u0/wi[31]_i_7_n_0
    SLICE_X5Y7           LUT5 (Prop_lut5_I4_O)        0.053     6.926 r  u0/wi[31]_i_3/O
                         net (fo=38, routed)          0.502     7.428    u0/wi[31]_i_3_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.053     7.481 r  u0/xj[31]_i_1/O
                         net (fo=32, routed)          0.915     8.396    u0/xj[31]_i_1_n_0
    SLICE_X6Y13          FDCE                                         r  u0/xj_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.539    24.461    u0/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  u0/xj_reg[27]/C
                         clock pessimism              0.273    24.734    
                         clock uncertainty           -0.135    24.599    
    SLICE_X6Y13          FDCE (Setup_fdce_C_CE)      -0.219    24.380    u0/xj_reg[27]
  -------------------------------------------------------------------
                         required time                         24.380    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                 15.983    

Slack (MET) :             15.983ns  (required time - arrival time)
  Source:                 u0/wi_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/xj_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.560ns (15.383%)  route 3.080ns (84.617%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 24.461 - 20.000 ) 
    Source Clock Delay      (SCD):    4.756ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.651     4.756    u0/clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  u0/wi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.246     5.002 f  u0/wi_reg[31]/Q
                         net (fo=3, routed)           0.804     5.806    u0/wi_reg_n_0_[31]
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.155     5.961 f  u0/wi[31]_i_9/O
                         net (fo=1, routed)           0.519     6.479    u0/wi[31]_i_9_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.053     6.532 f  u0/wi[31]_i_7/O
                         net (fo=1, routed)           0.340     6.873    u0/wi[31]_i_7_n_0
    SLICE_X5Y7           LUT5 (Prop_lut5_I4_O)        0.053     6.926 r  u0/wi[31]_i_3/O
                         net (fo=38, routed)          0.502     7.428    u0/wi[31]_i_3_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.053     7.481 r  u0/xj[31]_i_1/O
                         net (fo=32, routed)          0.915     8.396    u0/xj[31]_i_1_n_0
    SLICE_X6Y13          FDCE                                         r  u0/xj_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.539    24.461    u0/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  u0/xj_reg[29]/C
                         clock pessimism              0.273    24.734    
                         clock uncertainty           -0.135    24.599    
    SLICE_X6Y13          FDCE (Setup_fdce_C_CE)      -0.219    24.380    u0/xj_reg[29]
  -------------------------------------------------------------------
                         required time                         24.380    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                 15.983    

Slack (MET) :             15.983ns  (required time - arrival time)
  Source:                 u0/wi_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/xj_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.560ns (15.383%)  route 3.080ns (84.617%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 24.461 - 20.000 ) 
    Source Clock Delay      (SCD):    4.756ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.651     4.756    u0/clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  u0/wi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.246     5.002 f  u0/wi_reg[31]/Q
                         net (fo=3, routed)           0.804     5.806    u0/wi_reg_n_0_[31]
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.155     5.961 f  u0/wi[31]_i_9/O
                         net (fo=1, routed)           0.519     6.479    u0/wi[31]_i_9_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.053     6.532 f  u0/wi[31]_i_7/O
                         net (fo=1, routed)           0.340     6.873    u0/wi[31]_i_7_n_0
    SLICE_X5Y7           LUT5 (Prop_lut5_I4_O)        0.053     6.926 r  u0/wi[31]_i_3/O
                         net (fo=38, routed)          0.502     7.428    u0/wi[31]_i_3_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.053     7.481 r  u0/xj[31]_i_1/O
                         net (fo=32, routed)          0.915     8.396    u0/xj[31]_i_1_n_0
    SLICE_X6Y13          FDCE                                         r  u0/xj_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.539    24.461    u0/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  u0/xj_reg[30]/C
                         clock pessimism              0.273    24.734    
                         clock uncertainty           -0.135    24.599    
    SLICE_X6Y13          FDCE (Setup_fdce_C_CE)      -0.219    24.380    u0/xj_reg[30]
  -------------------------------------------------------------------
                         required time                         24.380    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                 15.983    

Slack (MET) :             15.983ns  (required time - arrival time)
  Source:                 u0/wi_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/xj_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.560ns (15.383%)  route 3.080ns (84.617%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 24.461 - 20.000 ) 
    Source Clock Delay      (SCD):    4.756ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.651     4.756    u0/clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  u0/wi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.246     5.002 f  u0/wi_reg[31]/Q
                         net (fo=3, routed)           0.804     5.806    u0/wi_reg_n_0_[31]
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.155     5.961 f  u0/wi[31]_i_9/O
                         net (fo=1, routed)           0.519     6.479    u0/wi[31]_i_9_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.053     6.532 f  u0/wi[31]_i_7/O
                         net (fo=1, routed)           0.340     6.873    u0/wi[31]_i_7_n_0
    SLICE_X5Y7           LUT5 (Prop_lut5_I4_O)        0.053     6.926 r  u0/wi[31]_i_3/O
                         net (fo=38, routed)          0.502     7.428    u0/wi[31]_i_3_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.053     7.481 r  u0/xj[31]_i_1/O
                         net (fo=32, routed)          0.915     8.396    u0/xj[31]_i_1_n_0
    SLICE_X6Y13          FDCE                                         r  u0/xj_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.539    24.461    u0/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  u0/xj_reg[31]/C
                         clock pessimism              0.273    24.734    
                         clock uncertainty           -0.135    24.599    
    SLICE_X6Y13          FDCE (Setup_fdce_C_CE)      -0.219    24.380    u0/xj_reg[31]
  -------------------------------------------------------------------
                         required time                         24.380    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                 15.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u1/u0/d_out_reg[flag]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/reg_reg[flag]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.146ns (62.510%)  route 0.088ns (37.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.634     1.632    u1/u0/clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  u1/u0/d_out_reg[flag]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.118     1.750 r  u1/u0/d_out_reg[flag]/Q
                         net (fo=2, routed)           0.088     1.838    u1/u0/mac_ready
    SLICE_X3Y5           LUT3 (Prop_lut3_I1_O)        0.028     1.866 r  u1/u0/reg[flag]_i_1/O
                         net (fo=1, routed)           0.000     1.866    u1/u0_n_0
    SLICE_X3Y5           FDRE                                         r  u1/reg_reg[flag]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.855     2.170    u1/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  u1/reg_reg[flag]/C
                         clock pessimism             -0.527     1.643    
                         clock uncertainty            0.100     1.743    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.060     1.803    u1/reg_reg[flag]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.177ns (59.709%)  route 0.119ns (40.291%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.634     1.632    clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.100     1.732 r  FSM_sequential_state_reg[2]/Q
                         net (fo=43, routed)          0.119     1.851    state[2]
    SLICE_X1Y3           LUT4 (Prop_lut4_I2_O)        0.028     1.879 r  cnt[8]_i_4/O
                         net (fo=1, routed)           0.000     1.879    cnt[8]_i_4_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     1.928 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.928    cnt_reg[8]_i_1_n_6
    SLICE_X1Y3           FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.855     2.170    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  cnt_reg[9]/C
                         clock pessimism             -0.527     1.643    
                         clock uncertainty            0.100     1.743    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.071     1.814    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.183ns (60.309%)  route 0.120ns (39.691%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.634     1.632    clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.100     1.732 r  FSM_sequential_state_reg[2]/Q
                         net (fo=43, routed)          0.120     1.852    state[2]
    SLICE_X1Y3           LUT4 (Prop_lut4_I2_O)        0.028     1.880 r  cnt[8]_i_5/O
                         net (fo=1, routed)           0.000     1.880    cnt[8]_i_5_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     1.935 r  cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    cnt_reg[8]_i_1_n_7
    SLICE_X1Y3           FDRE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.855     2.170    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  cnt_reg[8]/C
                         clock pessimism             -0.527     1.643    
                         clock uncertainty            0.100     1.743    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.071     1.814    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.179ns (58.145%)  route 0.129ns (41.855%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.634     1.632    clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.100     1.732 r  FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          0.129     1.861    state[1]
    SLICE_X1Y3           LUT4 (Prop_lut4_I0_O)        0.028     1.889 r  cnt[8]_i_3/O
                         net (fo=1, routed)           0.000     1.889    cnt[8]_i_3_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.940 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.940    cnt_reg[8]_i_1_n_5
    SLICE_X1Y3           FDRE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.855     2.170    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  cnt_reg[10]/C
                         clock pessimism             -0.527     1.643    
                         clock uncertainty            0.100     1.743    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.071     1.814    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.177ns (57.495%)  route 0.131ns (42.505%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.634     1.632    clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.100     1.732 r  FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          0.131     1.863    state[1]
    SLICE_X1Y3           LUT4 (Prop_lut4_I0_O)        0.028     1.891 r  cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.891    cnt[8]_i_2_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.940 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    cnt_reg[8]_i_1_n_4
    SLICE_X1Y3           FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.855     2.170    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.527     1.643    
                         clock uncertainty            0.100     1.743    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.071     1.814    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u0/wj_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/wj_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.179ns (59.339%)  route 0.123ns (40.661%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.632     1.630    u0/clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  u0/wj_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.100     1.730 r  u0/wj_reg[18]/Q
                         net (fo=2, routed)           0.123     1.853    u0/wj_reg[18]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     1.932 r  u0/wj_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.932    u0/wj_reg[16]_i_1_n_5
    SLICE_X0Y10          FDCE                                         r  u0/wj_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.853     2.168    u0/clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  u0/wj_reg[18]/C
                         clock pessimism             -0.538     1.630    
                         clock uncertainty            0.100     1.730    
    SLICE_X0Y10          FDCE (Hold_fdce_C_D)         0.071     1.801    u0/wj_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u0/wj_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/wj_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.179ns (59.198%)  route 0.123ns (40.802%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.633     1.631    u0/clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  u0/wj_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.100     1.731 r  u0/wj_reg[10]/Q
                         net (fo=2, routed)           0.123     1.854    u0/wj_reg[10]
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     1.933 r  u0/wj_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.933    u0/wj_reg[8]_i_1_n_5
    SLICE_X0Y8           FDCE                                         r  u0/wj_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.854     2.169    u0/clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  u0/wj_reg[10]/C
                         clock pessimism             -0.538     1.631    
                         clock uncertainty            0.100     1.731    
    SLICE_X0Y8           FDCE (Hold_fdce_C_D)         0.071     1.802    u0/wj_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u0/wj_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/wj_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.179ns (59.198%)  route 0.123ns (40.802%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.633     1.631    u0/clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  u0/wj_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.100     1.731 r  u0/wj_reg[14]/Q
                         net (fo=2, routed)           0.123     1.854    u0/wj_reg[14]
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     1.933 r  u0/wj_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.933    u0/wj_reg[12]_i_1_n_5
    SLICE_X0Y9           FDCE                                         r  u0/wj_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.854     2.169    u0/clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  u0/wj_reg[14]/C
                         clock pessimism             -0.538     1.631    
                         clock uncertainty            0.100     1.731    
    SLICE_X0Y9           FDCE (Hold_fdce_C_D)         0.071     1.802    u0/wj_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u0/wj_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/wj_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.179ns (59.198%)  route 0.123ns (40.802%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.634     1.632    u0/clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  u0/wj_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.100     1.732 r  u0/wj_reg[2]/Q
                         net (fo=2, routed)           0.123     1.855    u0/wj_reg_n_0_[2]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     1.934 r  u0/wj_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.934    u0/wj_reg[0]_i_2_n_5
    SLICE_X0Y6           FDCE                                         r  u0/wj_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.855     2.170    u0/clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  u0/wj_reg[2]/C
                         clock pessimism             -0.538     1.632    
                         clock uncertainty            0.100     1.732    
    SLICE_X0Y6           FDCE (Hold_fdce_C_D)         0.071     1.803    u0/wj_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u0/wj_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/wj_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.179ns (59.198%)  route 0.123ns (40.802%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.630     1.628    u0/clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  u0/wj_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.100     1.728 r  u0/wj_reg[30]/Q
                         net (fo=2, routed)           0.123     1.851    u0/wj_reg[30]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     1.930 r  u0/wj_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.930    u0/wj_reg[28]_i_1_n_5
    SLICE_X0Y13          FDCE                                         r  u0/wj_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.850     2.165    u0/clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  u0/wj_reg[30]/C
                         clock pessimism             -0.537     1.628    
                         clock uncertainty            0.100     1.728    
    SLICE_X0Y13          FDCE (Hold_fdce_C_D)         0.071     1.799    u0/wj_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         20.000      18.400     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X4Y9     u0/wi_reg[15]/C
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X1Y9     u0/wi_reg[16]/C
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X4Y10    u0/wi_reg[19]/C
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X4Y9     u0/wi_reg[20]/C
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X4Y11    u0/wi_reg[23]/C
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X4Y11    u0/wi_reg[24]/C
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X4Y12    u0/wi_reg[27]/C
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X4Y11    u0/wi_reg[28]/C
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X4Y12    u0/wi_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X4Y9     u0/wi_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X4Y9     u0/wi_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X1Y9     u0/wi_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X1Y9     u0/wi_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X4Y10    u0/wi_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X4Y10    u0/wi_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X4Y9     u0/wi_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X4Y9     u0/wi_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X4Y11    u0/wi_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X4Y11    u0/wi_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X0Y3     FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X0Y3     FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X0Y3     FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X0Y3     FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X0Y3     FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X0Y3     FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X1Y1     cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X1Y1     cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X1Y3     cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X1Y3     cnt_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       17.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.489ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/xj_reg[27]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 0.819ns (13.400%)  route 5.290ns (86.600%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 24.461 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     1.319 f  rst_IBUF_inst/O
                         net (fo=105, routed)         5.290     6.609    u0/rst_IBUF
    SLICE_X6Y13          FDCE                                         f  u0/xj_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.539    24.461    u0/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  u0/xj_reg[27]/C
                         clock pessimism              0.000    24.461    
                         clock uncertainty           -0.135    24.326    
    SLICE_X6Y13          FDCE (Recov_fdce_C_CLR)     -0.228    24.098    u0/xj_reg[27]
  -------------------------------------------------------------------
                         required time                         24.098    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 17.489    

Slack (MET) :             17.489ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/xj_reg[30]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 0.819ns (13.400%)  route 5.290ns (86.600%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 24.461 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     1.319 f  rst_IBUF_inst/O
                         net (fo=105, routed)         5.290     6.609    u0/rst_IBUF
    SLICE_X6Y13          FDCE                                         f  u0/xj_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.539    24.461    u0/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  u0/xj_reg[30]/C
                         clock pessimism              0.000    24.461    
                         clock uncertainty           -0.135    24.326    
    SLICE_X6Y13          FDCE (Recov_fdce_C_CLR)     -0.228    24.098    u0/xj_reg[30]
  -------------------------------------------------------------------
                         required time                         24.098    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 17.489    

Slack (MET) :             17.489ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/xj_reg[31]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 0.819ns (13.400%)  route 5.290ns (86.600%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 24.461 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     1.319 f  rst_IBUF_inst/O
                         net (fo=105, routed)         5.290     6.609    u0/rst_IBUF
    SLICE_X6Y13          FDCE                                         f  u0/xj_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.539    24.461    u0/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  u0/xj_reg[31]/C
                         clock pessimism              0.000    24.461    
                         clock uncertainty           -0.135    24.326    
    SLICE_X6Y13          FDCE (Recov_fdce_C_CLR)     -0.228    24.098    u0/xj_reg[31]
  -------------------------------------------------------------------
                         required time                         24.098    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 17.489    

Slack (MET) :             17.525ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/xj_reg[25]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 0.819ns (13.400%)  route 5.290ns (86.600%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 24.461 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     1.319 f  rst_IBUF_inst/O
                         net (fo=105, routed)         5.290     6.609    u0/rst_IBUF
    SLICE_X6Y13          FDCE                                         f  u0/xj_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.539    24.461    u0/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  u0/xj_reg[25]/C
                         clock pessimism              0.000    24.461    
                         clock uncertainty           -0.135    24.326    
    SLICE_X6Y13          FDCE (Recov_fdce_C_CLR)     -0.192    24.134    u0/xj_reg[25]
  -------------------------------------------------------------------
                         required time                         24.134    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 17.525    

Slack (MET) :             17.525ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/xj_reg[26]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 0.819ns (13.400%)  route 5.290ns (86.600%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 24.461 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     1.319 f  rst_IBUF_inst/O
                         net (fo=105, routed)         5.290     6.609    u0/rst_IBUF
    SLICE_X6Y13          FDCE                                         f  u0/xj_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.539    24.461    u0/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  u0/xj_reg[26]/C
                         clock pessimism              0.000    24.461    
                         clock uncertainty           -0.135    24.326    
    SLICE_X6Y13          FDCE (Recov_fdce_C_CLR)     -0.192    24.134    u0/xj_reg[26]
  -------------------------------------------------------------------
                         required time                         24.134    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 17.525    

Slack (MET) :             17.525ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/xj_reg[29]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 0.819ns (13.400%)  route 5.290ns (86.600%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 24.461 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     1.319 f  rst_IBUF_inst/O
                         net (fo=105, routed)         5.290     6.609    u0/rst_IBUF
    SLICE_X6Y13          FDCE                                         f  u0/xj_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.539    24.461    u0/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  u0/xj_reg[29]/C
                         clock pessimism              0.000    24.461    
                         clock uncertainty           -0.135    24.326    
    SLICE_X6Y13          FDCE (Recov_fdce_C_CLR)     -0.192    24.134    u0/xj_reg[29]
  -------------------------------------------------------------------
                         required time                         24.134    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 17.525    

Slack (MET) :             17.594ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/xj_reg[23]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 0.819ns (13.632%)  route 5.186ns (86.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 24.462 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     1.319 f  rst_IBUF_inst/O
                         net (fo=105, routed)         5.186     6.505    u0/rst_IBUF
    SLICE_X6Y12          FDCE                                         f  u0/xj_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.540    24.462    u0/clk_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  u0/xj_reg[23]/C
                         clock pessimism              0.000    24.462    
                         clock uncertainty           -0.135    24.327    
    SLICE_X6Y12          FDCE (Recov_fdce_C_CLR)     -0.228    24.099    u0/xj_reg[23]
  -------------------------------------------------------------------
                         required time                         24.099    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                 17.594    

Slack (MET) :             17.594ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/xj_reg[24]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 0.819ns (13.632%)  route 5.186ns (86.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 24.462 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     1.319 f  rst_IBUF_inst/O
                         net (fo=105, routed)         5.186     6.505    u0/rst_IBUF
    SLICE_X6Y12          FDCE                                         f  u0/xj_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.540    24.462    u0/clk_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  u0/xj_reg[24]/C
                         clock pessimism              0.000    24.462    
                         clock uncertainty           -0.135    24.327    
    SLICE_X6Y12          FDCE (Recov_fdce_C_CLR)     -0.228    24.099    u0/xj_reg[24]
  -------------------------------------------------------------------
                         required time                         24.099    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                 17.594    

Slack (MET) :             17.594ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/xj_reg[28]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 0.819ns (13.632%)  route 5.186ns (86.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 24.462 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     1.319 f  rst_IBUF_inst/O
                         net (fo=105, routed)         5.186     6.505    u0/rst_IBUF
    SLICE_X6Y12          FDCE                                         f  u0/xj_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.540    24.462    u0/clk_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  u0/xj_reg[28]/C
                         clock pessimism              0.000    24.462    
                         clock uncertainty           -0.135    24.327    
    SLICE_X6Y12          FDCE (Recov_fdce_C_CLR)     -0.228    24.099    u0/xj_reg[28]
  -------------------------------------------------------------------
                         required time                         24.099    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                 17.594    

Slack (MET) :             17.630ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/xj_reg[18]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 0.819ns (13.632%)  route 5.186ns (86.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 24.462 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     1.319 f  rst_IBUF_inst/O
                         net (fo=105, routed)         5.186     6.505    u0/rst_IBUF
    SLICE_X6Y12          FDCE                                         f  u0/xj_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.540    24.462    u0/clk_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  u0/xj_reg[18]/C
                         clock pessimism              0.000    24.462    
                         clock uncertainty           -0.135    24.327    
    SLICE_X6Y12          FDCE (Recov_fdce_C_CLR)     -0.192    24.135    u0/xj_reg[18]
  -------------------------------------------------------------------
                         required time                         24.135    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                 17.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/wi_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.743ns (16.658%)  route 3.716ns (83.342%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.743     1.243 f  rst_IBUF_inst/O
                         net (fo=105, routed)         3.716     4.959    u0/rst_IBUF
    SLICE_X4Y6           FDCE                                         f  u0/wi_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.655     4.760    u0/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  u0/wi_reg[1]/C
                         clock pessimism              0.000     4.760    
                         clock uncertainty            0.135     4.895    
    SLICE_X4Y6           FDCE (Remov_fdce_C_CLR)     -0.149     4.746    u0/wi_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.746    
                         arrival time                           4.959    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/wi_reg[2]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.743ns (16.658%)  route 3.716ns (83.342%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.743     1.243 f  rst_IBUF_inst/O
                         net (fo=105, routed)         3.716     4.959    u0/rst_IBUF
    SLICE_X4Y6           FDCE                                         f  u0/wi_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.655     4.760    u0/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  u0/wi_reg[2]/C
                         clock pessimism              0.000     4.760    
                         clock uncertainty            0.135     4.895    
    SLICE_X4Y6           FDCE (Remov_fdce_C_CLR)     -0.149     4.746    u0/wi_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.746    
                         arrival time                           4.959    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/wi_reg[3]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.743ns (16.658%)  route 3.716ns (83.342%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.743     1.243 f  rst_IBUF_inst/O
                         net (fo=105, routed)         3.716     4.959    u0/rst_IBUF
    SLICE_X4Y6           FDCE                                         f  u0/wi_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.655     4.760    u0/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  u0/wi_reg[3]/C
                         clock pessimism              0.000     4.760    
                         clock uncertainty            0.135     4.895    
    SLICE_X4Y6           FDCE (Remov_fdce_C_CLR)     -0.149     4.746    u0/wi_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.746    
                         arrival time                           4.959    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/wj_reg[4]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 0.743ns (16.402%)  route 3.786ns (83.598%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.743     1.243 f  rst_IBUF_inst/O
                         net (fo=105, routed)         3.786     5.029    u0/rst_IBUF
    SLICE_X0Y7           FDCE                                         f  u0/wj_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.655     4.760    u0/clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  u0/wj_reg[4]/C
                         clock pessimism              0.000     4.760    
                         clock uncertainty            0.135     4.895    
    SLICE_X0Y7           FDCE (Remov_fdce_C_CLR)     -0.149     4.746    u0/wj_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.746    
                         arrival time                           5.029    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/wj_reg[5]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 0.743ns (16.402%)  route 3.786ns (83.598%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.743     1.243 f  rst_IBUF_inst/O
                         net (fo=105, routed)         3.786     5.029    u0/rst_IBUF
    SLICE_X0Y7           FDCE                                         f  u0/wj_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.655     4.760    u0/clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  u0/wj_reg[5]/C
                         clock pessimism              0.000     4.760    
                         clock uncertainty            0.135     4.895    
    SLICE_X0Y7           FDCE (Remov_fdce_C_CLR)     -0.149     4.746    u0/wj_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.746    
                         arrival time                           5.029    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/wj_reg[6]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 0.743ns (16.402%)  route 3.786ns (83.598%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.743     1.243 f  rst_IBUF_inst/O
                         net (fo=105, routed)         3.786     5.029    u0/rst_IBUF
    SLICE_X0Y7           FDCE                                         f  u0/wj_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.655     4.760    u0/clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  u0/wj_reg[6]/C
                         clock pessimism              0.000     4.760    
                         clock uncertainty            0.135     4.895    
    SLICE_X0Y7           FDCE (Remov_fdce_C_CLR)     -0.149     4.746    u0/wj_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.746    
                         arrival time                           5.029    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/wj_reg[7]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 0.743ns (16.402%)  route 3.786ns (83.598%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.743     1.243 f  rst_IBUF_inst/O
                         net (fo=105, routed)         3.786     5.029    u0/rst_IBUF
    SLICE_X0Y7           FDCE                                         f  u0/wj_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.655     4.760    u0/clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  u0/wj_reg[7]/C
                         clock pessimism              0.000     4.760    
                         clock uncertainty            0.135     4.895    
    SLICE_X0Y7           FDCE (Remov_fdce_C_CLR)     -0.149     4.746    u0/wj_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.746    
                         arrival time                           5.029    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/wi_reg[5]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 0.743ns (16.306%)  route 3.813ns (83.694%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.743     1.243 f  rst_IBUF_inst/O
                         net (fo=105, routed)         3.813     5.055    u0/rst_IBUF
    SLICE_X5Y7           FDCE                                         f  u0/wi_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.654     4.759    u0/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  u0/wi_reg[5]/C
                         clock pessimism              0.000     4.759    
                         clock uncertainty            0.135     4.894    
    SLICE_X5Y7           FDCE (Remov_fdce_C_CLR)     -0.149     4.745    u0/wi_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.745    
                         arrival time                           5.055    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/wi_reg[8]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 0.743ns (16.306%)  route 3.813ns (83.694%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.743     1.243 f  rst_IBUF_inst/O
                         net (fo=105, routed)         3.813     5.055    u0/rst_IBUF
    SLICE_X5Y7           FDCE                                         f  u0/wi_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.654     4.759    u0/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  u0/wi_reg[8]/C
                         clock pessimism              0.000     4.759    
                         clock uncertainty            0.135     4.894    
    SLICE_X5Y7           FDCE (Remov_fdce_C_CLR)     -0.149     4.745    u0/wi_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.745    
                         arrival time                           5.055    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/wi_reg[12]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.743ns (16.298%)  route 3.815ns (83.702%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.743     1.243 f  rst_IBUF_inst/O
                         net (fo=105, routed)         3.815     5.058    u0/rst_IBUF
    SLICE_X4Y7           FDCE                                         f  u0/wi_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.654     4.759    u0/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  u0/wi_reg[12]/C
                         clock pessimism              0.000     4.759    
                         clock uncertainty            0.135     4.894    
    SLICE_X4Y7           FDCE (Remov_fdce_C_CLR)     -0.149     4.745    u0/wi_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.745    
                         arrival time                           5.058    
  -------------------------------------------------------------------
                         slack                                  0.312    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.995ns  (logic 0.534ns (17.829%)  route 2.461ns (82.172%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.657     4.762    clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.269     5.031 f  cnt_reg[1]/Q
                         net (fo=2, routed)           0.930     5.961    cnt_reg[1]
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.053     6.014 f  FSM_sequential_next_state_reg[0]_i_10/O
                         net (fo=1, routed)           0.127     6.141    FSM_sequential_next_state_reg[0]_i_10_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.053     6.194 f  FSM_sequential_next_state_reg[0]_i_6/O
                         net (fo=1, routed)           0.466     6.660    FSM_sequential_next_state_reg[0]_i_6_n_0
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.053     6.713 f  FSM_sequential_next_state_reg[0]_i_3/O
                         net (fo=2, routed)           0.253     6.967    FSM_sequential_next_state_reg[0]_i_3_n_0
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.053     7.020 f  FSM_sequential_next_state_reg[0]_i_2/O
                         net (fo=2, routed)           0.316     7.336    FSM_sequential_next_state_reg[0]_i_2_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I4_O)        0.053     7.389 r  FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.368     7.757    next_state__0[0]
    SLICE_X0Y2           LDCE                                         r  FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.746ns  (logic 0.332ns (19.009%)  route 1.414ns (80.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.656     4.761    clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.269     5.030 r  FSM_sequential_state_reg[2]/Q
                         net (fo=43, routed)          0.955     5.985    u1/Q[2]
    SLICE_X0Y5           LUT5 (Prop_lut5_I1_O)        0.063     6.048 r  u1/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.459     6.508    u1/FSM_onehot_next_state_reg[1]_i_1_n_0
    SLICE_X0Y5           LDCE                                         r  u1/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.587ns  (logic 0.333ns (20.989%)  route 1.254ns (79.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.656     4.761    clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.269     5.030 f  FSM_sequential_state_reg[2]/Q
                         net (fo=43, routed)          0.794     5.824    state[2]
    SLICE_X0Y2           LUT4 (Prop_lut4_I1_O)        0.064     5.888 r  FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.459     6.348    next_state__0[1]
    SLICE_X0Y2           LDCE                                         r  FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.361ns  (logic 0.322ns (23.668%)  route 1.039ns (76.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.656     4.761    clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.269     5.030 r  FSM_sequential_state_reg[2]/Q
                         net (fo=43, routed)          0.794     5.824    state[2]
    SLICE_X0Y2           LUT3 (Prop_lut3_I2_O)        0.053     5.877 r  FSM_sequential_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.244     6.122    next_state__0[2]
    SLICE_X0Y2           LDCE                                         r  FSM_sequential_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.355ns  (logic 0.322ns (23.756%)  route 1.033ns (76.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.656     4.761    u1/clk_IBUF_BUFG
    SLICE_X0Y4           FDCE                                         r  u1/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.269     5.030 r  u1/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.568     5.598    u1/FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y5           LUT5 (Prop_lut5_I3_O)        0.053     5.651 r  u1/FSM_onehot_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.466     6.116    u1/FSM_onehot_next_state_reg[2]_i_1_n_0
    SLICE_X0Y5           LDCE                                         r  u1/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.614ns  (logic 0.106ns (17.311%)  route 0.507ns (82.689%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    R18                                               0.000     0.500 f  start (IN)
                         net (fo=0)                   0.000     0.500    start
    R18                  IBUF (Prop_ibuf_I_O)         0.078     0.578 f  start_IBUF_inst/O
                         net (fo=2, routed)           0.355     0.933    start_IBUF
    SLICE_X0Y2           LUT6 (Prop_lut6_I1_O)        0.028     0.961 r  FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.152     1.114    next_state__0[0]
    SLICE_X0Y2           LDCE                                         r  FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.656ns  (logic 0.108ns (16.504%)  route 0.548ns (83.496%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    R18                                               0.000     0.500 r  start (IN)
                         net (fo=0)                   0.000     0.500    start
    R18                  IBUF (Prop_ibuf_I_O)         0.078     0.578 r  start_IBUF_inst/O
                         net (fo=2, routed)           0.309     0.888    start_IBUF
    SLICE_X0Y2           LUT4 (Prop_lut4_I2_O)        0.030     0.918 r  FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.238     1.156    next_state__0[1]
    SLICE_X0Y2           LDCE                                         r  FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.128ns (25.220%)  route 0.380ns (74.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.634     1.632    clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.100     1.732 r  FSM_sequential_state_reg[0]/Q
                         net (fo=43, routed)          0.279     2.011    state[0]
    SLICE_X0Y2           LUT3 (Prop_lut3_I1_O)        0.028     2.039 r  FSM_sequential_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.100     2.139    next_state__0[2]
    SLICE_X0Y2           LDCE                                         r  FSM_sequential_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.130ns (23.672%)  route 0.419ns (76.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.634     1.632    u1/clk_IBUF_BUFG
    SLICE_X0Y4           FDCE                                         r  u1/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.100     1.732 r  u1/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.181     1.913    u1/FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y5           LUT5 (Prop_lut5_I4_O)        0.030     1.943 r  u1/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.238     2.181    u1/FSM_onehot_next_state_reg[1]_i_1_n_0
    SLICE_X0Y5           LDCE                                         r  u1/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.128ns (22.092%)  route 0.451ns (77.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.634     1.632    clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.100     1.732 f  FSM_sequential_state_reg[2]/Q
                         net (fo=43, routed)          0.212     1.944    u1/Q[2]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.028     1.972 r  u1/FSM_onehot_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.240     2.211    u1/FSM_onehot_next_state_reg[2]_i_1_n_0
    SLICE_X0Y5           LDCE                                         r  u1/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u1/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.711ns  (logic 0.349ns (49.056%)  route 0.362ns (50.944%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           LDCE                         0.000     0.000 r  u1/FSM_onehot_next_state_reg[2]/G
    SLICE_X0Y5           LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  u1/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.362     0.711    u1/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X0Y4           FDCE                                         r  u1/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.544     4.466    u1/clk_IBUF_BUFG
    SLICE_X0Y4           FDCE                                         r  u1/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.602ns  (logic 0.349ns (57.934%)  route 0.253ns (42.066%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           LDCE                         0.000     0.000 r  FSM_sequential_next_state_reg[0]/G
    SLICE_X0Y2           LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.253     0.602    next_state[0]
    SLICE_X0Y3           FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.544     4.466    clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.600ns  (logic 0.349ns (58.157%)  route 0.251ns (41.843%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           LDCE                         0.000     0.000 r  FSM_sequential_next_state_reg[2]/G
    SLICE_X0Y2           LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  FSM_sequential_next_state_reg[2]/Q
                         net (fo=1, routed)           0.251     0.600    next_state[2]
    SLICE_X0Y3           FDCE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.544     4.466    clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 u1/FSM_onehot_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u1/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.598ns  (logic 0.349ns (58.321%)  route 0.249ns (41.679%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           LDCE                         0.000     0.000 r  u1/FSM_onehot_next_state_reg[0]/G
    SLICE_X0Y5           LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  u1/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.249     0.598    u1/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X0Y4           FDPE                                         r  u1/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.544     4.466    u1/clk_IBUF_BUFG
    SLICE_X0Y4           FDPE                                         r  u1/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.598ns  (logic 0.349ns (58.359%)  route 0.249ns (41.641%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           LDCE                         0.000     0.000 r  FSM_sequential_next_state_reg[1]/G
    SLICE_X0Y2           LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.249     0.598    next_state[1]
    SLICE_X0Y3           FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.544     4.466    clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 u1/FSM_onehot_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u1/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.594ns  (logic 0.349ns (58.752%)  route 0.245ns (41.248%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           LDCE                         0.000     0.000 r  u1/FSM_onehot_next_state_reg[1]/G
    SLICE_X0Y5           LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  u1/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.245     0.594    u1/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X0Y4           FDCE                                         r  u1/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.544     4.466    u1/clk_IBUF_BUFG
    SLICE_X0Y4           FDCE                                         r  u1/FSM_onehot_state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/FSM_onehot_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u1/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.889%)  route 0.101ns (44.111%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           LDCE                         0.000     0.000 r  u1/FSM_onehot_next_state_reg[1]/G
    SLICE_X0Y5           LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u1/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.101     0.229    u1/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X0Y4           FDCE                                         r  u1/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.855     2.170    u1/clk_IBUF_BUFG
    SLICE_X0Y4           FDCE                                         r  u1/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.646%)  route 0.102ns (44.354%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           LDCE                         0.000     0.000 r  FSM_sequential_next_state_reg[1]/G
    SLICE_X0Y2           LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.102     0.230    next_state[1]
    SLICE_X0Y3           FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.855     2.170    clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.148%)  route 0.104ns (44.852%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           LDCE                         0.000     0.000 r  FSM_sequential_next_state_reg[2]/G
    SLICE_X0Y2           LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  FSM_sequential_next_state_reg[2]/Q
                         net (fo=1, routed)           0.104     0.232    next_state[2]
    SLICE_X0Y3           FDCE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.855     2.170    clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 u1/FSM_onehot_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u1/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.839%)  route 0.105ns (45.161%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           LDCE                         0.000     0.000 r  u1/FSM_onehot_next_state_reg[0]/G
    SLICE_X0Y5           LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u1/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.105     0.233    u1/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X0Y4           FDPE                                         r  u1/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.855     2.170    u1/clk_IBUF_BUFG
    SLICE_X0Y4           FDPE                                         r  u1/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.605%)  route 0.106ns (45.395%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           LDCE                         0.000     0.000 r  FSM_sequential_next_state_reg[0]/G
    SLICE_X0Y2           LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.106     0.234    next_state[0]
    SLICE_X0Y3           FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.855     2.170    clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 u1/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u1/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.320%)  route 0.154ns (54.680%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           LDCE                         0.000     0.000 r  u1/FSM_onehot_next_state_reg[2]/G
    SLICE_X0Y5           LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u1/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.154     0.282    u1/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X0Y4           FDCE                                         r  u1/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.855     2.170    u1/clk_IBUF_BUFG
    SLICE_X0Y4           FDCE                                         r  u1/FSM_onehot_state_reg[2]/C





