<def f='codebrowser/include/hw/pci/pci.h' l='587' ll='593' type='uint16_t pci_word_test_and_set_mask(uint8_t * config, uint16_t mask)'/>
<use f='codebrowser/hw/i386/amd_iommu.c' l='218' u='c' c='amdvi_page_fault'/>
<use f='codebrowser/hw/i386/amd_iommu.c' l='235' u='c' c='amdvi_log_devtab_error'/>
<use f='codebrowser/hw/i386/amd_iommu.c' l='247' u='c' c='amdvi_log_command_error'/>
<use f='codebrowser/hw/i386/amd_iommu.c' l='288' u='c' c='amdvi_log_pagetab_error'/>
<use f='codebrowser/hw/pci-bridge/pci_expander_bridge.c' l='260' u='c' c='pxb_dev_realize_common'/>
<use f='codebrowser/hw/pci/pci.c' l='724' u='c' c='pci_init_wmask'/>
<use f='codebrowser/hw/pci/pci.c' l='767' u='c' c='pci_init_mask_bridge'/>
<use f='codebrowser/hw/pci/pci.c' l='769' u='c' c='pci_init_mask_bridge'/>
<use f='codebrowser/hw/pci/pci.c' l='794' u='c' c='pci_init_mask_bridge'/>
<use f='codebrowser/hw/pci/pci.c' l='796' u='c' c='pci_init_mask_bridge'/>
<use f='codebrowser/hw/pci/pci_bridge.c' l='288' u='c' c='pci_bridge_disable_base_limit'/>
<use f='codebrowser/hw/pci/pci_bridge.c' l='292' u='c' c='pci_bridge_disable_base_limit'/>
<use f='codebrowser/hw/pci/pci_bridge.c' l='346' u='c' c='pci_bridge_initfn'/>
<use f='codebrowser/hw/pci/pcie.c' l='78' u='c' c='pcie_cap_v1_fill'/>
<use f='codebrowser/hw/pci/pcie.c' l='211' u='c' c='pcie_cap_flags_set_vector'/>
<use f='codebrowser/hw/pci/pcie.c' l='310' u='c' c='pcie_cap_slot_event'/>
<use f='codebrowser/hw/pci/pcie.c' l='345' u='c' c='pcie_cap_slot_hotplug_cb'/>
<use f='codebrowser/hw/pci/pcie.c' l='355' u='c' c='pcie_cap_slot_hotplug_cb'/>
<use f='codebrowser/hw/pci/pcie.c' l='396' u='c' c='pcie_cap_slot_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='415' u='c' c='pcie_cap_slot_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='422' u='c' c='pcie_cap_slot_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='425' u='c' c='pcie_cap_slot_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='437' u='c' c='pcie_cap_slot_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='440' u='c' c='pcie_cap_slot_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='467' u='c' c='pcie_cap_slot_reset'/>
<use f='codebrowser/hw/pci/pcie.c' l='479' u='c' c='pcie_cap_slot_reset'/>
<use f='codebrowser/hw/pci/pcie.c' l='484' u='c' c='pcie_cap_slot_reset'/>
<use f='codebrowser/hw/pci/pcie.c' l='533' u='c' c='pcie_cap_slot_write_config'/>
<use f='codebrowser/hw/pci/pcie.c' l='594' u='c' c='pcie_cap_flr_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='160' u='c' c='pcie_aer_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='217' u='c' c='pcie_aer_msg_alldev'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='244' u='c' c='pcie_aer_msg_vbridge'/>
<use f='codebrowser/hw/pci/shpc.c' l='146' u='c' c='shpc_set_status'/>
<use f='codebrowser/hw/pci/shpc.c' l='187' u='c' c='shpc_set_sec_bus_speed'/>
<use f='codebrowser/hw/pci/shpc.c' l='244' u='c' c='shpc_invalid_command'/>
