a simple AXI-Lite peripheral which consists of two 4kx32 blockrams memory mapped into the AXI address space


	RAM0 = 0xABCD0000-0xABCD0FFF
	RAM1 = 0xBEEF0000-0xBEEF0FFF

source file is dualram_axilite.vhd

this is based on the Vivado IP example design files, myip_v1_0*.vhd which are included here for reference.

JTO



