;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB 1, <-1
	CMP 210, 0
	MOV @-127, -100
	DAT #-270, #60
	DAT #270, #60
	DAT #270, #60
	SLT 121, 0
	CMP @0, @2
	SUB 1, <-1
	MOV @-127, -100
	JMP @12, #200
	JMP @12, #200
	SUB @0, @2
	JMP <121, 103
	SUB @127, 106
	MOV 12, @15
	SUB @0, @2
	SUB @0, @2
	ADD 210, 60
	JMP 12, #15
	JMP @12, #200
	JMP 0, <2
	SUB @0, @2
	SUB @127, 106
	CMP @0, @2
	ADD <-30, 9
	MOV @-127, -100
	ADD #270, <1
	SUB 12, @15
	JMP @12, #200
	MOV @-127, -100
	SUB -107, <-126
	DAT #121, #0
	MOV -7, <-20
	ADD 210, 60
	ADD 210, 60
	SUB -107, <-126
	JMP 0, #2
	SUB 12, @15
	SPL 0, <332
	SUB #12, @230
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-26
	MOV -1, <-26
	CMP -207, <-120
	MOV -1, <-26
