// Seed: 1908488878
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2[1] = 1'b0;
  real id_7;
  wire id_8;
  wire id_9;
  wor  id_10 = 1;
  module_0 modCall_1 (
      id_10,
      id_6,
      id_10,
      id_9,
      id_9
  );
endmodule
