{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704848195855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704848195856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 04:26:35 2024 " "Processing started: Wed Jan 10 04:26:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704848195856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704848195856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off combin_part -c combin_part " "Command: quartus_map --read_settings_files=on --write_settings_files=off combin_part -c combin_part" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704848195857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704848196818 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704848196819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comb_part " "Found entity 1: comb_part" {  } { { "../comb_part.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704848225402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704848225402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv 7 7 " "Found 7 design units, including 7 entities, in source file /home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_counter " "Found entity 1: my_counter" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704848225407 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_16_bit " "Found entity 2: register_16_bit" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704848225407 ""} { "Info" "ISGN_ENTITY_NAME" "3 sub_add_16_bit " "Found entity 3: sub_add_16_bit" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704848225407 ""} { "Info" "ISGN_ENTITY_NAME" "4 multiplier_16_bit " "Found entity 4: multiplier_16_bit" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704848225407 ""} { "Info" "ISGN_ENTITY_NAME" "5 greater_8_bit " "Found entity 5: greater_8_bit" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704848225407 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux_2_to_1 " "Found entity 6: mux_2_to_1" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704848225407 ""} { "Info" "ISGN_ENTITY_NAME" "7 LUT_8_bit " "Found entity 7: LUT_8_bit" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704848225407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704848225407 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "comb_part " "Elaborating entity \"comb_part\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704848225610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_counter my_counter:cntr " "Elaborating entity \"my_counter\" for hierarchy \"my_counter:cntr\"" {  } { { "../comb_part.sv" "cntr" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704848225620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT_8_bit LUT_8_bit:lut " "Elaborating entity \"LUT_8_bit\" for hierarchy \"LUT_8_bit:lut\"" {  } { { "../comb_part.sv" "lut" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704848225641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 mux_2_to_1:mux_2 " "Elaborating entity \"mux_2_to_1\" for hierarchy \"mux_2_to_1:mux_2\"" {  } { { "../comb_part.sv" "mux_2" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704848225657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_16_bit register_16_bit:reg_x " "Elaborating entity \"register_16_bit\" for hierarchy \"register_16_bit:reg_x\"" {  } { { "../comb_part.sv" "reg_x" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704848225672 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "components.sv(16) " "Verilog HDL Conditional Statement error at components.sv(16): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 16 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704848225673 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out components.sv(15) " "Verilog HDL Always Construct warning at components.sv(15): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704848225674 "|comb_part|register_16_bit:reg_x"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] components.sv(15) " "Inferred latch for \"out\[0\]\" at components.sv(15)" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704848225675 "|comb_part|register_16_bit:reg_x"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] components.sv(15) " "Inferred latch for \"out\[1\]\" at components.sv(15)" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704848225676 "|comb_part|register_16_bit:reg_x"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] components.sv(15) " "Inferred latch for \"out\[2\]\" at components.sv(15)" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704848225676 "|comb_part|register_16_bit:reg_x"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] components.sv(15) " "Inferred latch for \"out\[3\]\" at components.sv(15)" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704848225676 "|comb_part|register_16_bit:reg_x"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] components.sv(15) " "Inferred latch for \"out\[4\]\" at components.sv(15)" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704848225676 "|comb_part|register_16_bit:reg_x"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] components.sv(15) " "Inferred latch for \"out\[5\]\" at components.sv(15)" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704848225676 "|comb_part|register_16_bit:reg_x"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] components.sv(15) " "Inferred latch for \"out\[6\]\" at components.sv(15)" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704848225677 "|comb_part|register_16_bit:reg_x"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] components.sv(15) " "Inferred latch for \"out\[7\]\" at components.sv(15)" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704848225677 "|comb_part|register_16_bit:reg_x"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] components.sv(15) " "Inferred latch for \"out\[8\]\" at components.sv(15)" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704848225677 "|comb_part|register_16_bit:reg_x"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] components.sv(15) " "Inferred latch for \"out\[9\]\" at components.sv(15)" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704848225677 "|comb_part|register_16_bit:reg_x"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] components.sv(15) " "Inferred latch for \"out\[10\]\" at components.sv(15)" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704848225677 "|comb_part|register_16_bit:reg_x"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] components.sv(15) " "Inferred latch for \"out\[11\]\" at components.sv(15)" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704848225678 "|comb_part|register_16_bit:reg_x"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] components.sv(15) " "Inferred latch for \"out\[12\]\" at components.sv(15)" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704848225678 "|comb_part|register_16_bit:reg_x"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] components.sv(15) " "Inferred latch for \"out\[13\]\" at components.sv(15)" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704848225678 "|comb_part|register_16_bit:reg_x"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] components.sv(15) " "Inferred latch for \"out\[14\]\" at components.sv(15)" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704848225678 "|comb_part|register_16_bit:reg_x"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] components.sv(15) " "Inferred latch for \"out\[15\]\" at components.sv(15)" {  } { { "../components.sv" "" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/components.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704848225679 "|comb_part|register_16_bit:reg_x"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "register_16_bit:reg_x " "Can't elaborate user hierarchy \"register_16_bit:reg_x\"" {  } { { "../comb_part.sv" "reg_x" { Text "/home/alireze/Documents/GitHub/System-Digital/CA6/comb_part.sv" 19 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704848225681 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "399 " "Peak virtual memory: 399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704848225880 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 10 04:27:05 2024 " "Processing ended: Wed Jan 10 04:27:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704848225880 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704848225880 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704848225880 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704848225880 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704848226802 ""}
