const t=JSON.parse(`{"key":"v-9872edca","path":"/en/activities/contests/","title":"Contest","lang":"en-US","frontmatter":{"title":"Contest","index":false},"headers":[],"git":{"createdTime":1723131714000,"updatedTime":1723362163000,"contributors":[{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":2}]},"readingTime":{"minutes":0.32,"words":95},"filePathRelative":"en/activities/contests/README.md","localizedDate":"August 8, 2024","excerpt":"<p>(This primarily introduces academic contests organized or based on the iEDA team's initiatives.)</p>\\n<p><strong>Contest List</strong></p>\\n<ul>\\n<li>\\n<p>2024 Integrated Circuit EDA Elite Challenge - <a href=\\"/activities/contests/EDA_elite_challenge-23-t2.html\\" target=\\"blank\\">Topic:</a></p>\\n</li>\\n<li>\\n<p>2023 openDACS Open EDA and Chip Design Competition</p>\\n<ul>\\n<li>Topic 1: <a href=\\"/activities/contests/openDACS-23-contest-t1.html\\" target=\\"blank\\">Functional Vector Timing Circuit Fault Simulator</a></li>\\n<li>Topic 2: <a href=\\"/activities/contests/openDACS-23-contest-t1.html\\" target=\\"blank\\">Incremental Timing Optimization Algorithm</a></li>\\n<li>Topic 3: <a href=\\"/activities/contests/openDACS-23-contest-t1.html\\" target=\\"blank\\">FPGA Process Mapping Algorithm and Optimization Introduction</a></li>\\n</ul>\\n</li>\\n<li>\\n<p>2023 Integrated Circuit EDA Elite Challenge - <a href=\\"/activities/contests/EDA_elite_challenge-23-t2.html\\" target=\\"blank\\">Topic 2: Combinational Logic Optimization and Smart Process for Art and Process Mapping</a></p>\\n</li>\\n</ul>","copyright":{"author":"iEDA","license":"GPL-3.0"}}`);export{t as data};
