
// Verilog netlist produced by program ldbanno, Version Diamond (64-bit) 3.10.0.111.2

// ldbanno -n Verilog -o vga_leds_seg7_impl1_mapvo.vo -w -neg -gui vga_leds_seg7_impl1_map.ncd 
// Netlist created on Thu Nov 23 22:17:30 2017
// Netlist written on Thu Nov 23 22:17:34 2017
// Design is for device LCMXO2-7000HC
// Design is for package TQFP144
// Design is for performance grade 5

`timescale 1 ns / 1 ps

module vga_leds ( CLK50MHZ, KEY0, KEY1, LED, hsync, vsync, r, g, b );
  input  CLK50MHZ, KEY0, KEY1;
  output [7:0] LED;
  output hsync, vsync;
  output [3:0] r;
  output [3:0] g;
  output [3:0] b;
  wire   counter_18, counter_17, n187, n188, KEY1_c, w_clk_video, n3191, n3192, 
         counter_16, counter_15, n189, n190, n3190, n26, n27, n191, n192, 
         n3189, n28, n29, n193, n194, n3188, n30, n31, n195, n196, n3187, n32, 
         n33, n197, n198, n3186, n34, n35, n199, n200, n3185, n36, n37, n201, 
         n202, n3184, n38, n39, n203, n204, n3183, n40, n205, counter_39, n166, 
         n3202, counter_38, counter_37, n167, n168, n3201, counter_36, 
         counter_35, n169, n170, n3200, counter_34, counter_33, n171, n172, 
         n3199, counter_32, counter_31, n173, n174, n3198, counter_30, 
         counter_29, n175, n176, n3197, counter_28, counter_27, n177, n178, 
         n3196, counter_26, counter_25, n179, n180, n3195, counter_24, 
         counter_23, n181, n182, n3194, counter_22, counter_21, n183, n184, 
         n3193, counter_20, counter_19, n185, n186, 
         \r_3__I_0/u_hvsync/w_pixel_count_0 , \r_3__I_0/u_hvsync/n60 , 
         \r_3__I_0/u_hvsync/n3171 , \r_3__I_0/w_pixel_count_8 , 
         \r_3__I_0/w_pixel_count_7 , \r_3__I_0/u_hvsync/n3174 , 
         \r_3__I_0/u_hvsync/n53 , \r_3__I_0/u_hvsync/n52 , 
         \r_3__I_0/u_hvsync/n3175 , \r_3__I_0/w_pixel_count_6 , 
         \r_3__I_0/w_pixel_count_5 , \r_3__I_0/u_hvsync/n3173 , 
         \r_3__I_0/u_hvsync/n55 , \r_3__I_0/u_hvsync/n54 , 
         \r_3__I_0/w_pixel_count_4 , \r_3__I_0/w_pixel_count_3 , 
         \r_3__I_0/u_hvsync/n3172 , \r_3__I_0/u_hvsync/n57 , 
         \r_3__I_0/u_hvsync/n56 , \r_3__I_0/u_hvsync/w_line_count_11 , 
         \r_3__I_0/red_leds_fixed_15__N_208 , \r_3__I_0/u_hvsync/n3182 , 
         \r_3__I_0/u_hvsync/line_count_11_N_361_11 , 
         \r_3__I_0/red_leds_fixed_13 , \r_3__I_0/red_leds_fixed_14 , 
         \r_3__I_0/u_hvsync/w_line_count_10 , 
         \r_3__I_0/u_hvsync/w_line_count_9 , \r_3__I_0/u_hvsync/n3181 , 
         \r_3__I_0/u_hvsync/line_count_11_N_361_9 , 
         \r_3__I_0/red_leds_fixed_11 , 
         \r_3__I_0/u_hvsync/line_count_11_N_361_10 , 
         \r_3__I_0/red_leds_fixed_12 , \r_3__I_0/u_hvsync/w_line_count_8 , 
         \r_3__I_0/w_line_count_7 , \r_3__I_0/u_hvsync/n3180 , 
         \r_3__I_0/u_hvsync/line_count_11_N_361_7 , 
         \r_3__I_0/segments_fixed_19 , 
         \r_3__I_0/u_hvsync/line_count_11_N_361_8 , 
         \r_3__I_0/segments_fixed_2 , \r_3__I_0/w_line_count_6 , 
         \r_3__I_0/w_line_count_5 , \r_3__I_0/u_hvsync/n3179 , 
         \r_3__I_0/u_hvsync/line_count_11_N_361_5 , 
         \r_3__I_0/segments_fixed_17 , 
         \r_3__I_0/u_hvsync/line_count_11_N_361_6 , 
         \r_3__I_0/segments_fixed_18 , \r_3__I_0/w_line_count_4 , 
         \r_3__I_0/w_line_count_3 , \r_3__I_0/u_hvsync/n3178 , 
         \r_3__I_0/u_hvsync/line_count_11_N_361_3 , 
         \r_3__I_0/segments_fixed_0 , 
         \r_3__I_0/u_hvsync/line_count_11_N_361_4 , 
         \r_3__I_0/segments_fixed_16 , \r_3__I_0/w_line_count_2 , 
         \r_3__I_0/u_hvsync/w_line_count_1 , \r_3__I_0/u_hvsync/n3177 , 
         \r_3__I_0/u_hvsync/line_count_11_N_361_1 , 
         \r_3__I_0/red_leds_fixed_15 , 
         \r_3__I_0/u_hvsync/line_count_11_N_361_2 , 
         \r_3__I_0/red_leds_fixed_9 , \r_3__I_0/u_hvsync/w_line_count_0 , 
         \r_3__I_0/red_leds_fixed_1 , 
         \r_3__I_0/u_hvsync/line_count_11_N_361_0 , 
         \r_3__I_0/red_leds_fixed_10 , \r_3__I_0/w_pixel_count_10 , 
         \r_3__I_0/w_pixel_count_9 , \r_3__I_0/u_hvsync/n51 , 
         \r_3__I_0/u_hvsync/n50 , \r_3__I_0/w_pixel_count_2 , 
         \r_3__I_0/u_hvsync/w_pixel_count_1 , \r_3__I_0/u_hvsync/n59 , 
         \r_3__I_0/u_hvsync/n58 , \r_3__I_0/n1203 , \r_3__I_0/color_2_N_214_0 , 
         \r_3__I_0/n4567 , \r_3__I_0/color_2__N_205 , \r_3__I_0/n1206 , 
         \r_3__I_0/n1428 , \r_3__I_0/n2108 , \r_3__I_0/color_0 , 
         \r_3__I_0/n4023 , \r_3__I_0/color_fixed_0 , \r_3__I_0/n747 , 
         \r_3__I_0/n2115 , \r_3__I_0/n4554 , \r_3__I_0/n1182 , 
         \r_3__I_0/n1198 , \r_3__I_0/n4226 , \r_3__I_0/n4558 , 
         \r_3__I_0/color_1 , \r_3__I_0/n4563 , \r_3__I_0/color_2_N_199_1 , 
         \r_3__I_0/n2111 , \r_3__I_0/color_fixed_1 , \r_3__I_0/n4581 , 
         \r_3__I_0/color_2__N_220 , \r_3__I_0/current_red_led_N_256_0 , 
         \r_3__I_0/color_2_N_214_2 , \r_3__I_0/color_2_N_199_2 , 
         \r_3__I_0/color_fixed_2 , \r_3__I_0/segments_fixed_3 , 
         \r_3__I_0/seg7_0_6_N_157_1 , \r_3__I_0/seg7_0_6_N_157_0 , 
         \r_3__I_0/seg7_0_0 , \r_3__I_0/seg7_0_1 , \r_3__I_0/seg7_0_6_N_157_3 , 
         \r_3__I_0/seg7_0_6_N_157_2 , \r_3__I_0/seg7_0_2 , \r_3__I_0/seg7_0_3 , 
         \r_3__I_0/seg7_0_6_N_157_5 , \r_3__I_0/seg7_0_6_N_157_4 , 
         \r_3__I_0/seg7_0_4 , \r_3__I_0/seg7_0_5 , \r_3__I_0/seg7_0_6_N_157_6 , 
         \r_3__I_0/w_hsync , \r_3__I_0/seg7_0_6 , hsync_c, 
         \r_3__I_0/segments_fixed_4 , \r_3__I_0/segments_fixed_6 , 
         \r_3__I_0/green_leds_fixed_8 , \r_3__I_0/segments_fixed_5 , 
         \r_3__I_0/seg7_1_6_N_164_1 , \r_3__I_0/seg7_1_6_N_164_0 , 
         \r_3__I_0/seg7_1_0 , \r_3__I_0/seg7_1_1 , \r_3__I_0/seg7_1_6_N_164_3 , 
         \r_3__I_0/seg7_1_6_N_164_2 , \r_3__I_0/seg7_1_2 , \r_3__I_0/seg7_1_3 , 
         \r_3__I_0/seg7_1_6_N_164_5 , \r_3__I_0/seg7_1_6_N_164_4 , 
         \r_3__I_0/seg7_1_4 , \r_3__I_0/seg7_1_5 , \r_3__I_0/seg7_1_6_N_164_6 , 
         \r_3__I_0/seg7_1_6 , \r_3__I_0/green_leds_fixed_9 , 
         \r_3__I_0/seg7_2_6_N_171_1 , \r_3__I_0/seg7_2_6_N_171_0 , 
         \r_3__I_0/seg7_2_0 , \r_3__I_0/seg7_2_1 , \r_3__I_0/seg7_2_6_N_171_3 , 
         \r_3__I_0/seg7_2_6_N_171_2 , \r_3__I_0/seg7_2_2 , \r_3__I_0/seg7_2_3 , 
         \r_3__I_0/seg7_2_6_N_171_5 , \r_3__I_0/seg7_2_6_N_171_4 , 
         \r_3__I_0/seg7_2_4 , \r_3__I_0/seg7_2_5 , \r_3__I_0/seg7_2_6_N_171_6 , 
         \r_3__I_0/seg7_2_6 , \r_3__I_0/seg7_3_6_N_178_1 , 
         \r_3__I_0/seg7_3_6_N_178_0 , \r_3__I_0/seg7_3_0 , \r_3__I_0/seg7_3_1 , 
         \r_3__I_0/seg7_3_6_N_178_3 , \r_3__I_0/seg7_3_6_N_178_2 , 
         \r_3__I_0/seg7_3_2 , \r_3__I_0/seg7_3_3 , \r_3__I_0/seg7_3_6_N_178_5 , 
         \r_3__I_0/seg7_3_6_N_178_4 , \r_3__I_0/seg7_3_4 , \r_3__I_0/seg7_3_5 , 
         \r_3__I_0/seg7_3_6_N_178_6 , \r_3__I_0/seg7_3_6 , 
         \r_3__I_0/seg7_4_6_N_185_1 , \r_3__I_0/seg7_4_6_N_185_0 , 
         \r_3__I_0/seg7_4_0 , \r_3__I_0/seg7_4_1 , \r_3__I_0/seg7_4_6_N_185_3 , 
         \r_3__I_0/seg7_4_6_N_185_2 , \r_3__I_0/seg7_4_2 , \r_3__I_0/seg7_4_3 , 
         \r_3__I_0/seg7_4_6_N_185_5 , \r_3__I_0/seg7_4_6_N_185_4 , 
         \r_3__I_0/seg7_4_4 , \r_3__I_0/seg7_4_5 , \r_3__I_0/seg7_4_6_N_185_6 , 
         \r_3__I_0/seg7_4_6 , \r_3__I_0/segments_fixed_20 , 
         \r_3__I_0/segments_fixed_22 , \r_3__I_0/segments_fixed_23 , 
         \r_3__I_0/segments_fixed_21 , \r_3__I_0/seg7_5_6_N_192_1 , 
         \r_3__I_0/seg7_5_6_N_192_0 , \r_3__I_0/seg7_5_0 , \r_3__I_0/seg7_5_1 , 
         \r_3__I_0/seg7_5_6_N_192_3 , \r_3__I_0/seg7_5_6_N_192_2 , 
         \r_3__I_0/seg7_5_2 , \r_3__I_0/seg7_5_3 , \r_3__I_0/seg7_5_6_N_192_5 , 
         \r_3__I_0/seg7_5_6_N_192_4 , \r_3__I_0/seg7_5_4 , \r_3__I_0/seg7_5_5 , 
         \r_3__I_0/seg7_5_6_N_192_6 , \r_3__I_0/seg7_5_6 , GND_net, 
         \r_3__I_0/u_hvsync/n4575 , \r_3__I_0/u_hvsync/n3848 , 
         \r_3__I_0/u_hvsync/n3849 , w_locked, \r_3__I_0/u_hvsync/n3840 , 
         \r_3__I_0/u_hvsync/n3845 , \r_3__I_0/u_hvsync/n3838 , 
         \r_3__I_0/u_hvsync/n3839 , \r_3__I_0/u_hvsync/n20 , 
         \r_3__I_0/u_hvsync/n3559 , \r_3__I_0/u_hvsync/n3535 , 
         \r_3__I_0/u_hvsync/n18 , \r_3__I_0/u_hvsync/n3882 , 
         \r_3__I_0/u_hvsync/hsync_N_374 , \r_3__I_0/n4592 , 
         \r_3__I_0/u_hvsync/n3846 , \r_3__I_0/u_hvsync/n3847 , 
         \r_3__I_0/u_hvsync/n3842 , \r_3__I_0/u_hvsync/n3841 , 
         \r_3__I_0/u_hvsync/n3844 , \r_3__I_0/u_hvsync/n3843 , 
         \r_3__I_0/u_hvsync/n3555 , \r_3__I_0/u_hvsync/n3557 , 
         \r_3__I_0/u_hvsync/n3551 , \r_3__I_0/u_hvsync/n3553 , 
         \r_3__I_0/u_hvsync/n3547 , \r_3__I_0/u_hvsync/n3549 , 
         \r_3__I_0/u_hvsync/n3543 , \r_3__I_0/u_hvsync/n3545 , 
         \r_3__I_0/u_hvsync/n3541 , \r_3__I_0/led_idx_3 , \r_3__I_0/n4599 , 
         \r_3__I_0/n3771 , \r_3__I_0/u_hvsync/n8 , \r_3__I_0/u_hvsync/n4598 , 
         \r_3__I_0/u_hvsync/n9 , \r_3__I_0/u_hvsync/vsync_N_377 , 
         \r_3__I_0/w_vsync , vsync_c, \r_3__I_0/r_vsync_ , \r_3__I_0/n4565 , 
         \r_3__I_0/h_seg_line4 , \r_3__I_0/n1412 , \r_3__I_0/n8 , 
         \r_3__I_0/h_seg_line1 , \r_3__I_0/n7 , \r_3__I_0/n40 , 
         \r_3__I_0/n3252 , \r_3__I_0/n1534 , \r_3__I_0/vr_seg_line2 , 
         \r_3__I_0/n1537 , \r_3__I_0/vr_seg_line3 , \r_3__I_0/n1186 , 
         \r_3__I_0/n1839 , \r_3__I_0/n4449 , \r_3__I_0/n4555 , 
         \r_3__I_0/n1431 , \r_3__I_0/n1843 , \r_3__I_0/n4548 , 
         \r_3__I_0/n4087 , \r_3__I_0/n1875 , \r_3__I_0/n1855 , 
         \r_3__I_0/n1858 , \r_3__I_0/n1862 , \r_3__I_0/n3831 , 
         \r_3__I_0/n4552 , \r_3__I_0/vl_seg_line2 , \r_3__I_0/n4553 , 
         \r_3__I_0/n1870 , \r_3__I_0/n1874 , \r_3__I_0/n1167 , 
         \r_3__I_0/n1191 , \r_3__I_0/n4562 , \r_3__I_0/n1171 , 
         \r_3__I_0/n4549 , \r_3__I_0/n4550 , \r_3__I_0/n1199 , 
         \r_3__I_0/n1183 , \r_3__I_0/n4446 , \r_3__I_0/n4580 , 
         \r_3__I_0/n4566 , \r_3__I_0/color_2_N_211_0 , \r_3__I_0/n4386 , 
         \r_3__I_0/n740 , \r_3__I_0/n4414 , \r_3__I_0/n4560 , \r_3__I_0/n744 , 
         \r_3__I_0/n4551 , \r_3__I_0/h_seg_line0 , \r_3__I_0/n1423 , 
         \r_3__I_0/n1854 , \r_3__I_0/n1174 , \r_3__I_0/n4586 , 
         \r_3__I_0/vl_seg_line5 , \r_3__I_0/vl_seg_line4 , \r_3__I_0/n4072 , 
         \r_3__I_0/n1846 , \r_3__I_0/n1847 , \r_3__I_0/n1175 , 
         \r_3__I_0/n4159 , \r_3__I_0/n1194 , \r_3__I_0/n4590 , 
         \r_3__I_0/n4160 , \r_3__I_0/n4163 , \r_3__I_0/n2088 , 
         \r_3__I_0/n2084 , \r_3__I_0/n4031 , \r_3__I_0/n4164 , 
         \r_3__I_0/n4161 , \r_3__I_0/n4162 , \r_3__I_0/green_leds_fixed_0 , 
         \r_3__I_0/n4174 , \r_3__I_0/n4175 , \r_3__I_0/n4178 , 
         \r_3__I_0/n4179 , \r_3__I_0/n4176 , \r_3__I_0/n4177 , 
         \r_3__I_0/u_hvsync/n3924 , \r_3__I_0/u_hvsync/n4595 , 
         \r_3__I_0/n3775 , \r_3__I_0/n4574 , \r_3__I_0/n534 , \r_3__I_0/n1530 , 
         \r_3__I_0/n759 , \r_3__I_0/n16_adj_386 , \r_3__I_0/n2363 , 
         \r_3__I_0/n3910 , \r_3__I_0/vl_seg_line0 , \r_3__I_0/n43 , 
         \r_3__I_0/vl_seg_line1 , \r_3__I_0/n4570 , \r_3__I_0/n4591 , 
         \r_3__I_0/n4035 , \r_3__I_0/n4579 , \r_3__I_0/n4559 , \r_3__I_0/n5 , 
         \r_3__I_0/n2455 , \r_3__I_0/n3821 , \r_3__I_0/n4587 , 
         \r_3__I_0/n3916 , \r_3__I_0/n14 , \r_3__I_0/n4593 , \r_3__I_0/n4564 , 
         \r_3__I_0/n4578 , \r_3__I_0/n4577 , \r_3__I_0/h_seg_line3 , 
         \r_3__I_0/n16 , \r_3__I_0/u_hvsync/n4_adj_384 , 
         \r_3__I_0/u_hvsync/n2212 , \r_3__I_0/n4594 , 
         \r_3__I_0/u_hvsync/n3807 , \r_3__I_0/u_hvsync/n14 , \r_3__I_0/n4584 , 
         \r_3__I_0/n3834 , \r_3__I_0/n739 , \r_3__I_0/n4583 , \r_3__I_0/n4223 , 
         \r_3__I_0/n2311 , \r_3__I_0/n12 , \r_3__I_0/n1514 , \r_3__I_0/n4596 , 
         \r_3__I_0/n4569 , \r_3__I_0/n4069 , \r_3__I_0/n4568 , 
         \r_3__I_0/n2367 , \r_3__I_0/n4556 , \r_3__I_0/n4571 , 
         \r_3__I_0/n4576 , \r_3__I_0/n4561 , \r_3__I_0/n27 , \r_3__I_0/n30 , 
         \r_3__I_0/n2083 , \r_3__I_0/n4 , \r_3__I_0/n2087 , \r_3__I_0/n4600 , 
         \r_3__I_0/n4588 , \r_3__I_0/n3902 , \r_3__I_0/n4572 , 
         \r_3__I_0/n2461 , \r_3__I_0/n1503 , \r_3__I_0/n4589 , \r_3__I_0/n938 , 
         \r_3__I_0/n4597 , \r_3__I_0/n3795 , \r_3__I_0/n1420 , 
         \r_3__I_0/n1424 , \r_3__I_0/n1416 , \r_3__I_0/n743 , \r_3__I_0/n1415 , 
         \r_3__I_0/n1419 , \r_3__I_0/n1411 , \r_3__I_0/u_hvsync/n10_adj_383 , 
         \r_3__I_0/n4557 , \r_3__I_0/n4585 , \r_3__I_0/n4573 , 
         \r_3__I_0/n2427 , \r_3__I_0/n1504 , \r_3__I_0/n10 , \r_3__I_0/n4582 , 
         \r_3__I_0/n4_adj_387 , \r_3__I_0/n2423 , \r_3__I_0/n14_adj_388 , 
         \r_3__I_0/u_hvsync/n3812 , \r_3__I_0/u_hvsync/n3822 , r_c_0, b_c_0, 
         r_c, r_c_1, g_c_0, b_c_1, g_c, g_c_1, KEY0_c, CLK50MHZ_c, 
         \main_pll_inst/CLKFB_t , VCCI;

  SLICE_0 SLICE_0( .A1(counter_18), .A0(counter_17), .DI1(n187), .DI0(n188), 
    .CE(KEY1_c), .CLK(w_clk_video), .FCI(n3191), .F0(n188), .Q0(counter_17), 
    .F1(n187), .Q1(counter_18), .FCO(n3192));
  SLICE_1 SLICE_1( .A1(counter_16), .A0(counter_15), .DI1(n189), .DI0(n190), 
    .CE(KEY1_c), .CLK(w_clk_video), .FCI(n3190), .F0(n190), .Q0(counter_15), 
    .F1(n189), .Q1(counter_16), .FCO(n3191));
  SLICE_2 SLICE_2( .A1(n26), .A0(n27), .DI1(n191), .DI0(n192), .CE(KEY1_c), 
    .CLK(w_clk_video), .FCI(n3189), .F0(n192), .Q0(n27), .F1(n191), .Q1(n26), 
    .FCO(n3190));
  SLICE_3 SLICE_3( .A1(n28), .A0(n29), .DI1(n193), .DI0(n194), .CE(KEY1_c), 
    .CLK(w_clk_video), .FCI(n3188), .F0(n194), .Q0(n29), .F1(n193), .Q1(n28), 
    .FCO(n3189));
  SLICE_4 SLICE_4( .A1(n30), .A0(n31), .DI1(n195), .DI0(n196), .CE(KEY1_c), 
    .CLK(w_clk_video), .FCI(n3187), .F0(n196), .Q0(n31), .F1(n195), .Q1(n30), 
    .FCO(n3188));
  SLICE_5 SLICE_5( .A1(n32), .A0(n33), .DI1(n197), .DI0(n198), .CE(KEY1_c), 
    .CLK(w_clk_video), .FCI(n3186), .F0(n198), .Q0(n33), .F1(n197), .Q1(n32), 
    .FCO(n3187));
  SLICE_6 SLICE_6( .A1(n34), .A0(n35), .DI1(n199), .DI0(n200), .CE(KEY1_c), 
    .CLK(w_clk_video), .FCI(n3185), .F0(n200), .Q0(n35), .F1(n199), .Q1(n34), 
    .FCO(n3186));
  SLICE_7 SLICE_7( .A1(n36), .A0(n37), .DI1(n201), .DI0(n202), .CE(KEY1_c), 
    .CLK(w_clk_video), .FCI(n3184), .F0(n202), .Q0(n37), .F1(n201), .Q1(n36), 
    .FCO(n3185));
  SLICE_8 SLICE_8( .A1(n38), .A0(n39), .DI1(n203), .DI0(n204), .CE(KEY1_c), 
    .CLK(w_clk_video), .FCI(n3183), .F0(n204), .Q0(n39), .F1(n203), .Q1(n38), 
    .FCO(n3184));
  SLICE_9 SLICE_9( .A1(n40), .DI1(n205), .CE(KEY1_c), .CLK(w_clk_video), 
    .F1(n205), .Q1(n40), .FCO(n3183));
  SLICE_10 SLICE_10( .A0(counter_39), .DI0(n166), .CE(KEY1_c), 
    .CLK(w_clk_video), .FCI(n3202), .F0(n166), .Q0(counter_39));
  SLICE_11 SLICE_11( .A1(counter_38), .A0(counter_37), .DI1(n167), .DI0(n168), 
    .CE(KEY1_c), .CLK(w_clk_video), .FCI(n3201), .F0(n168), .Q0(counter_37), 
    .F1(n167), .Q1(counter_38), .FCO(n3202));
  SLICE_12 SLICE_12( .A1(counter_36), .A0(counter_35), .DI1(n169), .DI0(n170), 
    .CE(KEY1_c), .CLK(w_clk_video), .FCI(n3200), .F0(n170), .Q0(counter_35), 
    .F1(n169), .Q1(counter_36), .FCO(n3201));
  SLICE_13 SLICE_13( .A1(counter_34), .A0(counter_33), .DI1(n171), .DI0(n172), 
    .CE(KEY1_c), .CLK(w_clk_video), .FCI(n3199), .F0(n172), .Q0(counter_33), 
    .F1(n171), .Q1(counter_34), .FCO(n3200));
  SLICE_14 SLICE_14( .A1(counter_32), .A0(counter_31), .DI1(n173), .DI0(n174), 
    .CE(KEY1_c), .CLK(w_clk_video), .FCI(n3198), .F0(n174), .Q0(counter_31), 
    .F1(n173), .Q1(counter_32), .FCO(n3199));
  SLICE_15 SLICE_15( .A1(counter_30), .A0(counter_29), .DI1(n175), .DI0(n176), 
    .CE(KEY1_c), .CLK(w_clk_video), .FCI(n3197), .F0(n176), .Q0(counter_29), 
    .F1(n175), .Q1(counter_30), .FCO(n3198));
  SLICE_16 SLICE_16( .A1(counter_28), .A0(counter_27), .DI1(n177), .DI0(n178), 
    .CE(KEY1_c), .CLK(w_clk_video), .FCI(n3196), .F0(n178), .Q0(counter_27), 
    .F1(n177), .Q1(counter_28), .FCO(n3197));
  SLICE_17 SLICE_17( .A1(counter_26), .A0(counter_25), .DI1(n179), .DI0(n180), 
    .CE(KEY1_c), .CLK(w_clk_video), .FCI(n3195), .F0(n180), .Q0(counter_25), 
    .F1(n179), .Q1(counter_26), .FCO(n3196));
  SLICE_18 SLICE_18( .A1(counter_24), .A0(counter_23), .DI1(n181), .DI0(n182), 
    .CE(KEY1_c), .CLK(w_clk_video), .FCI(n3194), .F0(n182), .Q0(counter_23), 
    .F1(n181), .Q1(counter_24), .FCO(n3195));
  SLICE_19 SLICE_19( .A1(counter_22), .A0(counter_21), .DI1(n183), .DI0(n184), 
    .CE(KEY1_c), .CLK(w_clk_video), .FCI(n3193), .F0(n184), .Q0(counter_21), 
    .F1(n183), .Q1(counter_22), .FCO(n3194));
  SLICE_20 SLICE_20( .A1(counter_20), .A0(counter_19), .DI1(n185), .DI0(n186), 
    .CE(KEY1_c), .CLK(w_clk_video), .FCI(n3192), .F0(n186), .Q0(counter_19), 
    .F1(n185), .Q1(counter_20), .FCO(n3193));
  r_3__I_0_u_hvsync_SLICE_21 \r_3__I_0/u_hvsync/SLICE_21 ( 
    .A1(\r_3__I_0/u_hvsync/w_pixel_count_0 ), .F1(\r_3__I_0/u_hvsync/n60 ), 
    .FCO(\r_3__I_0/u_hvsync/n3171 ));
  r_3__I_0_u_hvsync_SLICE_22 \r_3__I_0/u_hvsync/SLICE_22 ( 
    .A1(\r_3__I_0/w_pixel_count_8 ), .A0(\r_3__I_0/w_pixel_count_7 ), 
    .FCI(\r_3__I_0/u_hvsync/n3174 ), .F0(\r_3__I_0/u_hvsync/n53 ), 
    .F1(\r_3__I_0/u_hvsync/n52 ), .FCO(\r_3__I_0/u_hvsync/n3175 ));
  r_3__I_0_u_hvsync_SLICE_23 \r_3__I_0/u_hvsync/SLICE_23 ( 
    .A1(\r_3__I_0/w_pixel_count_6 ), .A0(\r_3__I_0/w_pixel_count_5 ), 
    .FCI(\r_3__I_0/u_hvsync/n3173 ), .F0(\r_3__I_0/u_hvsync/n55 ), 
    .F1(\r_3__I_0/u_hvsync/n54 ), .FCO(\r_3__I_0/u_hvsync/n3174 ));
  r_3__I_0_u_hvsync_SLICE_24 \r_3__I_0/u_hvsync/SLICE_24 ( 
    .A1(\r_3__I_0/w_pixel_count_4 ), .A0(\r_3__I_0/w_pixel_count_3 ), 
    .FCI(\r_3__I_0/u_hvsync/n3172 ), .F0(\r_3__I_0/u_hvsync/n57 ), 
    .F1(\r_3__I_0/u_hvsync/n56 ), .FCO(\r_3__I_0/u_hvsync/n3173 ));
  r_3__I_0_SLICE_25 \r_3__I_0/SLICE_25 ( 
    .A0(\r_3__I_0/u_hvsync/w_line_count_11 ), .M1(counter_30), .M0(counter_29), 
    .CE(\r_3__I_0/red_leds_fixed_15__N_208 ), .CLK(w_clk_video), 
    .FCI(\r_3__I_0/u_hvsync/n3182 ), 
    .F0(\r_3__I_0/u_hvsync/line_count_11_N_361_11 ), 
    .Q0(\r_3__I_0/red_leds_fixed_13 ), .Q1(\r_3__I_0/red_leds_fixed_14 ));
  r_3__I_0_SLICE_26 \r_3__I_0/SLICE_26 ( 
    .A1(\r_3__I_0/u_hvsync/w_line_count_10 ), 
    .A0(\r_3__I_0/u_hvsync/w_line_count_9 ), .M1(counter_28), .M0(counter_27), 
    .CE(\r_3__I_0/red_leds_fixed_15__N_208 ), .CLK(w_clk_video), 
    .FCI(\r_3__I_0/u_hvsync/n3181 ), 
    .F0(\r_3__I_0/u_hvsync/line_count_11_N_361_9 ), 
    .Q0(\r_3__I_0/red_leds_fixed_11 ), 
    .F1(\r_3__I_0/u_hvsync/line_count_11_N_361_10 ), 
    .Q1(\r_3__I_0/red_leds_fixed_12 ), .FCO(\r_3__I_0/u_hvsync/n3182 ));
  r_3__I_0_SLICE_27 \r_3__I_0/SLICE_27 ( 
    .A1(\r_3__I_0/u_hvsync/w_line_count_8 ), .A0(\r_3__I_0/w_line_count_7 ), 
    .M1(counter_18), .M0(counter_35), .CE(\r_3__I_0/red_leds_fixed_15__N_208 ), 
    .CLK(w_clk_video), .FCI(\r_3__I_0/u_hvsync/n3180 ), 
    .F0(\r_3__I_0/u_hvsync/line_count_11_N_361_7 ), 
    .Q0(\r_3__I_0/segments_fixed_19 ), 
    .F1(\r_3__I_0/u_hvsync/line_count_11_N_361_8 ), 
    .Q1(\r_3__I_0/segments_fixed_2 ), .FCO(\r_3__I_0/u_hvsync/n3181 ));
  r_3__I_0_SLICE_28 \r_3__I_0/SLICE_28 ( .A1(\r_3__I_0/w_line_count_6 ), 
    .A0(\r_3__I_0/w_line_count_5 ), .M1(counter_34), .M0(counter_33), 
    .CE(\r_3__I_0/red_leds_fixed_15__N_208 ), .CLK(w_clk_video), 
    .FCI(\r_3__I_0/u_hvsync/n3179 ), 
    .F0(\r_3__I_0/u_hvsync/line_count_11_N_361_5 ), 
    .Q0(\r_3__I_0/segments_fixed_17 ), 
    .F1(\r_3__I_0/u_hvsync/line_count_11_N_361_6 ), 
    .Q1(\r_3__I_0/segments_fixed_18 ), .FCO(\r_3__I_0/u_hvsync/n3180 ));
  r_3__I_0_SLICE_29 \r_3__I_0/SLICE_29 ( .A1(\r_3__I_0/w_line_count_4 ), 
    .A0(\r_3__I_0/w_line_count_3 ), .M1(counter_32), .M0(counter_16), 
    .CE(\r_3__I_0/red_leds_fixed_15__N_208 ), .CLK(w_clk_video), 
    .FCI(\r_3__I_0/u_hvsync/n3178 ), 
    .F0(\r_3__I_0/u_hvsync/line_count_11_N_361_3 ), 
    .Q0(\r_3__I_0/segments_fixed_0 ), 
    .F1(\r_3__I_0/u_hvsync/line_count_11_N_361_4 ), 
    .Q1(\r_3__I_0/segments_fixed_16 ), .FCO(\r_3__I_0/u_hvsync/n3179 ));
  r_3__I_0_SLICE_30 \r_3__I_0/SLICE_30 ( .A1(\r_3__I_0/w_line_count_2 ), 
    .A0(\r_3__I_0/u_hvsync/w_line_count_1 ), .M1(counter_25), .M0(counter_31), 
    .CE(\r_3__I_0/red_leds_fixed_15__N_208 ), .CLK(w_clk_video), 
    .FCI(\r_3__I_0/u_hvsync/n3177 ), 
    .F0(\r_3__I_0/u_hvsync/line_count_11_N_361_1 ), 
    .Q0(\r_3__I_0/red_leds_fixed_15 ), 
    .F1(\r_3__I_0/u_hvsync/line_count_11_N_361_2 ), 
    .Q1(\r_3__I_0/red_leds_fixed_9 ), .FCO(\r_3__I_0/u_hvsync/n3178 ));
  r_3__I_0_SLICE_31 \r_3__I_0/SLICE_31 ( 
    .A1(\r_3__I_0/u_hvsync/w_line_count_0 ), .M1(counter_26), .M0(counter_17), 
    .CE(\r_3__I_0/red_leds_fixed_15__N_208 ), .CLK(w_clk_video), 
    .Q0(\r_3__I_0/red_leds_fixed_1 ), 
    .F1(\r_3__I_0/u_hvsync/line_count_11_N_361_0 ), 
    .Q1(\r_3__I_0/red_leds_fixed_10 ), .FCO(\r_3__I_0/u_hvsync/n3177 ));
  r_3__I_0_u_hvsync_SLICE_32 \r_3__I_0/u_hvsync/SLICE_32 ( 
    .A1(\r_3__I_0/w_pixel_count_10 ), .A0(\r_3__I_0/w_pixel_count_9 ), 
    .FCI(\r_3__I_0/u_hvsync/n3175 ), .F0(\r_3__I_0/u_hvsync/n51 ), 
    .F1(\r_3__I_0/u_hvsync/n50 ));
  r_3__I_0_u_hvsync_SLICE_33 \r_3__I_0/u_hvsync/SLICE_33 ( 
    .A1(\r_3__I_0/w_pixel_count_2 ), .A0(\r_3__I_0/u_hvsync/w_pixel_count_1 ), 
    .FCI(\r_3__I_0/u_hvsync/n3171 ), .F0(\r_3__I_0/u_hvsync/n59 ), 
    .F1(\r_3__I_0/u_hvsync/n58 ), .FCO(\r_3__I_0/u_hvsync/n3172 ));
  r_3__I_0_SLICE_35 \r_3__I_0/SLICE_35 ( .D1(\r_3__I_0/n1203 ), 
    .C1(\r_3__I_0/color_2_N_214_0 ), .B1(\r_3__I_0/n4567 ), 
    .A1(\r_3__I_0/color_2__N_205 ), .C0(\r_3__I_0/n1206 ), 
    .B0(\r_3__I_0/n1428 ), .A0(\r_3__I_0/n2108 ), .DI0(\r_3__I_0/color_0 ), 
    .M0(\r_3__I_0/n4023 ), .CLK(w_clk_video), .OFX0(\r_3__I_0/color_0 ), 
    .Q0(\r_3__I_0/color_fixed_0 ));
  r_3__I_0_SLICE_36 \r_3__I_0/SLICE_36 ( .D1(\r_3__I_0/n747 ), 
    .C1(\r_3__I_0/n2115 ), .B1(\r_3__I_0/n4554 ), 
    .A1(\r_3__I_0/color_2__N_205 ), .D0(\r_3__I_0/n1182 ), 
    .C0(\r_3__I_0/n1198 ), .B0(\r_3__I_0/n4226 ), .A0(\r_3__I_0/n4558 ), 
    .DI1(\r_3__I_0/color_1 ), .M1(\r_3__I_0/n4023 ), .M0(\r_3__I_0/n4563 ), 
    .FXB(\r_3__I_0/color_2_N_199_1 ), .FXA(\r_3__I_0/n2111 ), 
    .CLK(w_clk_video), .OFX0(\r_3__I_0/color_2_N_199_1 ), 
    .Q1(\r_3__I_0/color_fixed_1 ), .OFX1(\r_3__I_0/color_1 ));
  r_3__I_0_SLICE_37 \r_3__I_0/SLICE_37 ( .C1(\r_3__I_0/w_pixel_count_4 ), 
    .B1(\r_3__I_0/w_pixel_count_10 ), .A1(\r_3__I_0/w_pixel_count_9 ), 
    .D0(\r_3__I_0/n4581 ), .C0(\r_3__I_0/color_2__N_220 ), 
    .B0(\r_3__I_0/current_red_led_N_256_0 ), .A0(\r_3__I_0/color_2_N_214_2 ), 
    .DI0(\r_3__I_0/color_2_N_199_2 ), .LSR(\r_3__I_0/color_2__N_205 ), 
    .CLK(w_clk_video), .F0(\r_3__I_0/color_2_N_199_2 ), 
    .Q0(\r_3__I_0/color_fixed_2 ), .F1(\r_3__I_0/n4581 ));
  r_3__I_0_SLICE_45 \r_3__I_0/SLICE_45 ( .D1(\r_3__I_0/segments_fixed_0 ), 
    .C1(\r_3__I_0/segments_fixed_2 ), .B1(\r_3__I_0/segments_fixed_3 ), 
    .A1(\r_3__I_0/red_leds_fixed_1 ), .D0(\r_3__I_0/segments_fixed_2 ), 
    .C0(\r_3__I_0/red_leds_fixed_1 ), .B0(\r_3__I_0/segments_fixed_3 ), 
    .A0(\r_3__I_0/segments_fixed_0 ), .DI1(\r_3__I_0/seg7_0_6_N_157_1 ), 
    .DI0(\r_3__I_0/seg7_0_6_N_157_0 ), .CLK(w_clk_video), 
    .F0(\r_3__I_0/seg7_0_6_N_157_0 ), .Q0(\r_3__I_0/seg7_0_0 ), 
    .F1(\r_3__I_0/seg7_0_6_N_157_1 ), .Q1(\r_3__I_0/seg7_0_1 ));
  r_3__I_0_SLICE_46 \r_3__I_0/SLICE_46 ( .D1(\r_3__I_0/segments_fixed_2 ), 
    .C1(\r_3__I_0/segments_fixed_0 ), .B1(\r_3__I_0/red_leds_fixed_1 ), 
    .A1(\r_3__I_0/segments_fixed_3 ), .D0(\r_3__I_0/red_leds_fixed_1 ), 
    .C0(\r_3__I_0/segments_fixed_3 ), .B0(\r_3__I_0/segments_fixed_0 ), 
    .A0(\r_3__I_0/segments_fixed_2 ), .DI1(\r_3__I_0/seg7_0_6_N_157_3 ), 
    .DI0(\r_3__I_0/seg7_0_6_N_157_2 ), .CLK(w_clk_video), 
    .F0(\r_3__I_0/seg7_0_6_N_157_2 ), .Q0(\r_3__I_0/seg7_0_2 ), 
    .F1(\r_3__I_0/seg7_0_6_N_157_3 ), .Q1(\r_3__I_0/seg7_0_3 ));
  r_3__I_0_SLICE_47 \r_3__I_0/SLICE_47 ( .D1(\r_3__I_0/segments_fixed_2 ), 
    .C1(\r_3__I_0/segments_fixed_3 ), .B1(\r_3__I_0/segments_fixed_0 ), 
    .A1(\r_3__I_0/red_leds_fixed_1 ), .D0(\r_3__I_0/red_leds_fixed_1 ), 
    .C0(\r_3__I_0/segments_fixed_2 ), .B0(\r_3__I_0/segments_fixed_3 ), 
    .A0(\r_3__I_0/segments_fixed_0 ), .DI1(\r_3__I_0/seg7_0_6_N_157_5 ), 
    .DI0(\r_3__I_0/seg7_0_6_N_157_4 ), .CLK(w_clk_video), 
    .F0(\r_3__I_0/seg7_0_6_N_157_4 ), .Q0(\r_3__I_0/seg7_0_4 ), 
    .F1(\r_3__I_0/seg7_0_6_N_157_5 ), .Q1(\r_3__I_0/seg7_0_5 ));
  r_3__I_0_SLICE_48 \r_3__I_0/SLICE_48 ( .D0(\r_3__I_0/segments_fixed_2 ), 
    .C0(\r_3__I_0/segments_fixed_0 ), .B0(\r_3__I_0/red_leds_fixed_1 ), 
    .A0(\r_3__I_0/segments_fixed_3 ), .DI0(\r_3__I_0/seg7_0_6_N_157_6 ), 
    .M1(\r_3__I_0/w_hsync ), .CLK(w_clk_video), 
    .F0(\r_3__I_0/seg7_0_6_N_157_6 ), .Q0(\r_3__I_0/seg7_0_6 ), .Q1(hsync_c));
  r_3__I_0_SLICE_49 \r_3__I_0/SLICE_49 ( .D1(\r_3__I_0/segments_fixed_4 ), 
    .C1(\r_3__I_0/segments_fixed_6 ), .B1(\r_3__I_0/green_leds_fixed_8 ), 
    .A1(\r_3__I_0/segments_fixed_5 ), .D0(\r_3__I_0/segments_fixed_6 ), 
    .C0(\r_3__I_0/segments_fixed_5 ), .B0(\r_3__I_0/green_leds_fixed_8 ), 
    .A0(\r_3__I_0/segments_fixed_4 ), .DI1(\r_3__I_0/seg7_1_6_N_164_1 ), 
    .DI0(\r_3__I_0/seg7_1_6_N_164_0 ), .CLK(w_clk_video), 
    .F0(\r_3__I_0/seg7_1_6_N_164_0 ), .Q0(\r_3__I_0/seg7_1_0 ), 
    .F1(\r_3__I_0/seg7_1_6_N_164_1 ), .Q1(\r_3__I_0/seg7_1_1 ));
  r_3__I_0_SLICE_50 \r_3__I_0/SLICE_50 ( .D1(\r_3__I_0/segments_fixed_6 ), 
    .C1(\r_3__I_0/segments_fixed_4 ), .B1(\r_3__I_0/segments_fixed_5 ), 
    .A1(\r_3__I_0/green_leds_fixed_8 ), .D0(\r_3__I_0/segments_fixed_5 ), 
    .C0(\r_3__I_0/green_leds_fixed_8 ), .B0(\r_3__I_0/segments_fixed_4 ), 
    .A0(\r_3__I_0/segments_fixed_6 ), .DI1(\r_3__I_0/seg7_1_6_N_164_3 ), 
    .DI0(\r_3__I_0/seg7_1_6_N_164_2 ), .CLK(w_clk_video), 
    .F0(\r_3__I_0/seg7_1_6_N_164_2 ), .Q0(\r_3__I_0/seg7_1_2 ), 
    .F1(\r_3__I_0/seg7_1_6_N_164_3 ), .Q1(\r_3__I_0/seg7_1_3 ));
  r_3__I_0_SLICE_51 \r_3__I_0/SLICE_51 ( .D1(\r_3__I_0/segments_fixed_6 ), 
    .C1(\r_3__I_0/green_leds_fixed_8 ), .B1(\r_3__I_0/segments_fixed_4 ), 
    .A1(\r_3__I_0/segments_fixed_5 ), .D0(\r_3__I_0/segments_fixed_5 ), 
    .C0(\r_3__I_0/segments_fixed_6 ), .B0(\r_3__I_0/green_leds_fixed_8 ), 
    .A0(\r_3__I_0/segments_fixed_4 ), .DI1(\r_3__I_0/seg7_1_6_N_164_5 ), 
    .DI0(\r_3__I_0/seg7_1_6_N_164_4 ), .CLK(w_clk_video), 
    .F0(\r_3__I_0/seg7_1_6_N_164_4 ), .Q0(\r_3__I_0/seg7_1_4 ), 
    .F1(\r_3__I_0/seg7_1_6_N_164_5 ), .Q1(\r_3__I_0/seg7_1_5 ));
  r_3__I_0_SLICE_52 \r_3__I_0/SLICE_52 ( .D0(\r_3__I_0/segments_fixed_6 ), 
    .C0(\r_3__I_0/segments_fixed_4 ), .B0(\r_3__I_0/segments_fixed_5 ), 
    .A0(\r_3__I_0/green_leds_fixed_8 ), .DI0(\r_3__I_0/seg7_1_6_N_164_6 ), 
    .CLK(w_clk_video), .F0(\r_3__I_0/seg7_1_6_N_164_6 ), 
    .Q0(\r_3__I_0/seg7_1_6 ));
  r_3__I_0_SLICE_53 \r_3__I_0/SLICE_53 ( .D1(\r_3__I_0/green_leds_fixed_9 ), 
    .C1(\r_3__I_0/red_leds_fixed_10 ), .B1(\r_3__I_0/red_leds_fixed_11 ), 
    .A1(\r_3__I_0/red_leds_fixed_9 ), .D0(\r_3__I_0/red_leds_fixed_10 ), 
    .C0(\r_3__I_0/red_leds_fixed_9 ), .B0(\r_3__I_0/red_leds_fixed_11 ), 
    .A0(\r_3__I_0/green_leds_fixed_9 ), .DI1(\r_3__I_0/seg7_2_6_N_171_1 ), 
    .DI0(\r_3__I_0/seg7_2_6_N_171_0 ), .CLK(w_clk_video), 
    .F0(\r_3__I_0/seg7_2_6_N_171_0 ), .Q0(\r_3__I_0/seg7_2_0 ), 
    .F1(\r_3__I_0/seg7_2_6_N_171_1 ), .Q1(\r_3__I_0/seg7_2_1 ));
  r_3__I_0_SLICE_54 \r_3__I_0/SLICE_54 ( .D1(\r_3__I_0/red_leds_fixed_10 ), 
    .C1(\r_3__I_0/green_leds_fixed_9 ), .B1(\r_3__I_0/red_leds_fixed_9 ), 
    .A1(\r_3__I_0/red_leds_fixed_11 ), .D0(\r_3__I_0/red_leds_fixed_9 ), 
    .C0(\r_3__I_0/red_leds_fixed_11 ), .B0(\r_3__I_0/green_leds_fixed_9 ), 
    .A0(\r_3__I_0/red_leds_fixed_10 ), .DI1(\r_3__I_0/seg7_2_6_N_171_3 ), 
    .DI0(\r_3__I_0/seg7_2_6_N_171_2 ), .CLK(w_clk_video), 
    .F0(\r_3__I_0/seg7_2_6_N_171_2 ), .Q0(\r_3__I_0/seg7_2_2 ), 
    .F1(\r_3__I_0/seg7_2_6_N_171_3 ), .Q1(\r_3__I_0/seg7_2_3 ));
  r_3__I_0_SLICE_55 \r_3__I_0/SLICE_55 ( .D1(\r_3__I_0/red_leds_fixed_10 ), 
    .C1(\r_3__I_0/red_leds_fixed_11 ), .B1(\r_3__I_0/green_leds_fixed_9 ), 
    .A1(\r_3__I_0/red_leds_fixed_9 ), .D0(\r_3__I_0/red_leds_fixed_9 ), 
    .C0(\r_3__I_0/red_leds_fixed_10 ), .B0(\r_3__I_0/red_leds_fixed_11 ), 
    .A0(\r_3__I_0/green_leds_fixed_9 ), .DI1(\r_3__I_0/seg7_2_6_N_171_5 ), 
    .DI0(\r_3__I_0/seg7_2_6_N_171_4 ), .CLK(w_clk_video), 
    .F0(\r_3__I_0/seg7_2_6_N_171_4 ), .Q0(\r_3__I_0/seg7_2_4 ), 
    .F1(\r_3__I_0/seg7_2_6_N_171_5 ), .Q1(\r_3__I_0/seg7_2_5 ));
  r_3__I_0_SLICE_56 \r_3__I_0/SLICE_56 ( .D0(\r_3__I_0/red_leds_fixed_10 ), 
    .C0(\r_3__I_0/green_leds_fixed_9 ), .B0(\r_3__I_0/red_leds_fixed_9 ), 
    .A0(\r_3__I_0/red_leds_fixed_11 ), .DI0(\r_3__I_0/seg7_2_6_N_171_6 ), 
    .CLK(w_clk_video), .F0(\r_3__I_0/seg7_2_6_N_171_6 ), 
    .Q0(\r_3__I_0/seg7_2_6 ));
  r_3__I_0_SLICE_57 \r_3__I_0/SLICE_57 ( .D1(\r_3__I_0/red_leds_fixed_12 ), 
    .C1(\r_3__I_0/red_leds_fixed_14 ), .B1(\r_3__I_0/red_leds_fixed_15 ), 
    .A1(\r_3__I_0/red_leds_fixed_13 ), .D0(\r_3__I_0/red_leds_fixed_14 ), 
    .C0(\r_3__I_0/red_leds_fixed_13 ), .B0(\r_3__I_0/red_leds_fixed_15 ), 
    .A0(\r_3__I_0/red_leds_fixed_12 ), .DI1(\r_3__I_0/seg7_3_6_N_178_1 ), 
    .DI0(\r_3__I_0/seg7_3_6_N_178_0 ), .CLK(w_clk_video), 
    .F0(\r_3__I_0/seg7_3_6_N_178_0 ), .Q0(\r_3__I_0/seg7_3_0 ), 
    .F1(\r_3__I_0/seg7_3_6_N_178_1 ), .Q1(\r_3__I_0/seg7_3_1 ));
  r_3__I_0_SLICE_58 \r_3__I_0/SLICE_58 ( .D1(\r_3__I_0/red_leds_fixed_14 ), 
    .C1(\r_3__I_0/red_leds_fixed_12 ), .B1(\r_3__I_0/red_leds_fixed_13 ), 
    .A1(\r_3__I_0/red_leds_fixed_15 ), .D0(\r_3__I_0/red_leds_fixed_13 ), 
    .C0(\r_3__I_0/red_leds_fixed_15 ), .B0(\r_3__I_0/red_leds_fixed_12 ), 
    .A0(\r_3__I_0/red_leds_fixed_14 ), .DI1(\r_3__I_0/seg7_3_6_N_178_3 ), 
    .DI0(\r_3__I_0/seg7_3_6_N_178_2 ), .CLK(w_clk_video), 
    .F0(\r_3__I_0/seg7_3_6_N_178_2 ), .Q0(\r_3__I_0/seg7_3_2 ), 
    .F1(\r_3__I_0/seg7_3_6_N_178_3 ), .Q1(\r_3__I_0/seg7_3_3 ));
  r_3__I_0_SLICE_59 \r_3__I_0/SLICE_59 ( .D1(\r_3__I_0/red_leds_fixed_14 ), 
    .C1(\r_3__I_0/red_leds_fixed_15 ), .B1(\r_3__I_0/red_leds_fixed_12 ), 
    .A1(\r_3__I_0/red_leds_fixed_13 ), .D0(\r_3__I_0/red_leds_fixed_13 ), 
    .C0(\r_3__I_0/red_leds_fixed_14 ), .B0(\r_3__I_0/red_leds_fixed_15 ), 
    .A0(\r_3__I_0/red_leds_fixed_12 ), .DI1(\r_3__I_0/seg7_3_6_N_178_5 ), 
    .DI0(\r_3__I_0/seg7_3_6_N_178_4 ), .CLK(w_clk_video), 
    .F0(\r_3__I_0/seg7_3_6_N_178_4 ), .Q0(\r_3__I_0/seg7_3_4 ), 
    .F1(\r_3__I_0/seg7_3_6_N_178_5 ), .Q1(\r_3__I_0/seg7_3_5 ));
  r_3__I_0_SLICE_60 \r_3__I_0/SLICE_60 ( .D0(\r_3__I_0/red_leds_fixed_14 ), 
    .C0(\r_3__I_0/red_leds_fixed_12 ), .B0(\r_3__I_0/red_leds_fixed_13 ), 
    .A0(\r_3__I_0/red_leds_fixed_15 ), .DI0(\r_3__I_0/seg7_3_6_N_178_6 ), 
    .CLK(w_clk_video), .F0(\r_3__I_0/seg7_3_6_N_178_6 ), 
    .Q0(\r_3__I_0/seg7_3_6 ));
  r_3__I_0_SLICE_61 \r_3__I_0/SLICE_61 ( .D1(\r_3__I_0/segments_fixed_16 ), 
    .C1(\r_3__I_0/segments_fixed_18 ), .B1(\r_3__I_0/segments_fixed_19 ), 
    .A1(\r_3__I_0/segments_fixed_17 ), .D0(\r_3__I_0/segments_fixed_18 ), 
    .C0(\r_3__I_0/segments_fixed_17 ), .B0(\r_3__I_0/segments_fixed_19 ), 
    .A0(\r_3__I_0/segments_fixed_16 ), .DI1(\r_3__I_0/seg7_4_6_N_185_1 ), 
    .DI0(\r_3__I_0/seg7_4_6_N_185_0 ), .CLK(w_clk_video), 
    .F0(\r_3__I_0/seg7_4_6_N_185_0 ), .Q0(\r_3__I_0/seg7_4_0 ), 
    .F1(\r_3__I_0/seg7_4_6_N_185_1 ), .Q1(\r_3__I_0/seg7_4_1 ));
  r_3__I_0_SLICE_62 \r_3__I_0/SLICE_62 ( .D1(\r_3__I_0/segments_fixed_18 ), 
    .C1(\r_3__I_0/segments_fixed_16 ), .B1(\r_3__I_0/segments_fixed_17 ), 
    .A1(\r_3__I_0/segments_fixed_19 ), .D0(\r_3__I_0/segments_fixed_17 ), 
    .C0(\r_3__I_0/segments_fixed_19 ), .B0(\r_3__I_0/segments_fixed_16 ), 
    .A0(\r_3__I_0/segments_fixed_18 ), .DI1(\r_3__I_0/seg7_4_6_N_185_3 ), 
    .DI0(\r_3__I_0/seg7_4_6_N_185_2 ), .CLK(w_clk_video), 
    .F0(\r_3__I_0/seg7_4_6_N_185_2 ), .Q0(\r_3__I_0/seg7_4_2 ), 
    .F1(\r_3__I_0/seg7_4_6_N_185_3 ), .Q1(\r_3__I_0/seg7_4_3 ));
  r_3__I_0_SLICE_63 \r_3__I_0/SLICE_63 ( .D1(\r_3__I_0/segments_fixed_18 ), 
    .C1(\r_3__I_0/segments_fixed_19 ), .B1(\r_3__I_0/segments_fixed_16 ), 
    .A1(\r_3__I_0/segments_fixed_17 ), .D0(\r_3__I_0/segments_fixed_17 ), 
    .C0(\r_3__I_0/segments_fixed_18 ), .B0(\r_3__I_0/segments_fixed_19 ), 
    .A0(\r_3__I_0/segments_fixed_16 ), .DI1(\r_3__I_0/seg7_4_6_N_185_5 ), 
    .DI0(\r_3__I_0/seg7_4_6_N_185_4 ), .CLK(w_clk_video), 
    .F0(\r_3__I_0/seg7_4_6_N_185_4 ), .Q0(\r_3__I_0/seg7_4_4 ), 
    .F1(\r_3__I_0/seg7_4_6_N_185_5 ), .Q1(\r_3__I_0/seg7_4_5 ));
  r_3__I_0_SLICE_64 \r_3__I_0/SLICE_64 ( .D0(\r_3__I_0/segments_fixed_18 ), 
    .C0(\r_3__I_0/segments_fixed_16 ), .B0(\r_3__I_0/segments_fixed_17 ), 
    .A0(\r_3__I_0/segments_fixed_19 ), .DI0(\r_3__I_0/seg7_4_6_N_185_6 ), 
    .CLK(w_clk_video), .F0(\r_3__I_0/seg7_4_6_N_185_6 ), 
    .Q0(\r_3__I_0/seg7_4_6 ));
  r_3__I_0_SLICE_65 \r_3__I_0/SLICE_65 ( .D1(\r_3__I_0/segments_fixed_20 ), 
    .C1(\r_3__I_0/segments_fixed_22 ), .B1(\r_3__I_0/segments_fixed_23 ), 
    .A1(\r_3__I_0/segments_fixed_21 ), .D0(\r_3__I_0/segments_fixed_22 ), 
    .C0(\r_3__I_0/segments_fixed_21 ), .B0(\r_3__I_0/segments_fixed_23 ), 
    .A0(\r_3__I_0/segments_fixed_20 ), .DI1(\r_3__I_0/seg7_5_6_N_192_1 ), 
    .DI0(\r_3__I_0/seg7_5_6_N_192_0 ), .CLK(w_clk_video), 
    .F0(\r_3__I_0/seg7_5_6_N_192_0 ), .Q0(\r_3__I_0/seg7_5_0 ), 
    .F1(\r_3__I_0/seg7_5_6_N_192_1 ), .Q1(\r_3__I_0/seg7_5_1 ));
  r_3__I_0_SLICE_66 \r_3__I_0/SLICE_66 ( .D1(\r_3__I_0/segments_fixed_22 ), 
    .C1(\r_3__I_0/segments_fixed_20 ), .B1(\r_3__I_0/segments_fixed_21 ), 
    .A1(\r_3__I_0/segments_fixed_23 ), .D0(\r_3__I_0/segments_fixed_21 ), 
    .C0(\r_3__I_0/segments_fixed_23 ), .B0(\r_3__I_0/segments_fixed_20 ), 
    .A0(\r_3__I_0/segments_fixed_22 ), .DI1(\r_3__I_0/seg7_5_6_N_192_3 ), 
    .DI0(\r_3__I_0/seg7_5_6_N_192_2 ), .CLK(w_clk_video), 
    .F0(\r_3__I_0/seg7_5_6_N_192_2 ), .Q0(\r_3__I_0/seg7_5_2 ), 
    .F1(\r_3__I_0/seg7_5_6_N_192_3 ), .Q1(\r_3__I_0/seg7_5_3 ));
  r_3__I_0_SLICE_67 \r_3__I_0/SLICE_67 ( .D1(\r_3__I_0/segments_fixed_22 ), 
    .C1(\r_3__I_0/segments_fixed_23 ), .B1(\r_3__I_0/segments_fixed_20 ), 
    .A1(\r_3__I_0/segments_fixed_21 ), .D0(\r_3__I_0/segments_fixed_21 ), 
    .C0(\r_3__I_0/segments_fixed_22 ), .B0(\r_3__I_0/segments_fixed_23 ), 
    .A0(\r_3__I_0/segments_fixed_20 ), .DI1(\r_3__I_0/seg7_5_6_N_192_5 ), 
    .DI0(\r_3__I_0/seg7_5_6_N_192_4 ), .CLK(w_clk_video), 
    .F0(\r_3__I_0/seg7_5_6_N_192_4 ), .Q0(\r_3__I_0/seg7_5_4 ), 
    .F1(\r_3__I_0/seg7_5_6_N_192_5 ), .Q1(\r_3__I_0/seg7_5_5 ));
  r_3__I_0_SLICE_68 \r_3__I_0/SLICE_68 ( .D0(\r_3__I_0/segments_fixed_22 ), 
    .C0(\r_3__I_0/segments_fixed_20 ), .B0(\r_3__I_0/segments_fixed_21 ), 
    .A0(\r_3__I_0/segments_fixed_23 ), .DI0(\r_3__I_0/seg7_5_6_N_192_6 ), 
    .CLK(w_clk_video), .F0(\r_3__I_0/seg7_5_6_N_192_6 ), 
    .Q0(\r_3__I_0/seg7_5_6 ));
  SLICE_75 SLICE_75( .M1(counter_39), .M0(counter_38), 
    .CE(\r_3__I_0/red_leds_fixed_15__N_208 ), .CLK(w_clk_video), .F0(GND_net), 
    .Q0(\r_3__I_0/segments_fixed_22 ), .Q1(\r_3__I_0/segments_fixed_23 ));
  r_3__I_0_u_hvsync_SLICE_76 \r_3__I_0/u_hvsync/SLICE_76 ( 
    .B1(\r_3__I_0/u_hvsync/line_count_11_N_361_1 ), 
    .A1(\r_3__I_0/u_hvsync/n4575 ), 
    .B0(\r_3__I_0/u_hvsync/line_count_11_N_361_0 ), 
    .A0(\r_3__I_0/u_hvsync/n4575 ), .DI1(\r_3__I_0/u_hvsync/n3848 ), 
    .DI0(\r_3__I_0/u_hvsync/n3849 ), .LSR(w_locked), .CLK(\r_3__I_0/w_hsync ), 
    .F0(\r_3__I_0/u_hvsync/n3849 ), .Q0(\r_3__I_0/u_hvsync/w_line_count_0 ), 
    .F1(\r_3__I_0/u_hvsync/n3848 ), .Q1(\r_3__I_0/u_hvsync/w_line_count_1 ));
  r_3__I_0_u_hvsync_SLICE_77 \r_3__I_0/u_hvsync/SLICE_77 ( 
    .B1(\r_3__I_0/u_hvsync/line_count_11_N_361_9 ), 
    .A1(\r_3__I_0/u_hvsync/n4575 ), 
    .B0(\r_3__I_0/u_hvsync/line_count_11_N_361_8 ), 
    .A0(\r_3__I_0/u_hvsync/n4575 ), .DI1(\r_3__I_0/u_hvsync/n3840 ), 
    .DI0(\r_3__I_0/u_hvsync/n3845 ), .LSR(w_locked), .CLK(\r_3__I_0/w_hsync ), 
    .F0(\r_3__I_0/u_hvsync/n3845 ), .Q0(\r_3__I_0/u_hvsync/w_line_count_8 ), 
    .F1(\r_3__I_0/u_hvsync/n3840 ), .Q1(\r_3__I_0/u_hvsync/w_line_count_9 ));
  r_3__I_0_u_hvsync_SLICE_78 \r_3__I_0/u_hvsync/SLICE_78 ( 
    .B1(\r_3__I_0/u_hvsync/line_count_11_N_361_11 ), 
    .A1(\r_3__I_0/u_hvsync/n4575 ), 
    .B0(\r_3__I_0/u_hvsync/line_count_11_N_361_10 ), 
    .A0(\r_3__I_0/u_hvsync/n4575 ), .DI1(\r_3__I_0/u_hvsync/n3838 ), 
    .DI0(\r_3__I_0/u_hvsync/n3839 ), .LSR(w_locked), .CLK(\r_3__I_0/w_hsync ), 
    .F0(\r_3__I_0/u_hvsync/n3839 ), .Q0(\r_3__I_0/u_hvsync/w_line_count_10 ), 
    .F1(\r_3__I_0/u_hvsync/n3838 ), .Q1(\r_3__I_0/u_hvsync/w_line_count_11 ));
  r_3__I_0_u_hvsync_SLICE_79 \r_3__I_0/u_hvsync/SLICE_79 ( 
    .B1(\r_3__I_0/u_hvsync/n20 ), .A1(\r_3__I_0/u_hvsync/n59 ), 
    .B0(\r_3__I_0/u_hvsync/n20 ), .A0(\r_3__I_0/u_hvsync/n60 ), 
    .DI1(\r_3__I_0/u_hvsync/n3559 ), .DI0(\r_3__I_0/u_hvsync/n3535 ), 
    .LSR(w_locked), .CLK(w_clk_video), .F0(\r_3__I_0/u_hvsync/n3535 ), 
    .Q0(\r_3__I_0/u_hvsync/w_pixel_count_0 ), .F1(\r_3__I_0/u_hvsync/n3559 ), 
    .Q1(\r_3__I_0/u_hvsync/w_pixel_count_1 ));
  r_3__I_0_SLICE_80 \r_3__I_0/SLICE_80 ( .B1(\r_3__I_0/w_pixel_count_10 ), 
    .A1(\r_3__I_0/w_pixel_count_9 ), .D0(\r_3__I_0/w_pixel_count_9 ), 
    .C0(\r_3__I_0/u_hvsync/n18 ), .B0(\r_3__I_0/u_hvsync/n3882 ), 
    .A0(\r_3__I_0/w_pixel_count_10 ), .DI0(\r_3__I_0/u_hvsync/hsync_N_374 ), 
    .LSR(w_locked), .CLK(w_clk_video), .F0(\r_3__I_0/u_hvsync/hsync_N_374 ), 
    .Q0(\r_3__I_0/w_hsync ), .F1(\r_3__I_0/n4592 ));
  r_3__I_0_u_hvsync_SLICE_81 \r_3__I_0/u_hvsync/SLICE_81 ( 
    .B1(\r_3__I_0/u_hvsync/line_count_11_N_361_3 ), 
    .A1(\r_3__I_0/u_hvsync/n4575 ), 
    .B0(\r_3__I_0/u_hvsync/line_count_11_N_361_2 ), 
    .A0(\r_3__I_0/u_hvsync/n4575 ), .DI1(\r_3__I_0/u_hvsync/n3846 ), 
    .DI0(\r_3__I_0/u_hvsync/n3847 ), .LSR(w_locked), .CLK(\r_3__I_0/w_hsync ), 
    .F0(\r_3__I_0/u_hvsync/n3847 ), .Q0(\r_3__I_0/w_line_count_2 ), 
    .F1(\r_3__I_0/u_hvsync/n3846 ), .Q1(\r_3__I_0/w_line_count_3 ));
  r_3__I_0_u_hvsync_SLICE_82 \r_3__I_0/u_hvsync/SLICE_82 ( 
    .B1(\r_3__I_0/u_hvsync/line_count_11_N_361_5 ), 
    .A1(\r_3__I_0/u_hvsync/n4575 ), 
    .B0(\r_3__I_0/u_hvsync/line_count_11_N_361_4 ), 
    .A0(\r_3__I_0/u_hvsync/n4575 ), .DI1(\r_3__I_0/u_hvsync/n3842 ), 
    .DI0(\r_3__I_0/u_hvsync/n3841 ), .LSR(w_locked), .CLK(\r_3__I_0/w_hsync ), 
    .F0(\r_3__I_0/u_hvsync/n3841 ), .Q0(\r_3__I_0/w_line_count_4 ), 
    .F1(\r_3__I_0/u_hvsync/n3842 ), .Q1(\r_3__I_0/w_line_count_5 ));
  r_3__I_0_u_hvsync_SLICE_83 \r_3__I_0/u_hvsync/SLICE_83 ( 
    .B1(\r_3__I_0/u_hvsync/line_count_11_N_361_7 ), 
    .A1(\r_3__I_0/u_hvsync/n4575 ), 
    .B0(\r_3__I_0/u_hvsync/line_count_11_N_361_6 ), 
    .A0(\r_3__I_0/u_hvsync/n4575 ), .DI1(\r_3__I_0/u_hvsync/n3844 ), 
    .DI0(\r_3__I_0/u_hvsync/n3843 ), .LSR(w_locked), .CLK(\r_3__I_0/w_hsync ), 
    .F0(\r_3__I_0/u_hvsync/n3843 ), .Q0(\r_3__I_0/w_line_count_6 ), 
    .F1(\r_3__I_0/u_hvsync/n3844 ), .Q1(\r_3__I_0/w_line_count_7 ));
  r_3__I_0_u_hvsync_SLICE_84 \r_3__I_0/u_hvsync/SLICE_84 ( 
    .B1(\r_3__I_0/u_hvsync/n20 ), .A1(\r_3__I_0/u_hvsync/n57 ), 
    .B0(\r_3__I_0/u_hvsync/n20 ), .A0(\r_3__I_0/u_hvsync/n58 ), 
    .DI1(\r_3__I_0/u_hvsync/n3555 ), .DI0(\r_3__I_0/u_hvsync/n3557 ), 
    .LSR(w_locked), .CLK(w_clk_video), .F0(\r_3__I_0/u_hvsync/n3557 ), 
    .Q0(\r_3__I_0/w_pixel_count_2 ), .F1(\r_3__I_0/u_hvsync/n3555 ), 
    .Q1(\r_3__I_0/w_pixel_count_3 ));
  r_3__I_0_u_hvsync_SLICE_85 \r_3__I_0/u_hvsync/SLICE_85 ( 
    .B1(\r_3__I_0/u_hvsync/n20 ), .A1(\r_3__I_0/u_hvsync/n55 ), 
    .B0(\r_3__I_0/u_hvsync/n20 ), .A0(\r_3__I_0/u_hvsync/n56 ), 
    .DI1(\r_3__I_0/u_hvsync/n3551 ), .DI0(\r_3__I_0/u_hvsync/n3553 ), 
    .LSR(w_locked), .CLK(w_clk_video), .F0(\r_3__I_0/u_hvsync/n3553 ), 
    .Q0(\r_3__I_0/w_pixel_count_4 ), .F1(\r_3__I_0/u_hvsync/n3551 ), 
    .Q1(\r_3__I_0/w_pixel_count_5 ));
  r_3__I_0_u_hvsync_SLICE_86 \r_3__I_0/u_hvsync/SLICE_86 ( 
    .B1(\r_3__I_0/u_hvsync/n20 ), .A1(\r_3__I_0/u_hvsync/n53 ), 
    .B0(\r_3__I_0/u_hvsync/n20 ), .A0(\r_3__I_0/u_hvsync/n54 ), 
    .DI1(\r_3__I_0/u_hvsync/n3547 ), .DI0(\r_3__I_0/u_hvsync/n3549 ), 
    .LSR(w_locked), .CLK(w_clk_video), .F0(\r_3__I_0/u_hvsync/n3549 ), 
    .Q0(\r_3__I_0/w_pixel_count_6 ), .F1(\r_3__I_0/u_hvsync/n3547 ), 
    .Q1(\r_3__I_0/w_pixel_count_7 ));
  r_3__I_0_u_hvsync_SLICE_87 \r_3__I_0/u_hvsync/SLICE_87 ( 
    .B1(\r_3__I_0/u_hvsync/n20 ), .A1(\r_3__I_0/u_hvsync/n51 ), 
    .B0(\r_3__I_0/u_hvsync/n20 ), .A0(\r_3__I_0/u_hvsync/n52 ), 
    .DI1(\r_3__I_0/u_hvsync/n3543 ), .DI0(\r_3__I_0/u_hvsync/n3545 ), 
    .LSR(w_locked), .CLK(w_clk_video), .F0(\r_3__I_0/u_hvsync/n3545 ), 
    .Q0(\r_3__I_0/w_pixel_count_8 ), .F1(\r_3__I_0/u_hvsync/n3543 ), 
    .Q1(\r_3__I_0/w_pixel_count_9 ));
  r_3__I_0_u_hvsync_SLICE_88 \r_3__I_0/u_hvsync/SLICE_88 ( 
    .A1(\r_3__I_0/w_pixel_count_8 ), .B0(\r_3__I_0/u_hvsync/n20 ), 
    .A0(\r_3__I_0/u_hvsync/n50 ), .DI0(\r_3__I_0/u_hvsync/n3541 ), 
    .LSR(w_locked), .CLK(w_clk_video), .F0(\r_3__I_0/u_hvsync/n3541 ), 
    .Q0(\r_3__I_0/w_pixel_count_10 ), .F1(\r_3__I_0/led_idx_3 ));
  r_3__I_0_u_hvsync_SLICE_89 \r_3__I_0/u_hvsync/SLICE_89 ( 
    .D1(\r_3__I_0/w_line_count_3 ), .C1(\r_3__I_0/w_line_count_2 ), 
    .B1(\r_3__I_0/n4599 ), .A1(\r_3__I_0/n3771 ), 
    .D0(\r_3__I_0/u_hvsync/w_line_count_9 ), .C0(\r_3__I_0/u_hvsync/n8 ), 
    .B0(\r_3__I_0/u_hvsync/n4598 ), .A0(\r_3__I_0/u_hvsync/n9 ), 
    .DI0(\r_3__I_0/u_hvsync/vsync_N_377 ), .LSR(w_locked), 
    .CLK(\r_3__I_0/w_hsync ), .F0(\r_3__I_0/u_hvsync/vsync_N_377 ), 
    .Q0(\r_3__I_0/w_vsync ), .F1(\r_3__I_0/u_hvsync/n9 ));
  r_3__I_0_SLICE_90 \r_3__I_0/SLICE_90 ( .B1(vsync_c), 
    .A1(\r_3__I_0/r_vsync_ ), .D0(\r_3__I_0/n4565 ), 
    .C0(\r_3__I_0/h_seg_line4 ), .B0(\r_3__I_0/seg7_4_6 ), 
    .A0(\r_3__I_0/seg7_5_6 ), .M1(vsync_c), .M0(\r_3__I_0/w_vsync ), 
    .CLK(w_clk_video), .F0(\r_3__I_0/n1412 ), .Q0(vsync_c), 
    .F1(\r_3__I_0/red_leds_fixed_15__N_208 ), .Q1(\r_3__I_0/r_vsync_ ));
  r_3__I_0_mux_203_i3_SLICE_91 \r_3__I_0/mux_203_i3/SLICE_91 ( 
    .D1(\r_3__I_0/n8 ), .C1(\r_3__I_0/h_seg_line1 ), .B1(\r_3__I_0/n7 ), 
    .A1(\r_3__I_0/h_seg_line4 ), .D0(\r_3__I_0/n40 ), .C0(\r_3__I_0/n3252 ), 
    .B0(\r_3__I_0/n1534 ), .A0(\r_3__I_0/vr_seg_line2 ), .M0(\r_3__I_0/n1537 ), 
    .OFX0(\r_3__I_0/color_2_N_214_2 ));
  r_3__I_0_mux_137_i2_SLICE_92 \r_3__I_0/mux_137_i2/SLICE_92 ( 
    .A1(\r_3__I_0/seg7_2_1 ), .C0(\r_3__I_0/vr_seg_line3 ), 
    .B0(\r_3__I_0/seg7_3_1 ), .A0(\r_3__I_0/seg7_1_5 ), 
    .M0(\r_3__I_0/vr_seg_line2 ), .OFX0(\r_3__I_0/n1186 ));
  r_3__I_0_mux_183_i1_SLICE_93 \r_3__I_0/mux_183_i1/SLICE_93 ( 
    .D1(\r_3__I_0/n1839 ), .C1(\r_3__I_0/n4449 ), .B1(\r_3__I_0/n4555 ), 
    .A1(\r_3__I_0/n1431 ), .C0(\r_3__I_0/vr_seg_line2 ), 
    .B0(\r_3__I_0/seg7_2_2 ), .A0(\r_3__I_0/n1843 ), .M1(\r_3__I_0/n4548 ), 
    .M0(\r_3__I_0/n4087 ), .FXB(\r_3__I_0/n1875 ), .FXA(\r_3__I_0/n1855 ), 
    .OFX0(\r_3__I_0/n1875 ), .OFX1(\r_3__I_0/n2108 ));
  r_3__I_0_mux_179_i2_SLICE_94 \r_3__I_0/mux_179_i2/SLICE_94 ( 
    .A1(\r_3__I_0/seg7_2_2 ), .C0(\r_3__I_0/vr_seg_line3 ), 
    .B0(\r_3__I_0/seg7_3_2 ), .A0(\r_3__I_0/seg7_1_4 ), 
    .M0(\r_3__I_0/vr_seg_line2 ), .OFX0(\r_3__I_0/n1858 ));
  r_3__I_0_mux_182_i2_SLICE_95 \r_3__I_0/mux_182_i2/SLICE_95 ( 
    .D1(\r_3__I_0/n1862 ), .C1(\r_3__I_0/n1431 ), .B1(\r_3__I_0/n3831 ), 
    .A1(\r_3__I_0/n4552 ), .C0(\r_3__I_0/vl_seg_line2 ), 
    .B0(\r_3__I_0/seg7_2_4 ), .A0(\r_3__I_0/seg7_3_4 ), .M1(\r_3__I_0/n4087 ), 
    .M0(\r_3__I_0/n4553 ), .FXB(\r_3__I_0/n1870 ), .FXA(\r_3__I_0/n1858 ), 
    .OFX0(\r_3__I_0/n1870 ), .OFX1(\r_3__I_0/n1874 ));
  r_3__I_0_mux_140_i1_SLICE_96 \r_3__I_0/mux_140_i1/SLICE_96 ( 
    .D1(\r_3__I_0/n1167 ), .C1(\r_3__I_0/n1191 ), .B1(\r_3__I_0/n4562 ), 
    .A1(\r_3__I_0/n4558 ), .C0(\r_3__I_0/vr_seg_line2 ), 
    .B0(\r_3__I_0/seg7_2_1 ), .A0(\r_3__I_0/n1171 ), .M1(\r_3__I_0/n4549 ), 
    .M0(\r_3__I_0/n4550 ), .FXB(\r_3__I_0/n1199 ), .FXA(\r_3__I_0/n1183 ), 
    .OFX0(\r_3__I_0/n1199 ), .OFX1(\r_3__I_0/n1203 ));
  r_3__I_0_i4054_SLICE_97 \r_3__I_0/i4054/SLICE_97 ( .B1(\r_3__I_0/n3831 ), 
    .A1(\r_3__I_0/n4446 ), .D0(\r_3__I_0/seg7_1_2 ), .C0(\r_3__I_0/seg7_0_2 ), 
    .B0(\r_3__I_0/n4580 ), .A0(\r_3__I_0/n4566 ), .M0(\r_3__I_0/n1431 ), 
    .OFX0(\r_3__I_0/n4449 ));
  r_3__I_0_i4027_SLICE_98 \r_3__I_0/i4027/SLICE_98 ( 
    .D1(\r_3__I_0/w_pixel_count_4 ), .C1(\r_3__I_0/color_2_N_211_0 ), 
    .B1(\r_3__I_0/w_pixel_count_10 ), .A1(\r_3__I_0/w_pixel_count_9 ), 
    .D0(\r_3__I_0/current_red_led_N_256_0 ), .C0(\r_3__I_0/seg7_0_0 ), 
    .B0(\r_3__I_0/n4581 ), .A0(\r_3__I_0/color_2__N_220 ), 
    .M0(\r_3__I_0/color_2__N_205 ), .OFX0(\r_3__I_0/n4386 ));
  r_3__I_0_mux_203_i1_SLICE_99 \r_3__I_0/mux_203_i1/SLICE_99 ( 
    .D1(\r_3__I_0/n740 ), .C1(\r_3__I_0/n4414 ), .B1(\r_3__I_0/n4560 ), 
    .A1(\r_3__I_0/color_2__N_205 ), .C0(\r_3__I_0/h_seg_line1 ), 
    .B0(\r_3__I_0/seg7_1_0 ), .A0(\r_3__I_0/n744 ), .M0(\r_3__I_0/n4551 ), 
    .OFX0(\r_3__I_0/color_2_N_214_0 ));
  r_3__I_0_mux_201_i2_SLICE_100 \r_3__I_0/mux_201_i2/SLICE_100 ( 
    .C1(\r_3__I_0/h_seg_line0 ), .B1(\r_3__I_0/seg7_0_6 ), 
    .A1(\r_3__I_0/n1423 ), .D0(\r_3__I_0/n1854 ), .C0(\r_3__I_0/n1874 ), 
    .B0(\r_3__I_0/n4549 ), .A0(\r_3__I_0/n1431 ), .M0(\r_3__I_0/n1206 ), 
    .OFX0(\r_3__I_0/n2111 ));
  r_3__I_0_mux_136_i2_SLICE_101 \r_3__I_0/mux_136_i2/SLICE_101 ( 
    .D1(\r_3__I_0/n1174 ), .C1(\r_3__I_0/seg7_4_1 ), .B1(\r_3__I_0/n4566 ), 
    .A1(\r_3__I_0/n4586 ), .D0(\r_3__I_0/vl_seg_line5 ), 
    .C0(\r_3__I_0/vl_seg_line4 ), .B0(\r_3__I_0/seg7_4_5 ), 
    .A0(\r_3__I_0/seg7_5_5 ), .M0(\r_3__I_0/n4072 ), .OFX0(\r_3__I_0/n1182 ));
  r_3__I_0_mux_178_i2_SLICE_102 \r_3__I_0/mux_178_i2/SLICE_102 ( 
    .D1(\r_3__I_0/n1846 ), .C1(\r_3__I_0/seg7_4_2 ), .B1(\r_3__I_0/n4566 ), 
    .A1(\r_3__I_0/n4586 ), .D0(\r_3__I_0/vl_seg_line5 ), 
    .C0(\r_3__I_0/vl_seg_line4 ), .B0(\r_3__I_0/seg7_4_4 ), 
    .A0(\r_3__I_0/seg7_5_4 ), .M0(\r_3__I_0/n4072 ), .OFX0(\r_3__I_0/n1854 ));
  r_3__I_0_mux_178_i1_SLICE_103 \r_3__I_0/mux_178_i1/SLICE_103 ( 
    .D1(\r_3__I_0/n1847 ), .C1(\r_3__I_0/seg7_4_2 ), .B1(\r_3__I_0/n4566 ), 
    .A1(\r_3__I_0/n4586 ), .D0(\r_3__I_0/vl_seg_line5 ), 
    .C0(\r_3__I_0/vl_seg_line4 ), .B0(\r_3__I_0/seg7_4_4 ), 
    .A0(\r_3__I_0/seg7_5_4 ), .M0(\r_3__I_0/n4072 ), .OFX0(\r_3__I_0/n1855 ));
  r_3__I_0_mux_136_i1_SLICE_104 \r_3__I_0/mux_136_i1/SLICE_104 ( 
    .D1(\r_3__I_0/n1175 ), .C1(\r_3__I_0/seg7_4_1 ), .B1(\r_3__I_0/n4566 ), 
    .A1(\r_3__I_0/n4586 ), .D0(\r_3__I_0/vl_seg_line5 ), 
    .C0(\r_3__I_0/vl_seg_line4 ), .B0(\r_3__I_0/seg7_4_5 ), 
    .A0(\r_3__I_0/seg7_5_5 ), .M0(\r_3__I_0/n4072 ), .OFX0(\r_3__I_0/n1183 ));
  r_3__I_0_i3817_SLICE_105 \r_3__I_0/i3817/SLICE_105 ( 
    .C1(\r_3__I_0/segments_fixed_0 ), .B1(\r_3__I_0/red_leds_fixed_1 ), 
    .A1(\r_3__I_0/w_pixel_count_5 ), .C0(\r_3__I_0/segments_fixed_2 ), 
    .B0(\r_3__I_0/segments_fixed_3 ), .A0(\r_3__I_0/w_pixel_count_5 ), 
    .M0(\r_3__I_0/w_pixel_count_6 ), .OFX0(\r_3__I_0/n4159 ));
  r_3__I_0_mux_139_i2_SLICE_106 \r_3__I_0/mux_139_i2/SLICE_106 ( 
    .D1(\r_3__I_0/seg7_1_1 ), .C1(\r_3__I_0/seg7_0_1 ), .B1(\r_3__I_0/n4580 ), 
    .A1(\r_3__I_0/n4566 ), .C0(\r_3__I_0/vl_seg_line2 ), 
    .B0(\r_3__I_0/seg7_2_5 ), .A0(\r_3__I_0/seg7_3_5 ), .M1(\r_3__I_0/n4550 ), 
    .M0(\r_3__I_0/n4555 ), .FXB(\r_3__I_0/n1194 ), .FXA(\r_3__I_0/n1186 ), 
    .OFX0(\r_3__I_0/n1194 ), .OFX1(\r_3__I_0/n1198 ));
  r_3__I_0_i3818_SLICE_107 \r_3__I_0/i3818/SLICE_107 ( 
    .C1(\r_3__I_0/segments_fixed_4 ), .B1(\r_3__I_0/segments_fixed_5 ), 
    .A1(\r_3__I_0/w_pixel_count_5 ), .C0(\r_3__I_0/segments_fixed_6 ), 
    .B0(\r_3__I_0/green_leds_fixed_8 ), .A0(\r_3__I_0/w_pixel_count_5 ), 
    .M1(\r_3__I_0/n4590 ), .M0(\r_3__I_0/w_pixel_count_6 ), 
    .FXB(\r_3__I_0/n4160 ), .FXA(\r_3__I_0/n4159 ), .OFX0(\r_3__I_0/n4160 ), 
    .OFX1(\r_3__I_0/n4163 ));
  r_3__I_0_i4051_SLICE_108 \r_3__I_0/i4051/SLICE_108 ( 
    .C1(\r_3__I_0/h_seg_line1 ), .B1(\r_3__I_0/seg7_1_3 ), 
    .A1(\r_3__I_0/n2088 ), .C0(\r_3__I_0/seg7_0_3 ), 
    .B0(\r_3__I_0/h_seg_line0 ), .A0(\r_3__I_0/n2084 ), .M0(\r_3__I_0/n4031 ), 
    .OFX0(\r_3__I_0/n4446 ));
  r_3__I_0_i3819_SLICE_109 \r_3__I_0/i3819/SLICE_109 ( 
    .C1(\r_3__I_0/green_leds_fixed_9 ), .B1(\r_3__I_0/red_leds_fixed_9 ), 
    .A1(\r_3__I_0/w_pixel_count_5 ), .C0(\r_3__I_0/red_leds_fixed_10 ), 
    .B0(\r_3__I_0/red_leds_fixed_11 ), .A0(\r_3__I_0/w_pixel_count_5 ), 
    .M1(\r_3__I_0/led_idx_3 ), .M0(\r_3__I_0/w_pixel_count_6 ), 
    .FXB(\r_3__I_0/n4164 ), .FXA(\r_3__I_0/n4163 ), .OFX0(\r_3__I_0/n4161 ), 
    .OFX1(\r_3__I_0/current_red_led_N_256_0 ));
  r_3__I_0_i4038_SLICE_110 \r_3__I_0/i4038/SLICE_110 ( 
    .D1(\r_3__I_0/w_pixel_count_4 ), .C1(\r_3__I_0/color_2_N_211_0 ), 
    .B1(\r_3__I_0/w_pixel_count_10 ), .A1(\r_3__I_0/w_pixel_count_9 ), 
    .D0(\r_3__I_0/current_red_led_N_256_0 ), .C0(\r_3__I_0/seg7_0_0 ), 
    .B0(\r_3__I_0/n4581 ), .A0(\r_3__I_0/color_2__N_220 ), 
    .M0(\r_3__I_0/color_2__N_205 ), .OFX0(\r_3__I_0/n4414 ));
  r_3__I_0_i3820_SLICE_111 \r_3__I_0/i3820/SLICE_111 ( 
    .C1(\r_3__I_0/red_leds_fixed_12 ), .B1(\r_3__I_0/red_leds_fixed_13 ), 
    .A1(\r_3__I_0/w_pixel_count_5 ), .C0(\r_3__I_0/red_leds_fixed_14 ), 
    .B0(\r_3__I_0/red_leds_fixed_15 ), .A0(\r_3__I_0/w_pixel_count_5 ), 
    .M1(\r_3__I_0/n4590 ), .M0(\r_3__I_0/w_pixel_count_6 ), 
    .FXB(\r_3__I_0/n4162 ), .FXA(\r_3__I_0/n4161 ), .OFX0(\r_3__I_0/n4162 ), 
    .OFX1(\r_3__I_0/n4164 ));
  r_3__I_0_i3832_SLICE_112 \r_3__I_0/i3832/SLICE_112 ( 
    .C1(\r_3__I_0/green_leds_fixed_0 ), .B1(\r_3__I_0/segments_fixed_0 ), 
    .A1(\r_3__I_0/w_pixel_count_5 ), .C0(\r_3__I_0/red_leds_fixed_1 ), 
    .B0(\r_3__I_0/segments_fixed_2 ), .A0(\r_3__I_0/w_pixel_count_5 ), 
    .M0(\r_3__I_0/w_pixel_count_6 ), .OFX0(\r_3__I_0/n4174 ));
  r_3__I_0_i3833_SLICE_113 \r_3__I_0/i3833/SLICE_113 ( 
    .C1(\r_3__I_0/segments_fixed_3 ), .B1(\r_3__I_0/segments_fixed_4 ), 
    .A1(\r_3__I_0/w_pixel_count_5 ), .C0(\r_3__I_0/segments_fixed_5 ), 
    .B0(\r_3__I_0/segments_fixed_6 ), .A0(\r_3__I_0/w_pixel_count_5 ), 
    .M1(\r_3__I_0/n4590 ), .M0(\r_3__I_0/w_pixel_count_6 ), 
    .FXB(\r_3__I_0/n4175 ), .FXA(\r_3__I_0/n4174 ), .OFX0(\r_3__I_0/n4175 ), 
    .OFX1(\r_3__I_0/n4178 ));
  r_3__I_0_i3834_SLICE_114 \r_3__I_0/i3834/SLICE_114 ( 
    .C1(\r_3__I_0/green_leds_fixed_8 ), .B1(\r_3__I_0/green_leds_fixed_9 ), 
    .A1(\r_3__I_0/w_pixel_count_5 ), .C0(\r_3__I_0/red_leds_fixed_9 ), 
    .B0(\r_3__I_0/red_leds_fixed_10 ), .A0(\r_3__I_0/w_pixel_count_5 ), 
    .M1(\r_3__I_0/led_idx_3 ), .M0(\r_3__I_0/w_pixel_count_6 ), 
    .FXB(\r_3__I_0/n4179 ), .FXA(\r_3__I_0/n4178 ), .OFX0(\r_3__I_0/n4176 ), 
    .OFX1(\r_3__I_0/color_2_N_211_0 ));
  r_3__I_0_i3835_SLICE_115 \r_3__I_0/i3835/SLICE_115 ( 
    .C1(\r_3__I_0/red_leds_fixed_11 ), .B1(\r_3__I_0/red_leds_fixed_12 ), 
    .A1(\r_3__I_0/w_pixel_count_5 ), .C0(\r_3__I_0/red_leds_fixed_13 ), 
    .B0(\r_3__I_0/red_leds_fixed_14 ), .A0(\r_3__I_0/w_pixel_count_5 ), 
    .M1(\r_3__I_0/n4590 ), .M0(\r_3__I_0/w_pixel_count_6 ), 
    .FXB(\r_3__I_0/n4177 ), .FXA(\r_3__I_0/n4176 ), .OFX0(\r_3__I_0/n4177 ), 
    .OFX1(\r_3__I_0/n4179 ));
  r_3__I_0_u_hvsync_i1606_SLICE_116 \r_3__I_0/u_hvsync/i1606/SLICE_116 ( 
    .C1(\r_3__I_0/w_pixel_count_7 ), .B1(\r_3__I_0/w_pixel_count_8 ), 
    .A1(\r_3__I_0/w_pixel_count_9 ), .D0(\r_3__I_0/u_hvsync/n3924 ), 
    .C0(\r_3__I_0/w_pixel_count_8 ), .B0(\r_3__I_0/w_pixel_count_5 ), 
    .A0(\r_3__I_0/w_pixel_count_9 ), .M0(\r_3__I_0/u_hvsync/n4595 ), 
    .OFX0(\r_3__I_0/u_hvsync/n3882 ));
  r_3__I_0_SLICE_117 \r_3__I_0/SLICE_117 ( .D1(\r_3__I_0/n3775 ), 
    .C1(\r_3__I_0/n4566 ), .B1(\r_3__I_0/n4592 ), 
    .A1(\r_3__I_0/w_pixel_count_8 ), .D0(\r_3__I_0/w_pixel_count_6 ), 
    .C0(\r_3__I_0/w_pixel_count_7 ), .B0(\r_3__I_0/w_pixel_count_8 ), 
    .A0(\r_3__I_0/n4574 ), .F0(\r_3__I_0/n3775 ), .F1(\r_3__I_0/n4555 ));
  r_3__I_0_SLICE_118 \r_3__I_0/SLICE_118 ( .D1(\r_3__I_0/n1206 ), 
    .C1(\r_3__I_0/n1534 ), .B1(\r_3__I_0/n534 ), .A1(\r_3__I_0/n1530 ), 
    .C0(\r_3__I_0/n1206 ), .B0(\r_3__I_0/n759 ), .A0(\r_3__I_0/n1431 ), 
    .M1(counter_23), .M0(counter_15), .CE(\r_3__I_0/red_leds_fixed_15__N_208 ), 
    .CLK(w_clk_video), .F0(\r_3__I_0/n1534 ), 
    .Q0(\r_3__I_0/green_leds_fixed_0 ), .F1(\r_3__I_0/n1537 ), 
    .Q1(\r_3__I_0/green_leds_fixed_8 ));
  r_3__I_0_SLICE_119 \r_3__I_0/SLICE_119 ( .D1(\r_3__I_0/w_pixel_count_8 ), 
    .C1(\r_3__I_0/n16_adj_386 ), .B1(\r_3__I_0/n2363 ), .A1(\r_3__I_0/n4592 ), 
    .D0(\r_3__I_0/n3910 ), .C0(\r_3__I_0/vl_seg_line0 ), .B0(\r_3__I_0/n4592 ), 
    .A0(\r_3__I_0/n4558 ), .F0(\r_3__I_0/n3252 ), .F1(\r_3__I_0/vl_seg_line0 ));
  r_3__I_0_SLICE_120 \r_3__I_0/SLICE_120 ( .D1(\r_3__I_0/n43 ), 
    .C1(\r_3__I_0/n4586 ), .B1(\r_3__I_0/vl_seg_line2 ), 
    .A1(\r_3__I_0/vl_seg_line1 ), .D0(\r_3__I_0/n4586 ), .C0(\r_3__I_0/n4570 ), 
    .B0(\r_3__I_0/n4591 ), .A0(\r_3__I_0/w_pixel_count_7 ), 
    .F0(\r_3__I_0/vl_seg_line2 ), .F1(\r_3__I_0/n4035 ));
  r_3__I_0_SLICE_121 \r_3__I_0/SLICE_121 ( .D1(\r_3__I_0/w_pixel_count_6 ), 
    .C1(\r_3__I_0/w_pixel_count_7 ), .B1(\r_3__I_0/w_pixel_count_5 ), 
    .A1(\r_3__I_0/n4579 ), .D0(\r_3__I_0/n4570 ), .C0(\r_3__I_0/n4559 ), 
    .B0(\r_3__I_0/w_pixel_count_5 ), .A0(\r_3__I_0/n4566 ), .F0(\r_3__I_0/n5 ), 
    .F1(\r_3__I_0/n4566 ));
  r_3__I_0_SLICE_122 \r_3__I_0/SLICE_122 ( .D1(\r_3__I_0/n2455 ), 
    .C1(\r_3__I_0/n3821 ), .B1(\r_3__I_0/n1431 ), .A1(\r_3__I_0/n4587 ), 
    .D0(\r_3__I_0/w_line_count_7 ), .C0(\r_3__I_0/n3916 ), .B0(\r_3__I_0/n14 ), 
    .A0(\r_3__I_0/n4587 ), .F0(\r_3__I_0/n1431 ), .F1(\r_3__I_0/n1530 ));
  r_3__I_0_SLICE_123 \r_3__I_0/SLICE_123 ( .D1(\r_3__I_0/w_pixel_count_5 ), 
    .C1(\r_3__I_0/n4586 ), .B1(\r_3__I_0/n4593 ), .A1(\r_3__I_0/n4564 ), 
    .D0(\r_3__I_0/w_pixel_count_6 ), .C0(\r_3__I_0/w_pixel_count_7 ), 
    .B0(\r_3__I_0/w_pixel_count_5 ), .A0(\r_3__I_0/n4579 ), 
    .F0(\r_3__I_0/n4564 ), .F1(\r_3__I_0/vl_seg_line5 ));
  r_3__I_0_SLICE_124 \r_3__I_0/SLICE_124 ( .D1(\r_3__I_0/n4578 ), 
    .C1(\r_3__I_0/w_pixel_count_5 ), .B1(\r_3__I_0/n4577 ), 
    .A1(\r_3__I_0/u_hvsync/n4595 ), .D0(\r_3__I_0/h_seg_line3 ), 
    .C0(\r_3__I_0/n4593 ), .B0(\r_3__I_0/n16 ), .A0(\r_3__I_0/n4577 ), 
    .F0(\r_3__I_0/n7 ), .F1(\r_3__I_0/h_seg_line3 ));
  r_3__I_0_SLICE_125 \r_3__I_0/SLICE_125 ( .D1(\r_3__I_0/u_hvsync/n4_adj_384 ), 
    .C1(\r_3__I_0/u_hvsync/n2212 ), .B1(\r_3__I_0/w_pixel_count_2 ), 
    .A1(\r_3__I_0/n4594 ), .D0(\r_3__I_0/u_hvsync/n3807 ), 
    .C0(\r_3__I_0/u_hvsync/n14 ), .B0(\r_3__I_0/w_pixel_count_6 ), 
    .A0(\r_3__I_0/u_hvsync/n2212 ), .M1(counter_20), .M0(counter_19), 
    .CE(\r_3__I_0/red_leds_fixed_15__N_208 ), .CLK(w_clk_video), 
    .F0(\r_3__I_0/u_hvsync/n20 ), .Q0(\r_3__I_0/segments_fixed_3 ), 
    .F1(\r_3__I_0/u_hvsync/n3807 ), .Q1(\r_3__I_0/segments_fixed_4 ));
  r_3__I_0_SLICE_126 \r_3__I_0/SLICE_126 ( .D1(\r_3__I_0/n16 ), 
    .C1(\r_3__I_0/n4593 ), .B1(\r_3__I_0/n4584 ), .A1(\r_3__I_0/n4586 ), 
    .D0(\r_3__I_0/n4565 ), .C0(\r_3__I_0/h_seg_line4 ), 
    .B0(\r_3__I_0/seg7_4_0 ), .A0(\r_3__I_0/seg7_5_0 ), .F0(\r_3__I_0/n740 ), 
    .F1(\r_3__I_0/n4565 ));
  r_3__I_0_SLICE_127 \r_3__I_0/SLICE_127 ( .D1(\r_3__I_0/n3834 ), 
    .C1(\r_3__I_0/n4591 ), .B1(\r_3__I_0/w_pixel_count_7 ), 
    .A1(\r_3__I_0/n4586 ), .D0(\r_3__I_0/n4565 ), .C0(\r_3__I_0/h_seg_line4 ), 
    .B0(\r_3__I_0/seg7_4_0 ), .A0(\r_3__I_0/seg7_5_0 ), .F0(\r_3__I_0/n739 ), 
    .F1(\r_3__I_0/h_seg_line4 ));
  r_3__I_0_SLICE_128 \r_3__I_0/SLICE_128 ( .C1(\r_3__I_0/w_pixel_count_8 ), 
    .B1(\r_3__I_0/w_pixel_count_10 ), .A1(\r_3__I_0/w_pixel_count_9 ), 
    .D0(\r_3__I_0/w_pixel_count_7 ), .C0(\r_3__I_0/n4580 ), 
    .B0(\r_3__I_0/w_pixel_count_6 ), .A0(\r_3__I_0/n4574 ), 
    .F0(\r_3__I_0/n4558 ), .F1(\r_3__I_0/n4580 ));
  r_3__I_0_SLICE_129 \r_3__I_0/SLICE_129 ( .C1(\r_3__I_0/w_pixel_count_8 ), 
    .B1(\r_3__I_0/w_pixel_count_10 ), .A1(\r_3__I_0/w_pixel_count_9 ), 
    .D0(\r_3__I_0/h_seg_line0 ), .C0(\r_3__I_0/n4586 ), .B0(\r_3__I_0/n4583 ), 
    .A0(\r_3__I_0/n3834 ), .F0(\r_3__I_0/n8 ), .F1(\r_3__I_0/n4586 ));
  r_3__I_0_SLICE_130 \r_3__I_0/SLICE_130 ( .D1(\r_3__I_0/vl_seg_line1 ), 
    .C1(\r_3__I_0/vr_seg_line3 ), .B1(\r_3__I_0/vr_seg_line2 ), 
    .A1(\r_3__I_0/n4562 ), .D0(\r_3__I_0/n4586 ), 
    .C0(\r_3__I_0/w_pixel_count_7 ), .B0(\r_3__I_0/w_pixel_count_6 ), 
    .A0(\r_3__I_0/n4574 ), .F0(\r_3__I_0/vr_seg_line3 ), .F1(\r_3__I_0/n4223 ));
  r_3__I_0_SLICE_131 \r_3__I_0/SLICE_131 ( .D1(\r_3__I_0/w_line_count_6 ), 
    .C1(\r_3__I_0/n2311 ), .B1(\r_3__I_0/n12 ), .A1(\r_3__I_0/n1514 ), 
    .D0(\r_3__I_0/n739 ), .C0(\r_3__I_0/n4386 ), .B0(\r_3__I_0/n4560 ), 
    .A0(\r_3__I_0/color_2__N_205 ), .F0(\r_3__I_0/n2115 ), 
    .F1(\r_3__I_0/color_2__N_205 ));
  r_3__I_0_SLICE_132 \r_3__I_0/SLICE_132 ( .D1(\r_3__I_0/w_pixel_count_4 ), 
    .C1(\r_3__I_0/w_pixel_count_3 ), .B1(\r_3__I_0/w_pixel_count_2 ), 
    .A1(\r_3__I_0/n4596 ), .D0(\r_3__I_0/w_pixel_count_6 ), 
    .C0(\r_3__I_0/w_pixel_count_7 ), .B0(\r_3__I_0/w_pixel_count_5 ), 
    .A0(\r_3__I_0/n4579 ), .F0(\r_3__I_0/n43 ), .F1(\r_3__I_0/n4579 ));
  r_3__I_0_SLICE_133 \r_3__I_0/SLICE_133 ( .C1(\r_3__I_0/n4569 ), 
    .B1(\r_3__I_0/seg7_2_0 ), .A1(\r_3__I_0/seg7_3_0 ), .D0(\r_3__I_0/n3834 ), 
    .C0(\r_3__I_0/n4586 ), .B0(\r_3__I_0/n4591 ), 
    .A0(\r_3__I_0/w_pixel_count_7 ), .F0(\r_3__I_0/n4569 ), 
    .F1(\r_3__I_0/n744 ));
  r_3__I_0_SLICE_134 \r_3__I_0/SLICE_134 ( .D1(\r_3__I_0/n4069 ), 
    .C1(\r_3__I_0/vr_seg_line3 ), .B1(\r_3__I_0/vr_seg_line2 ), 
    .A1(\r_3__I_0/n4562 ), .D0(\r_3__I_0/w_pixel_count_7 ), 
    .C0(\r_3__I_0/w_pixel_count_8 ), .B0(\r_3__I_0/n4568 ), 
    .A0(\r_3__I_0/n4592 ), .F0(\r_3__I_0/vr_seg_line2 ), .F1(\r_3__I_0/n4226 ));
  r_3__I_0_SLICE_135 \r_3__I_0/SLICE_135 ( .D1(\r_3__I_0/n4592 ), 
    .C1(\r_3__I_0/w_pixel_count_8 ), .B1(\r_3__I_0/n4564 ), 
    .A1(\r_3__I_0/n2367 ), .B0(\r_3__I_0/n3775 ), .A0(\r_3__I_0/n4556 ), 
    .F0(\r_3__I_0/n3910 ), .F1(\r_3__I_0/n4556 ));
  r_3__I_0_SLICE_136 \r_3__I_0/SLICE_136 ( .C1(\r_3__I_0/w_pixel_count_6 ), 
    .B1(\r_3__I_0/w_pixel_count_5 ), .A1(\r_3__I_0/n4579 ), 
    .D0(\r_3__I_0/n43 ), .C0(\r_3__I_0/n4571 ), .B0(\r_3__I_0/n5 ), 
    .A0(\r_3__I_0/n4586 ), .F0(\r_3__I_0/n40 ), .F1(\r_3__I_0/n4571 ));
  r_3__I_0_SLICE_137 \r_3__I_0/SLICE_137 ( .C1(\r_3__I_0/w_pixel_count_5 ), 
    .B1(\r_3__I_0/w_pixel_count_7 ), .A1(\r_3__I_0/w_pixel_count_6 ), 
    .D0(\r_3__I_0/n4592 ), .C0(\r_3__I_0/w_pixel_count_8 ), 
    .B0(\r_3__I_0/n4564 ), .A0(\r_3__I_0/n2367 ), .F0(\r_3__I_0/vl_seg_line1 ), 
    .F1(\r_3__I_0/n2367 ));
  r_3__I_0_SLICE_138 \r_3__I_0/SLICE_138 ( .D1(\r_3__I_0/n4593 ), 
    .C1(\r_3__I_0/n16 ), .B1(\r_3__I_0/n4584 ), .A1(\r_3__I_0/n4580 ), 
    .D0(\r_3__I_0/w_pixel_count_7 ), .C0(\r_3__I_0/w_pixel_count_6 ), 
    .B0(\r_3__I_0/w_pixel_count_5 ), .A0(\r_3__I_0/n4578 ), 
    .F0(\r_3__I_0/n16 ), .F1(\r_3__I_0/h_seg_line1 ));
  r_3__I_0_SLICE_139 \r_3__I_0/SLICE_139 ( .D1(\r_3__I_0/w_pixel_count_6 ), 
    .C1(\r_3__I_0/n4576 ), .B1(\r_3__I_0/w_pixel_count_5 ), 
    .A1(\r_3__I_0/n4579 ), .D0(\r_3__I_0/n4561 ), .C0(\r_3__I_0/vl_seg_line0 ), 
    .B0(\r_3__I_0/n4566 ), .A0(\r_3__I_0/n4586 ), .F0(\r_3__I_0/n4072 ), 
    .F1(\r_3__I_0/n4561 ));
  r_3__I_0_SLICE_140 \r_3__I_0/SLICE_140 ( .D1(\r_3__I_0/n4586 ), 
    .C1(\r_3__I_0/n4570 ), .B1(\r_3__I_0/n4591 ), 
    .A1(\r_3__I_0/w_pixel_count_7 ), .C0(\r_3__I_0/w_pixel_count_6 ), 
    .B0(\r_3__I_0/w_pixel_count_5 ), .A0(\r_3__I_0/n4579 ), 
    .F0(\r_3__I_0/n4570 ), .F1(\r_3__I_0/vl_seg_line4 ));
  r_3__I_0_SLICE_141 \r_3__I_0/SLICE_141 ( .C1(\r_3__I_0/n4031 ), 
    .B1(\r_3__I_0/n27 ), .A1(\r_3__I_0/n30 ), .C0(\r_3__I_0/h_seg_line0 ), 
    .B0(\r_3__I_0/seg7_0_3 ), .A0(\r_3__I_0/n2083 ), .F0(\r_3__I_0/n27 ), 
    .F1(\r_3__I_0/n4552 ));
  r_3__I_0_SLICE_142 \r_3__I_0/SLICE_142 ( 
    .B1(\r_3__I_0/u_hvsync/w_pixel_count_0 ), 
    .A1(\r_3__I_0/u_hvsync/w_pixel_count_1 ), .D0(\r_3__I_0/w_pixel_count_4 ), 
    .C0(\r_3__I_0/w_pixel_count_3 ), .B0(\r_3__I_0/w_pixel_count_2 ), 
    .A0(\r_3__I_0/n4596 ), .F0(\r_3__I_0/n3834 ), .F1(\r_3__I_0/n4596 ));
  r_3__I_0_SLICE_143 \r_3__I_0/SLICE_143 ( .D1(\r_3__I_0/w_line_count_2 ), 
    .C1(\r_3__I_0/w_line_count_3 ), .B1(\r_3__I_0/u_hvsync/w_line_count_0 ), 
    .A1(\r_3__I_0/u_hvsync/w_line_count_1 ), .D0(\r_3__I_0/w_line_count_4 ), 
    .C0(\r_3__I_0/n4 ), .B0(\r_3__I_0/w_line_count_6 ), 
    .A0(\r_3__I_0/w_line_count_5 ), .F0(\r_3__I_0/n14 ), .F1(\r_3__I_0/n4 ));
  r_3__I_0_SLICE_144 \r_3__I_0/SLICE_144 ( .C1(\r_3__I_0/n4569 ), 
    .B1(\r_3__I_0/seg7_2_3 ), .A1(\r_3__I_0/seg7_3_3 ), 
    .C0(\r_3__I_0/h_seg_line1 ), .B0(\r_3__I_0/seg7_1_3 ), 
    .A0(\r_3__I_0/n2087 ), .F0(\r_3__I_0/n30 ), .F1(\r_3__I_0/n2087 ));
  r_3__I_0_SLICE_145 \r_3__I_0/SLICE_145 ( .B1(\r_3__I_0/w_line_count_7 ), 
    .A1(\r_3__I_0/w_line_count_6 ), .D0(\r_3__I_0/w_line_count_4 ), 
    .C0(\r_3__I_0/w_line_count_5 ), .B0(\r_3__I_0/n4600 ), 
    .A0(\r_3__I_0/n4588 ), .F0(\r_3__I_0/n3916 ), .F1(\r_3__I_0/n4588 ));
  r_3__I_0_SLICE_146 \r_3__I_0/SLICE_146 ( .B1(\r_3__I_0/w_pixel_count_4 ), 
    .A1(\r_3__I_0/w_pixel_count_5 ), .D0(\r_3__I_0/w_pixel_count_3 ), 
    .C0(\r_3__I_0/n4594 ), .B0(\r_3__I_0/n4592 ), 
    .A0(\r_3__I_0/w_pixel_count_8 ), .F0(\r_3__I_0/n4577 ), 
    .F1(\r_3__I_0/n4594 ));
  r_3__I_0_SLICE_147 \r_3__I_0/SLICE_147 ( .D1(\r_3__I_0/w_pixel_count_3 ), 
    .C1(\r_3__I_0/w_pixel_count_7 ), .B1(\r_3__I_0/w_pixel_count_4 ), 
    .A1(\r_3__I_0/w_pixel_count_5 ), .D0(\r_3__I_0/n3902 ), 
    .C0(\r_3__I_0/n4572 ), .B0(\r_3__I_0/n4580 ), 
    .A0(\r_3__I_0/w_pixel_count_6 ), .F0(\r_3__I_0/h_seg_line0 ), 
    .F1(\r_3__I_0/n3902 ));
  r_3__I_0_SLICE_148 \r_3__I_0/SLICE_148 ( .D1(\r_3__I_0/n4580 ), 
    .C1(\r_3__I_0/n4226 ), .B1(\r_3__I_0/n4568 ), 
    .A1(\r_3__I_0/w_pixel_count_7 ), .C0(\r_3__I_0/w_pixel_count_6 ), 
    .B0(\r_3__I_0/w_pixel_count_5 ), .A0(\r_3__I_0/n4579 ), 
    .F0(\r_3__I_0/n4568 ), .F1(\r_3__I_0/n4549 ));
  r_3__I_0_SLICE_149 \r_3__I_0/SLICE_149 ( .C1(\r_3__I_0/n3775 ), 
    .B1(\r_3__I_0/w_pixel_count_10 ), .A1(\r_3__I_0/w_pixel_count_9 ), 
    .D0(\r_3__I_0/n4562 ), .C0(\r_3__I_0/n1431 ), .B0(\r_3__I_0/n4580 ), 
    .A0(\r_3__I_0/n4566 ), .F0(\r_3__I_0/n4553 ), .F1(\r_3__I_0/n4562 ));
  r_3__I_0_SLICE_150 \r_3__I_0/SLICE_150 ( 
    .D1(\r_3__I_0/u_hvsync/w_line_count_9 ), 
    .C1(\r_3__I_0/u_hvsync/w_line_count_8 ), 
    .B1(\r_3__I_0/u_hvsync/w_line_count_11 ), 
    .A1(\r_3__I_0/u_hvsync/w_line_count_10 ), .D0(\r_3__I_0/w_line_count_7 ), 
    .C0(\r_3__I_0/n2461 ), .B0(\r_3__I_0/n1503 ), .A0(\r_3__I_0/n4587 ), 
    .F0(\r_3__I_0/n534 ), .F1(\r_3__I_0/n4587 ));
  r_3__I_0_SLICE_151 \r_3__I_0/SLICE_151 ( 
    .C1(\r_3__I_0/u_hvsync/w_line_count_1 ), 
    .B1(\r_3__I_0/u_hvsync/w_line_count_0 ), .A1(\r_3__I_0/w_line_count_2 ), 
    .D0(\r_3__I_0/n4589 ), .C0(\r_3__I_0/w_line_count_4 ), 
    .B0(\r_3__I_0/n938 ), .A0(\r_3__I_0/w_line_count_3 ), 
    .F0(\r_3__I_0/n1503 ), .F1(\r_3__I_0/n4589 ));
  r_3__I_0_SLICE_152 \r_3__I_0/SLICE_152 ( 
    .D1(\r_3__I_0/u_hvsync/w_line_count_1 ), .C1(\r_3__I_0/n938 ), 
    .B1(\r_3__I_0/n4597 ), .A1(\r_3__I_0/w_line_count_4 ), 
    .B0(\r_3__I_0/w_line_count_6 ), .A0(\r_3__I_0/w_line_count_5 ), 
    .F0(\r_3__I_0/n938 ), .F1(\r_3__I_0/n2461 ));
  r_3__I_0_SLICE_153 \r_3__I_0/SLICE_153 ( .D1(\r_3__I_0/n3795 ), 
    .C1(\r_3__I_0/n1514 ), .B1(\r_3__I_0/w_line_count_6 ), 
    .A1(\r_3__I_0/w_line_count_5 ), .B0(\r_3__I_0/h_seg_line0 ), 
    .A0(\r_3__I_0/color_2__N_220 ), .F0(\r_3__I_0/n4560 ), 
    .F1(\r_3__I_0/color_2__N_220 ));
  r_3__I_0_SLICE_154 \r_3__I_0/SLICE_154 ( .D1(\r_3__I_0/w_pixel_count_8 ), 
    .C1(\r_3__I_0/w_pixel_count_7 ), .B1(\r_3__I_0/w_pixel_count_10 ), 
    .A1(\r_3__I_0/w_pixel_count_9 ), .D0(\r_3__I_0/seg7_0_4 ), 
    .C0(\r_3__I_0/seg7_5_2 ), .B0(\r_3__I_0/n4571 ), .A0(\r_3__I_0/n4576 ), 
    .F0(\r_3__I_0/n1846 ), .F1(\r_3__I_0/n4576 ));
  r_3__I_0_SLICE_155 \r_3__I_0/SLICE_155 ( .C1(\r_3__I_0/h_seg_line1 ), 
    .B1(\r_3__I_0/seg7_1_6 ), .A1(\r_3__I_0/n1420 ), 
    .C0(\r_3__I_0/h_seg_line0 ), .B0(\r_3__I_0/seg7_0_6 ), 
    .A0(\r_3__I_0/n1424 ), .F0(\r_3__I_0/n1428 ), .F1(\r_3__I_0/n1424 ));
  r_3__I_0_SLICE_156 \r_3__I_0/SLICE_156 ( .C1(\r_3__I_0/h_seg_line3 ), 
    .B1(\r_3__I_0/seg7_3_6 ), .A1(\r_3__I_0/n1412 ), .C0(\r_3__I_0/n4569 ), 
    .B0(\r_3__I_0/seg7_2_6 ), .A0(\r_3__I_0/n1416 ), .F0(\r_3__I_0/n1420 ), 
    .F1(\r_3__I_0/n1416 ));
  r_3__I_0_SLICE_157 \r_3__I_0/SLICE_157 ( .C1(\r_3__I_0/n4569 ), 
    .B1(\r_3__I_0/seg7_2_0 ), .A1(\r_3__I_0/seg7_3_0 ), 
    .C0(\r_3__I_0/h_seg_line1 ), .B0(\r_3__I_0/seg7_1_0 ), 
    .A0(\r_3__I_0/n743 ), .F0(\r_3__I_0/n747 ), .F1(\r_3__I_0/n743 ));
  r_3__I_0_SLICE_158 \r_3__I_0/SLICE_158 ( .C1(\r_3__I_0/n4569 ), 
    .B1(\r_3__I_0/seg7_2_6 ), .A1(\r_3__I_0/n1415 ), 
    .C0(\r_3__I_0/h_seg_line1 ), .B0(\r_3__I_0/seg7_1_6 ), 
    .A0(\r_3__I_0/n1419 ), .F0(\r_3__I_0/n1423 ), .F1(\r_3__I_0/n1419 ));
  r_3__I_0_SLICE_159 \r_3__I_0/SLICE_159 ( .D1(\r_3__I_0/n4565 ), 
    .C1(\r_3__I_0/h_seg_line4 ), .B1(\r_3__I_0/seg7_4_6 ), 
    .A1(\r_3__I_0/seg7_5_6 ), .C0(\r_3__I_0/h_seg_line3 ), 
    .B0(\r_3__I_0/seg7_3_6 ), .A0(\r_3__I_0/n1411 ), .F0(\r_3__I_0/n1415 ), 
    .F1(\r_3__I_0/n1411 ));
  r_3__I_0_SLICE_160 \r_3__I_0/SLICE_160 ( .D1(\r_3__I_0/n4591 ), 
    .C1(\r_3__I_0/w_pixel_count_7 ), .B1(\r_3__I_0/w_pixel_count_8 ), 
    .A1(\r_3__I_0/u_hvsync/n10_adj_383 ), .B0(\r_3__I_0/w_pixel_count_6 ), 
    .A0(\r_3__I_0/w_pixel_count_5 ), .F0(\r_3__I_0/n4591 ), 
    .F1(\r_3__I_0/u_hvsync/n18 ));
  r_3__I_0_SLICE_161 \r_3__I_0/SLICE_161 ( .D1(\r_3__I_0/w_pixel_count_7 ), 
    .C1(\r_3__I_0/n4586 ), .B1(\r_3__I_0/w_pixel_count_6 ), 
    .A1(\r_3__I_0/n4574 ), .D0(\r_3__I_0/n4035 ), .C0(\r_3__I_0/vl_seg_line0 ), 
    .B0(\r_3__I_0/n4561 ), .A0(\r_3__I_0/n4557 ), .F0(\r_3__I_0/n4069 ), 
    .F1(\r_3__I_0/n4557 ));
  r_3__I_0_SLICE_162 \r_3__I_0/SLICE_162 ( .C1(\r_3__I_0/w_pixel_count_2 ), 
    .B1(\r_3__I_0/u_hvsync/w_pixel_count_0 ), 
    .A1(\r_3__I_0/u_hvsync/w_pixel_count_1 ), .D0(\r_3__I_0/w_pixel_count_5 ), 
    .C0(\r_3__I_0/n4585 ), .B0(\r_3__I_0/w_pixel_count_3 ), 
    .A0(\r_3__I_0/w_pixel_count_4 ), .F0(\r_3__I_0/n4572 ), 
    .F1(\r_3__I_0/n4585 ));
  r_3__I_0_SLICE_163 \r_3__I_0/SLICE_163 ( .C1(\r_3__I_0/n4573 ), 
    .B1(\r_3__I_0/w_pixel_count_7 ), .A1(\r_3__I_0/w_pixel_count_6 ), 
    .D0(\r_3__I_0/w_pixel_count_5 ), .C0(\r_3__I_0/n4585 ), 
    .B0(\r_3__I_0/w_pixel_count_3 ), .A0(\r_3__I_0/w_pixel_count_4 ), 
    .F0(\r_3__I_0/n4573 ), .F1(\r_3__I_0/n4559 ));
  r_3__I_0_SLICE_164 \r_3__I_0/SLICE_164 ( 
    .B1(\r_3__I_0/u_hvsync/w_line_count_0 ), 
    .A1(\r_3__I_0/u_hvsync/w_line_count_1 ), .D0(\r_3__I_0/w_line_count_4 ), 
    .C0(\r_3__I_0/w_line_count_5 ), .B0(\r_3__I_0/n4600 ), 
    .A0(\r_3__I_0/n4599 ), .F0(\r_3__I_0/n12 ), .F1(\r_3__I_0/n4599 ));
  r_3__I_0_SLICE_165 \r_3__I_0/SLICE_165 ( .D1(\r_3__I_0/w_line_count_7 ), 
    .C1(\r_3__I_0/n2427 ), .B1(\r_3__I_0/n1504 ), .A1(\r_3__I_0/n4587 ), 
    .D0(\r_3__I_0/color_2__N_205 ), .C0(\r_3__I_0/n759 ), .B0(\r_3__I_0/n534 ), 
    .A0(\r_3__I_0/color_2__N_220 ), .F0(\r_3__I_0/n4023 ), 
    .F1(\r_3__I_0/n759 ));
  r_3__I_0_SLICE_166 \r_3__I_0/SLICE_166 ( .C1(\r_3__I_0/w_line_count_5 ), 
    .B1(\r_3__I_0/w_line_count_7 ), .A1(\r_3__I_0/w_line_count_6 ), 
    .D0(\r_3__I_0/n3771 ), .C0(\r_3__I_0/n10 ), .B0(\r_3__I_0/n4582 ), 
    .A0(\r_3__I_0/n4587 ), .F0(\r_3__I_0/n3831 ), .F1(\r_3__I_0/n3771 ));
  r_3__I_0_SLICE_167 \r_3__I_0/SLICE_167 ( .C1(\r_3__I_0/color_2__N_205 ), 
    .B1(\r_3__I_0/n4031 ), .A1(\r_3__I_0/color_2__N_220 ), 
    .D0(\r_3__I_0/h_seg_line3 ), .C0(\r_3__I_0/n4569 ), 
    .B0(\r_3__I_0/h_seg_line1 ), .A0(\r_3__I_0/h_seg_line0 ), 
    .F0(\r_3__I_0/n4031 ), .F1(\r_3__I_0/n4551 ));
  r_3__I_0_SLICE_168 \r_3__I_0/SLICE_168 ( .D1(\r_3__I_0/w_line_count_4 ), 
    .C1(\r_3__I_0/u_hvsync/w_line_count_1 ), 
    .B1(\r_3__I_0/u_hvsync/w_line_count_0 ), .A1(\r_3__I_0/w_line_count_2 ), 
    .D0(\r_3__I_0/w_line_count_6 ), .C0(\r_3__I_0/n4_adj_387 ), 
    .B0(\r_3__I_0/w_line_count_5 ), .A0(\r_3__I_0/w_line_count_3 ), 
    .F0(\r_3__I_0/n1504 ), .F1(\r_3__I_0/n4_adj_387 ));
  r_3__I_0_SLICE_169 \r_3__I_0/SLICE_169 ( .B1(\r_3__I_0/w_line_count_2 ), 
    .A1(\r_3__I_0/w_line_count_3 ), .D0(\r_3__I_0/w_line_count_4 ), 
    .C0(\r_3__I_0/w_line_count_5 ), .B0(\r_3__I_0/w_line_count_6 ), 
    .A0(\r_3__I_0/n4600 ), .F0(\r_3__I_0/n2427 ), .F1(\r_3__I_0/n4600 ));
  r_3__I_0_SLICE_170 \r_3__I_0/SLICE_170 ( .D1(\r_3__I_0/n4588 ), 
    .C1(\r_3__I_0/w_line_count_5 ), .B1(\r_3__I_0/n4597 ), 
    .A1(\r_3__I_0/w_line_count_4 ), .B0(\r_3__I_0/w_line_count_2 ), 
    .A0(\r_3__I_0/w_line_count_3 ), .F0(\r_3__I_0/n4597 ), 
    .F1(\r_3__I_0/n2455 ));
  r_3__I_0_SLICE_171 \r_3__I_0/SLICE_171 ( .D1(\r_3__I_0/w_line_count_5 ), 
    .C1(\r_3__I_0/w_line_count_6 ), .B1(\r_3__I_0/n4597 ), 
    .A1(\r_3__I_0/w_line_count_4 ), .D0(\r_3__I_0/w_line_count_7 ), 
    .C0(\r_3__I_0/n2423 ), .B0(\r_3__I_0/n14_adj_388 ), .A0(\r_3__I_0/n4587 ), 
    .F0(\r_3__I_0/n1206 ), .F1(\r_3__I_0/n2423 ));
  r_3__I_0_SLICE_172 \r_3__I_0/SLICE_172 ( .D1(\r_3__I_0/w_line_count_3 ), 
    .C1(\r_3__I_0/w_line_count_4 ), .B1(\r_3__I_0/w_line_count_2 ), 
    .A1(\r_3__I_0/n4599 ), .C0(\r_3__I_0/w_line_count_5 ), 
    .B0(\r_3__I_0/w_line_count_6 ), .A0(\r_3__I_0/n10 ), 
    .F0(\r_3__I_0/n14_adj_388 ), .F1(\r_3__I_0/n10 ));
  r_3__I_0_u_hvsync_SLICE_173 \r_3__I_0/u_hvsync/SLICE_173 ( 
    .D1(\r_3__I_0/w_line_count_3 ), .C1(\r_3__I_0/w_line_count_2 ), 
    .B1(\r_3__I_0/u_hvsync/w_line_count_0 ), 
    .A1(\r_3__I_0/u_hvsync/w_line_count_1 ), .D0(\r_3__I_0/w_line_count_4 ), 
    .C0(\r_3__I_0/w_line_count_5 ), .B0(\r_3__I_0/u_hvsync/n3812 ), 
    .A0(\r_3__I_0/n4588 ), .F0(\r_3__I_0/u_hvsync/n3822 ), 
    .F1(\r_3__I_0/u_hvsync/n3812 ));
  r_3__I_0_SLICE_174 \r_3__I_0/SLICE_174 ( 
    .B1(\r_3__I_0/u_hvsync/w_line_count_11 ), 
    .A1(\r_3__I_0/u_hvsync/w_line_count_10 ), .D0(\r_3__I_0/w_line_count_7 ), 
    .C0(\r_3__I_0/u_hvsync/n4598 ), .B0(\r_3__I_0/u_hvsync/w_line_count_8 ), 
    .A0(\r_3__I_0/u_hvsync/w_line_count_9 ), .M1(counter_37), .M0(counter_36), 
    .CE(\r_3__I_0/red_leds_fixed_15__N_208 ), .CLK(w_clk_video), 
    .F0(\r_3__I_0/n1514 ), .Q0(\r_3__I_0/segments_fixed_20 ), 
    .F1(\r_3__I_0/u_hvsync/n4598 ), .Q1(\r_3__I_0/segments_fixed_21 ));
  r_3__I_0_SLICE_175 \r_3__I_0/SLICE_175 ( .D1(\r_3__I_0/n4596 ), 
    .C1(\r_3__I_0/w_pixel_count_3 ), .B1(\r_3__I_0/w_pixel_count_4 ), 
    .A1(\r_3__I_0/w_pixel_count_2 ), .D0(\r_3__I_0/w_pixel_count_4 ), 
    .C0(\r_3__I_0/w_pixel_count_3 ), .B0(\r_3__I_0/w_pixel_count_2 ), 
    .A0(\r_3__I_0/n4596 ), .F0(\r_3__I_0/n4578 ), 
    .F1(\r_3__I_0/u_hvsync/n3924 ));
  r_3__I_0_SLICE_176 \r_3__I_0/SLICE_176 ( .D1(\r_3__I_0/seg7_0_5 ), 
    .C1(\r_3__I_0/seg7_5_1 ), .B1(\r_3__I_0/n4571 ), .A1(\r_3__I_0/n4576 ), 
    .D0(\r_3__I_0/seg7_0_5 ), .C0(\r_3__I_0/seg7_5_1 ), .B0(\r_3__I_0/n4571 ), 
    .A0(\r_3__I_0/n4576 ), .F0(\r_3__I_0/n1174 ), .F1(\r_3__I_0/n1175 ));
  r_3__I_0_SLICE_177 \r_3__I_0/SLICE_177 ( .D1(\r_3__I_0/n4565 ), 
    .C1(\r_3__I_0/h_seg_line4 ), .B1(\r_3__I_0/seg7_4_3 ), 
    .A1(\r_3__I_0/seg7_5_3 ), .D0(\r_3__I_0/n4565 ), 
    .C0(\r_3__I_0/h_seg_line4 ), .B0(\r_3__I_0/seg7_4_3 ), 
    .A0(\r_3__I_0/seg7_5_3 ), .F0(\r_3__I_0/n2084 ), .F1(\r_3__I_0/n2083 ));
  r_3__I_0_SLICE_178 \r_3__I_0/SLICE_178 ( .D1(\r_3__I_0/n4223 ), 
    .C1(\r_3__I_0/n1431 ), .B1(\r_3__I_0/n4580 ), .A1(\r_3__I_0/n4566 ), 
    .D0(\r_3__I_0/n4226 ), .C0(\r_3__I_0/n1431 ), .B0(\r_3__I_0/n4580 ), 
    .A0(\r_3__I_0/n4566 ), .F0(\r_3__I_0/n4548 ), .F1(\r_3__I_0/n4087 ));
  r_3__I_0_SLICE_179 \r_3__I_0/SLICE_179 ( .C1(\r_3__I_0/w_pixel_count_7 ), 
    .B1(\r_3__I_0/w_pixel_count_6 ), .A1(\r_3__I_0/w_pixel_count_5 ), 
    .D0(\r_3__I_0/w_pixel_count_6 ), .C0(\r_3__I_0/w_pixel_count_7 ), 
    .B0(\r_3__I_0/w_pixel_count_5 ), .A0(\r_3__I_0/n4579 ), 
    .F0(\r_3__I_0/n16_adj_386 ), .F1(\r_3__I_0/n4583 ));
  r_3__I_0_SLICE_180 \r_3__I_0/SLICE_180 ( .C1(\r_3__I_0/color_fixed_0 ), 
    .B1(\r_3__I_0/color_fixed_2 ), .A1(\r_3__I_0/color_fixed_1 ), 
    .C0(\r_3__I_0/color_fixed_0 ), .B0(\r_3__I_0/color_fixed_1 ), 
    .A0(\r_3__I_0/color_fixed_2 ), .F0(r_c_0), .F1(b_c_0));
  r_3__I_0_SLICE_181 \r_3__I_0/SLICE_181 ( .C1(\r_3__I_0/color_fixed_2 ), 
    .B1(\r_3__I_0/color_fixed_1 ), .A1(\r_3__I_0/color_fixed_0 ), 
    .C0(\r_3__I_0/color_fixed_1 ), .B0(\r_3__I_0/color_fixed_2 ), 
    .A0(\r_3__I_0/color_fixed_0 ), .F0(r_c), .F1(r_c_1));
  r_3__I_0_SLICE_182 \r_3__I_0/SLICE_182 ( .C1(\r_3__I_0/color_fixed_2 ), 
    .B1(\r_3__I_0/color_fixed_1 ), .A1(\r_3__I_0/color_fixed_0 ), 
    .C0(\r_3__I_0/color_fixed_0 ), .B0(\r_3__I_0/color_fixed_2 ), 
    .A0(\r_3__I_0/color_fixed_1 ), .M0(counter_24), 
    .CE(\r_3__I_0/red_leds_fixed_15__N_208 ), .CLK(w_clk_video), .F0(g_c_0), 
    .Q0(\r_3__I_0/green_leds_fixed_9 ), .F1(b_c_1));
  r_3__I_0_SLICE_183 \r_3__I_0/SLICE_183 ( .C1(\r_3__I_0/w_pixel_count_3 ), 
    .B1(\r_3__I_0/w_pixel_count_4 ), .A1(\r_3__I_0/w_pixel_count_5 ), 
    .D0(\r_3__I_0/w_pixel_count_5 ), .C0(\r_3__I_0/n4585 ), 
    .B0(\r_3__I_0/w_pixel_count_3 ), .A0(\r_3__I_0/w_pixel_count_4 ), 
    .F0(\r_3__I_0/n4574 ), .F1(\r_3__I_0/n4584 ));
  r_3__I_0_SLICE_184 \r_3__I_0/SLICE_184 ( .D1(\r_3__I_0/seg7_1_2 ), 
    .C1(\r_3__I_0/seg7_0_2 ), .B1(\r_3__I_0/n4580 ), .A1(\r_3__I_0/n4566 ), 
    .D0(\r_3__I_0/seg7_1_1 ), .C0(\r_3__I_0/seg7_0_1 ), .B0(\r_3__I_0/n4580 ), 
    .A0(\r_3__I_0/n4566 ), .F0(\r_3__I_0/n1191 ), .F1(\r_3__I_0/n1862 ));
  r_3__I_0_SLICE_185 \r_3__I_0/SLICE_185 ( .C1(\r_3__I_0/color_fixed_0 ), 
    .B1(\r_3__I_0/color_fixed_2 ), .A1(\r_3__I_0/color_fixed_1 ), 
    .B0(\r_3__I_0/color_fixed_1 ), .A0(\r_3__I_0/color_fixed_0 ), .F0(g_c), 
    .F1(g_c_1));
  r_3__I_0_SLICE_186 \r_3__I_0/SLICE_186 ( .B1(\r_3__I_0/w_pixel_count_6 ), 
    .A1(\r_3__I_0/w_pixel_count_7 ), .C0(\r_3__I_0/w_pixel_count_7 ), 
    .B0(\r_3__I_0/w_pixel_count_6 ), .A0(\r_3__I_0/w_pixel_count_5 ), 
    .F0(\r_3__I_0/n2363 ), .F1(\r_3__I_0/u_hvsync/n4595 ));
  r_3__I_0_SLICE_187 \r_3__I_0/SLICE_187 ( .C1(\r_3__I_0/color_2__N_205 ), 
    .B1(\r_3__I_0/n534 ), .A1(\r_3__I_0/color_2__N_220 ), .B0(\r_3__I_0/n534 ), 
    .A0(\r_3__I_0/color_2__N_220 ), .F0(\r_3__I_0/n4567 ), 
    .F1(\r_3__I_0/n4563 ));
  r_3__I_0_SLICE_188 \r_3__I_0/SLICE_188 ( .C1(\r_3__I_0/vr_seg_line3 ), 
    .B1(\r_3__I_0/seg7_3_1 ), .A1(\r_3__I_0/seg7_1_5 ), 
    .C0(\r_3__I_0/vr_seg_line3 ), .B0(\r_3__I_0/seg7_3_2 ), 
    .A0(\r_3__I_0/seg7_1_4 ), .F0(\r_3__I_0/n1843 ), .F1(\r_3__I_0/n1171 ));
  r_3__I_0_SLICE_189 \r_3__I_0/SLICE_189 ( .B1(\r_3__I_0/w_pixel_count_7 ), 
    .A1(\r_3__I_0/w_pixel_count_8 ), .A0(\r_3__I_0/w_pixel_count_7 ), 
    .F0(\r_3__I_0/n4590 ), .F1(\r_3__I_0/u_hvsync/n14 ));
  r_3__I_0_SLICE_190 \r_3__I_0/SLICE_190 ( .D1(\r_3__I_0/n4600 ), 
    .C1(\r_3__I_0/w_line_count_4 ), .B1(\r_3__I_0/u_hvsync/w_line_count_0 ), 
    .A1(\r_3__I_0/u_hvsync/w_line_count_1 ), .B0(\r_3__I_0/w_line_count_5 ), 
    .A0(\r_3__I_0/w_line_count_4 ), .F0(\r_3__I_0/n2311 ), 
    .F1(\r_3__I_0/n3795 ));
  r_3__I_0_SLICE_191 \r_3__I_0/SLICE_191 ( .B1(\r_3__I_0/w_pixel_count_7 ), 
    .A1(\r_3__I_0/w_pixel_count_6 ), .D0(\r_3__I_0/n4580 ), 
    .C0(\r_3__I_0/n4223 ), .B0(\r_3__I_0/n4568 ), 
    .A0(\r_3__I_0/w_pixel_count_7 ), .F0(\r_3__I_0/n4550 ), 
    .F1(\r_3__I_0/n4593 ));
  r_3__I_0_SLICE_192 \r_3__I_0/SLICE_192 ( .C1(\r_3__I_0/vl_seg_line2 ), 
    .B1(\r_3__I_0/seg7_2_5 ), .A1(\r_3__I_0/seg7_3_5 ), 
    .C0(\r_3__I_0/vl_seg_line2 ), .B0(\r_3__I_0/seg7_2_4 ), 
    .A0(\r_3__I_0/seg7_3_4 ), .F0(\r_3__I_0/n1839 ), .F1(\r_3__I_0/n1167 ));
  r_3__I_0_SLICE_193 \r_3__I_0/SLICE_193 ( 
    .B1(\r_3__I_0/u_hvsync/w_line_count_8 ), .A1(\r_3__I_0/w_line_count_4 ), 
    .C0(\r_3__I_0/w_line_count_4 ), .B0(\r_3__I_0/w_line_count_2 ), 
    .A0(\r_3__I_0/w_line_count_3 ), .F0(\r_3__I_0/n4582 ), 
    .F1(\r_3__I_0/u_hvsync/n8 ));
  r_3__I_0_u_hvsync_SLICE_194 \r_3__I_0/u_hvsync/SLICE_194 ( 
    .C1(\r_3__I_0/w_pixel_count_3 ), .B1(\r_3__I_0/u_hvsync/w_pixel_count_0 ), 
    .A1(\r_3__I_0/u_hvsync/w_pixel_count_1 ), .D0(\r_3__I_0/w_pixel_count_3 ), 
    .C0(\r_3__I_0/w_pixel_count_2 ), .B0(\r_3__I_0/w_pixel_count_4 ), 
    .A0(\r_3__I_0/n4596 ), .F0(\r_3__I_0/u_hvsync/n10_adj_383 ), 
    .F1(\r_3__I_0/u_hvsync/n4_adj_384 ));
  r_3__I_0_SLICE_195 \r_3__I_0/SLICE_195 ( .D1(\r_3__I_0/n10 ), 
    .C1(\r_3__I_0/w_line_count_5 ), .B1(\r_3__I_0/w_line_count_7 ), 
    .A1(\r_3__I_0/w_line_count_6 ), .D0(\r_3__I_0/u_hvsync/n3822 ), 
    .C0(\r_3__I_0/u_hvsync/w_line_count_8 ), 
    .B0(\r_3__I_0/u_hvsync/w_line_count_9 ), .A0(\r_3__I_0/u_hvsync/n4598 ), 
    .M1(counter_22), .M0(counter_21), .CE(\r_3__I_0/red_leds_fixed_15__N_208 ), 
    .CLK(w_clk_video), .F0(\r_3__I_0/u_hvsync/n4575 ), 
    .Q0(\r_3__I_0/segments_fixed_5 ), .F1(\r_3__I_0/n3821 ), 
    .Q1(\r_3__I_0/segments_fixed_6 ));
  r_3__I_0_SLICE_196 \r_3__I_0/SLICE_196 ( .B1(\r_3__I_0/w_pixel_count_10 ), 
    .A1(\r_3__I_0/w_pixel_count_9 ), .D0(\r_3__I_0/seg7_0_4 ), 
    .C0(\r_3__I_0/seg7_5_2 ), .B0(\r_3__I_0/n4571 ), .A0(\r_3__I_0/n4576 ), 
    .F0(\r_3__I_0/n1847 ), .F1(\r_3__I_0/u_hvsync/n2212 ));
  r_3__I_0_SLICE_197 \r_3__I_0/SLICE_197 ( .C1(\r_3__I_0/n4569 ), 
    .B1(\r_3__I_0/seg7_2_3 ), .A1(\r_3__I_0/seg7_3_3 ), .B0(\r_3__I_0/n4031 ), 
    .A0(\r_3__I_0/color_2__N_220 ), .F0(\r_3__I_0/n4554 ), 
    .F1(\r_3__I_0/n2088 ));
  LED_6_ \LED[6]_I ( .PADDO(GND_net), .LED6(LED[6]));
  LED_5_ \LED[5]_I ( .PADDO(GND_net), .LED5(LED[5]));
  KEY1 KEY1_I( .PADDI(KEY1_c), .KEY1(KEY1));
  KEY0 KEY0_I( .PADDI(KEY0_c), .KEY0(KEY0));
  CLK50MHZ CLK50MHZ_I( .PADDI(CLK50MHZ_c), .CLK50MHZ(CLK50MHZ));
  b_0_ \b[0]_I ( .PADDO(b_c_0), .b0(b[0]));
  b_1_ \b[1]_I ( .PADDO(b_c_1), .b1(b[1]));
  b_2_ \b[2]_I ( .PADDO(GND_net), .b2(b[2]));
  b_3_ \b[3]_I ( .PADDO(GND_net), .b3(b[3]));
  g_0_ \g[0]_I ( .PADDO(g_c_0), .g0(g[0]));
  g_1_ \g[1]_I ( .PADDO(g_c_1), .g1(g[1]));
  g_2_ \g[2]_I ( .PADDO(g_c), .g2(g[2]));
  g_3_ \g[3]_I ( .PADDO(g_c), .g3(g[3]));
  r_0_ \r[0]_I ( .PADDO(r_c_0), .r0(r[0]));
  r_1_ \r[1]_I ( .PADDO(r_c_1), .r1(r[1]));
  r_2_ \r[2]_I ( .PADDO(r_c), .r2(r[2]));
  r_3_ \r[3]_I ( .PADDO(r_c), .r3(r[3]));
  vsync vsync_I( .PADDO(vsync_c), .vsync(vsync));
  hsync hsync_I( .PADDO(hsync_c), .hsync(hsync));
  LED_0_ \LED[0]_I ( .PADDO(GND_net), .LED0(LED[0]));
  LED_1_ \LED[1]_I ( .PADDO(GND_net), .LED1(LED[1]));
  LED_2_ \LED[2]_I ( .PADDO(GND_net), .LED2(LED[2]));
  LED_3_ \LED[3]_I ( .PADDO(GND_net), .LED3(LED[3]));
  LED_4_ \LED[4]_I ( .PADDO(GND_net), .LED4(LED[4]));
  LED_7_ \LED[7]_I ( .PADDO(GND_net), .LED7(LED[7]));
  GSR_INST GSR_INST( .GSRNET(KEY0_c));
  main_pll_inst_PLLInst_0 \main_pll_inst/PLLInst_0 ( .CLKI(CLK50MHZ_c), 
    .CLKFB(\main_pll_inst/CLKFB_t ), .LOCK(w_locked), 
    .CLKINTFB(\main_pll_inst/CLKFB_t ), .CLKOP(w_clk_video));
  VHI VHI_INST( .Z(VCCI));
  PUR PUR_INST( .PUR(VCCI));
endmodule

module SLICE_0 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre counter_303_389__i18( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre counter_303_389__i17( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 counter_303_389_add_4_19( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3DX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ccu2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfaaa;
  defparam inst1.INIT1 = 16'hfaaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_1 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre counter_303_389__i16( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre counter_303_389__i15( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 counter_303_389_add_4_17( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_2 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre counter_303_389__i14( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre counter_303_389__i13( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 counter_303_389_add_4_15( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_3 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre counter_303_389__i12( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre counter_303_389__i11( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 counter_303_389_add_4_13( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_4 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre counter_303_389__i10( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre counter_303_389__i9( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 counter_303_389_add_4_11( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_5 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre counter_303_389__i8( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre counter_303_389__i7( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 counter_303_389_add_4_9( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_6 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre counter_303_389__i6( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre counter_303_389__i5( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 counter_303_389_add_4_7( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_7 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre counter_303_389__i4( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre counter_303_389__i3( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 counter_303_389_add_4_5( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_8 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre counter_303_389__i2( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre counter_303_389__i1( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 counter_303_389_add_4_3( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_9 ( input A1, DI1, CE, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly;

  vmuxregsre counter_303_389__i0( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20001 counter_303_389_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20001 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h0555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_10 ( input A0, DI0, CE, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  vmuxregsre counter_303_389__i39( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20002 counter_303_389_add_4_41( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20002 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfaaa;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_11 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre counter_303_389__i38( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre counter_303_389__i37( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 counter_303_389_add_4_39( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_12 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre counter_303_389__i36( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre counter_303_389__i35( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 counter_303_389_add_4_37( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_13 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre counter_303_389__i34( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre counter_303_389__i33( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 counter_303_389_add_4_35( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_14 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre counter_303_389__i32( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre counter_303_389__i31( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 counter_303_389_add_4_33( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_15 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre counter_303_389__i30( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre counter_303_389__i29( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 counter_303_389_add_4_31( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_16 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre counter_303_389__i28( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre counter_303_389__i27( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 counter_303_389_add_4_29( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_17 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre counter_303_389__i26( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre counter_303_389__i25( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 counter_303_389_add_4_27( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_18 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre counter_303_389__i24( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre counter_303_389__i23( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 counter_303_389_add_4_25( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_19 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre counter_303_389__i22( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre counter_303_389__i21( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 counter_303_389_add_4_23( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_20 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre counter_303_389__i20( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre counter_303_389__i19( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 counter_303_389_add_4_21( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_u_hvsync_SLICE_21 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20001 \r_3__I_0/u_hvsync/pixel_count_305_306_add_4_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), 
    .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_u_hvsync_SLICE_22 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu2 \r_3__I_0/u_hvsync/pixel_count_305_306_add_4_9 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_u_hvsync_SLICE_23 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu2 \r_3__I_0/u_hvsync/pixel_count_305_306_add_4_7 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_u_hvsync_SLICE_24 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu2 \r_3__I_0/u_hvsync/pixel_count_305_306_add_4_5 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_25 ( input A0, M1, M0, CE, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0003 \r_3__I_0/red_leds_fixed_i0_i14 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/red_leds_fixed_i0_i13 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20004 \r_3__I_0/u_hvsync/add_15_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0003 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3DX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module ccu20004 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5aaa;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module r_3__I_0_SLICE_26 ( input A1, A0, M1, M0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0003 \r_3__I_0/red_leds_fixed_i0_i12 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/red_leds_fixed_i0_i11 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \r_3__I_0/u_hvsync/add_15_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20005 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5aaa;
  defparam inst1.INIT1 = 16'h5aaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module r_3__I_0_SLICE_27 ( input A1, A0, M1, M0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0003 \r_3__I_0/segments_fixed_i0_i2 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/segments_fixed_i0_i19 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \r_3__I_0/u_hvsync/add_15_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_28 ( input A1, A0, M1, M0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0003 \r_3__I_0/segments_fixed_i0_i18 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/segments_fixed_i0_i17 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \r_3__I_0/u_hvsync/add_15_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_29 ( input A1, A0, M1, M0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0003 \r_3__I_0/segments_fixed_i0_i16 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/segments_fixed_i0_i0 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \r_3__I_0/u_hvsync/add_15_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_30 ( input A1, A0, M1, M0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0003 \r_3__I_0/red_leds_fixed_i0_i9 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/red_leds_fixed_i0_i15 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \r_3__I_0/u_hvsync/add_15_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_31 ( input A1, M1, M0, CE, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0003 \r_3__I_0/red_leds_fixed_i0_i10 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/red_leds_fixed_i0_i1 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20006 \r_3__I_0/u_hvsync/add_15_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20006 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module r_3__I_0_u_hvsync_SLICE_32 ( input A1, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu2 \r_3__I_0/u_hvsync/pixel_count_305_306_add_4_11 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_u_hvsync_SLICE_33 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu2 \r_3__I_0/u_hvsync/pixel_count_305_306_add_4_3 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_35 ( input D1, C1, B1, A1, C0, B0, A0, DI0, M0, CLK, 
    output OFX0, Q0 );
  wire   \r_3__I_0/SLICE_35/r_3__I_0/SLICE_35_K1_H1 , GNDI, 
         \r_3__I_0/SLICE_35/r_3__I_0/color_2__I_0_i1/GATE_H0 , VCCI, DI0_dly, 
         CLK_dly;

  lut4 \r_3__I_0/SLICE_35_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\r_3__I_0/SLICE_35/r_3__I_0/SLICE_35_K1_H1 ));
  lut40007 \r_3__I_0/color_2__I_0_i1/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\r_3__I_0/SLICE_35/r_3__I_0/color_2__I_0_i1/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/color_fixed_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \r_3__I_0/SLICE_35_K0K1MUX ( 
    .D0(\r_3__I_0/SLICE_35/r_3__I_0/color_2__I_0_i1/GATE_H0 ), 
    .D1(\r_3__I_0/SLICE_35/r_3__I_0/SLICE_35_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF1E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCACA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module selmux2 ( input D0, D1, SD, output Z );

  MUX21 INST1( .D0(D0), .D1(D1), .SD(SD), .Z(Z));
endmodule

module r_3__I_0_SLICE_36 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, M1, M0, 
    FXB, FXA, CLK, output OFX0, Q1, OFX1 );
  wire   \r_3__I_0/SLICE_36/r_3__I_0/color_2__I_4_i2/GATE_H1 , 
         \r_3__I_0/SLICE_36/r_3__I_0/SLICE_36_K0_H0 , VCCI, GNDI, DI1_dly, 
         CLK_dly;

  lut4 \r_3__I_0/color_2__I_4_i2/GATE ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\r_3__I_0/SLICE_36/r_3__I_0/color_2__I_4_i2/GATE_H1 ));
  lut4 \r_3__I_0/SLICE_36_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\r_3__I_0/SLICE_36/r_3__I_0/SLICE_36_K0_H0 ));
  vmuxregsre0003 \r_3__I_0/color_fixed_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \r_3__I_0/SLICE_36_K0K1MUX ( 
    .D0(\r_3__I_0/SLICE_36/r_3__I_0/SLICE_36_K0_H0 ), 
    .D1(\r_3__I_0/SLICE_36/r_3__I_0/color_2__I_4_i2/GATE_H1 ), .SD(M0), 
    .Z(OFX0));
  selmux2 \r_3__I_0/SLICE_36_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_37 ( input C1, B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \r_3__I_0/i1_2_lut_rep_94_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \r_3__I_0/color_2__I_4_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0010 \r_3__I_0/color_fixed_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3A0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vmuxregsre0010 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3IY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module r_3__I_0_SLICE_45 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 \r_3__I_0/red_leds_fixed_1__bdd_4_lut_4094 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40012 \r_3__I_0/segments_fixed_0__bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0003 \r_3__I_0/seg7_0_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/seg7_0_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h671F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF67D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_46 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40013 \r_3__I_0/i33_4_lut_adj_34 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \r_3__I_0/mux_13_Mux_2_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \r_3__I_0/seg7_0_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/seg7_0_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3EE7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5EDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_47 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40015 \r_3__I_0/red_leds_fixed_1__bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40016 \r_3__I_0/segments_fixed_0__bdd_4_lut_4104 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0003 \r_3__I_0/seg7_0_i5 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/seg7_0_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB7F1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDDC5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_48 ( input D0, C0, B0, A0, DI0, M1, CLK, output F0, Q0, 
    Q1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, M1_dly;

  lut40017 \r_3__I_0/segments_fixed_3__bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0003 \r_3__I_0/r_hsync_211 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/seg7_0_i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBDEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_49 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 \r_3__I_0/segments_fixed_5__bdd_4_lut_4090 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40012 \r_3__I_0/segments_fixed_4__bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0003 \r_3__I_0/seg7_1_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/seg7_1_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_50 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40013 \r_3__I_0/i33_4_lut_adj_33 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \r_3__I_0/mux_14_Mux_2_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \r_3__I_0/seg7_1_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/seg7_1_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_51 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40015 \r_3__I_0/segments_fixed_5__bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40016 \r_3__I_0/segments_fixed_4__bdd_4_lut_4099 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0003 \r_3__I_0/seg7_1_i5 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/seg7_1_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_52 ( input D0, C0, B0, A0, DI0, CLK, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40017 \r_3__I_0/green_leds_fixed_8__bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0003 \r_3__I_0/seg7_1_i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_53 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 \r_3__I_0/red_leds_fixed_9__bdd_4_lut_4088 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40012 \r_3__I_0/green_leds_fixed_9__bdd_4_lut_4089 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \r_3__I_0/seg7_2_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/seg7_2_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_54 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40013 \r_3__I_0/red_leds_fixed_11__bdd_4_lut_4087 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40014 \r_3__I_0/mux_15_Mux_2_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \r_3__I_0/seg7_2_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/seg7_2_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_55 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40015 \r_3__I_0/red_leds_fixed_9__bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40016 \r_3__I_0/green_leds_fixed_9__bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0003 \r_3__I_0/seg7_2_i5 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/seg7_2_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_56 ( input D0, C0, B0, A0, DI0, CLK, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40017 \r_3__I_0/red_leds_fixed_11__bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0003 \r_3__I_0/seg7_2_i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_57 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 \r_3__I_0/red_leds_fixed_13__bdd_4_lut_4079 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40012 \r_3__I_0/red_leds_fixed_12__bdd_4_lut_4081 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \r_3__I_0/seg7_3_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/seg7_3_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_58 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40013 \r_3__I_0/red_leds_fixed_15__bdd_4_lut_4072 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40014 \r_3__I_0/mux_16_Mux_2_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \r_3__I_0/seg7_3_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/seg7_3_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_59 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40015 \r_3__I_0/red_leds_fixed_13__bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40016 \r_3__I_0/red_leds_fixed_12__bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0003 \r_3__I_0/seg7_3_i5 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/seg7_3_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_60 ( input D0, C0, B0, A0, DI0, CLK, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40017 \r_3__I_0/red_leds_fixed_15__bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0003 \r_3__I_0/seg7_3_i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_61 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 \r_3__I_0/segments_fixed_17__bdd_4_lut_4057 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40012 \r_3__I_0/segments_fixed_16__bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0003 \r_3__I_0/seg7_4_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/seg7_4_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_62 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40013 \r_3__I_0/segments_fixed_19__bdd_4_lut_4056 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40014 \r_3__I_0/mux_17_Mux_2_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \r_3__I_0/seg7_4_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/seg7_4_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_63 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40015 \r_3__I_0/segments_fixed_17__bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40016 \r_3__I_0/segments_fixed_16__bdd_4_lut_4080 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \r_3__I_0/seg7_4_i5 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/seg7_4_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_64 ( input D0, C0, B0, A0, DI0, CLK, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40017 \r_3__I_0/segments_fixed_19__bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0003 \r_3__I_0/seg7_4_i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_65 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 \r_3__I_0/segments_fixed_21__bdd_4_lut_4096 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40012 \r_3__I_0/segments_fixed_20__bdd_4_lut_4095 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \r_3__I_0/seg7_5_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/seg7_5_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_66 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40013 \r_3__I_0/i33_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \r_3__I_0/mux_18_Mux_2_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \r_3__I_0/seg7_5_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/seg7_5_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_67 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40015 \r_3__I_0/segments_fixed_21__bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40016 \r_3__I_0/segments_fixed_20__bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0003 \r_3__I_0/seg7_5_i5 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/seg7_5_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_68 ( input D0, C0, B0, A0, DI0, CLK, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40017 \r_3__I_0/segments_fixed_23__bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0003 \r_3__I_0/seg7_5_i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_75 ( input M1, M0, CE, CLK, output F0, Q0, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40018 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/segments_fixed_i0_i23 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \r_3__I_0/segments_fixed_i0_i22 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_u_hvsync_SLICE_76 ( input B1, A1, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40019 \r_3__I_0/u_hvsync/i3981_2_lut_2_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \r_3__I_0/u_hvsync/i3983_2_lut_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre0003 \r_3__I_0/u_hvsync/line_count__i1 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0003 \r_3__I_0/u_hvsync/line_count__i0 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4444) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module inverter ( input I, output Z );

  INV INST1( .A(I), .Z(Z));
endmodule

module r_3__I_0_u_hvsync_SLICE_77 ( input B1, A1, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40019 \r_3__I_0/u_hvsync/i3965_2_lut_2_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \r_3__I_0/u_hvsync/i3967_2_lut_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre0020 \r_3__I_0/u_hvsync/line_count__i9 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0003 \r_3__I_0/u_hvsync/line_count__i8 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0020 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3BX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module r_3__I_0_u_hvsync_SLICE_78 ( input B1, A1, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40019 \r_3__I_0/u_hvsync/i3933_2_lut_2_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \r_3__I_0/u_hvsync/i3963_2_lut_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre0003 \r_3__I_0/u_hvsync/line_count__i11 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0003 \r_3__I_0/u_hvsync/line_count__i10 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_u_hvsync_SLICE_79 ( input B1, A1, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40021 \r_3__I_0/u_hvsync/i1_2_lut_adj_20 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \r_3__I_0/u_hvsync/i1_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre0003 \r_3__I_0/u_hvsync/pixel_count_305_306__i2 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0003 \r_3__I_0/u_hvsync/pixel_count_305_306__i1 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_80 ( input B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40022 \r_3__I_0/i555_2_lut_rep_105 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \r_3__I_0/u_hvsync/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \r_3__I_0/u_hvsync/hsync_25 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2220) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_u_hvsync_SLICE_81 ( input B1, A1, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40019 \r_3__I_0/u_hvsync/i3977_2_lut_2_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \r_3__I_0/u_hvsync/i3979_2_lut_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre0003 \r_3__I_0/u_hvsync/line_count__i3 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0003 \r_3__I_0/u_hvsync/line_count__i2 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_u_hvsync_SLICE_82 ( input B1, A1, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40019 \r_3__I_0/u_hvsync/i3973_2_lut_2_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \r_3__I_0/u_hvsync/i3975_2_lut_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre0003 \r_3__I_0/u_hvsync/line_count__i5 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0020 \r_3__I_0/u_hvsync/line_count__i4 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_u_hvsync_SLICE_83 ( input B1, A1, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40019 \r_3__I_0/u_hvsync/i3969_2_lut_2_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \r_3__I_0/u_hvsync/i3971_2_lut_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre0020 \r_3__I_0/u_hvsync/line_count__i7 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0020 \r_3__I_0/u_hvsync/line_count__i6 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_u_hvsync_SLICE_84 ( input B1, A1, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40021 \r_3__I_0/u_hvsync/i1_2_lut_adj_18 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \r_3__I_0/u_hvsync/i1_2_lut_adj_19 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre0003 \r_3__I_0/u_hvsync/pixel_count_305_306__i4 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0003 \r_3__I_0/u_hvsync/pixel_count_305_306__i3 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_u_hvsync_SLICE_85 ( input B1, A1, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40021 \r_3__I_0/u_hvsync/i1_2_lut_adj_16 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \r_3__I_0/u_hvsync/i1_2_lut_adj_17 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre0003 \r_3__I_0/u_hvsync/pixel_count_305_306__i6 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0003 \r_3__I_0/u_hvsync/pixel_count_305_306__i5 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_u_hvsync_SLICE_86 ( input B1, A1, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40021 \r_3__I_0/u_hvsync/i1_2_lut_adj_14 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \r_3__I_0/u_hvsync/i1_2_lut_adj_15 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre0003 \r_3__I_0/u_hvsync/pixel_count_305_306__i8 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0003 \r_3__I_0/u_hvsync/pixel_count_305_306__i7 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_u_hvsync_SLICE_87 ( input B1, A1, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40021 \r_3__I_0/u_hvsync/i1_2_lut_adj_12 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \r_3__I_0/u_hvsync/i1_2_lut_adj_13 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre0003 \r_3__I_0/u_hvsync/pixel_count_305_306__i10 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0003 \r_3__I_0/u_hvsync/pixel_count_305_306__i9 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_u_hvsync_SLICE_88 ( input A1, B0, A0, DI0, LSR, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40024 \r_3__I_0/u_hvsync/i5_1_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \r_3__I_0/u_hvsync/i1_2_lut_adj_11 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre0003 \r_3__I_0/u_hvsync/pixel_count_305_306__i11 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5555) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_u_hvsync_SLICE_89 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, 
    LSR, CLK, output F0, Q0, F1 );
  wire   VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40025 \r_3__I_0/u_hvsync/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40026 \r_3__I_0/u_hvsync/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \r_3__I_0/u_hvsync/vsync_27 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h02A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_90 ( input B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40019 \r_3__I_0/red_leds_fixed_15__I_2_2_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 \r_3__I_0/mux_152_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \r_3__I_0/r_vsync__213 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \r_3__I_0/r_vsync_212 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCAC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_mux_203_i3_SLICE_91 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \r_3__I_0/mux_203_i3/SLICE_91/r_3__I_0/mux_203_i3/SLICE_91_K1_H1 , 
         \r_3__I_0/mux_203_i3/SLICE_91/r_3__I_0/mux_203_i3/GATE_H0 ;

  lut40028 \r_3__I_0/mux_203_i3/SLICE_91_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\r_3__I_0/mux_203_i3/SLICE_91/r_3__I_0/mux_203_i3/SLICE_91_K1_H1 ));
  lut40029 \r_3__I_0/mux_203_i3/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\r_3__I_0/mux_203_i3/SLICE_91/r_3__I_0/mux_203_i3/GATE_H0 ));
  selmux2 \r_3__I_0/mux_203_i3/SLICE_91_K0K1MUX ( 
    .D0(\r_3__I_0/mux_203_i3/SLICE_91/r_3__I_0/mux_203_i3/GATE_H0 ), 
    .D1(\r_3__I_0/mux_203_i3/SLICE_91/r_3__I_0/mux_203_i3/SLICE_91_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_mux_137_i2_SLICE_92 ( input A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \r_3__I_0/mux_137_i2/SLICE_92/r_3__I_0/mux_137_i2/SLICE_92_K1_H1 , 
         \r_3__I_0/mux_137_i2/SLICE_92/r_3__I_0/mux_137_i2/GATE_H0 ;

  lut40030 \r_3__I_0/mux_137_i2/SLICE_92_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), 
    .Z(\r_3__I_0/mux_137_i2/SLICE_92/r_3__I_0/mux_137_i2/SLICE_92_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 \r_3__I_0/mux_137_i2/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\r_3__I_0/mux_137_i2/SLICE_92/r_3__I_0/mux_137_i2/GATE_H0 ));
  selmux2 \r_3__I_0/mux_137_i2/SLICE_92_K0K1MUX ( 
    .D0(\r_3__I_0/mux_137_i2/SLICE_92/r_3__I_0/mux_137_i2/GATE_H0 ), 
    .D1(\r_3__I_0/mux_137_i2/SLICE_92/r_3__I_0/mux_137_i2/SLICE_92_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5555) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3535) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_mux_183_i1_SLICE_93 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, 
    FXB, FXA, output OFX0, OFX1 );
  wire   \r_3__I_0/mux_183_i1/SLICE_93/r_3__I_0/mux_183_i1/SLICE_93_K1_H1 , 
         GNDI, \r_3__I_0/mux_183_i1/SLICE_93/r_3__I_0/mux_183_i1/GATE_H0 ;

  lut4 \r_3__I_0/mux_183_i1/SLICE_93_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\r_3__I_0/mux_183_i1/SLICE_93/r_3__I_0/mux_183_i1/SLICE_93_K1_H1 ));
  lut40007 \r_3__I_0/mux_183_i1/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\r_3__I_0/mux_183_i1/SLICE_93/r_3__I_0/mux_183_i1/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \r_3__I_0/mux_183_i1/SLICE_93_K0K1MUX ( 
    .D0(\r_3__I_0/mux_183_i1/SLICE_93/r_3__I_0/mux_183_i1/GATE_H0 ), 
    .D1(\r_3__I_0/mux_183_i1/SLICE_93/r_3__I_0/mux_183_i1/SLICE_93_K1_H1 ), 
    .SD(M0), .Z(OFX0));
  selmux2 \r_3__I_0/mux_183_i1/SLICE_93_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), 
    .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_mux_179_i2_SLICE_94 ( input A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \r_3__I_0/mux_179_i2/SLICE_94/r_3__I_0/mux_179_i2/SLICE_94_K1_H1 , 
         \r_3__I_0/mux_179_i2/SLICE_94/r_3__I_0/mux_179_i2/GATE_H0 ;

  lut40030 \r_3__I_0/mux_179_i2/SLICE_94_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), 
    .Z(\r_3__I_0/mux_179_i2/SLICE_94/r_3__I_0/mux_179_i2/SLICE_94_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 \r_3__I_0/mux_179_i2/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\r_3__I_0/mux_179_i2/SLICE_94/r_3__I_0/mux_179_i2/GATE_H0 ));
  selmux2 \r_3__I_0/mux_179_i2/SLICE_94_K0K1MUX ( 
    .D0(\r_3__I_0/mux_179_i2/SLICE_94/r_3__I_0/mux_179_i2/GATE_H0 ), 
    .D1(\r_3__I_0/mux_179_i2/SLICE_94/r_3__I_0/mux_179_i2/SLICE_94_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_mux_182_i2_SLICE_95 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, 
    FXB, FXA, output OFX0, OFX1 );
  wire   \r_3__I_0/mux_182_i2/SLICE_95/r_3__I_0/mux_182_i2/SLICE_95_K1_H1 , 
         GNDI, \r_3__I_0/mux_182_i2/SLICE_95/r_3__I_0/mux_182_i2/GATE_H0 ;

  lut40032 \r_3__I_0/mux_182_i2/SLICE_95_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\r_3__I_0/mux_182_i2/SLICE_95/r_3__I_0/mux_182_i2/SLICE_95_K1_H1 ));
  lut40031 \r_3__I_0/mux_182_i2/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\r_3__I_0/mux_182_i2/SLICE_95/r_3__I_0/mux_182_i2/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \r_3__I_0/mux_182_i2/SLICE_95_K0K1MUX ( 
    .D0(\r_3__I_0/mux_182_i2/SLICE_95/r_3__I_0/mux_182_i2/GATE_H0 ), 
    .D1(\r_3__I_0/mux_182_i2/SLICE_95/r_3__I_0/mux_182_i2/SLICE_95_K1_H1 ), 
    .SD(M0), .Z(OFX0));
  selmux2 \r_3__I_0/mux_182_i2/SLICE_95_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), 
    .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8F80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_mux_140_i1_SLICE_96 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, 
    FXB, FXA, output OFX0, OFX1 );
  wire   \r_3__I_0/mux_140_i1/SLICE_96/r_3__I_0/mux_140_i1/SLICE_96_K1_H1 , 
         GNDI, \r_3__I_0/mux_140_i1/SLICE_96/r_3__I_0/mux_140_i1/GATE_H0 ;

  lut4 \r_3__I_0/mux_140_i1/SLICE_96_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\r_3__I_0/mux_140_i1/SLICE_96/r_3__I_0/mux_140_i1/SLICE_96_K1_H1 ));
  lut40007 \r_3__I_0/mux_140_i1/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\r_3__I_0/mux_140_i1/SLICE_96/r_3__I_0/mux_140_i1/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \r_3__I_0/mux_140_i1/SLICE_96_K0K1MUX ( 
    .D0(\r_3__I_0/mux_140_i1/SLICE_96/r_3__I_0/mux_140_i1/GATE_H0 ), 
    .D1(\r_3__I_0/mux_140_i1/SLICE_96/r_3__I_0/mux_140_i1/SLICE_96_K1_H1 ), 
    .SD(M0), .Z(OFX0));
  selmux2 \r_3__I_0/mux_140_i1/SLICE_96_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), 
    .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_i4054_SLICE_97 ( input B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \r_3__I_0/i4054/SLICE_97/r_3__I_0/i4054/SLICE_97_K1_H1 , 
         \r_3__I_0/i4054/SLICE_97/r_3__I_0/i4054/GATE_H0 ;

  lut40033 \r_3__I_0/i4054/SLICE_97_K1 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(\r_3__I_0/i4054/SLICE_97/r_3__I_0/i4054/SLICE_97_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 \r_3__I_0/i4054/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\r_3__I_0/i4054/SLICE_97/r_3__I_0/i4054/GATE_H0 ));
  selmux2 \r_3__I_0/i4054/SLICE_97_K0K1MUX ( 
    .D0(\r_3__I_0/i4054/SLICE_97/r_3__I_0/i4054/GATE_H0 ), 
    .D1(\r_3__I_0/i4054/SLICE_97/r_3__I_0/i4054/SLICE_97_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF780) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_i4027_SLICE_98 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \r_3__I_0/i4027/SLICE_98/r_3__I_0/i4027/SLICE_98_K1_H1 , 
         \r_3__I_0/i4027/SLICE_98/r_3__I_0/i4027/GATE_H0 ;

  lut40035 \r_3__I_0/i4027/SLICE_98_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\r_3__I_0/i4027/SLICE_98/r_3__I_0/i4027/SLICE_98_K1_H1 ));
  lut40036 \r_3__I_0/i4027/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\r_3__I_0/i4027/SLICE_98/r_3__I_0/i4027/GATE_H0 ));
  selmux2 \r_3__I_0/i4027/SLICE_98_K0K1MUX ( 
    .D0(\r_3__I_0/i4027/SLICE_98/r_3__I_0/i4027/GATE_H0 ), 
    .D1(\r_3__I_0/i4027/SLICE_98/r_3__I_0/i4027/SLICE_98_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8D05) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_mux_203_i1_SLICE_99 ( input D1, C1, B1, A1, C0, B0, A0, M0, 
    output OFX0 );
  wire   \r_3__I_0/mux_203_i1/SLICE_99/r_3__I_0/mux_203_i1/SLICE_99_K1_H1 , 
         GNDI, \r_3__I_0/mux_203_i1/SLICE_99/r_3__I_0/mux_203_i1/GATE_H0 ;

  lut4 \r_3__I_0/mux_203_i1/SLICE_99_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\r_3__I_0/mux_203_i1/SLICE_99/r_3__I_0/mux_203_i1/SLICE_99_K1_H1 ));
  lut40007 \r_3__I_0/mux_203_i1/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\r_3__I_0/mux_203_i1/SLICE_99/r_3__I_0/mux_203_i1/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \r_3__I_0/mux_203_i1/SLICE_99_K0K1MUX ( 
    .D0(\r_3__I_0/mux_203_i1/SLICE_99/r_3__I_0/mux_203_i1/GATE_H0 ), 
    .D1(\r_3__I_0/mux_203_i1/SLICE_99/r_3__I_0/mux_203_i1/SLICE_99_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_mux_201_i2_SLICE_100 ( input C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   GNDI, 
         \r_3__I_0/mux_201_i2/SLICE_100/r_3__I_0/mux_201_i2/SLICE_100_K1_H1 , 
         \r_3__I_0/mux_201_i2/SLICE_100/r_3__I_0/mux_201_i2/GATE_H0 ;

  lut40037 \r_3__I_0/mux_201_i2/SLICE_100_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), 
    .Z(\r_3__I_0/mux_201_i2/SLICE_100/r_3__I_0/mux_201_i2/SLICE_100_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \r_3__I_0/mux_201_i2/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\r_3__I_0/mux_201_i2/SLICE_100/r_3__I_0/mux_201_i2/GATE_H0 ));
  selmux2 \r_3__I_0/mux_201_i2/SLICE_100_K0K1MUX ( 
    .D0(\r_3__I_0/mux_201_i2/SLICE_100/r_3__I_0/mux_201_i2/GATE_H0 ), 
    .D1(\r_3__I_0/mux_201_i2/SLICE_100/r_3__I_0/mux_201_i2/SLICE_100_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3A3A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_mux_136_i2_SLICE_101 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   \r_3__I_0/mux_136_i2/SLICE_101/r_3__I_0/mux_136_i2/SLICE_101_K1_H1 , 
         \r_3__I_0/mux_136_i2/SLICE_101/r_3__I_0/mux_136_i2/GATE_H0 ;

  lut40038 \r_3__I_0/mux_136_i2/SLICE_101_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\r_3__I_0/mux_136_i2/SLICE_101/r_3__I_0/mux_136_i2/SLICE_101_K1_H1 ));
  lut40039 \r_3__I_0/mux_136_i2/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\r_3__I_0/mux_136_i2/SLICE_101/r_3__I_0/mux_136_i2/GATE_H0 ));
  selmux2 \r_3__I_0/mux_136_i2/SLICE_101_K0K1MUX ( 
    .D0(\r_3__I_0/mux_136_i2/SLICE_101/r_3__I_0/mux_136_i2/GATE_H0 ), 
    .D1(\r_3__I_0/mux_136_i2/SLICE_101/r_3__I_0/mux_136_i2/SLICE_101_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBF04) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3530) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_mux_178_i2_SLICE_102 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   \r_3__I_0/mux_178_i2/SLICE_102/r_3__I_0/mux_178_i2/SLICE_102_K1_H1 , 
         \r_3__I_0/mux_178_i2/SLICE_102/r_3__I_0/mux_178_i2/GATE_H0 ;

  lut40038 \r_3__I_0/mux_178_i2/SLICE_102_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\r_3__I_0/mux_178_i2/SLICE_102/r_3__I_0/mux_178_i2/SLICE_102_K1_H1 ));
  lut40039 \r_3__I_0/mux_178_i2/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\r_3__I_0/mux_178_i2/SLICE_102/r_3__I_0/mux_178_i2/GATE_H0 ));
  selmux2 \r_3__I_0/mux_178_i2/SLICE_102_K0K1MUX ( 
    .D0(\r_3__I_0/mux_178_i2/SLICE_102/r_3__I_0/mux_178_i2/GATE_H0 ), 
    .D1(\r_3__I_0/mux_178_i2/SLICE_102/r_3__I_0/mux_178_i2/SLICE_102_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_mux_178_i1_SLICE_103 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   \r_3__I_0/mux_178_i1/SLICE_103/r_3__I_0/mux_178_i1/SLICE_103_K1_H1 , 
         \r_3__I_0/mux_178_i1/SLICE_103/r_3__I_0/mux_178_i1/GATE_H0 ;

  lut40040 \r_3__I_0/mux_178_i1/SLICE_103_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\r_3__I_0/mux_178_i1/SLICE_103/r_3__I_0/mux_178_i1/SLICE_103_K1_H1 ));
  lut40041 \r_3__I_0/mux_178_i1/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\r_3__I_0/mux_178_i1/SLICE_103/r_3__I_0/mux_178_i1/GATE_H0 ));
  selmux2 \r_3__I_0/mux_178_i1/SLICE_103_K0K1MUX ( 
    .D0(\r_3__I_0/mux_178_i1/SLICE_103/r_3__I_0/mux_178_i1/GATE_H0 ), 
    .D1(\r_3__I_0/mux_178_i1/SLICE_103/r_3__I_0/mux_178_i1/SLICE_103_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFB40) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCAC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_mux_136_i1_SLICE_104 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   \r_3__I_0/mux_136_i1/SLICE_104/r_3__I_0/mux_136_i1/SLICE_104_K1_H1 , 
         \r_3__I_0/mux_136_i1/SLICE_104/r_3__I_0/mux_136_i1/GATE_H0 ;

  lut40040 \r_3__I_0/mux_136_i1/SLICE_104_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\r_3__I_0/mux_136_i1/SLICE_104/r_3__I_0/mux_136_i1/SLICE_104_K1_H1 ));
  lut40041 \r_3__I_0/mux_136_i1/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\r_3__I_0/mux_136_i1/SLICE_104/r_3__I_0/mux_136_i1/GATE_H0 ));
  selmux2 \r_3__I_0/mux_136_i1/SLICE_104_K0K1MUX ( 
    .D0(\r_3__I_0/mux_136_i1/SLICE_104/r_3__I_0/mux_136_i1/GATE_H0 ), 
    .D1(\r_3__I_0/mux_136_i1/SLICE_104/r_3__I_0/mux_136_i1/SLICE_104_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_i3817_SLICE_105 ( input C1, B1, A1, C0, B0, A0, M0, output 
    OFX0 );
  wire   GNDI, \r_3__I_0/i3817/SLICE_105/r_3__I_0/i3817/SLICE_105_K1_H1 , 
         \r_3__I_0/i3817/SLICE_105/r_3__I_0/i3817/GATE_H0 ;

  lut40042 \r_3__I_0/i3817/SLICE_105_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\r_3__I_0/i3817/SLICE_105/r_3__I_0/i3817/SLICE_105_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \r_3__I_0/i3817/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\r_3__I_0/i3817/SLICE_105/r_3__I_0/i3817/GATE_H0 ));
  selmux2 \r_3__I_0/i3817/SLICE_105_K0K1MUX ( 
    .D0(\r_3__I_0/i3817/SLICE_105/r_3__I_0/i3817/GATE_H0 ), 
    .D1(\r_3__I_0/i3817/SLICE_105/r_3__I_0/i3817/SLICE_105_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE4E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_mux_139_i2_SLICE_106 ( input D1, C1, B1, A1, C0, B0, A0, M1, 
    M0, FXB, FXA, output OFX0, OFX1 );
  wire   \r_3__I_0/mux_139_i2/SLICE_106/r_3__I_0/mux_139_i2/SLICE_106_K1_H1 , 
         GNDI, \r_3__I_0/mux_139_i2/SLICE_106/r_3__I_0/mux_139_i2/GATE_H0 ;

  lut40043 \r_3__I_0/mux_139_i2/SLICE_106_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\r_3__I_0/mux_139_i2/SLICE_106/r_3__I_0/mux_139_i2/SLICE_106_K1_H1 ));
  lut40031 \r_3__I_0/mux_139_i2/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\r_3__I_0/mux_139_i2/SLICE_106/r_3__I_0/mux_139_i2/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \r_3__I_0/mux_139_i2/SLICE_106_K0K1MUX ( 
    .D0(\r_3__I_0/mux_139_i2/SLICE_106/r_3__I_0/mux_139_i2/GATE_H0 ), 
    .D1(\r_3__I_0/mux_139_i2/SLICE_106/r_3__I_0/mux_139_i2/SLICE_106_K1_H1 ), 
    .SD(M0), .Z(OFX0));
  selmux2 \r_3__I_0/mux_139_i2/SLICE_106_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), 
    .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h087F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_i3818_SLICE_107 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, 
    FXA, output OFX0, OFX1 );
  wire   GNDI, \r_3__I_0/i3818/SLICE_107/r_3__I_0/i3818/SLICE_107_K1_H1 , 
         \r_3__I_0/i3818/SLICE_107/r_3__I_0/i3818/GATE_H0 ;

  lut40042 \r_3__I_0/i3818/SLICE_107_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\r_3__I_0/i3818/SLICE_107/r_3__I_0/i3818/SLICE_107_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \r_3__I_0/i3818/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\r_3__I_0/i3818/SLICE_107/r_3__I_0/i3818/GATE_H0 ));
  selmux2 \r_3__I_0/i3818/SLICE_107_K0K1MUX ( 
    .D0(\r_3__I_0/i3818/SLICE_107/r_3__I_0/i3818/GATE_H0 ), 
    .D1(\r_3__I_0/i3818/SLICE_107/r_3__I_0/i3818/SLICE_107_K1_H1 ), .SD(M0), 
    .Z(OFX0));
  selmux2 \r_3__I_0/i3818/SLICE_107_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), 
    .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_i4051_SLICE_108 ( input C1, B1, A1, C0, B0, A0, M0, output 
    OFX0 );
  wire   GNDI, \r_3__I_0/i4051/SLICE_108/r_3__I_0/i4051/SLICE_108_K1_H1 , 
         \r_3__I_0/i4051/SLICE_108/r_3__I_0/i4051/GATE_H0 ;

  lut40007 \r_3__I_0/i4051/SLICE_108_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\r_3__I_0/i4051/SLICE_108/r_3__I_0/i4051/SLICE_108_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 \r_3__I_0/i4051/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\r_3__I_0/i4051/SLICE_108/r_3__I_0/i4051/GATE_H0 ));
  selmux2 \r_3__I_0/i4051/SLICE_108_K0K1MUX ( 
    .D0(\r_3__I_0/i4051/SLICE_108/r_3__I_0/i4051/GATE_H0 ), 
    .D1(\r_3__I_0/i4051/SLICE_108/r_3__I_0/i4051/SLICE_108_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE2E2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_i3819_SLICE_109 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, 
    FXA, output OFX0, OFX1 );
  wire   GNDI, \r_3__I_0/i3819/SLICE_109/r_3__I_0/i3819/SLICE_109_K1_H1 , 
         \r_3__I_0/i3819/SLICE_109/r_3__I_0/i3819/GATE_H0 ;

  lut40042 \r_3__I_0/i3819/SLICE_109_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\r_3__I_0/i3819/SLICE_109/r_3__I_0/i3819/SLICE_109_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \r_3__I_0/i3819/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\r_3__I_0/i3819/SLICE_109/r_3__I_0/i3819/GATE_H0 ));
  selmux2 \r_3__I_0/i3819/SLICE_109_K0K1MUX ( 
    .D0(\r_3__I_0/i3819/SLICE_109/r_3__I_0/i3819/GATE_H0 ), 
    .D1(\r_3__I_0/i3819/SLICE_109/r_3__I_0/i3819/SLICE_109_K1_H1 ), .SD(M0), 
    .Z(OFX0));
  selmux2 \r_3__I_0/i3819/SLICE_109_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), 
    .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_i4038_SLICE_110 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \r_3__I_0/i4038/SLICE_110/r_3__I_0/i4038/SLICE_110_K1_H1 , 
         \r_3__I_0/i4038/SLICE_110/r_3__I_0/i4038/GATE_H0 ;

  lut40045 \r_3__I_0/i4038/SLICE_110_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\r_3__I_0/i4038/SLICE_110/r_3__I_0/i4038/SLICE_110_K1_H1 ));
  lut40046 \r_3__I_0/i4038/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\r_3__I_0/i4038/SLICE_110/r_3__I_0/i4038/GATE_H0 ));
  selmux2 \r_3__I_0/i4038/SLICE_110_K0K1MUX ( 
    .D0(\r_3__I_0/i4038/SLICE_110/r_3__I_0/i4038/GATE_H0 ), 
    .D1(\r_3__I_0/i4038/SLICE_110/r_3__I_0/i4038/SLICE_110_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD850) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_i3820_SLICE_111 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, 
    FXA, output OFX0, OFX1 );
  wire   GNDI, \r_3__I_0/i3820/SLICE_111/r_3__I_0/i3820/SLICE_111_K1_H1 , 
         \r_3__I_0/i3820/SLICE_111/r_3__I_0/i3820/GATE_H0 ;

  lut40042 \r_3__I_0/i3820/SLICE_111_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\r_3__I_0/i3820/SLICE_111/r_3__I_0/i3820/SLICE_111_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \r_3__I_0/i3820/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\r_3__I_0/i3820/SLICE_111/r_3__I_0/i3820/GATE_H0 ));
  selmux2 \r_3__I_0/i3820/SLICE_111_K0K1MUX ( 
    .D0(\r_3__I_0/i3820/SLICE_111/r_3__I_0/i3820/GATE_H0 ), 
    .D1(\r_3__I_0/i3820/SLICE_111/r_3__I_0/i3820/SLICE_111_K1_H1 ), .SD(M0), 
    .Z(OFX0));
  selmux2 \r_3__I_0/i3820/SLICE_111_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), 
    .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_i3832_SLICE_112 ( input C1, B1, A1, C0, B0, A0, M0, output 
    OFX0 );
  wire   GNDI, \r_3__I_0/i3832/SLICE_112/r_3__I_0/i3832/SLICE_112_K1_H1 , 
         \r_3__I_0/i3832/SLICE_112/r_3__I_0/i3832/GATE_H0 ;

  lut40042 \r_3__I_0/i3832/SLICE_112_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\r_3__I_0/i3832/SLICE_112/r_3__I_0/i3832/SLICE_112_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \r_3__I_0/i3832/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\r_3__I_0/i3832/SLICE_112/r_3__I_0/i3832/GATE_H0 ));
  selmux2 \r_3__I_0/i3832/SLICE_112_K0K1MUX ( 
    .D0(\r_3__I_0/i3832/SLICE_112/r_3__I_0/i3832/GATE_H0 ), 
    .D1(\r_3__I_0/i3832/SLICE_112/r_3__I_0/i3832/SLICE_112_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_i3833_SLICE_113 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, 
    FXA, output OFX0, OFX1 );
  wire   GNDI, \r_3__I_0/i3833/SLICE_113/r_3__I_0/i3833/SLICE_113_K1_H1 , 
         \r_3__I_0/i3833/SLICE_113/r_3__I_0/i3833/GATE_H0 ;

  lut40042 \r_3__I_0/i3833/SLICE_113_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\r_3__I_0/i3833/SLICE_113/r_3__I_0/i3833/SLICE_113_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \r_3__I_0/i3833/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\r_3__I_0/i3833/SLICE_113/r_3__I_0/i3833/GATE_H0 ));
  selmux2 \r_3__I_0/i3833/SLICE_113_K0K1MUX ( 
    .D0(\r_3__I_0/i3833/SLICE_113/r_3__I_0/i3833/GATE_H0 ), 
    .D1(\r_3__I_0/i3833/SLICE_113/r_3__I_0/i3833/SLICE_113_K1_H1 ), .SD(M0), 
    .Z(OFX0));
  selmux2 \r_3__I_0/i3833/SLICE_113_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), 
    .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_i3834_SLICE_114 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, 
    FXA, output OFX0, OFX1 );
  wire   GNDI, \r_3__I_0/i3834/SLICE_114/r_3__I_0/i3834/SLICE_114_K1_H1 , 
         \r_3__I_0/i3834/SLICE_114/r_3__I_0/i3834/GATE_H0 ;

  lut40042 \r_3__I_0/i3834/SLICE_114_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\r_3__I_0/i3834/SLICE_114/r_3__I_0/i3834/SLICE_114_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \r_3__I_0/i3834/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\r_3__I_0/i3834/SLICE_114/r_3__I_0/i3834/GATE_H0 ));
  selmux2 \r_3__I_0/i3834/SLICE_114_K0K1MUX ( 
    .D0(\r_3__I_0/i3834/SLICE_114/r_3__I_0/i3834/GATE_H0 ), 
    .D1(\r_3__I_0/i3834/SLICE_114/r_3__I_0/i3834/SLICE_114_K1_H1 ), .SD(M0), 
    .Z(OFX0));
  selmux2 \r_3__I_0/i3834/SLICE_114_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), 
    .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_i3835_SLICE_115 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, 
    FXA, output OFX0, OFX1 );
  wire   GNDI, \r_3__I_0/i3835/SLICE_115/r_3__I_0/i3835/SLICE_115_K1_H1 , 
         \r_3__I_0/i3835/SLICE_115/r_3__I_0/i3835/GATE_H0 ;

  lut40042 \r_3__I_0/i3835/SLICE_115_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\r_3__I_0/i3835/SLICE_115/r_3__I_0/i3835/SLICE_115_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \r_3__I_0/i3835/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\r_3__I_0/i3835/SLICE_115/r_3__I_0/i3835/GATE_H0 ));
  selmux2 \r_3__I_0/i3835/SLICE_115_K0K1MUX ( 
    .D0(\r_3__I_0/i3835/SLICE_115/r_3__I_0/i3835/GATE_H0 ), 
    .D1(\r_3__I_0/i3835/SLICE_115/r_3__I_0/i3835/SLICE_115_K1_H1 ), .SD(M0), 
    .Z(OFX0));
  selmux2 \r_3__I_0/i3835/SLICE_115_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), 
    .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_u_hvsync_i1606_SLICE_116 ( input C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \r_3__I_0/u_hvsync/i1606/SLICE_116/r_3__I_0/u_hvsync/i1606/SLICE_116_K1_H1 
         , \r_3__I_0/u_hvsync/i1606/SLICE_116/r_3__I_0/u_hvsync/i1606/GATE_H0 ;

  lut40047 \r_3__I_0/u_hvsync/i1606/SLICE_116_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), 
    .Z(\r_3__I_0/u_hvsync/i1606/SLICE_116/r_3__I_0/u_hvsync/i1606/SLICE_116_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 \r_3__I_0/u_hvsync/i1606/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\r_3__I_0/u_hvsync/i1606/SLICE_116/r_3__I_0/u_hvsync/i1606/GATE_H0 ));
  selmux2 \r_3__I_0/u_hvsync/i1606/SLICE_116_K0K1MUX ( 
    .D0(\r_3__I_0/u_hvsync/i1606/SLICE_116/r_3__I_0/u_hvsync/i1606/GATE_H0 ), 
    .D1(\r_3__I_0/u_hvsync/i1606/SLICE_116/r_3__I_0/u_hvsync/i1606/SLICE_116_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEAEA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAEA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_117 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40049 \r_3__I_0/i3940_2_lut_rep_68_3_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40050 \r_3__I_0/n12_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3320) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0008) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_118 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40051 \r_3__I_0/i1257_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40052 \r_3__I_0/i1254_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/green_leds_fixed_i0_i8 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \r_3__I_0/green_leds_fixed_i0_i0 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCFCE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCDCD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_119 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40053 \r_3__I_0/i1_4_lut_adj_29 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40054 \r_3__I_0/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFBFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_120 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40055 \r_3__I_0/i3693_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40056 \r_3__I_0/i1_4_lut_4_lut_adj_23 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1011) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_121 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40057 \r_3__I_0/i1_2_lut_rep_79_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40058 \r_3__I_0/i1_4_lut_adj_24 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBBBA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_122 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40059 \r_3__I_0/i1250_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 \r_3__I_0/i3961_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFBFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_123 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40061 \r_3__I_0/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \r_3__I_0/i411_2_lut_rep_77_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_124 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40053 \r_3__I_0/u_hvsync/i3_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40063 \r_3__I_0/i1_2_lut_4_lut_adj_28 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF04) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_125 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40064 \r_3__I_0/u_hvsync/i2_4_lut_adj_9 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40065 \r_3__I_0/u_hvsync/i1_4_lut_adj_8 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \r_3__I_0/segments_fixed_i0_i4 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/segments_fixed_i0_i3 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h535F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_126 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40066 \r_3__I_0/i2_3_lut_rep_78_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40027 \r_3__I_0/mux_110_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_127 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40053 \r_3__I_0/i2_3_lut_4_lut_adj_32 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40067 \r_3__I_0/mux_110_i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3530) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_128 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40008 \r_3__I_0/i1_2_lut_rep_93_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 \r_3__I_0/i1_2_lut_rep_71_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_129 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \r_3__I_0/i1_2_lut_rep_99_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \r_3__I_0/i2_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF08) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_130 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40071 \r_3__I_0/i3942_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40056 \r_3__I_0/i1_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAAB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_131 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40072 \r_3__I_0/i2_4_lut_adj_30 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40073 \r_3__I_0/i3894_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF1E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_132 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40074 \r_3__I_0/i2_3_lut_rep_92_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40056 \r_3__I_0/n10_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_133 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40075 \r_3__I_0/mux_111_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \r_3__I_0/i2_3_lut_rep_82_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCACA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_134 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40062 \r_3__I_0/i3945_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40072 \r_3__I_0/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_135 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40076 \r_3__I_0/i1_4_lut_rep_69 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40022 \r_3__I_0/i2_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5F40) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_136 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \r_3__I_0/i1_2_lut_rep_84_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \r_3__I_0/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0808) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5554) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_137 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \r_3__I_0/i2081_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \r_3__I_0/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_138 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40056 \r_3__I_0/i2_4_lut_adj_25 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40079 \r_3__I_0/i415_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_139 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40050 \r_3__I_0/i2_2_lut_rep_74_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40080 \r_3__I_0/i3956_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_140 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40081 \r_3__I_0/i2_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40082 \r_3__I_0/i443_2_lut_rep_83_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_141 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40083 \r_3__I_0/i3898_3_lut_rep_65 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \r_3__I_0/i45_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hACAC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3A3A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_142 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40022 \r_3__I_0/u_hvsync/i1_2_lut_rep_109 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \r_3__I_0/i1_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0FFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_143 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40074 \r_3__I_0/u_hvsync/i1_2_lut_3_lut_4_lut_adj_21 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40086 \r_3__I_0/i445_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hECCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_144 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \r_3__I_0/mux_195_i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \r_3__I_0/i44_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3535) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_145 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40021 \r_3__I_0/u_hvsync/i1937_2_lut_rep_101 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40088 \r_3__I_0/i3576_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA8A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_146 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40021 \r_3__I_0/u_hvsync/i1_2_lut_rep_107 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40089 \r_3__I_0/i3565_2_lut_rep_90_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_147 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40090 \r_3__I_0/u_hvsync/i3563_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40068 \r_3__I_0/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF8F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_148 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40091 \r_3__I_0/i3946_2_lut_rep_62_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40092 \r_3__I_0/i470_2_lut_rep_81_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF4F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_149 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40008 \r_3__I_0/i1_2_lut_rep_75_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \r_3__I_0/i3950_2_lut_rep_66_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_150 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40062 \r_3__I_0/u_hvsync/i2_3_lut_rep_100_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40072 \r_3__I_0/i1_4_lut_adj_26 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_151 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40092 \r_3__I_0/u_hvsync/i2_3_lut_rep_102 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40093 \r_3__I_0/i1_4_lut_adj_27 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_152 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40090 \r_3__I_0/u_hvsync/i2165_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40022 \r_3__I_0/i663_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_153 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 \r_3__I_0/i3_4_lut_adj_31 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40022 \r_3__I_0/i3996_2_lut_rep_73 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_154 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40062 \r_3__I_0/i3561_2_lut_rep_89_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40094 \r_3__I_0/mux_176_i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h04BF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_155 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40075 \r_3__I_0/mux_155_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \r_3__I_0/mux_156_i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_156 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40075 \r_3__I_0/mux_153_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \r_3__I_0/mux_154_i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_157 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \r_3__I_0/mux_111_i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \r_3__I_0/mux_112_i2_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_158 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \r_3__I_0/mux_154_i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \r_3__I_0/mux_155_i2_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_159 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40067 \r_3__I_0/mux_152_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \r_3__I_0/mux_153_i2_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_160 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40095 \r_3__I_0/u_hvsync/i431_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40021 \r_3__I_0/i2007_2_lut_rep_104 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC8C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_161 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40050 \r_3__I_0/i1_2_lut_rep_70_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40096 \r_3__I_0/i3727_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_162 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \r_3__I_0/u_hvsync/i393_2_lut_rep_98_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 \r_3__I_0/i401_2_lut_rep_85_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_163 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40008 \r_3__I_0/i1_2_lut_rep_72_3_lut_4_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40098 \r_3__I_0/i391_2_lut_rep_86_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_164 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40022 \r_3__I_0/u_hvsync/i1_2_lut_rep_112 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \r_3__I_0/i465_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_165 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40072 \r_3__I_0/i1_4_lut_adj_36 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \r_3__I_0/i3935_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_166 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \r_3__I_0/u_hvsync/i1_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40053 \r_3__I_0/i3_4_lut_adj_35 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_167 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40099 \r_3__I_0/i3999_2_lut_rep_64_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \r_3__I_0/i3689_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFBFB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_168 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40100 \r_3__I_0/u_hvsync/i1_2_lut_4_lut_adj_6 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40101 \r_3__I_0/i1_4_lut_adj_37 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40101 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_169 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40022 \r_3__I_0/u_hvsync/i1_2_lut_rep_113 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40086 \r_3__I_0/i2135_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_170 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40102 \r_3__I_0/u_hvsync/i2159_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40021 \r_3__I_0/i1_2_lut_rep_110 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_171 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40090 \r_3__I_0/u_hvsync/i2131_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40072 \r_3__I_0/i2_4_lut_adj_38 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_172 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40103 \r_3__I_0/u_hvsync/i441_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40104 \r_3__I_0/i448_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40104 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hECEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_u_hvsync_SLICE_173 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40074 \r_3__I_0/u_hvsync/i1_2_lut_3_lut_4_lut_adj_22 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40064 \r_3__I_0/u_hvsync/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_174 ( input B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40022 \r_3__I_0/u_hvsync/i567_2_lut_rep_111 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \r_3__I_0/u_hvsync/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \r_3__I_0/segments_fixed_i0_i21 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \r_3__I_0/segments_fixed_i0_i20 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_175 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40095 \r_3__I_0/u_hvsync/i1600_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40062 \r_3__I_0/i2_3_lut_rep_91_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_176 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40105 \r_3__I_0/mux_134_i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40094 \r_3__I_0/mux_134_i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFB40) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_177 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40067 \r_3__I_0/mux_194_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 \r_3__I_0/mux_194_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_178 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40079 \r_3__I_0/i3952_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40079 \r_3__I_0/i3954_2_lut_rep_61_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_179 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40092 \r_3__I_0/i1_2_lut_rep_96_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 \r_3__I_0/i438_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_180 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40107 \r_3__I_0/i13_4_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \r_3__I_0/i3937_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8181) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEBEB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_181 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40109 \r_3__I_0/i1_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 \r_3__I_0/i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF8F8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2828) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_182 ( input C1, B1, A1, C0, B0, A0, M0, CE, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40092 \r_3__I_0/i2_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \r_3__I_0/i14_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0003 \r_3__I_0/green_leds_fixed_i0_i9 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDBDB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_183 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40092 \r_3__I_0/u_hvsync/i1_2_lut_rep_97_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \r_3__I_0/i477_2_lut_rep_87_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_184 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40112 \r_3__I_0/mux_180_i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40113 \r_3__I_0/mux_138_i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h087F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF780) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_185 ( input C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40114 \r_3__I_0/i14_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \r_3__I_0/i1765_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDADA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_186 ( input B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40116 \r_3__I_0/u_hvsync/i4010_2_lut_rep_108 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 \r_3__I_0/i2078_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDDDD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_187 ( input C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \r_3__I_0/i4005_2_lut_rep_76_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \r_3__I_0/i4004_2_lut_rep_80 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_188 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40075 \r_3__I_0/mux_133_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \r_3__I_0/mux_175_i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_189 ( input B1, A1, A0, output F0, F1 );
  wire   GNDI;

  lut40022 \r_3__I_0/u_hvsync/i1_2_lut_adj_10 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \r_3__I_0/i9_1_lut_rep_103 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_190 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40117 \r_3__I_0/u_hvsync/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40022 \r_3__I_0/i2031_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F0E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_191 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40022 \r_3__I_0/i855_2_lut_rep_106 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40091 \r_3__I_0/i3943_2_lut_rep_63_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_192 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40075 \r_3__I_0/mux_132_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \r_3__I_0/mux_174_i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_193 ( input B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40115 \r_3__I_0/u_hvsync/i2_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40092 \r_3__I_0/i1_2_lut_rep_95_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_u_hvsync_SLICE_194 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40069 \r_3__I_0/u_hvsync/i1_2_lut_3_lut_adj_7 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40086 \r_3__I_0/u_hvsync/i435_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_195 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40118 \r_3__I_0/u_hvsync/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40119 \r_3__I_0/u_hvsync/i1_4_lut_rep_88 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \r_3__I_0/segments_fixed_i0_i6 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \r_3__I_0/segments_fixed_i0_i5 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8880) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module r_3__I_0_SLICE_196 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40021 \r_3__I_0/u_hvsync/i1932_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \r_3__I_0/mux_176_i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3__I_0_SLICE_197 ( input C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40075 \r_3__I_0/mux_195_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40120 \r_3__I_0/i3998_2_lut_rep_67 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBBBB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module LED_6_ ( input PADDO, output LED6 );
  wire   GNDI;

  xo2iobuf LED_pad_6( .I(PADDO), .T(GNDI), .PAD(LED6));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => LED6) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf ( input I, T, output PAD );

  OBZPD INST5( .I(I), .T(T), .O(PAD));
endmodule

module LED_5_ ( input PADDO, output LED5 );
  wire   GNDI;

  xo2iobuf LED_pad_5( .I(PADDO), .T(GNDI), .PAD(LED5));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => LED5) = (0:0:0,0:0:0);
  endspecify

endmodule

module KEY1 ( output PADDI, input KEY1 );

  xo2iobuf0121 KEY1_pad( .Z(PADDI), .PAD(KEY1));

  specify
    (KEY1 => PADDI) = (0:0:0,0:0:0);
    $width (posedge KEY1, 0:0:0);
    $width (negedge KEY1, 0:0:0);
  endspecify

endmodule

module xo2iobuf0121 ( output Z, input PAD );

  IBPD INST1( .I(PAD), .O(Z));
endmodule

module KEY0 ( output PADDI, input KEY0 );

  xo2iobuf0121 KEY0_pad( .Z(PADDI), .PAD(KEY0));

  specify
    (KEY0 => PADDI) = (0:0:0,0:0:0);
    $width (posedge KEY0, 0:0:0);
    $width (negedge KEY0, 0:0:0);
  endspecify

endmodule

module CLK50MHZ ( output PADDI, input CLK50MHZ );

  xo2iobuf0121 CLK50MHZ_pad( .Z(PADDI), .PAD(CLK50MHZ));

  specify
    (CLK50MHZ => PADDI) = (0:0:0,0:0:0);
    $width (posedge CLK50MHZ, 0:0:0);
    $width (negedge CLK50MHZ, 0:0:0);
  endspecify

endmodule

module b_0_ ( input PADDO, output b0 );
  wire   GNDI;

  xo2iobuf b_pad_0( .I(PADDO), .T(GNDI), .PAD(b0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => b0) = (0:0:0,0:0:0);
  endspecify

endmodule

module b_1_ ( input PADDO, output b1 );
  wire   GNDI;

  xo2iobuf b_pad_1( .I(PADDO), .T(GNDI), .PAD(b1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => b1) = (0:0:0,0:0:0);
  endspecify

endmodule

module b_2_ ( input PADDO, output b2 );
  wire   GNDI;

  xo2iobuf b_pad_2( .I(PADDO), .T(GNDI), .PAD(b2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => b2) = (0:0:0,0:0:0);
  endspecify

endmodule

module b_3_ ( input PADDO, output b3 );
  wire   GNDI;

  xo2iobuf b_pad_3( .I(PADDO), .T(GNDI), .PAD(b3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => b3) = (0:0:0,0:0:0);
  endspecify

endmodule

module g_0_ ( input PADDO, output g0 );
  wire   GNDI;

  xo2iobuf g_pad_0( .I(PADDO), .T(GNDI), .PAD(g0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => g0) = (0:0:0,0:0:0);
  endspecify

endmodule

module g_1_ ( input PADDO, output g1 );
  wire   GNDI;

  xo2iobuf g_pad_1( .I(PADDO), .T(GNDI), .PAD(g1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => g1) = (0:0:0,0:0:0);
  endspecify

endmodule

module g_2_ ( input PADDO, output g2 );
  wire   GNDI;

  xo2iobuf g_pad_2( .I(PADDO), .T(GNDI), .PAD(g2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => g2) = (0:0:0,0:0:0);
  endspecify

endmodule

module g_3_ ( input PADDO, output g3 );
  wire   GNDI;

  xo2iobuf g_pad_3( .I(PADDO), .T(GNDI), .PAD(g3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => g3) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_0_ ( input PADDO, output r0 );
  wire   GNDI;

  xo2iobuf r_pad_0( .I(PADDO), .T(GNDI), .PAD(r0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => r0) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_1_ ( input PADDO, output r1 );
  wire   GNDI;

  xo2iobuf r_pad_1( .I(PADDO), .T(GNDI), .PAD(r1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => r1) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_2_ ( input PADDO, output r2 );
  wire   GNDI;

  xo2iobuf r_pad_2( .I(PADDO), .T(GNDI), .PAD(r2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => r2) = (0:0:0,0:0:0);
  endspecify

endmodule

module r_3_ ( input PADDO, output r3 );
  wire   GNDI;

  xo2iobuf r_pad_3( .I(PADDO), .T(GNDI), .PAD(r3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => r3) = (0:0:0,0:0:0);
  endspecify

endmodule

module vsync ( input PADDO, output vsync );
  wire   GNDI;

  xo2iobuf vsync_pad( .I(PADDO), .T(GNDI), .PAD(vsync));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => vsync) = (0:0:0,0:0:0);
  endspecify

endmodule

module hsync ( input PADDO, output hsync );
  wire   GNDI;

  xo2iobuf hsync_pad( .I(PADDO), .T(GNDI), .PAD(hsync));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => hsync) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED_0_ ( input PADDO, output LED0 );
  wire   GNDI;

  xo2iobuf LED_pad_0( .I(PADDO), .T(GNDI), .PAD(LED0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => LED0) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED_1_ ( input PADDO, output LED1 );
  wire   GNDI;

  xo2iobuf LED_pad_1( .I(PADDO), .T(GNDI), .PAD(LED1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => LED1) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED_2_ ( input PADDO, output LED2 );
  wire   GNDI;

  xo2iobuf LED_pad_2( .I(PADDO), .T(GNDI), .PAD(LED2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => LED2) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED_3_ ( input PADDO, output LED3 );
  wire   GNDI;

  xo2iobuf LED_pad_3( .I(PADDO), .T(GNDI), .PAD(LED3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => LED3) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED_4_ ( input PADDO, output LED4 );
  wire   GNDI;

  xo2iobuf LED_pad_4( .I(PADDO), .T(GNDI), .PAD(LED4));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => LED4) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED_7_ ( input PADDO, output LED7 );
  wire   GNDI;

  xo2iobuf LED_pad_7( .I(PADDO), .T(GNDI), .PAD(LED7));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => LED7) = (0:0:0,0:0:0);
  endspecify

endmodule

module GSR_INST ( input GSRNET );

  GSR5MODE GSR_INST_GSRMODE( .GSR(GSRNET));

  specify
  endspecify

endmodule

module GSR5MODE ( input GSR );
  wire   GSRMODE;

  BUFBA INST10( .A(GSR), .Z(GSRMODE));
  GSR INST20( .GSR(GSRMODE));
endmodule

module main_pll_inst_PLLInst_0 ( input CLKI, CLKFB, output LOCK, CLKINTFB, 
    CLKOP );
  wire   GNDI;

  EHXPLLJ_B \main_pll_inst/PLLInst_0_EHXPLLJ ( .CLKI(CLKI), .CLKFB(CLKFB), 
    .PHASESEL1(GNDI), .PHASESEL0(GNDI), .PHASEDIR(GNDI), .PHASESTEP(GNDI), 
    .LOADREG(GNDI), .STDBY(GNDI), .PLLWAKESYNC(GNDI), .RST(GNDI), 
    .RESETM(GNDI), .RESETC(GNDI), .RESETD(GNDI), .ENCLKOP(GNDI), 
    .ENCLKOS(GNDI), .ENCLKOS2(GNDI), .ENCLKOS3(GNDI), .PLLCLK(GNDI), 
    .PLLRST(GNDI), .PLLSTB(GNDI), .PLLWE(GNDI), .PLLDATI7(GNDI), 
    .PLLDATI6(GNDI), .PLLDATI5(GNDI), .PLLDATI4(GNDI), .PLLDATI3(GNDI), 
    .PLLDATI2(GNDI), .PLLDATI1(GNDI), .PLLDATI0(GNDI), .PLLADDR4(GNDI), 
    .PLLADDR3(GNDI), .PLLADDR2(GNDI), .PLLADDR1(GNDI), .PLLADDR0(GNDI), 
    .CLKOP(CLKOP), .CLKOS(), .CLKOS2(), .CLKOS3(), .LOCK(LOCK), .INTLOCK(), 
    .REFCLK(), .CLKINTFB(CLKINTFB), .DPHSRC(), .PLLDATO7(), .PLLDATO6(), 
    .PLLDATO5(), .PLLDATO4(), .PLLDATO3(), .PLLDATO2(), .PLLDATO1(), 
    .PLLDATO0(), .PLLACK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKI => CLKINTFB) = (0:0:0,0:0:0);
    (CLKI => CLKOP) = (0:0:0,0:0:0);
    (CLKFB => CLKINTFB) = (0:0:0,0:0:0);
    (CLKFB => CLKOP) = (0:0:0,0:0:0);
  endspecify

endmodule

module EHXPLLJ_B ( input CLKI, CLKFB, PHASESEL1, PHASESEL0, PHASEDIR, 
    PHASESTEP, LOADREG, STDBY, PLLWAKESYNC, RST, RESETM, RESETC, RESETD, 
    ENCLKOP, ENCLKOS, ENCLKOS2, ENCLKOS3, PLLCLK, PLLRST, PLLSTB, PLLWE, 
    PLLDATI7, PLLDATI6, PLLDATI5, PLLDATI4, PLLDATI3, PLLDATI2, PLLDATI1, 
    PLLDATI0, PLLADDR4, PLLADDR3, PLLADDR2, PLLADDR1, PLLADDR0, output CLKOP, 
    CLKOS, CLKOS2, CLKOS3, LOCK, INTLOCK, REFCLK, CLKINTFB, DPHSRC, PLLDATO7, 
    PLLDATO6, PLLDATO5, PLLDATO4, PLLDATO3, PLLDATO2, PLLDATO1, PLLDATO0, 
    PLLACK );

  EHXPLLJ INST10( .CLKI(CLKI), .CLKFB(CLKFB), .PHASESEL1(PHASESEL1), 
    .PHASESEL0(PHASESEL0), .PHASEDIR(PHASEDIR), .PHASESTEP(PHASESTEP), 
    .LOADREG(LOADREG), .STDBY(STDBY), .PLLWAKESYNC(PLLWAKESYNC), .RST(RST), 
    .RESETM(RESETM), .RESETC(RESETC), .RESETD(RESETD), .ENCLKOP(ENCLKOP), 
    .ENCLKOS(ENCLKOS), .ENCLKOS2(ENCLKOS2), .ENCLKOS3(ENCLKOS3), 
    .PLLCLK(PLLCLK), .PLLRST(PLLRST), .PLLSTB(PLLSTB), .PLLWE(PLLWE), 
    .PLLADDR4(PLLADDR4), .PLLADDR3(PLLADDR3), .PLLADDR2(PLLADDR2), 
    .PLLADDR1(PLLADDR1), .PLLADDR0(PLLADDR0), .PLLDATI7(PLLDATI7), 
    .PLLDATI6(PLLDATI6), .PLLDATI5(PLLDATI5), .PLLDATI4(PLLDATI4), 
    .PLLDATI3(PLLDATI3), .PLLDATI2(PLLDATI2), .PLLDATI1(PLLDATI1), 
    .PLLDATI0(PLLDATI0), .CLKOP(CLKOP), .CLKOS(CLKOS), .CLKOS2(CLKOS2), 
    .CLKOS3(CLKOS3), .LOCK(LOCK), .REFCLK(REFCLK), .INTLOCK(INTLOCK), 
    .PLLDATO7(PLLDATO7), .PLLDATO6(PLLDATO6), .PLLDATO5(PLLDATO5), 
    .PLLDATO4(PLLDATO4), .PLLDATO3(PLLDATO3), .PLLDATO2(PLLDATO2), 
    .PLLDATO1(PLLDATO1), .PLLDATO0(PLLDATO0), .PLLACK(PLLACK), .DPHSRC(DPHSRC), 
    .CLKINTFB(CLKINTFB));
  defparam INST10.CLKFB_DIV = 3;
  defparam INST10.CLKI_DIV = 2;
  defparam INST10.CLKOP_CPHASE = 6;
  defparam INST10.CLKOP_DIV = 7;
  defparam INST10.CLKOP_ENABLE = "ENABLED";
  defparam INST10.CLKOP_FPHASE = 0;
  defparam INST10.CLKOP_TRIM_DELAY = 0;
  defparam INST10.CLKOP_TRIM_POL = "RISING";
  defparam INST10.CLKOS2_CPHASE = 0;
  defparam INST10.CLKOS2_DIV = 1;
  defparam INST10.CLKOS2_ENABLE = "DISABLED";
  defparam INST10.CLKOS2_FPHASE = 0;
  defparam INST10.CLKOS3_CPHASE = 0;
  defparam INST10.CLKOS3_DIV = 1;
  defparam INST10.CLKOS3_ENABLE = "DISABLED";
  defparam INST10.CLKOS3_FPHASE = 0;
  defparam INST10.CLKOS_CPHASE = 0;
  defparam INST10.CLKOS_DIV = 1;
  defparam INST10.CLKOS_ENABLE = "DISABLED";
  defparam INST10.CLKOS_FPHASE = 0;
  defparam INST10.CLKOS_TRIM_DELAY = 0;
  defparam INST10.CLKOS_TRIM_POL = "FALLING";
  defparam INST10.DCRST_ENA = "DISABLED";
  defparam INST10.DDRST_ENA = "DISABLED";
  defparam INST10.DPHASE_SOURCE = "DISABLED";
  defparam INST10.FEEDBK_PATH = "INT_DIVA";
  defparam INST10.FRACN_DIV = 0;
  defparam INST10.FRACN_ENABLE = "DISABLED";
  defparam INST10.INTFB_WAKE = "DISABLED";
  defparam INST10.MRST_ENA = "DISABLED";
  defparam INST10.OUTDIVIDER_MUXA2 = "DIVA";
  defparam INST10.OUTDIVIDER_MUXB2 = "DIVB";
  defparam INST10.OUTDIVIDER_MUXC2 = "DIVC";
  defparam INST10.OUTDIVIDER_MUXD2 = "DIVD";
  defparam INST10.PLLRST_ENA = "DISABLED";
  defparam INST10.PLL_LOCK_MODE = 0;
  defparam INST10.PLL_USE_WB = "DISABLED";
  defparam INST10.PREDIVIDER_MUXA1 = 0;
  defparam INST10.PREDIVIDER_MUXB1 = 0;
  defparam INST10.PREDIVIDER_MUXC1 = 0;
  defparam INST10.PREDIVIDER_MUXD1 = 0;
  defparam INST10.STDBY_ENABLE = "DISABLED";
  defparam INST10.VCO_BYPASS_A0 = "DISABLED";
  defparam INST10.VCO_BYPASS_B0 = "DISABLED";
  defparam INST10.VCO_BYPASS_C0 = "DISABLED";
  defparam INST10.VCO_BYPASS_D0 = "DISABLED";
endmodule
