$date
  Fri Jan 30 06:40:16 2026
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_mux4x1_structural $end
$var reg 1 ! i0 $end
$var reg 1 " i1 $end
$var reg 1 # i2 $end
$var reg 1 $ i3 $end
$var reg 1 % s0 $end
$var reg 1 & s1 $end
$var reg 1 ' y $end
$scope module uut $end
$var reg 1 ( i0 $end
$var reg 1 ) i1 $end
$var reg 1 * i2 $end
$var reg 1 + i3 $end
$var reg 1 , s0 $end
$var reg 1 - s1 $end
$var reg 1 . y $end
$var reg 1 / y0 $end
$var reg 1 0 y1 $end
$scope module mux1 $end
$var reg 1 1 a $end
$var reg 1 2 b $end
$var reg 1 3 s $end
$var reg 1 4 y $end
$upscope $end
$scope module mux2 $end
$var reg 1 5 a $end
$var reg 1 6 b $end
$var reg 1 7 s $end
$var reg 1 8 y $end
$upscope $end
$scope module mux3 $end
$var reg 1 9 a $end
$var reg 1 : b $end
$var reg 1 ; s $end
$var reg 1 < y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
1$
0%
0&
0'
0(
1)
0*
1+
0,
0-
0.
0/
00
01
12
03
04
05
16
07
08
09
0:
0;
0<
#10000000
1%
1'
1,
1.
1/
10
13
14
17
18
19
1:
1<
#20000000
0%
1&
0'
0,
1-
0.
0/
00
03
04
07
08
09
0:
1;
0<
#30000000
1%
1'
1,
1.
1/
10
13
14
17
18
19
1:
1<
#40000000
