#include<stdio.h>
long long int do_twos_complement( unsigned long long int a ,int width){
    int msb = (a >> (width-1)) & 1;
    if(msb==1){
        int bit[width];int ans[width];
        unsigned long long int a1=a;
        int i=0;
        for(i=0;i<width;i++){
            bit[i]=0;
            ans[i]=0;
        }
        i=0;
        while(a1>0){
            bit[i]=a1%2;
            i++;
            a1/=2;
        }
        int flag=0;
        for(i=0;i<width;i++){
            if(bit[i]==1 && flag==0){
                ans[i]=1;
                flag=1;
            }
            else if(flag==0)
                ans[i]=bit[i];
            else
                ans[i]=1 ^ bit[i];
        }
        long long int fans=0;
        for(i=0;i<width;i++)
            fans+=ans[i]*(1<<i);
        fans = -fans;    
        return fans;
    }else{     
        return a;
    }
}
void hls_macc(unsigned long long int *ap_clk__1,unsigned long long int *ap_done__1,unsigned long long int *ap_idle__1,unsigned long long int *ap_ready__1,unsigned long long int *ap_return__1,unsigned long long int *ap_rst__1,unsigned long long int *ap_start__1,unsigned long long int *in1__1,unsigned long long int *in2__1,unsigned long long int *in3__1,unsigned long long int *in4__1,unsigned long long int *in5__1,unsigned long long int *in6__1,unsigned long long int *in7__1,unsigned long long int *in8__1,unsigned long long int *in9__1,unsigned long long int *in10__1,unsigned long long int *out1__1,unsigned long long int *out1_ap_vld__1,unsigned long long int *out2__1,unsigned long long int *out2_ap_vld__1,unsigned long long int *out3__1,unsigned long long int *out3_ap_vld__1,int dummy){
unsigned long long int ap_clk=*ap_clk__1;
unsigned long long int ap_done=*ap_done__1;
unsigned long long int ap_idle=*ap_idle__1;
unsigned long long int ap_ready=*ap_ready__1;
unsigned long long int ap_return=*ap_return__1;
unsigned long long int ap_rst=*ap_rst__1;
unsigned long long int ap_start=*ap_start__1;
unsigned long long int in1=*in1__1;
unsigned long long int in10=*in10__1;
unsigned long long int in2=*in2__1;
unsigned long long int in3=*in3__1;
unsigned long long int in4=*in4__1;
unsigned long long int in5=*in5__1;
unsigned long long int in6=*in6__1;
unsigned long long int in7=*in7__1;
unsigned long long int in8=*in8__1;
unsigned long long int in9=*in9__1;
unsigned long long int out1=*out1__1;
unsigned long long int out1_ap_vld=*out1_ap_vld__1;
unsigned long long int out2=*out2__1;
unsigned long long int out2_ap_vld=*out2_ap_vld__1;
unsigned long long int out3=*out3__1;
unsigned long long int out3_ap_vld=*out3_ap_vld__1;
   long long int add13_fu_215_p0=0;
   long long int add13_fu_215_p0__temp=0;
   long long int add2_fu_199_p0=0;
   long long int add2_fu_199_p0__temp=0;
   long long int add3_fu_125_p0=0;
   long long int add3_fu_125_p0__temp=0;
   long long int add3_fu_125_p1=0;
   long long int add3_fu_125_p1__temp=0;
   long long int add5_fu_131_p0=0;
   long long int add5_fu_131_p0__temp=0;
   long long int add5_fu_131_p1=0;
   long long int add5_fu_131_p1__temp=0;
   long long int add6_fu_203_p0=0;
   long long int add6_fu_203_p0__temp=0;
   long long int add_ln30_fu_177_p2=0;
   long long int add_ln30_fu_177_p2__temp=0;
   long long int add_ln30_reg_366=0;
   long long int add_ln30_reg_366__temp=0;
   long long int add_ln42_fu_190_p0=0;
   long long int add_ln42_fu_190_p0__temp=0;
   long long int add_ln42_fu_190_p2=0;
   long long int add_ln42_fu_190_p2__temp=0;
   long long int add_ln42_reg_381=0;
   long long int add_ln42_reg_381__temp=0;
   long long int ap_CS_fsm_state1=0;
   long long int ap_CS_fsm_state2=0;
   long long int ap_CS_fsm_state3=0;
   long long int ap_CS_fsm_state4=0;
   long long int ap_CS_fsm_state5=0;
   long long int mul_ln24_fu_172_p0=0;
   long long int mul_ln24_fu_172_p0__temp=0;
   long long int mul_ln24_fu_172_p1=0;
   long long int mul_ln24_fu_172_p1__temp=0;
   long long int mul_ln24_fu_172_p2=0;
   long long int mul_ln24_fu_172_p2__temp=0;
   long long int mul_ln24_reg_361=0;
   long long int mul_ln24_reg_361__temp=0;
   long long int mult10_fu_143_p0=0;
   long long int mult10_fu_143_p0__temp=0;
   long long int mult10_fu_143_p1=0;
   long long int mult10_fu_143_p1__temp=0;
   long long int mult11_fu_162_p0=0;
   long long int mult11_fu_162_p0__temp=0;
   long long int mult11_fu_162_p1=0;
   long long int mult11_fu_162_p1__temp=0;
   long long int mult13_fu_167_p0=0;
   long long int mult13_fu_167_p0__temp=0;
   long long int mult13_fu_167_p1=0;
   long long int mult13_fu_167_p1__temp=0;
   long long int mult2_fu_137_p0=0;
   long long int mult2_fu_137_p0__temp=0;
   long long int mult2_fu_137_p1=0;
   long long int mult2_fu_137_p1__temp=0;
   long long int mult7_fu_158_p0=0;
   long long int mult7_fu_158_p0__temp=0;
   long long int mult7_fu_158_p1=0;
   long long int mult7_fu_158_p1__temp=0;
   long long int shf2_fu_249_p1=0;
   long long int shf2_fu_249_p1__temp=0;
   long long int tmp3_fu_181_p0=0;
   long long int tmp3_fu_181_p0__temp=0;
   long long int tmp4_fu_186_p0=0;
   long long int tmp4_fu_186_p0__temp=0;
   long long int tmp4_fu_186_p2=0;
   long long int tmp4_fu_186_p2__temp=0;
   long long int tmp4_reg_376=0;
   long long int tmp4_reg_376__temp=0;
   long long int tmp5_fu_211_p0=0;
   long long int tmp5_fu_211_p0__temp=0;
   long long int tmp6_fu_154_p0=0;
   long long int tmp6_fu_154_p0__temp=0;
   long long int tmp6_fu_154_p2=0;
   long long int tmp6_fu_154_p2__temp=0;
   long long int tmp6_reg_341=0;
   long long int tmp6_reg_341__temp=0;
   long long int tmp7_fu_195_p0=0;
   long long int tmp7_fu_195_p0__temp=0;
   long long int tmp_fu_149_p2=0;
   long long int tmp_fu_149_p2__temp=0;
   long long int tmp_reg_336=0;
   long long int tmp_reg_336__temp=0;
   unsigned long long int add13_fu_215_p2=0;
   unsigned long long int add13_fu_215_p2__temp=0;
   unsigned long long int add13_reg_412=0;
   unsigned long long int add13_reg_412__temp=0;
   unsigned long long int add14_fu_219_p2=0;
   unsigned long long int add14_fu_219_p2__temp=0;
   unsigned long long int add14_fu_219_p2_temp_0=0;
   unsigned long long int add14_fu_219_p2_temp_0__temp=0;
   unsigned long long int add14_fu_219_p2_temp_1=0;
   unsigned long long int add14_fu_219_p2_temp_1__temp=0;
   unsigned long long int add2_fu_199_p2=0;
   unsigned long long int add2_fu_199_p2__temp=0;
   unsigned long long int add2_reg_391=0;
   unsigned long long int add2_reg_391__temp=0;
   unsigned long long int add3_fu_125_p2=0;
   unsigned long long int add3_fu_125_p2__temp=0;
   unsigned long long int add3_reg_288=0;
   unsigned long long int add3_reg_288__temp=0;
   unsigned long long int add5_fu_131_p2=0;
   unsigned long long int add5_fu_131_p2__temp=0;
   unsigned long long int add5_reg_293=0;
   unsigned long long int add5_reg_293__temp=0;
   unsigned long long int add6_fu_203_p2=0;
   unsigned long long int add6_fu_203_p2__temp=0;
   unsigned long long int add6_reg_396=0;
   unsigned long long int add6_reg_396__temp=0;
   unsigned long long int add9_fu_207_p2=0;
   unsigned long long int add9_fu_207_p2__temp=0;
   unsigned long long int add9_reg_402=0;
   unsigned long long int add9_reg_402__temp=0;
   unsigned long long int add_ln40_1_fu_238_p2=0;
   unsigned long long int add_ln40_1_fu_238_p2__temp=0;
   unsigned long long int add_ln40_fu_243_p2=0;
   unsigned long long int add_ln40_fu_243_p2__temp=0;
   unsigned long long int add_ln49_1_fu_252_p2=0;
   unsigned long long int add_ln49_1_fu_252_p2__temp=0;
   unsigned long long int add_ln49_fu_257_p2=0;
   unsigned long long int add_ln49_fu_257_p2__temp=0;
   unsigned long long int add_ln51_fu_263_p2=0;
   unsigned long long int add_ln51_fu_263_p2__temp=0;
   unsigned long long int ap_CS_fsm=0;
   unsigned long long int ap_CS_fsm__temp=0;
   unsigned long long int ap_NS_fsm=0;
   unsigned long long int ap_NS_fsm__temp=0;
   unsigned long long int ap_clk__temp=0;
   unsigned long long int ap_done__temp=0;
   unsigned long long int ap_idle__temp=0;
   unsigned long long int ap_ready__temp=0;
   unsigned long long int ap_return__temp=0;
   unsigned long long int ap_rst__temp=0;
   unsigned long long int ap_start__temp=0;
   unsigned long long int in10__temp=0;
   unsigned long long int in1__temp=0;
   unsigned long long int in2__temp=0;
   unsigned long long int in3__temp=0;
   unsigned long long int in4__temp=0;
   unsigned long long int in5__temp=0;
   unsigned long long int in6__temp=0;
   unsigned long long int in7__temp=0;
   unsigned long long int in8__temp=0;
   unsigned long long int in9__temp=0;
   unsigned long long int mult10_fu_143_p2=0;
   unsigned long long int mult10_fu_143_p2__temp=0;
   unsigned long long int mult10_reg_331=0;
   unsigned long long int mult10_reg_331__temp=0;
   unsigned long long int mult11_fu_162_p2=0;
   unsigned long long int mult11_fu_162_p2__temp=0;
   unsigned long long int mult11_reg_351=0;
   unsigned long long int mult11_reg_351__temp=0;
   unsigned long long int mult13_fu_167_p2=0;
   unsigned long long int mult13_fu_167_p2__temp=0;
   unsigned long long int mult13_reg_356=0;
   unsigned long long int mult13_reg_356__temp=0;
   unsigned long long int mult2_fu_137_p2=0;
   unsigned long long int mult2_fu_137_p2__temp=0;
   unsigned long long int mult2_reg_326=0;
   unsigned long long int mult2_reg_326__temp=0;
   unsigned long long int mult7_fu_158_p2=0;
   unsigned long long int mult7_fu_158_p2__temp=0;
   unsigned long long int mult7_reg_346=0;
   unsigned long long int mult7_reg_346__temp=0;
   unsigned long long int out1__temp=0;
   unsigned long long int out1_ap_vld__temp=0;
   unsigned long long int out2__temp=0;
   unsigned long long int out2_ap_vld__temp=0;
   unsigned long long int out3__temp=0;
   unsigned long long int out3_ap_vld__temp=0;
   unsigned long long int shf1_fu_233_p2=0;
   unsigned long long int shf1_fu_233_p2__temp=0;
   unsigned long long int tmp3_fu_181_p2=0;
   unsigned long long int tmp3_fu_181_p2__temp=0;
   unsigned long long int tmp3_reg_371=0;
   unsigned long long int tmp3_reg_371__temp=0;
   unsigned long long int tmp5_fu_211_p2=0;
   unsigned long long int tmp5_fu_211_p2__temp=0;
   unsigned long long int tmp5_reg_407=0;
   unsigned long long int tmp5_reg_407__temp=0;
   unsigned long long int tmp7_fu_195_p2=0;
   unsigned long long int tmp7_fu_195_p2__temp=0;
   unsigned long long int tmp7_reg_386=0;
   unsigned long long int tmp7_reg_386__temp=0;
   unsigned long long int trunc_ln_reg_417=0;
   unsigned long long int trunc_ln_reg_417__temp=0;
    ap_done=0;
    ap_start=1;

   ap_ST_fsm_state1:

    ap_CS_fsm_state1 = 1;
    ap_CS_fsm_state2 = 0;
    ap_CS_fsm_state3 = 0;
    ap_CS_fsm_state4 = 0;
    ap_CS_fsm_state5 = 0;
   mul_ln24_fu_172_p1__temp = mul_ln24_fu_172_p1 ;
   add13_fu_215_p0__temp = add13_fu_215_p0 ;
   add3_fu_125_p1__temp = add3_fu_125_p1 ;
   mult2_fu_137_p0__temp = mult2_fu_137_p0 ;
   tmp5_fu_211_p0__temp = tmp5_fu_211_p0 ;
   tmp_reg_336__temp = tmp_reg_336 ;
   mul_ln24_fu_172_p2__temp = mul_ln24_fu_172_p2 ;
   mult11_fu_162_p0__temp = mult11_fu_162_p0 ;
   mult13_fu_167_p0__temp = mult13_fu_167_p0 ;
   add_ln42_reg_381__temp = add_ln42_reg_381 ;
   add_ln30_fu_177_p2__temp = add_ln30_fu_177_p2 ;
   mult7_fu_158_p0__temp = mult7_fu_158_p0 ;
   add5_fu_131_p0__temp = add5_fu_131_p0 ;
   mult10_fu_143_p0__temp = mult10_fu_143_p0 ;
   add5_fu_131_p1__temp = add5_fu_131_p1 ;
   add_ln42_fu_190_p0__temp = add_ln42_fu_190_p0 ;
   add3_fu_125_p0__temp = add3_fu_125_p0 ;
   add_ln30_reg_366__temp = add_ln30_reg_366 ;
   mult10_fu_143_p1__temp = mult10_fu_143_p1 ;
   mult2_fu_137_p1__temp = mult2_fu_137_p1 ;
   mul_ln24_reg_361__temp = mul_ln24_reg_361 ;
   add_ln42_fu_190_p2__temp = add_ln42_fu_190_p2 ;
   mult11_fu_162_p1__temp = mult11_fu_162_p1 ;
   add2_fu_199_p0__temp = add2_fu_199_p0 ;
   tmp4_reg_376__temp = tmp4_reg_376 ;
   tmp6_fu_154_p2__temp = tmp6_fu_154_p2 ;
   mult13_fu_167_p1__temp = mult13_fu_167_p1 ;
   add6_fu_203_p0__temp = add6_fu_203_p0 ;
   tmp4_fu_186_p0__temp = tmp4_fu_186_p0 ;
   tmp6_fu_154_p0__temp = tmp6_fu_154_p0 ;
   mult7_fu_158_p1__temp = mult7_fu_158_p1 ;
   tmp7_fu_195_p0__temp = tmp7_fu_195_p0 ;
   tmp_fu_149_p2__temp = tmp_fu_149_p2 ;
   tmp6_reg_341__temp = tmp6_reg_341 ;
   tmp3_fu_181_p0__temp = tmp3_fu_181_p0 ;
   tmp4_fu_186_p2__temp = tmp4_fu_186_p2 ;
   mul_ln24_fu_172_p0__temp = mul_ln24_fu_172_p0 ;
   shf2_fu_249_p1__temp = shf2_fu_249_p1 ;
   in9__temp = in9 ;
   ap_clk__temp = ap_clk ;
   in4__temp = in4 ;
   mult2_fu_137_p2__temp = mult2_fu_137_p2 ;
   ap_rst__temp = ap_rst ;
   in2__temp = in2 ;
   tmp7_reg_386__temp = tmp7_reg_386 ;
   add2_reg_391__temp = add2_reg_391 ;
   in1__temp = in1 ;
   ap_return__temp = ap_return ;
   add_ln49_fu_257_p2__temp = add_ln49_fu_257_p2 ;
   tmp3_reg_371__temp = tmp3_reg_371 ;
   add_ln40_fu_243_p2__temp = add_ln40_fu_243_p2 ;
   mult7_fu_158_p2__temp = mult7_fu_158_p2 ;
   add14_fu_219_p2_temp_1__temp = add14_fu_219_p2_temp_1 ;
   in8__temp = in8 ;
   in5__temp = in5 ;
   tmp5_fu_211_p2__temp = tmp5_fu_211_p2 ;
   add9_reg_402__temp = add9_reg_402 ;
   add3_reg_288__temp = add3_reg_288 ;
   ap_ready__temp = ap_ready ;
   add14_fu_219_p2_temp_0__temp = add14_fu_219_p2_temp_0 ;
   add13_fu_215_p2__temp = add13_fu_215_p2 ;
   ap_done__temp = ap_done ;
   mult13_fu_167_p2__temp = mult13_fu_167_p2 ;
   out2__temp = out2 ;
   mult11_reg_351__temp = mult11_reg_351 ;
   tmp5_reg_407__temp = tmp5_reg_407 ;
   tmp3_fu_181_p2__temp = tmp3_fu_181_p2 ;
   in10__temp = in10 ;
   add2_fu_199_p2__temp = add2_fu_199_p2 ;
   out1__temp = out1 ;
   add5_reg_293__temp = add5_reg_293 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp7_fu_195_p2__temp = tmp7_fu_195_p2 ;
   add6_reg_396__temp = add6_reg_396 ;
   ap_idle__temp = ap_idle ;
   trunc_ln_reg_417__temp = trunc_ln_reg_417 ;
   add_ln51_fu_263_p2__temp = add_ln51_fu_263_p2 ;
   out1_ap_vld__temp = out1_ap_vld ;
   mult2_reg_326__temp = mult2_reg_326 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   out3_ap_vld__temp = out3_ap_vld ;
   out3__temp = out3 ;
   mult7_reg_346__temp = mult7_reg_346 ;
   add_ln40_1_fu_238_p2__temp = add_ln40_1_fu_238_p2 ;
   mult10_fu_143_p2__temp = mult10_fu_143_p2 ;
   add_ln49_1_fu_252_p2__temp = add_ln49_1_fu_252_p2 ;
   out2_ap_vld__temp = out2_ap_vld ;
   add5_fu_131_p2__temp = add5_fu_131_p2 ;
   add14_fu_219_p2__temp = add14_fu_219_p2 ;
   add13_reg_412__temp = add13_reg_412 ;
   in6__temp = in6 ;
   ap_start__temp = ap_start ;
   mult11_fu_162_p2__temp = mult11_fu_162_p2 ;
   add9_fu_207_p2__temp = add9_fu_207_p2 ;
   add3_fu_125_p2__temp = add3_fu_125_p2 ;
   shf1_fu_233_p2__temp = shf1_fu_233_p2 ;
   in7__temp = in7 ;
   mult10_reg_331__temp = mult10_reg_331 ;
   add6_fu_203_p2__temp = add6_fu_203_p2 ;
   in3__temp = in3 ;
   mult13_reg_356__temp = mult13_reg_356 ;

       if((ap_start == 0) && (1 == ap_CS_fsm_state1))
       {
           ap_idle =  1;
       }
   if(((1 == ap_CS_fsm_state1) && (ap_start == 1)) == 1){
       if((1 == ap_CS_fsm_state1) && (ap_start == 1))
       {
           add5_reg_293 =   ( ( do_twos_complement(  ( in10 & 4294967295 )  , 32 )  * do_twos_complement(  ( in10 & 4294967295 )  , 32 )  ) & 4294967295 ) ;
           add3_reg_288 =   ( ( do_twos_complement(  ( in7 & 4294967295 )  , 32 )  * do_twos_complement(  ( in4 & 4294967295 )  , 32 )  ) & 4294967295 ) ;
       }
       goto ap_ST_fsm_state2;
   }
   if(((1 == ap_CS_fsm_state1) && (ap_start == 1)) == 0){
       if((1 == ap_CS_fsm_state1) && (ap_start == 1))
       {
               add5_reg_293 =   ( ( do_twos_complement(  ( in10 & 4294967295 )  , 32 )  * do_twos_complement(  ( in10 & 4294967295 )  , 32 )  ) & 4294967295 ) ;
               add3_reg_288 =   ( ( do_twos_complement(  ( in7 & 4294967295 )  , 32 )  * do_twos_complement(  ( in4 & 4294967295 )  , 32 )  ) & 4294967295 ) ;
       }
       goto ap_ST_fsm_state1;
   }

   ap_ST_fsm_state2:

    ap_CS_fsm_state1 = 0;
    ap_CS_fsm_state2 = 1;
    ap_CS_fsm_state3 = 0;
    ap_CS_fsm_state4 = 0;
    ap_CS_fsm_state5 = 0;
   mul_ln24_fu_172_p1__temp = mul_ln24_fu_172_p1 ;
   add13_fu_215_p0__temp = add13_fu_215_p0 ;
   add3_fu_125_p1__temp = add3_fu_125_p1 ;
   mult2_fu_137_p0__temp = mult2_fu_137_p0 ;
   tmp5_fu_211_p0__temp = tmp5_fu_211_p0 ;
   tmp_reg_336__temp = tmp_reg_336 ;
   mul_ln24_fu_172_p2__temp = mul_ln24_fu_172_p2 ;
   mult11_fu_162_p0__temp = mult11_fu_162_p0 ;
   mult13_fu_167_p0__temp = mult13_fu_167_p0 ;
   add_ln42_reg_381__temp = add_ln42_reg_381 ;
   add_ln30_fu_177_p2__temp = add_ln30_fu_177_p2 ;
   mult7_fu_158_p0__temp = mult7_fu_158_p0 ;
   add5_fu_131_p0__temp = add5_fu_131_p0 ;
   mult10_fu_143_p0__temp = mult10_fu_143_p0 ;
   add5_fu_131_p1__temp = add5_fu_131_p1 ;
   add_ln42_fu_190_p0__temp = add_ln42_fu_190_p0 ;
   add3_fu_125_p0__temp = add3_fu_125_p0 ;
   add_ln30_reg_366__temp = add_ln30_reg_366 ;
   mult10_fu_143_p1__temp = mult10_fu_143_p1 ;
   mult2_fu_137_p1__temp = mult2_fu_137_p1 ;
   mul_ln24_reg_361__temp = mul_ln24_reg_361 ;
   add_ln42_fu_190_p2__temp = add_ln42_fu_190_p2 ;
   mult11_fu_162_p1__temp = mult11_fu_162_p1 ;
   add2_fu_199_p0__temp = add2_fu_199_p0 ;
   tmp4_reg_376__temp = tmp4_reg_376 ;
   tmp6_fu_154_p2__temp = tmp6_fu_154_p2 ;
   mult13_fu_167_p1__temp = mult13_fu_167_p1 ;
   add6_fu_203_p0__temp = add6_fu_203_p0 ;
   tmp4_fu_186_p0__temp = tmp4_fu_186_p0 ;
   tmp6_fu_154_p0__temp = tmp6_fu_154_p0 ;
   mult7_fu_158_p1__temp = mult7_fu_158_p1 ;
   tmp7_fu_195_p0__temp = tmp7_fu_195_p0 ;
   tmp_fu_149_p2__temp = tmp_fu_149_p2 ;
   tmp6_reg_341__temp = tmp6_reg_341 ;
   tmp3_fu_181_p0__temp = tmp3_fu_181_p0 ;
   tmp4_fu_186_p2__temp = tmp4_fu_186_p2 ;
   mul_ln24_fu_172_p0__temp = mul_ln24_fu_172_p0 ;
   shf2_fu_249_p1__temp = shf2_fu_249_p1 ;
   in9__temp = in9 ;
   ap_clk__temp = ap_clk ;
   in4__temp = in4 ;
   mult2_fu_137_p2__temp = mult2_fu_137_p2 ;
   ap_rst__temp = ap_rst ;
   in2__temp = in2 ;
   tmp7_reg_386__temp = tmp7_reg_386 ;
   add2_reg_391__temp = add2_reg_391 ;
   in1__temp = in1 ;
   ap_return__temp = ap_return ;
   add_ln49_fu_257_p2__temp = add_ln49_fu_257_p2 ;
   tmp3_reg_371__temp = tmp3_reg_371 ;
   add_ln40_fu_243_p2__temp = add_ln40_fu_243_p2 ;
   mult7_fu_158_p2__temp = mult7_fu_158_p2 ;
   add14_fu_219_p2_temp_1__temp = add14_fu_219_p2_temp_1 ;
   in8__temp = in8 ;
   in5__temp = in5 ;
   tmp5_fu_211_p2__temp = tmp5_fu_211_p2 ;
   add9_reg_402__temp = add9_reg_402 ;
   add3_reg_288__temp = add3_reg_288 ;
   ap_ready__temp = ap_ready ;
   add14_fu_219_p2_temp_0__temp = add14_fu_219_p2_temp_0 ;
   add13_fu_215_p2__temp = add13_fu_215_p2 ;
   ap_done__temp = ap_done ;
   mult13_fu_167_p2__temp = mult13_fu_167_p2 ;
   out2__temp = out2 ;
   mult11_reg_351__temp = mult11_reg_351 ;
   tmp5_reg_407__temp = tmp5_reg_407 ;
   tmp3_fu_181_p2__temp = tmp3_fu_181_p2 ;
   in10__temp = in10 ;
   add2_fu_199_p2__temp = add2_fu_199_p2 ;
   out1__temp = out1 ;
   add5_reg_293__temp = add5_reg_293 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp7_fu_195_p2__temp = tmp7_fu_195_p2 ;
   add6_reg_396__temp = add6_reg_396 ;
   ap_idle__temp = ap_idle ;
   trunc_ln_reg_417__temp = trunc_ln_reg_417 ;
   add_ln51_fu_263_p2__temp = add_ln51_fu_263_p2 ;
   out1_ap_vld__temp = out1_ap_vld ;
   mult2_reg_326__temp = mult2_reg_326 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   out3_ap_vld__temp = out3_ap_vld ;
   out3__temp = out3 ;
   mult7_reg_346__temp = mult7_reg_346 ;
   add_ln40_1_fu_238_p2__temp = add_ln40_1_fu_238_p2 ;
   mult10_fu_143_p2__temp = mult10_fu_143_p2 ;
   add_ln49_1_fu_252_p2__temp = add_ln49_1_fu_252_p2 ;
   out2_ap_vld__temp = out2_ap_vld ;
   add5_fu_131_p2__temp = add5_fu_131_p2 ;
   add14_fu_219_p2__temp = add14_fu_219_p2 ;
   add13_reg_412__temp = add13_reg_412 ;
   in6__temp = in6 ;
   ap_start__temp = ap_start ;
   mult11_fu_162_p2__temp = mult11_fu_162_p2 ;
   add9_fu_207_p2__temp = add9_fu_207_p2 ;
   add3_fu_125_p2__temp = add3_fu_125_p2 ;
   shf1_fu_233_p2__temp = shf1_fu_233_p2 ;
   in7__temp = in7 ;
   mult10_reg_331__temp = mult10_reg_331 ;
   add6_fu_203_p2__temp = add6_fu_203_p2 ;
   in3__temp = in3 ;
   mult13_reg_356__temp = mult13_reg_356 ;

       if(1 == ap_CS_fsm_state2)
       {
           tmp_reg_336 =   ( ( ( in2__temp  & 4294967295 )  + add3_reg_288__temp  ) & 4294967295 ) ;
           tmp6_reg_341 =   ( ( do_twos_complement(  ( in7 & 4294967295 )  , 32 )  + do_twos_complement( add5_reg_293__temp  , 32 )  ) & 4294967295 ) ;
           mult2_reg_326 =   ( ( do_twos_complement(  ( in3 & 4294967295 )  , 32 )  * do_twos_complement(  ( in1 & 4294967295 )  , 32 )  ) & 4294967295 ) ;
           mult10_reg_331 =   ( ( do_twos_complement(  ( in9 & 4294967295 )  , 32 )  * do_twos_complement(  ( in6 & 4294967295 )  , 32 )  ) & 4294967295 ) ;
       }
       goto ap_ST_fsm_state3;

   ap_ST_fsm_state3:

    ap_CS_fsm_state1 = 0;
    ap_CS_fsm_state2 = 0;
    ap_CS_fsm_state3 = 1;
    ap_CS_fsm_state4 = 0;
    ap_CS_fsm_state5 = 0;
   mul_ln24_fu_172_p1__temp = mul_ln24_fu_172_p1 ;
   add13_fu_215_p0__temp = add13_fu_215_p0 ;
   add3_fu_125_p1__temp = add3_fu_125_p1 ;
   mult2_fu_137_p0__temp = mult2_fu_137_p0 ;
   tmp5_fu_211_p0__temp = tmp5_fu_211_p0 ;
   tmp_reg_336__temp = tmp_reg_336 ;
   mul_ln24_fu_172_p2__temp = mul_ln24_fu_172_p2 ;
   mult11_fu_162_p0__temp = mult11_fu_162_p0 ;
   mult13_fu_167_p0__temp = mult13_fu_167_p0 ;
   add_ln42_reg_381__temp = add_ln42_reg_381 ;
   add_ln30_fu_177_p2__temp = add_ln30_fu_177_p2 ;
   mult7_fu_158_p0__temp = mult7_fu_158_p0 ;
   add5_fu_131_p0__temp = add5_fu_131_p0 ;
   mult10_fu_143_p0__temp = mult10_fu_143_p0 ;
   add5_fu_131_p1__temp = add5_fu_131_p1 ;
   add_ln42_fu_190_p0__temp = add_ln42_fu_190_p0 ;
   add3_fu_125_p0__temp = add3_fu_125_p0 ;
   add_ln30_reg_366__temp = add_ln30_reg_366 ;
   mult10_fu_143_p1__temp = mult10_fu_143_p1 ;
   mult2_fu_137_p1__temp = mult2_fu_137_p1 ;
   mul_ln24_reg_361__temp = mul_ln24_reg_361 ;
   add_ln42_fu_190_p2__temp = add_ln42_fu_190_p2 ;
   mult11_fu_162_p1__temp = mult11_fu_162_p1 ;
   add2_fu_199_p0__temp = add2_fu_199_p0 ;
   tmp4_reg_376__temp = tmp4_reg_376 ;
   tmp6_fu_154_p2__temp = tmp6_fu_154_p2 ;
   mult13_fu_167_p1__temp = mult13_fu_167_p1 ;
   add6_fu_203_p0__temp = add6_fu_203_p0 ;
   tmp4_fu_186_p0__temp = tmp4_fu_186_p0 ;
   tmp6_fu_154_p0__temp = tmp6_fu_154_p0 ;
   mult7_fu_158_p1__temp = mult7_fu_158_p1 ;
   tmp7_fu_195_p0__temp = tmp7_fu_195_p0 ;
   tmp_fu_149_p2__temp = tmp_fu_149_p2 ;
   tmp6_reg_341__temp = tmp6_reg_341 ;
   tmp3_fu_181_p0__temp = tmp3_fu_181_p0 ;
   tmp4_fu_186_p2__temp = tmp4_fu_186_p2 ;
   mul_ln24_fu_172_p0__temp = mul_ln24_fu_172_p0 ;
   shf2_fu_249_p1__temp = shf2_fu_249_p1 ;
   in9__temp = in9 ;
   ap_clk__temp = ap_clk ;
   in4__temp = in4 ;
   mult2_fu_137_p2__temp = mult2_fu_137_p2 ;
   ap_rst__temp = ap_rst ;
   in2__temp = in2 ;
   tmp7_reg_386__temp = tmp7_reg_386 ;
   add2_reg_391__temp = add2_reg_391 ;
   in1__temp = in1 ;
   ap_return__temp = ap_return ;
   add_ln49_fu_257_p2__temp = add_ln49_fu_257_p2 ;
   tmp3_reg_371__temp = tmp3_reg_371 ;
   add_ln40_fu_243_p2__temp = add_ln40_fu_243_p2 ;
   mult7_fu_158_p2__temp = mult7_fu_158_p2 ;
   add14_fu_219_p2_temp_1__temp = add14_fu_219_p2_temp_1 ;
   in8__temp = in8 ;
   in5__temp = in5 ;
   tmp5_fu_211_p2__temp = tmp5_fu_211_p2 ;
   add9_reg_402__temp = add9_reg_402 ;
   add3_reg_288__temp = add3_reg_288 ;
   ap_ready__temp = ap_ready ;
   add14_fu_219_p2_temp_0__temp = add14_fu_219_p2_temp_0 ;
   add13_fu_215_p2__temp = add13_fu_215_p2 ;
   ap_done__temp = ap_done ;
   mult13_fu_167_p2__temp = mult13_fu_167_p2 ;
   out2__temp = out2 ;
   mult11_reg_351__temp = mult11_reg_351 ;
   tmp5_reg_407__temp = tmp5_reg_407 ;
   tmp3_fu_181_p2__temp = tmp3_fu_181_p2 ;
   in10__temp = in10 ;
   add2_fu_199_p2__temp = add2_fu_199_p2 ;
   out1__temp = out1 ;
   add5_reg_293__temp = add5_reg_293 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp7_fu_195_p2__temp = tmp7_fu_195_p2 ;
   add6_reg_396__temp = add6_reg_396 ;
   ap_idle__temp = ap_idle ;
   trunc_ln_reg_417__temp = trunc_ln_reg_417 ;
   add_ln51_fu_263_p2__temp = add_ln51_fu_263_p2 ;
   out1_ap_vld__temp = out1_ap_vld ;
   mult2_reg_326__temp = mult2_reg_326 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   out3_ap_vld__temp = out3_ap_vld ;
   out3__temp = out3 ;
   mult7_reg_346__temp = mult7_reg_346 ;
   add_ln40_1_fu_238_p2__temp = add_ln40_1_fu_238_p2 ;
   mult10_fu_143_p2__temp = mult10_fu_143_p2 ;
   add_ln49_1_fu_252_p2__temp = add_ln49_1_fu_252_p2 ;
   out2_ap_vld__temp = out2_ap_vld ;
   add5_fu_131_p2__temp = add5_fu_131_p2 ;
   add14_fu_219_p2__temp = add14_fu_219_p2 ;
   add13_reg_412__temp = add13_reg_412 ;
   in6__temp = in6 ;
   ap_start__temp = ap_start ;
   mult11_fu_162_p2__temp = mult11_fu_162_p2 ;
   add9_fu_207_p2__temp = add9_fu_207_p2 ;
   add3_fu_125_p2__temp = add3_fu_125_p2 ;
   shf1_fu_233_p2__temp = shf1_fu_233_p2 ;
   in7__temp = in7 ;
   mult10_reg_331__temp = mult10_reg_331 ;
   add6_fu_203_p2__temp = add6_fu_203_p2 ;
   in3__temp = in3 ;
   mult13_reg_356__temp = mult13_reg_356 ;

       if(1 == ap_CS_fsm_state3)
       {
           tmp7_reg_386 =   ( ( do_twos_complement(  ( in9 & 4294967295 )  , 32 )  * do_twos_complement( tmp6_reg_341__temp  , 32 )  ) & 4294967295 ) ;
           tmp4_reg_376 =   ( ( do_twos_complement(  ( in7 & 4294967295 )  , 32 )  + do_twos_complement( ( in2__temp  & 4294967295 )  , 32 )  ) & 4294967295 ) ;
           tmp3_reg_371 =   ( ( do_twos_complement(  ( in5 & 4294967295 )  , 32 )  * do_twos_complement( tmp_reg_336__temp  , 32 )  ) & 4294967295 ) ;
           mult7_reg_346 =   ( ( do_twos_complement(  ( in6 & 4294967295 )  , 32 )  * do_twos_complement(  ( in3 & 4294967295 )  , 32 )  ) & 4294967295 ) ;
           mult13_reg_356 =   ( ( do_twos_complement(  ( in8 & 4294967295 )  , 32 )  * do_twos_complement(  ( in7 & 4294967295 )  , 32 )  ) & 4294967295 ) ;
           mult11_reg_351 =   ( ( do_twos_complement(  ( in8 & 4294967295 )  , 32 )  * do_twos_complement(  ( in6 & 4294967295 )  , 32 )  ) & 4294967295 ) ;
           mul_ln24_reg_361 =   ( ( do_twos_complement(  ( in5 & 4294967295 )  , 32 )  * do_twos_complement(  ( in4 & 4294967295 )  , 32 )  ) & 4294967295 ) ;
           add_ln42_reg_381 =   ( ( do_twos_complement(  ( in8 & 4294967295 )  , 32 )  + do_twos_complement( mult10_reg_331__temp  , 32 )  ) & 4294967295 ) ;
           add_ln30_reg_366 =   ( ( ( in2__temp  & 4294967295 )  + mult2_reg_326__temp  ) & 4294967295 ) ;
       }
       goto ap_ST_fsm_state4;

   ap_ST_fsm_state4:

    ap_CS_fsm_state1 = 0;
    ap_CS_fsm_state2 = 0;
    ap_CS_fsm_state3 = 0;
    ap_CS_fsm_state4 = 1;
    ap_CS_fsm_state5 = 0;
   mul_ln24_fu_172_p1__temp = mul_ln24_fu_172_p1 ;
   add13_fu_215_p0__temp = add13_fu_215_p0 ;
   add3_fu_125_p1__temp = add3_fu_125_p1 ;
   mult2_fu_137_p0__temp = mult2_fu_137_p0 ;
   tmp5_fu_211_p0__temp = tmp5_fu_211_p0 ;
   tmp_reg_336__temp = tmp_reg_336 ;
   mul_ln24_fu_172_p2__temp = mul_ln24_fu_172_p2 ;
   mult11_fu_162_p0__temp = mult11_fu_162_p0 ;
   mult13_fu_167_p0__temp = mult13_fu_167_p0 ;
   add_ln42_reg_381__temp = add_ln42_reg_381 ;
   add_ln30_fu_177_p2__temp = add_ln30_fu_177_p2 ;
   mult7_fu_158_p0__temp = mult7_fu_158_p0 ;
   add5_fu_131_p0__temp = add5_fu_131_p0 ;
   mult10_fu_143_p0__temp = mult10_fu_143_p0 ;
   add5_fu_131_p1__temp = add5_fu_131_p1 ;
   add_ln42_fu_190_p0__temp = add_ln42_fu_190_p0 ;
   add3_fu_125_p0__temp = add3_fu_125_p0 ;
   add_ln30_reg_366__temp = add_ln30_reg_366 ;
   mult10_fu_143_p1__temp = mult10_fu_143_p1 ;
   mult2_fu_137_p1__temp = mult2_fu_137_p1 ;
   mul_ln24_reg_361__temp = mul_ln24_reg_361 ;
   add_ln42_fu_190_p2__temp = add_ln42_fu_190_p2 ;
   mult11_fu_162_p1__temp = mult11_fu_162_p1 ;
   add2_fu_199_p0__temp = add2_fu_199_p0 ;
   tmp4_reg_376__temp = tmp4_reg_376 ;
   tmp6_fu_154_p2__temp = tmp6_fu_154_p2 ;
   mult13_fu_167_p1__temp = mult13_fu_167_p1 ;
   add6_fu_203_p0__temp = add6_fu_203_p0 ;
   tmp4_fu_186_p0__temp = tmp4_fu_186_p0 ;
   tmp6_fu_154_p0__temp = tmp6_fu_154_p0 ;
   mult7_fu_158_p1__temp = mult7_fu_158_p1 ;
   tmp7_fu_195_p0__temp = tmp7_fu_195_p0 ;
   tmp_fu_149_p2__temp = tmp_fu_149_p2 ;
   tmp6_reg_341__temp = tmp6_reg_341 ;
   tmp3_fu_181_p0__temp = tmp3_fu_181_p0 ;
   tmp4_fu_186_p2__temp = tmp4_fu_186_p2 ;
   mul_ln24_fu_172_p0__temp = mul_ln24_fu_172_p0 ;
   shf2_fu_249_p1__temp = shf2_fu_249_p1 ;
   in9__temp = in9 ;
   ap_clk__temp = ap_clk ;
   in4__temp = in4 ;
   mult2_fu_137_p2__temp = mult2_fu_137_p2 ;
   ap_rst__temp = ap_rst ;
   in2__temp = in2 ;
   tmp7_reg_386__temp = tmp7_reg_386 ;
   add2_reg_391__temp = add2_reg_391 ;
   in1__temp = in1 ;
   ap_return__temp = ap_return ;
   add_ln49_fu_257_p2__temp = add_ln49_fu_257_p2 ;
   tmp3_reg_371__temp = tmp3_reg_371 ;
   add_ln40_fu_243_p2__temp = add_ln40_fu_243_p2 ;
   mult7_fu_158_p2__temp = mult7_fu_158_p2 ;
   add14_fu_219_p2_temp_1__temp = add14_fu_219_p2_temp_1 ;
   in8__temp = in8 ;
   in5__temp = in5 ;
   tmp5_fu_211_p2__temp = tmp5_fu_211_p2 ;
   add9_reg_402__temp = add9_reg_402 ;
   add3_reg_288__temp = add3_reg_288 ;
   ap_ready__temp = ap_ready ;
   add14_fu_219_p2_temp_0__temp = add14_fu_219_p2_temp_0 ;
   add13_fu_215_p2__temp = add13_fu_215_p2 ;
   ap_done__temp = ap_done ;
   mult13_fu_167_p2__temp = mult13_fu_167_p2 ;
   out2__temp = out2 ;
   mult11_reg_351__temp = mult11_reg_351 ;
   tmp5_reg_407__temp = tmp5_reg_407 ;
   tmp3_fu_181_p2__temp = tmp3_fu_181_p2 ;
   in10__temp = in10 ;
   add2_fu_199_p2__temp = add2_fu_199_p2 ;
   out1__temp = out1 ;
   add5_reg_293__temp = add5_reg_293 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp7_fu_195_p2__temp = tmp7_fu_195_p2 ;
   add6_reg_396__temp = add6_reg_396 ;
   ap_idle__temp = ap_idle ;
   trunc_ln_reg_417__temp = trunc_ln_reg_417 ;
   add_ln51_fu_263_p2__temp = add_ln51_fu_263_p2 ;
   out1_ap_vld__temp = out1_ap_vld ;
   mult2_reg_326__temp = mult2_reg_326 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   out3_ap_vld__temp = out3_ap_vld ;
   out3__temp = out3 ;
   mult7_reg_346__temp = mult7_reg_346 ;
   add_ln40_1_fu_238_p2__temp = add_ln40_1_fu_238_p2 ;
   mult10_fu_143_p2__temp = mult10_fu_143_p2 ;
   add_ln49_1_fu_252_p2__temp = add_ln49_1_fu_252_p2 ;
   out2_ap_vld__temp = out2_ap_vld ;
   add5_fu_131_p2__temp = add5_fu_131_p2 ;
   add14_fu_219_p2__temp = add14_fu_219_p2 ;
   add13_reg_412__temp = add13_reg_412 ;
   in6__temp = in6 ;
   ap_start__temp = ap_start ;
   mult11_fu_162_p2__temp = mult11_fu_162_p2 ;
   add9_fu_207_p2__temp = add9_fu_207_p2 ;
   add3_fu_125_p2__temp = add3_fu_125_p2 ;
   shf1_fu_233_p2__temp = shf1_fu_233_p2 ;
   in7__temp = in7 ;
   mult10_reg_331__temp = mult10_reg_331 ;
   add6_fu_203_p2__temp = add6_fu_203_p2 ;
   in3__temp = in3 ;
   mult13_reg_356__temp = mult13_reg_356 ;

       if(1 == ap_CS_fsm_state4)
       {
           trunc_ln_reg_417 =   ( (  ( (  ( ( tmp7_reg_386__temp  + mult13_reg_356__temp  ) & 4294967295 )  >> 3 )  & 18446744073709551615 )  & 536870911 ) & 18446744073709551615 ) ;
           tmp5_reg_407 =   ( ( do_twos_complement(  ( in3 & 4294967295 )  , 32 )  * do_twos_complement( tmp4_reg_376__temp  , 32 )  ) & 4294967295 ) ;
           add9_reg_402 =   ( ( tmp3_reg_371__temp  + mult7_reg_346__temp  ) & 4294967295 ) ;
           add6_reg_396 =   ( ( do_twos_complement(  ( in1 & 4294967295 )  , 32 )  * do_twos_complement( add_ln30_reg_366__temp  , 32 )  ) & 4294967295 ) ;
           add2_reg_391 =   ( ( do_twos_complement(  ( in4 & 4294967295 )  , 32 )  * do_twos_complement( mul_ln24_reg_361__temp  , 32 )  ) & 4294967295 ) ;
           add13_reg_412 =   ( ( do_twos_complement(  ( in4 & 4294967295 )  , 32 )  * do_twos_complement( add_ln42_reg_381__temp  , 32 )  ) & 4294967295 ) ;
       }
       goto ap_ST_fsm_state5;

   ap_ST_fsm_state5:

    ap_CS_fsm_state1 = 0;
    ap_CS_fsm_state2 = 0;
    ap_CS_fsm_state3 = 0;
    ap_CS_fsm_state4 = 0;
    ap_CS_fsm_state5 = 1;
   mul_ln24_fu_172_p1__temp = mul_ln24_fu_172_p1 ;
   add13_fu_215_p0__temp = add13_fu_215_p0 ;
   add3_fu_125_p1__temp = add3_fu_125_p1 ;
   mult2_fu_137_p0__temp = mult2_fu_137_p0 ;
   tmp5_fu_211_p0__temp = tmp5_fu_211_p0 ;
   tmp_reg_336__temp = tmp_reg_336 ;
   mul_ln24_fu_172_p2__temp = mul_ln24_fu_172_p2 ;
   mult11_fu_162_p0__temp = mult11_fu_162_p0 ;
   mult13_fu_167_p0__temp = mult13_fu_167_p0 ;
   add_ln42_reg_381__temp = add_ln42_reg_381 ;
   add_ln30_fu_177_p2__temp = add_ln30_fu_177_p2 ;
   mult7_fu_158_p0__temp = mult7_fu_158_p0 ;
   add5_fu_131_p0__temp = add5_fu_131_p0 ;
   mult10_fu_143_p0__temp = mult10_fu_143_p0 ;
   add5_fu_131_p1__temp = add5_fu_131_p1 ;
   add_ln42_fu_190_p0__temp = add_ln42_fu_190_p0 ;
   add3_fu_125_p0__temp = add3_fu_125_p0 ;
   add_ln30_reg_366__temp = add_ln30_reg_366 ;
   mult10_fu_143_p1__temp = mult10_fu_143_p1 ;
   mult2_fu_137_p1__temp = mult2_fu_137_p1 ;
   mul_ln24_reg_361__temp = mul_ln24_reg_361 ;
   add_ln42_fu_190_p2__temp = add_ln42_fu_190_p2 ;
   mult11_fu_162_p1__temp = mult11_fu_162_p1 ;
   add2_fu_199_p0__temp = add2_fu_199_p0 ;
   tmp4_reg_376__temp = tmp4_reg_376 ;
   tmp6_fu_154_p2__temp = tmp6_fu_154_p2 ;
   mult13_fu_167_p1__temp = mult13_fu_167_p1 ;
   add6_fu_203_p0__temp = add6_fu_203_p0 ;
   tmp4_fu_186_p0__temp = tmp4_fu_186_p0 ;
   tmp6_fu_154_p0__temp = tmp6_fu_154_p0 ;
   mult7_fu_158_p1__temp = mult7_fu_158_p1 ;
   tmp7_fu_195_p0__temp = tmp7_fu_195_p0 ;
   tmp_fu_149_p2__temp = tmp_fu_149_p2 ;
   tmp6_reg_341__temp = tmp6_reg_341 ;
   tmp3_fu_181_p0__temp = tmp3_fu_181_p0 ;
   tmp4_fu_186_p2__temp = tmp4_fu_186_p2 ;
   mul_ln24_fu_172_p0__temp = mul_ln24_fu_172_p0 ;
   shf2_fu_249_p1__temp = shf2_fu_249_p1 ;
   in9__temp = in9 ;
   ap_clk__temp = ap_clk ;
   in4__temp = in4 ;
   mult2_fu_137_p2__temp = mult2_fu_137_p2 ;
   ap_rst__temp = ap_rst ;
   in2__temp = in2 ;
   tmp7_reg_386__temp = tmp7_reg_386 ;
   add2_reg_391__temp = add2_reg_391 ;
   in1__temp = in1 ;
   ap_return__temp = ap_return ;
   add_ln49_fu_257_p2__temp = add_ln49_fu_257_p2 ;
   tmp3_reg_371__temp = tmp3_reg_371 ;
   add_ln40_fu_243_p2__temp = add_ln40_fu_243_p2 ;
   mult7_fu_158_p2__temp = mult7_fu_158_p2 ;
   add14_fu_219_p2_temp_1__temp = add14_fu_219_p2_temp_1 ;
   in8__temp = in8 ;
   in5__temp = in5 ;
   tmp5_fu_211_p2__temp = tmp5_fu_211_p2 ;
   add9_reg_402__temp = add9_reg_402 ;
   add3_reg_288__temp = add3_reg_288 ;
   ap_ready__temp = ap_ready ;
   add14_fu_219_p2_temp_0__temp = add14_fu_219_p2_temp_0 ;
   add13_fu_215_p2__temp = add13_fu_215_p2 ;
   ap_done__temp = ap_done ;
   mult13_fu_167_p2__temp = mult13_fu_167_p2 ;
   out2__temp = out2 ;
   mult11_reg_351__temp = mult11_reg_351 ;
   tmp5_reg_407__temp = tmp5_reg_407 ;
   tmp3_fu_181_p2__temp = tmp3_fu_181_p2 ;
   in10__temp = in10 ;
   add2_fu_199_p2__temp = add2_fu_199_p2 ;
   out1__temp = out1 ;
   add5_reg_293__temp = add5_reg_293 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp7_fu_195_p2__temp = tmp7_fu_195_p2 ;
   add6_reg_396__temp = add6_reg_396 ;
   ap_idle__temp = ap_idle ;
   trunc_ln_reg_417__temp = trunc_ln_reg_417 ;
   add_ln51_fu_263_p2__temp = add_ln51_fu_263_p2 ;
   out1_ap_vld__temp = out1_ap_vld ;
   mult2_reg_326__temp = mult2_reg_326 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   out3_ap_vld__temp = out3_ap_vld ;
   out3__temp = out3 ;
   mult7_reg_346__temp = mult7_reg_346 ;
   add_ln40_1_fu_238_p2__temp = add_ln40_1_fu_238_p2 ;
   mult10_fu_143_p2__temp = mult10_fu_143_p2 ;
   add_ln49_1_fu_252_p2__temp = add_ln49_1_fu_252_p2 ;
   out2_ap_vld__temp = out2_ap_vld ;
   add5_fu_131_p2__temp = add5_fu_131_p2 ;
   add14_fu_219_p2__temp = add14_fu_219_p2 ;
   add13_reg_412__temp = add13_reg_412 ;
   in6__temp = in6 ;
   ap_start__temp = ap_start ;
   mult11_fu_162_p2__temp = mult11_fu_162_p2 ;
   add9_fu_207_p2__temp = add9_fu_207_p2 ;
   add3_fu_125_p2__temp = add3_fu_125_p2 ;
   shf1_fu_233_p2__temp = shf1_fu_233_p2 ;
   in7__temp = in7 ;
   mult10_reg_331__temp = mult10_reg_331 ;
   add6_fu_203_p2__temp = add6_fu_203_p2 ;
   in3__temp = in3 ;
   mult13_reg_356__temp = mult13_reg_356 ;

       if(1 == ap_CS_fsm_state5)
       {
           ap_done =  1;
            if(ap_done==1){
          ap_return =  ( (  ( ( mult11_reg_351 +  ( ( do_twos_complement( ( do_twos_complement( trunc_ln_reg_417 , 29 ) & 4294967295 )  , 32 )  + do_twos_complement( add13_reg_412 , 32 )  ) & 4294967295 )  ) & 4294967295 )  +  ( (  ( ( add2_reg_391 +  ( (  ( ( add9_reg_402 << 3 )  & 4294967295 )  + tmp5_reg_407 ) & 4294967295 )  ) & 4294967295 )  + add6_reg_396 ) & 4294967295 )  ) & 4294967295 ) ;
            }
       }
       if(1 == ap_CS_fsm_state5)
       {
           ap_ready =  1;
       }
       if(1 == ap_CS_fsm_state5)
       {
           out1_ap_vld =  1;
               out1 =   ( add6_reg_396__temp  & 4294967295 ) ;
               out2 =   (  ( ( add2_reg_391__temp  +  ( (  ( ( add9_reg_402__temp  << 3 )  & 4294967295 )  + tmp5_reg_407__temp  ) & 4294967295 )  ) & 4294967295 )  & 4294967295 ) ;
               out3 =   (  ( ( mult11_reg_351__temp  +  ( ( do_twos_complement( ( do_twos_complement( trunc_ln_reg_417__temp  , 29 ) & 4294967295 )  , 32 )  + do_twos_complement( add13_reg_412__temp  , 32 )  ) & 4294967295 )  ) & 4294967295 )  & 4294967295 ) ;
       }
       if(1 == ap_CS_fsm_state5)
       {
           out2_ap_vld =  1;
               out1 =   ( add6_reg_396__temp  & 4294967295 ) ;
               out2 =   (  ( ( add2_reg_391__temp  +  ( (  ( ( add9_reg_402__temp  << 3 )  & 4294967295 )  + tmp5_reg_407__temp  ) & 4294967295 )  ) & 4294967295 )  & 4294967295 ) ;
               out3 =   (  ( ( mult11_reg_351__temp  +  ( ( do_twos_complement( ( do_twos_complement( trunc_ln_reg_417__temp  , 29 ) & 4294967295 )  , 32 )  + do_twos_complement( add13_reg_412__temp  , 32 )  ) & 4294967295 )  ) & 4294967295 )  & 4294967295 ) ;
       }
       if(1 == ap_CS_fsm_state5)
       {
           out3_ap_vld =  1;
               out1 =   ( add6_reg_396__temp  & 4294967295 ) ;
               out2 =   (  ( ( add2_reg_391__temp  +  ( (  ( ( add9_reg_402__temp  << 3 )  & 4294967295 )  + tmp5_reg_407__temp  ) & 4294967295 )  ) & 4294967295 )  & 4294967295 ) ;
               out3 =   (  ( ( mult11_reg_351__temp  +  ( ( do_twos_complement( ( do_twos_complement( trunc_ln_reg_417__temp  , 29 ) & 4294967295 )  , 32 )  + do_twos_complement( add13_reg_412__temp  , 32 )  ) & 4294967295 )  ) & 4294967295 )  & 4294967295 ) ;
       }
       if(ap_done==1){
           goto end;
       }
       goto ap_ST_fsm_state1;
   end:
    *ap_clk__1=ap_clk;
    *ap_done__1=ap_done;
    *ap_idle__1=ap_idle;
    *ap_ready__1=ap_ready;
    *ap_return__1=ap_return;
    *ap_rst__1=ap_rst;
    *ap_start__1=ap_start;
    *in1__1=in1;
    *in10__1=in10;
    *in2__1=in2;
    *in3__1=in3;
    *in4__1=in4;
    *in5__1=in5;
    *in6__1=in6;
    *in7__1=in7;
    *in8__1=in8;
    *in9__1=in9;
    *out1__1=out1;
    *out1_ap_vld__1=out1_ap_vld;
    *out2__1=out2;
    *out2_ap_vld__1=out2_ap_vld;
    *out3__1=out3;
    *out3_ap_vld__1=out3_ap_vld;
	printf("%lld ",do_twos_complement(ap_return,32));
       return;
}

int main(){
	for(int i=0; i<1; i++){
		unsigned long long int ap_clk__1 = 1;
		unsigned long long int ap_done__1 = 0;
		unsigned long long int ap_idle__1 = 0;
		unsigned long long int ap_ready__1 = 1;
		unsigned long long int ap_return__1 = 0;
		//unsigned long long int ap_return1_ap_vld__1 = 0;
		unsigned long long int ap_rst__1 = 0;
		unsigned long long int ap_start__1 = 1;
		unsigned long long int in1__1; 
		unsigned long long int in2__1;
		unsigned long long int in3__1;
		unsigned long long int in4__1;
		unsigned long long int in5__1;
		unsigned long long int in6__1;
		unsigned long long int in7__1;
		unsigned long long int in8__1; 
		unsigned long long int in9__1; 
		unsigned long long int in10__1; 
		unsigned long long int out1__1 = 0; 
		unsigned long long int out1_ap_vld__1 = 0; 
		unsigned long long int out2__1 = 0;  
		unsigned long long int out2_ap_vld__1 = 0;
		unsigned long long int out3__1 = 0; 
		unsigned long long int out3_ap_vld__1 = 0;
		scanf("%llu %llu %llu %llu %llu %llu %llu %llu %llu %llu",&in1__1,&in2__1,&in3__1,&in4__1,&in5__1,&in6__1,&in7__1,&in8__1,&in9__1,&in10__1);	
		int dummy = 1;
			hls_macc(&ap_clk__1,&ap_done__1,&ap_idle__1,&ap_ready__1,&ap_return__1,&ap_rst__1,&ap_start__1,&in1__1,&in2__1,&in3__1,&in4__1,&in5__1,&in6__1,&in7__1,&in8__1,&in9__1,&in10__1,&out1__1,&out1_ap_vld__1,&out2__1,&out2_ap_vld__1,&out3__1,&out3_ap_vld__1,dummy);
}
return 0;

}
