#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56006ca74fd0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
P_0x56006ca877d0 .param/l "A" 0 2 5, C4<0000000000100110>;
P_0x56006ca87810 .param/l "B" 0 2 6, C4<1000000101001101>;
P_0x56006ca87850 .param/l "C" 0 2 7, C4<1001001100100110>;
P_0x56006ca87890 .param/l "X" 0 2 4, C4<0000000000010111>;
v0x56006caad150_0 .net "Resultado", 15 0, L_0x56006ca612e0;  1 drivers
v0x56006caad280_0 .var "ck", 0 0;
v0x56006caad340_0 .var "inicio", 0 0;
v0x56006caad430_0 .net "overflow", 0 0, v0x56006caaa6e0_0;  1 drivers
v0x56006caad4d0_0 .net "pronto", 0 0, v0x56006caa6890_0;  1 drivers
v0x56006caad5c0_0 .var "rst", 0 0;
S_0x56006ca6eae0 .scope module, "p" "projeto" 2 12, 3 1 0, S_0x56006ca74fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "inicio"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 16 "X"
    .port_info 4 /INPUT 16 "A"
    .port_info 5 /INPUT 16 "B"
    .port_info 6 /INPUT 16 "C"
    .port_info 7 /OUTPUT 16 "Resultado"
    .port_info 8 /OUTPUT 1 "pronto"
    .port_info 9 /OUTPUT 1 "overflow"
L_0x7fc8b9f6b0a8 .functor BUFT 1, C4<0000000000100110>, C4<0>, C4<0>, C4<0>;
v0x56006caac210_0 .net "A", 15 0, L_0x7fc8b9f6b0a8;  1 drivers
L_0x7fc8b9f6b0f0 .functor BUFT 1, C4<1000000101001101>, C4<0>, C4<0>, C4<0>;
v0x56006caac2f0_0 .net "B", 15 0, L_0x7fc8b9f6b0f0;  1 drivers
L_0x7fc8b9f6b138 .functor BUFT 1, C4<1001001100100110>, C4<0>, C4<0>, C4<0>;
v0x56006caac400_0 .net "C", 15 0, L_0x7fc8b9f6b138;  1 drivers
v0x56006caac4f0_0 .net "Resultado", 15 0, L_0x56006ca612e0;  alias, 1 drivers
L_0x7fc8b9f6b060 .functor BUFT 1, C4<0000000000010111>, C4<0>, C4<0>, C4<0>;
v0x56006caac5b0_0 .net "X", 15 0, L_0x7fc8b9f6b060;  1 drivers
v0x56006caac6f0_0 .net "ck", 0 0, v0x56006caad280_0;  1 drivers
v0x56006caac790_0 .net "h", 0 0, v0x56006ca854a0_0;  1 drivers
v0x56006caac830_0 .net "inicio", 0 0, v0x56006caad340_0;  1 drivers
v0x56006caac8d0_0 .net "lh", 0 0, v0x56006caa6360_0;  1 drivers
v0x56006caac970_0 .net "ls", 0 0, v0x56006caa6420_0;  1 drivers
v0x56006caaca10_0 .net "lx", 0 0, v0x56006caa6530_0;  1 drivers
v0x56006caacab0_0 .net "m0", 1 0, v0x56006caa65f0_0;  1 drivers
v0x56006caacb50_0 .net "m1", 1 0, v0x56006caa66d0_0;  1 drivers
v0x56006caacc10_0 .net "m2", 1 0, v0x56006caa67b0_0;  1 drivers
v0x56006caaccd0_0 .net "overflow", 0 0, v0x56006caaa6e0_0;  alias, 1 drivers
v0x56006caacd70_0 .net "pronto", 0 0, v0x56006caa6890_0;  alias, 1 drivers
v0x56006caace60_0 .net "rst", 0 0, v0x56006caad5c0_0;  1 drivers
S_0x56006ca6ed60 .scope module, "c" "controle" 3 17, 4 1 0, S_0x56006ca6eae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "inicio"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /OUTPUT 1 "lx"
    .port_info 4 /OUTPUT 2 "m0"
    .port_info 5 /OUTPUT 2 "m1"
    .port_info 6 /OUTPUT 2 "m2"
    .port_info 7 /OUTPUT 1 "h"
    .port_info 8 /OUTPUT 1 "ls"
    .port_info 9 /OUTPUT 1 "lh"
    .port_info 10 /OUTPUT 1 "pronto"
P_0x56006ca5a640 .param/l "A" 0 4 16, C4<0000>;
P_0x56006ca5a680 .param/l "B" 0 4 16, C4<0001>;
P_0x56006ca5a6c0 .param/l "C" 0 4 16, C4<0010>;
P_0x56006ca5a700 .param/l "D" 0 4 16, C4<0011>;
P_0x56006ca5a740 .param/l "E" 0 4 16, C4<0100>;
P_0x56006ca5a780 .param/l "F" 0 4 16, C4<0101>;
P_0x56006ca5a7c0 .param/l "G" 0 4 16, C4<0110>;
P_0x56006ca5a800 .param/l "H" 0 4 16, C4<0111>;
P_0x56006ca5a840 .param/l "I" 0 4 16, C4<1000>;
P_0x56006ca5a880 .param/l "J" 0 4 16, C4<1001>;
v0x56006ca85f10_0 .net "ck", 0 0, v0x56006caad280_0;  alias, 1 drivers
v0x56006ca854a0_0 .var "h", 0 0;
v0x56006caa62c0_0 .net "inicio", 0 0, v0x56006caad340_0;  alias, 1 drivers
v0x56006caa6360_0 .var "lh", 0 0;
v0x56006caa6420_0 .var "ls", 0 0;
v0x56006caa6530_0 .var "lx", 0 0;
v0x56006caa65f0_0 .var "m0", 1 0;
v0x56006caa66d0_0 .var "m1", 1 0;
v0x56006caa67b0_0 .var "m2", 1 0;
v0x56006caa6890_0 .var "pronto", 0 0;
v0x56006caa6950_0 .net "rst", 0 0, v0x56006caad5c0_0;  alias, 1 drivers
v0x56006caa6a10_0 .var "state", 3 0;
E_0x56006ca5fe20/0 .event edge, v0x56006caa6950_0;
E_0x56006ca5fe20/1 .event posedge, v0x56006ca85f10_0;
E_0x56006ca5fe20 .event/or E_0x56006ca5fe20/0, E_0x56006ca5fe20/1;
S_0x56006caa6c50 .scope module, "op" "operativo" 3 18, 5 1 0, S_0x56006ca6eae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "lx"
    .port_info 3 /INPUT 2 "m0"
    .port_info 4 /INPUT 2 "m1"
    .port_info 5 /INPUT 2 "m2"
    .port_info 6 /INPUT 1 "h"
    .port_info 7 /INPUT 1 "ls"
    .port_info 8 /INPUT 1 "lh"
    .port_info 9 /INPUT 1 "pronto"
    .port_info 10 /INPUT 16 "NX"
    .port_info 11 /INPUT 16 "A"
    .port_info 12 /INPUT 16 "B"
    .port_info 13 /INPUT 16 "C"
    .port_info 14 /OUTPUT 1 "overflow"
    .port_info 15 /OUTPUT 16 "Resultado"
P_0x56006caa6df0 .param/l "Zero" 0 5 22, C4<0000000000000000>;
L_0x56006ca612e0 .functor BUFZ 16, v0x56006caa9840_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x56006caaab00_0 .net "A", 15 0, L_0x7fc8b9f6b0a8;  alias, 1 drivers
v0x56006caaabe0_0 .net "B", 15 0, L_0x7fc8b9f6b0f0;  alias, 1 drivers
v0x56006caaacb0_0 .net "C", 15 0, L_0x7fc8b9f6b138;  alias, 1 drivers
v0x56006caaadb0_0 .net "NX", 15 0, L_0x7fc8b9f6b060;  alias, 1 drivers
v0x56006caaae80_0 .net "RegH", 15 0, v0x56006caaa090_0;  1 drivers
v0x56006caaaf70_0 .net "RegS", 15 0, v0x56006caa9840_0;  1 drivers
v0x56006caab010_0 .net "RegX", 15 0, v0x56006caa9030_0;  1 drivers
v0x56006caab0d0_0 .net "Resultado", 15 0, L_0x56006ca612e0;  alias, 1 drivers
v0x56006caab1b0_0 .net "ck", 0 0, v0x56006caad280_0;  alias, 1 drivers
v0x56006caab2e0_0 .net "h", 0 0, v0x56006ca854a0_0;  alias, 1 drivers
v0x56006caab380_0 .net "lh", 0 0, v0x56006caa6360_0;  alias, 1 drivers
v0x56006caab420_0 .net "ls", 0 0, v0x56006caa6420_0;  alias, 1 drivers
v0x56006caab510_0 .net "lx", 0 0, v0x56006caa6530_0;  alias, 1 drivers
v0x56006caab600_0 .net "m0", 1 0, v0x56006caa65f0_0;  alias, 1 drivers
v0x56006caab710_0 .net "m1", 1 0, v0x56006caa66d0_0;  alias, 1 drivers
v0x56006caab820_0 .net "m2", 1 0, v0x56006caa67b0_0;  alias, 1 drivers
v0x56006caab930_0 .net "outm0", 15 0, v0x56006caa7680_0;  1 drivers
v0x56006caabb00_0 .net "outm1", 15 0, v0x56006caa7f10_0;  1 drivers
v0x56006caabc10_0 .net "outm2", 15 0, v0x56006caa87f0_0;  1 drivers
v0x56006caabd20_0 .net "overflow", 0 0, v0x56006caaa6e0_0;  alias, 1 drivers
v0x56006caabdc0_0 .net "pronto", 0 0, v0x56006caa6890_0;  alias, 1 drivers
v0x56006caabe60_0 .net "res", 15 0, v0x56006caaa780_0;  1 drivers
v0x56006caabf00_0 .net "rst", 0 0, v0x56006caad5c0_0;  alias, 1 drivers
S_0x56006caa7070 .scope module, "M0" "mux" 5 26, 6 1 0, S_0x56006caa6c50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "c"
    .port_info 3 /INPUT 16 "d"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 16 "out"
L_0x7fc8b9f6b018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56006caa7300_0 .net "a", 15 0, L_0x7fc8b9f6b018;  1 drivers
v0x56006caa7400_0 .net "b", 15 0, L_0x7fc8b9f6b0a8;  alias, 1 drivers
v0x56006caa74e0_0 .net "c", 15 0, L_0x7fc8b9f6b0f0;  alias, 1 drivers
v0x56006caa75a0_0 .net "d", 15 0, L_0x7fc8b9f6b138;  alias, 1 drivers
v0x56006caa7680_0 .var "out", 15 0;
v0x56006caa77b0_0 .net "sel", 1 0, v0x56006caa65f0_0;  alias, 1 drivers
E_0x56006ca5f110/0 .event edge, v0x56006caa65f0_0, v0x56006caa75a0_0, v0x56006caa74e0_0, v0x56006caa7400_0;
E_0x56006ca5f110/1 .event edge, v0x56006caa7300_0;
E_0x56006ca5f110 .event/or E_0x56006ca5f110/0, E_0x56006ca5f110/1;
S_0x56006caa7910 .scope module, "M1" "mux" 5 27, 6 1 0, S_0x56006caa6c50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "c"
    .port_info 3 /INPUT 16 "d"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 16 "out"
v0x56006caa7bd0_0 .net "a", 15 0, v0x56006caa7680_0;  alias, 1 drivers
v0x56006caa7cb0_0 .net "b", 15 0, v0x56006caa9030_0;  alias, 1 drivers
v0x56006caa7d70_0 .net "c", 15 0, v0x56006caa9840_0;  alias, 1 drivers
v0x56006caa7e30_0 .net "d", 15 0, v0x56006caaa090_0;  alias, 1 drivers
v0x56006caa7f10_0 .var "out", 15 0;
v0x56006caa8040_0 .net "sel", 1 0, v0x56006caa66d0_0;  alias, 1 drivers
E_0x56006ca87fc0/0 .event edge, v0x56006caa66d0_0, v0x56006caa7e30_0, v0x56006caa7d70_0, v0x56006caa7cb0_0;
E_0x56006ca87fc0/1 .event edge, v0x56006caa7680_0;
E_0x56006ca87fc0 .event/or E_0x56006ca87fc0/0, E_0x56006ca87fc0/1;
S_0x56006caa81a0 .scope module, "M2" "mux" 5 28, 6 1 0, S_0x56006caa6c50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "c"
    .port_info 3 /INPUT 16 "d"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 16 "out"
v0x56006caa8480_0 .net "a", 15 0, v0x56006caa9030_0;  alias, 1 drivers
v0x56006caa8560_0 .net "b", 15 0, v0x56006caa7680_0;  alias, 1 drivers
v0x56006caa8650_0 .net "c", 15 0, v0x56006caa9840_0;  alias, 1 drivers
v0x56006caa8720_0 .net "d", 15 0, v0x56006caaa090_0;  alias, 1 drivers
v0x56006caa87f0_0 .var "out", 15 0;
v0x56006caa8900_0 .net "sel", 1 0, v0x56006caa67b0_0;  alias, 1 drivers
E_0x56006caa8410/0 .event edge, v0x56006caa67b0_0, v0x56006caa7e30_0, v0x56006caa7d70_0, v0x56006caa7680_0;
E_0x56006caa8410/1 .event edge, v0x56006caa7cb0_0;
E_0x56006caa8410 .event/or E_0x56006caa8410/0, E_0x56006caa8410/1;
S_0x56006caa8aa0 .scope module, "R1" "regg" 5 24, 7 1 0, S_0x56006caa6c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "v"
    .port_info 3 /INPUT 1 "l"
    .port_info 4 /OUTPUT 16 "r"
P_0x56006caa8c70 .param/l "Zero" 0 7 9, C4<0000000000000000>;
v0x56006caa8e70_0 .net "ck", 0 0, v0x56006caad280_0;  alias, 1 drivers
v0x56006caa8f60_0 .net "l", 0 0, v0x56006caa6530_0;  alias, 1 drivers
v0x56006caa9030_0 .var "r", 15 0;
v0x56006caa9100_0 .net "rst", 0 0, v0x56006caad5c0_0;  alias, 1 drivers
v0x56006caa91a0_0 .net "v", 15 0, L_0x7fc8b9f6b060;  alias, 1 drivers
E_0x56006ca60830 .event posedge, v0x56006ca85f10_0;
S_0x56006caa9310 .scope module, "R2" "regg" 5 32, 7 1 0, S_0x56006caa6c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "v"
    .port_info 3 /INPUT 1 "l"
    .port_info 4 /OUTPUT 16 "r"
P_0x56006caa9530 .param/l "Zero" 0 7 9, C4<0000000000000000>;
v0x56006caa96c0_0 .net "ck", 0 0, v0x56006caad280_0;  alias, 1 drivers
v0x56006caa9780_0 .net "l", 0 0, v0x56006caa6420_0;  alias, 1 drivers
v0x56006caa9840_0 .var "r", 15 0;
v0x56006caa9930_0 .net "rst", 0 0, v0x56006caad5c0_0;  alias, 1 drivers
v0x56006caa9a20_0 .net "v", 15 0, v0x56006caaa780_0;  alias, 1 drivers
S_0x56006caa9bb0 .scope module, "R3" "regg" 5 33, 7 1 0, S_0x56006caa6c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "v"
    .port_info 3 /INPUT 1 "l"
    .port_info 4 /OUTPUT 16 "r"
P_0x56006caa9d80 .param/l "Zero" 0 7 9, C4<0000000000000000>;
v0x56006caa9f10_0 .net "ck", 0 0, v0x56006caad280_0;  alias, 1 drivers
v0x56006caa9fd0_0 .net "l", 0 0, v0x56006caa6360_0;  alias, 1 drivers
v0x56006caaa090_0 .var "r", 15 0;
v0x56006caaa130_0 .net "rst", 0 0, v0x56006caad5c0_0;  alias, 1 drivers
v0x56006caaa1d0_0 .net "v", 15 0, v0x56006caaa780_0;  alias, 1 drivers
S_0x56006caaa320 .scope module, "U" "ula" 5 30, 8 1 0, S_0x56006caa6c50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "v1"
    .port_info 1 /INPUT 16 "v2"
    .port_info 2 /INPUT 1 "h"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /OUTPUT 16 "r"
v0x56006caaa5f0_0 .net "h", 0 0, v0x56006ca854a0_0;  alias, 1 drivers
v0x56006caaa6e0_0 .var "overflow", 0 0;
v0x56006caaa780_0 .var "r", 15 0;
v0x56006caaa8a0_0 .net "v1", 15 0, v0x56006caa7f10_0;  alias, 1 drivers
v0x56006caaa960_0 .net "v2", 15 0, v0x56006caa87f0_0;  alias, 1 drivers
E_0x56006caaa570 .event edge, v0x56006caa87f0_0, v0x56006caa7f10_0, v0x56006ca854a0_0;
    .scope S_0x56006ca6ed60;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56006caa6a10_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x56006ca6ed60;
T_1 ;
    %wait E_0x56006ca5fe20;
    %load/vec4 v0x56006caa6950_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56006caa6a10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56006caa6a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %jmp T_1.12;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6530_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56006caa65f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56006caa66d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56006caa67b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006ca854a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6890_0, 0;
    %load/vec4 v0x56006caa62c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x56006caa6a10_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56006caa6a10_0, 0;
T_1.14 ;
    %jmp T_1.12;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56006caa6530_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56006caa65f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56006caa66d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56006caa67b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56006ca854a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6890_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56006caa6a10_0, 0;
    %jmp T_1.12;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6530_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56006caa65f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56006caa66d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56006caa67b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56006ca854a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56006caa6360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6890_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x56006caa6a10_0, 0;
    %jmp T_1.12;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6530_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56006caa65f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56006caa66d0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x56006caa67b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006ca854a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6890_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x56006caa6a10_0, 0;
    %jmp T_1.12;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6530_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56006caa65f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56006caa66d0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x56006caa67b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006ca854a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56006caa6360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6890_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x56006caa6a10_0, 0;
    %jmp T_1.12;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6530_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56006caa65f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56006caa66d0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x56006caa67b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56006ca854a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6890_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x56006caa6a10_0, 0;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6530_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56006caa65f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56006caa66d0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x56006caa67b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56006ca854a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56006caa6360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6890_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x56006caa6a10_0, 0;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6530_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x56006caa65f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56006caa66d0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x56006caa67b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006ca854a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6890_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x56006caa6a10_0, 0;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6530_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x56006caa65f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56006caa66d0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x56006caa67b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006ca854a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56006caa6420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6890_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x56006caa6a10_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6530_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56006caa65f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56006caa66d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56006caa67b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006ca854a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caa6360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56006caa6890_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56006caa6a10_0, 0;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56006caa8aa0;
T_2 ;
    %wait E_0x56006ca60830;
    %load/vec4 v0x56006caa9100_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56006caa9030_0, 0, 16;
T_2.0 ;
    %load/vec4 v0x56006caa8f60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x56006caa91a0_0;
    %store/vec4 v0x56006caa9030_0, 0, 16;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x56006caa7070;
T_3 ;
    %wait E_0x56006ca5f110;
    %load/vec4 v0x56006caa77b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x56006caa7300_0;
    %store/vec4 v0x56006caa7680_0, 0, 16;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x56006caa7400_0;
    %store/vec4 v0x56006caa7680_0, 0, 16;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x56006caa74e0_0;
    %store/vec4 v0x56006caa7680_0, 0, 16;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x56006caa75a0_0;
    %store/vec4 v0x56006caa7680_0, 0, 16;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x56006caa7910;
T_4 ;
    %wait E_0x56006ca87fc0;
    %load/vec4 v0x56006caa8040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x56006caa7bd0_0;
    %store/vec4 v0x56006caa7f10_0, 0, 16;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x56006caa7cb0_0;
    %store/vec4 v0x56006caa7f10_0, 0, 16;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x56006caa7d70_0;
    %store/vec4 v0x56006caa7f10_0, 0, 16;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x56006caa7e30_0;
    %store/vec4 v0x56006caa7f10_0, 0, 16;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56006caa81a0;
T_5 ;
    %wait E_0x56006caa8410;
    %load/vec4 v0x56006caa8900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x56006caa8480_0;
    %store/vec4 v0x56006caa87f0_0, 0, 16;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x56006caa8560_0;
    %store/vec4 v0x56006caa87f0_0, 0, 16;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x56006caa8650_0;
    %store/vec4 v0x56006caa87f0_0, 0, 16;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x56006caa8720_0;
    %store/vec4 v0x56006caa87f0_0, 0, 16;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x56006caaa320;
T_6 ;
    %wait E_0x56006caaa570;
    %load/vec4 v0x56006caaa5f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x56006caaa8a0_0;
    %pad/u 17;
    %load/vec4 v0x56006caaa960_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v0x56006caaa780_0, 0, 16;
    %store/vec4 v0x56006caaa6e0_0, 0, 1;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x56006caaa8a0_0;
    %pad/u 17;
    %load/vec4 v0x56006caaa960_0;
    %pad/u 17;
    %mul;
    %split/vec4 16;
    %store/vec4 v0x56006caaa780_0, 0, 16;
    %store/vec4 v0x56006caaa6e0_0, 0, 1;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x56006caa9310;
T_7 ;
    %wait E_0x56006ca60830;
    %load/vec4 v0x56006caa9930_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56006caa9840_0, 0, 16;
T_7.0 ;
    %load/vec4 v0x56006caa9780_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x56006caa9a20_0;
    %store/vec4 v0x56006caa9840_0, 0, 16;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56006caa9bb0;
T_8 ;
    %wait E_0x56006ca60830;
    %load/vec4 v0x56006caaa130_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56006caaa090_0, 0, 16;
T_8.0 ;
    %load/vec4 v0x56006caa9fd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x56006caaa1d0_0;
    %store/vec4 v0x56006caaa090_0, 0, 16;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56006ca74fd0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56006caad280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56006caad340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56006caad5c0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x56006ca74fd0;
T_10 ;
    %delay 1, 0;
    %load/vec4 v0x56006caad280_0;
    %inv;
    %assign/vec4 v0x56006caad280_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x56006ca74fd0;
T_11 ;
    %vpi_call 2 19 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caad340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caad5c0_0, 0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56006caad340_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caad340_0, 0;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56006caad5c0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56006caad5c0_0, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "projeto.v";
    "controle.v";
    "operativo.v";
    "mux.v";
    "regg.v";
    "ula.v";
