{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.700713",
   "Default View_TopLeft":"-94,-237",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -10 -y 20 -defaultsOSRD
preplace port port-id_rst_n -pg 1 -lvl 0 -x -10 -y 40 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1210 -y 120 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 5 -x 1470 -y 120 -defaultsOSRD
preplace inst AXI4_Master_0 -pg 1 -lvl 3 -x 910 -y 120 -defaultsOSRD
preplace inst instruction_cache_0 -pg 1 -lvl 2 -x 580 -y 110 -defaultsOSRD
preplace inst riscv_core_0 -pg 1 -lvl 1 -x 210 -y 110 -defaultsOSRD
preplace netloc AXI4_Master_0_o_data 1 1 3 420 260 NJ 260 1050
preplace netloc AXI4_Master_0_o_valid 1 1 3 430 270 NJ 270 1040
preplace netloc clk_1 1 0 4 10 10 410 220 760 10 1060J
preplace netloc instruction_cache_0_axi_addr 1 2 1 N 110
preplace netloc instruction_cache_0_axi_ready 1 2 1 750 150n
preplace netloc instruction_cache_0_axi_req 1 2 1 770 130n
preplace netloc instruction_cache_0_proc_data 1 0 3 20 230 NJ 230 730
preplace netloc instruction_cache_0_proc_ready 1 0 3 10 250 NJ 250 740
preplace netloc riscv_core_0_icache_proc_addr 1 1 1 N 100
preplace netloc riscv_core_0_icache_proc_req 1 1 1 N 120
preplace netloc rst_n_1 1 0 4 20 20 400 240 780 230 1060J
preplace netloc AXI4_Master_0_M_AXI 1 3 1 N 100
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 N 110
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 4 1 N 130
levelinfo -pg 1 -10 210 580 910 1210 1470 1590
pagesize -pg 1 -db -bbox -sgen -100 0 1590 280
"
}

