#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Mon Dec 18 17:51:17 2017
# Process ID: 7212
# Current directory: E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.runs/synth_1
# Command line: vivado.exe -log MainCPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MainCPU.tcl
# Log file: E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.runs/synth_1/MainCPU.vds
# Journal file: E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MainCPU.tcl -notrace
Command: synth_design -top MainCPU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10232 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 345.723 ; gain = 96.094
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MainCPU' [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/MainCPU.v:23]
INFO: [Synth 8-638] synthesizing module 'CLOCK' [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/CLOCK.v:23]
INFO: [Synth 8-256] done synthesizing module 'CLOCK' (1#1) [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/CLOCK.v:23]
INFO: [Synth 8-638] synthesizing module 'KeyOn' [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/KeyOn.v:23]
INFO: [Synth 8-256] done synthesizing module 'KeyOn' (2#1) [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/KeyOn.v:23]
INFO: [Synth 8-638] synthesizing module 'MultipleCycleCPU' [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/MultipleCycleCPU.v:23]
INFO: [Synth 8-638] synthesizing module 'PC' [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (3#1) [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-3876] $readmem data file 'E:/CPU/MultipleCycleCPU2/Instruction.txt' is read successfully [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/InstructionMemory.v:30]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (4#1) [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionRegister' [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/InstructionRegister.v:23]
INFO: [Synth 8-256] done synthesizing module 'InstructionRegister' (5#1) [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/InstructionRegister.v:23]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/ControlUnit.v:23]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (6#1) [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/ControlUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'Select2_to_5' [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/Select2_to_5.v:23]
INFO: [Synth 8-256] done synthesizing module 'Select2_to_5' (7#1) [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/Select2_to_5.v:23]
INFO: [Synth 8-638] synthesizing module 'PC_4' [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/PC_4.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC_4' (8#1) [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/PC_4.v:23]
INFO: [Synth 8-638] synthesizing module 'Select32' [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/Select32.v:23]
INFO: [Synth 8-256] done synthesizing module 'Select32' (9#1) [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/Select32.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/RegisterFile.v:23]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (10#1) [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/RegisterFile.v:23]
INFO: [Synth 8-638] synthesizing module 'SignZeroExtend' [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/SignZeroExtend.v:23]
INFO: [Synth 8-256] done synthesizing module 'SignZeroExtend' (11#1) [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/SignZeroExtend.v:23]
INFO: [Synth 8-638] synthesizing module 'DataRegister' [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/DataRegister.v:23]
INFO: [Synth 8-256] done synthesizing module 'DataRegister' (12#1) [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/DataRegister.v:23]
INFO: [Synth 8-638] synthesizing module 'Extend_Sa' [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/ExtendSa.v:23]
INFO: [Synth 8-256] done synthesizing module 'Extend_Sa' (13#1) [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/ExtendSa.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-226] default block is never used [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/ALU.v:31]
INFO: [Synth 8-256] done synthesizing module 'ALU' (14#1) [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'SkipPC' [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/SkipPC.v:23]
INFO: [Synth 8-256] done synthesizing module 'SkipPC' (15#1) [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/SkipPC.v:23]
INFO: [Synth 8-638] synthesizing module 'JumpPC' [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/JumpPC.v:23]
INFO: [Synth 8-256] done synthesizing module 'JumpPC' (16#1) [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/JumpPC.v:23]
INFO: [Synth 8-638] synthesizing module 'Select2_to_32' [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/Select2_to_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'Select2_to_32' (17#1) [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/Select2_to_32.v:23]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (18#1) [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-256] done synthesizing module 'MultipleCycleCPU' (19#1) [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/MultipleCycleCPU.v:23]
INFO: [Synth 8-638] synthesizing module 'Shift' [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/Shift.v:23]
INFO: [Synth 8-256] done synthesizing module 'Shift' (20#1) [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/Shift.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX' [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-226] default block is never used [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/MUX.v:49]
INFO: [Synth 8-226] default block is never used [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/MUX.v:69]
INFO: [Synth 8-256] done synthesizing module 'MUX' (21#1) [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-256] done synthesizing module 'MainCPU' (22#1) [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/MainCPU.v:23]
WARNING: [Synth 8-3331] design Shift has unconnected port CLK
WARNING: [Synth 8-3331] design Shift has unconnected port Reset
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[27]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[26]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[25]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[24]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[23]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[22]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[21]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[20]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[19]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[18]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[17]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[16]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[15]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[14]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[13]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[12]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[11]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[10]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[9]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[8]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[7]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[6]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[5]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[4]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[3]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[2]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[1]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[0]
WARNING: [Synth 8-3331] design SignZeroExtend has unconnected port Sign
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port InsMemRW
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[31]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[30]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[29]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[28]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[27]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[26]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[25]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[24]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[22]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[21]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[20]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[19]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[18]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[17]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[16]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[15]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[14]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[13]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[12]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[11]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[10]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[9]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[8]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[7]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[6]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[5]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[4]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[3]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[2]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[1]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 398.832 ; gain = 149.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 398.832 ; gain = 149.203
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/constrs_1/new/MainCPU.xdc]
WARNING: [Vivado 12-507] No nets matched 'Key_IBUF'. [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/constrs_1/new/MainCPU.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/constrs_1/new/MainCPU.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/constrs_1/new/MainCPU.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/constrs_1/new/MainCPU.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MainCPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MainCPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 712.820 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 712.820 ; gain = 463.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 712.820 ; gain = 463.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 712.820 ; gain = 463.191
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element wires_reg was removed.  [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/CLOCK.v:35]
INFO: [Synth 8-5546] ROM "IsHalt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "IRWre" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCWre" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 712.820 ; gain = 463.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |DataMemory__GB0       |           1|     61450|
|2     |DataMemory__GB1       |           1|     17273|
|3     |DataMemory__GB2       |           1|     21860|
|4     |MultipleCycleCPU__GC0 |           1|     12754|
|5     |MainCPU__GC0          |           1|       362|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 75    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 58    
	   4 Input      8 Bit        Muxes := 34    
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 47    
	   2 Input      1 Bit        Muxes := 128   
	   4 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 58    
	   4 Input      8 Bit        Muxes := 34    
	   4 Input      2 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 45    
	   2 Input      1 Bit        Muxes := 57    
	   4 Input      1 Bit        Muxes := 15    
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
Module InstructionRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ControlUnit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 2     
Module Select2_to_5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module PC_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Select32__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 69    
	   2 Input      1 Bit        Muxes := 64    
Module DataRegister__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DataRegister__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Select32__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Select32__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SkipPC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Select2_to_32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module DataRegister__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Select32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module DataRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module KeyOn 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alu/Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element myclock/wires_reg was removed.  [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/CLOCK.v:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'myCPUi_3/Con/IsHalt_reg/Q' [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/ControlUnit.v:57]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/ControlUnit.v:57]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.srcs/sources_1/new/ControlUnit.v:57]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 730.512 ; gain = 480.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|MainCPU           | p_0_out    | 128x8         | LUT            | 
|MainCPU           | p_0_out    | 128x8         | LUT            | 
|MainCPU           | p_0_out    | 128x8         | LUT            | 
|MainCPU           | p_0_out    | 128x8         | LUT            | 
+------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |DataMemory__GB0       |           1|      4200|
|2     |DataMemory__GB1       |           1|        57|
|3     |DataMemory__GB2       |           1|        92|
|4     |MultipleCycleCPU__GC0 |           1|      7151|
|5     |MainCPU__GC0          |           1|       241|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 760.379 ; gain = 510.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 760.379 ; gain = 510.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |DataMemory__GB0       |           1|      4200|
|2     |DataMemory__GB1       |           1|        57|
|3     |DataMemory__GB2       |           1|        92|
|4     |MultipleCycleCPU__GC0 |           1|      7151|
|5     |MainCPU__GC0          |           1|       241|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 772.402 ; gain = 522.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 772.402 ; gain = 522.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 772.402 ; gain = 522.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:46 ; elapsed = 00:01:49 . Memory (MB): peak = 772.402 ; gain = 522.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 772.402 ; gain = 522.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 772.402 ; gain = 522.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 772.402 ; gain = 522.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    41|
|3     |LUT1   |     6|
|4     |LUT2   |   133|
|5     |LUT3   |   104|
|6     |LUT4   |   227|
|7     |LUT5   |   536|
|8     |LUT6   |  1954|
|9     |MUXF7  |   544|
|10    |MUXF8  |    32|
|11    |FDCE   |    62|
|12    |FDRE   |   876|
|13    |FDSE   |   960|
|14    |IBUF   |     6|
|15    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-------------+--------------------+------+
|      |Instance     |Module              |Cells |
+------+-------------+--------------------+------+
|1     |top          |                    |  5495|
|2     |  myCPU      |MultipleCycleCPU    |  5430|
|3     |    ADR      |DataRegister        |   101|
|4     |    ALUOutDR |DataRegister_0      |   577|
|5     |    BDR      |DataRegister_1      |   147|
|6     |    Con      |ControlUnit         |   924|
|7     |    DBDR     |DataRegister_2      |    64|
|8     |    Data     |DataMemory          |  1313|
|9     |    InsReg   |InstructionRegister |   199|
|10    |    Register |RegisterFile        |  1875|
|11    |    Skip     |SkipPC              |     8|
|12    |    alu      |ALU                 |    22|
|13    |    pc       |PC                  |   144|
|14    |    pc_4     |PC_4                |    24|
|15    |  myclock    |CLOCK               |    24|
|16    |  mykey      |KeyOn               |     1|
|17    |  mymux      |MUX                 |    19|
+------+-------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 772.402 ; gain = 522.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:27 ; elapsed = 00:01:40 . Memory (MB): peak = 772.402 ; gain = 208.785
Synthesis Optimization Complete : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 772.402 ; gain = 522.773
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 623 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 67 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:51 ; elapsed = 00:01:53 . Memory (MB): peak = 772.402 ; gain = 534.297
INFO: [Common 17-1381] The checkpoint 'E:/CPU/MutipleCycleCPU2/MutipleCycleCPU2.runs/synth_1/MainCPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MainCPU_utilization_synth.rpt -pb MultipleCycleCPU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 772.402 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 18 17:53:18 2017...
