# verilog-51-day-challenge
A 51-day journey into Verilog designâ€”daily modules, testbenches, and concepts from basics to advanced. This repository documents hands-on learning, behavioral modeling, and RTL practice to build a strong foundation in digital design and hardware description.
