# Pipelined_CPU
This is a simple pipelined CPU written in Verilog.
