{
  "module_name": "bif_3_0_d.h",
  "hash_id": "782e3470ec5eccf67c5b58ec02d69f09a667fb490ad817edb0787d9b6f210144",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/bif/bif_3_0_d.h",
  "human_readable_source": " \n\n#ifndef BIF_3_0_D_H\n#define BIF_3_0_D_H\n\n#define ixPB0_DFT_DEBUG_CTRL_REG0 0x1300C\n#define ixPB0_DFT_JIT_INJ_REG0 0x13000\n#define ixPB0_DFT_JIT_INJ_REG1 0x13004\n#define ixPB0_DFT_JIT_INJ_REG2 0x13008\n#define ixPB0_GLB_CTRL_REG0 0x10004\n#define ixPB0_GLB_CTRL_REG1 0x10008\n#define ixPB0_GLB_CTRL_REG2 0x1000C\n#define ixPB0_GLB_CTRL_REG3 0x10010\n#define ixPB0_GLB_CTRL_REG4 0x10014\n#define ixPB0_GLB_CTRL_REG5 0x10018\n#define ixPB0_GLB_OVRD_REG0 0x10030\n#define ixPB0_GLB_OVRD_REG1 0x10034\n#define ixPB0_GLB_OVRD_REG2 0x10038\n#define ixPB0_GLB_SCI_STAT_OVRD_REG0 0x1001C\n#define ixPB0_GLB_SCI_STAT_OVRD_REG1 0x10020\n#define ixPB0_GLB_SCI_STAT_OVRD_REG2 0x10024\n#define ixPB0_GLB_SCI_STAT_OVRD_REG3 0x10028\n#define ixPB0_GLB_SCI_STAT_OVRD_REG4 0x1002C\n#define ixPB0_HW_DEBUG 0x12004\n#define ixPB0_PIF_CNTL 0x0010\n#define ixPB0_PIF_CNTL2 0x0014\n#define ixPB0_PIF_HW_DEBUG 0x0002\n#define ixPB0_PIF_PAIRING 0x0011\n#define ixPB0_PIF_PDNB_OVERRIDE_0 0x0020\n#define ixPB0_PIF_PDNB_OVERRIDE_10 0x0032\n#define ixPB0_PIF_PDNB_OVERRIDE_1 0x0021\n#define ixPB0_PIF_PDNB_OVERRIDE_11 0x0033\n#define ixPB0_PIF_PDNB_OVERRIDE_12 0x0034\n#define ixPB0_PIF_PDNB_OVERRIDE_13 0x0035\n#define ixPB0_PIF_PDNB_OVERRIDE_14 0x0036\n#define ixPB0_PIF_PDNB_OVERRIDE_15 0x0037\n#define ixPB0_PIF_PDNB_OVERRIDE_2 0x0022\n#define ixPB0_PIF_PDNB_OVERRIDE_3 0x0023\n#define ixPB0_PIF_PDNB_OVERRIDE_4 0x0024\n#define ixPB0_PIF_PDNB_OVERRIDE_5 0x0025\n#define ixPB0_PIF_PDNB_OVERRIDE_6 0x0026\n#define ixPB0_PIF_PDNB_OVERRIDE_7 0x0027\n#define ixPB0_PIF_PDNB_OVERRIDE_8 0x0030\n#define ixPB0_PIF_PDNB_OVERRIDE_9 0x0031\n#define ixPB0_PIF_PWRDOWN_0 0x0012\n#define ixPB0_PIF_PWRDOWN_1 0x0013\n#define ixPB0_PIF_PWRDOWN_2 0x0017\n#define ixPB0_PIF_PWRDOWN_3 0x0018\n#define ixPB0_PIF_SC_CTL 0x0016\n#define ixPB0_PIF_SCRATCH 0x0001\n#define ixPB0_PIF_SEQ_STATUS_0 0x0028\n#define ixPB0_PIF_SEQ_STATUS_10 0x003A\n#define ixPB0_PIF_SEQ_STATUS_1 0x0029\n#define ixPB0_PIF_SEQ_STATUS_11 0x003B\n#define ixPB0_PIF_SEQ_STATUS_12 0x003C\n#define ixPB0_PIF_SEQ_STATUS_13 0x003D\n#define ixPB0_PIF_SEQ_STATUS_14 0x003E\n#define ixPB0_PIF_SEQ_STATUS_15 0x003F\n#define ixPB0_PIF_SEQ_STATUS_2 0x002A\n#define ixPB0_PIF_SEQ_STATUS_3 0x002B\n#define ixPB0_PIF_SEQ_STATUS_4 0x002C\n#define ixPB0_PIF_SEQ_STATUS_5 0x002D\n#define ixPB0_PIF_SEQ_STATUS_6 0x002E\n#define ixPB0_PIF_SEQ_STATUS_7 0x002F\n#define ixPB0_PIF_SEQ_STATUS_8 0x0038\n#define ixPB0_PIF_SEQ_STATUS_9 0x0039\n#define ixPB0_PIF_TXPHYSTATUS 0x0015\n#define ixPB0_PLL_LC0_CTRL_REG0 0x14480\n#define ixPB0_PLL_LC0_OVRD_REG0 0x14490\n#define ixPB0_PLL_LC0_OVRD_REG1 0x14494\n#define ixPB0_PLL_LC0_SCI_STAT_OVRD_REG0 0x14500\n#define ixPB0_PLL_LC1_SCI_STAT_OVRD_REG0 0x14504\n#define ixPB0_PLL_LC2_SCI_STAT_OVRD_REG0 0x14508\n#define ixPB0_PLL_LC3_SCI_STAT_OVRD_REG0 0x1450C\n#define ixPB0_PLL_RO0_CTRL_REG0 0x14440\n#define ixPB0_PLL_RO0_OVRD_REG0 0x14450\n#define ixPB0_PLL_RO0_OVRD_REG1 0x14454\n#define ixPB0_PLL_RO0_SCI_STAT_OVRD_REG0 0x14460\n#define ixPB0_PLL_RO1_SCI_STAT_OVRD_REG0 0x14464\n#define ixPB0_PLL_RO2_SCI_STAT_OVRD_REG0 0x14468\n#define ixPB0_PLL_RO3_SCI_STAT_OVRD_REG0 0x1446C\n#define ixPB0_PLL_RO_GLB_CTRL_REG0 0x14000\n#define ixPB0_PLL_RO_GLB_OVRD_REG0 0x14010\n#define ixPB0_RX_GLB_CTRL_REG0 0x16000\n#define ixPB0_RX_GLB_CTRL_REG1 0x16004\n#define ixPB0_RX_GLB_CTRL_REG2 0x16008\n#define ixPB0_RX_GLB_CTRL_REG3 0x1600C\n#define ixPB0_RX_GLB_CTRL_REG4 0x16010\n#define ixPB0_RX_GLB_CTRL_REG5 0x16014\n#define ixPB0_RX_GLB_CTRL_REG6 0x16018\n#define ixPB0_RX_GLB_CTRL_REG7 0x1601C\n#define ixPB0_RX_GLB_CTRL_REG8 0x16020\n#define ixPB0_RX_GLB_OVRD_REG0 0x16030\n#define ixPB0_RX_GLB_OVRD_REG1 0x16034\n#define ixPB0_RX_GLB_SCI_STAT_OVRD_REG0 0x16028\n#define ixPB0_RX_LANE0_CTRL_REG0 0x16440\n#define ixPB0_RX_LANE0_SCI_STAT_OVRD_REG0 0x16448\n#define ixPB0_RX_LANE10_CTRL_REG0 0x17500\n#define ixPB0_RX_LANE10_SCI_STAT_OVRD_REG0 0x17508\n#define ixPB0_RX_LANE11_CTRL_REG0 0x17600\n#define ixPB0_RX_LANE11_SCI_STAT_OVRD_REG0 0x17608\n#define ixPB0_RX_LANE12_CTRL_REG0 0x17840\n#define ixPB0_RX_LANE12_SCI_STAT_OVRD_REG0 0x17848\n#define ixPB0_RX_LANE13_CTRL_REG0 0x17880\n#define ixPB0_RX_LANE13_SCI_STAT_OVRD_REG0 0x17888\n#define ixPB0_RX_LANE14_CTRL_REG0 0x17900\n#define ixPB0_RX_LANE14_SCI_STAT_OVRD_REG0 0x17908\n#define ixPB0_RX_LANE15_CTRL_REG0 0x17A00\n#define ixPB0_RX_LANE15_SCI_STAT_OVRD_REG0 0x17A08\n#define ixPB0_RX_LANE1_CTRL_REG0 0x16480\n#define ixPB0_RX_LANE1_SCI_STAT_OVRD_REG0 0x16488\n#define ixPB0_RX_LANE2_CTRL_REG0 0x16500\n#define ixPB0_RX_LANE2_SCI_STAT_OVRD_REG0 0x16508\n#define ixPB0_RX_LANE3_CTRL_REG0 0x16600\n#define ixPB0_RX_LANE3_SCI_STAT_OVRD_REG0 0x16608\n#define ixPB0_RX_LANE4_CTRL_REG0 0x16800\n#define ixPB0_RX_LANE4_SCI_STAT_OVRD_REG0 0x16848\n#define ixPB0_RX_LANE5_CTRL_REG0 0x16880\n#define ixPB0_RX_LANE5_SCI_STAT_OVRD_REG0 0x16888\n#define ixPB0_RX_LANE6_CTRL_REG0 0x16900\n#define ixPB0_RX_LANE6_SCI_STAT_OVRD_REG0 0x16908\n#define ixPB0_RX_LANE7_CTRL_REG0 0x16A00\n#define ixPB0_RX_LANE7_SCI_STAT_OVRD_REG0 0x16A08\n#define ixPB0_RX_LANE8_CTRL_REG0 0x17440\n#define ixPB0_RX_LANE8_SCI_STAT_OVRD_REG0 0x17448\n#define ixPB0_RX_LANE9_CTRL_REG0 0x17480\n#define ixPB0_RX_LANE9_SCI_STAT_OVRD_REG0 0x17488\n#define ixPB0_STRAP_GLB_REG0 0x12020\n#define ixPB0_STRAP_PLL_REG0 0x12030\n#define ixPB0_STRAP_RX_REG0 0x12028\n#define ixPB0_STRAP_RX_REG1 0x1202C\n#define ixPB0_STRAP_TX_REG0 0x12024\n#define ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0 0x18014\n#define ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1 0x18018\n#define ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2 0x1801C\n#define ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3 0x18020\n#define ixPB0_TX_GLB_CTRL_REG0 0x18000\n#define ixPB0_TX_GLB_LANE_SKEW_CTRL 0x18004\n#define ixPB0_TX_GLB_OVRD_REG0 0x18030\n#define ixPB0_TX_GLB_OVRD_REG1 0x18034\n#define ixPB0_TX_GLB_OVRD_REG2 0x18038\n#define ixPB0_TX_GLB_OVRD_REG3 0x1803C\n#define ixPB0_TX_GLB_OVRD_REG4 0x18040\n#define ixPB0_TX_GLB_SCI_STAT_OVRD_REG0 0x18010\n#define ixPB0_TX_LANE0_CTRL_REG0 0x18440\n#define ixPB0_TX_LANE0_OVRD_REG0 0x18444\n#define ixPB0_TX_LANE0_SCI_STAT_OVRD_REG0 0x18448\n#define ixPB0_TX_LANE10_CTRL_REG0 0x19500\n#define ixPB0_TX_LANE10_OVRD_REG0 0x19504\n#define ixPB0_TX_LANE10_SCI_STAT_OVRD_REG0 0x19508\n#define ixPB0_TX_LANE11_CTRL_REG0 0x19600\n#define ixPB0_TX_LANE11_OVRD_REG0 0x19604\n#define ixPB0_TX_LANE11_SCI_STAT_OVRD_REG0 0x19608\n#define ixPB0_TX_LANE12_CTRL_REG0 0x19840\n#define ixPB0_TX_LANE12_OVRD_REG0 0x19844\n#define ixPB0_TX_LANE12_SCI_STAT_OVRD_REG0 0x19848\n#define ixPB0_TX_LANE13_CTRL_REG0 0x19880\n#define ixPB0_TX_LANE13_OVRD_REG0 0x19884\n#define ixPB0_TX_LANE13_SCI_STAT_OVRD_REG0 0x19888\n#define ixPB0_TX_LANE14_CTRL_REG0 0x19900\n#define ixPB0_TX_LANE14_OVRD_REG0 0x19904\n#define ixPB0_TX_LANE14_SCI_STAT_OVRD_REG0 0x19908\n#define ixPB0_TX_LANE15_CTRL_REG0 0x19A00\n#define ixPB0_TX_LANE15_OVRD_REG0 0x19A04\n#define ixPB0_TX_LANE15_SCI_STAT_OVRD_REG0 0x19A08\n#define ixPB0_TX_LANE1_CTRL_REG0 0x18480\n#define ixPB0_TX_LANE1_OVRD_REG0 0x18484\n#define ixPB0_TX_LANE1_SCI_STAT_OVRD_REG0 0x18488\n#define ixPB0_TX_LANE2_CTRL_REG0 0x18500\n#define ixPB0_TX_LANE2_OVRD_REG0 0x18504\n#define ixPB0_TX_LANE2_SCI_STAT_OVRD_REG0 0x18508\n#define ixPB0_TX_LANE3_CTRL_REG0 0x18600\n#define ixPB0_TX_LANE3_OVRD_REG0 0x18604\n#define ixPB0_TX_LANE3_SCI_STAT_OVRD_REG0 0x18608\n#define ixPB0_TX_LANE4_CTRL_REG0 0x18840\n#define ixPB0_TX_LANE4_OVRD_REG0 0x18844\n#define ixPB0_TX_LANE4_SCI_STAT_OVRD_REG0 0x18848\n#define ixPB0_TX_LANE5_CTRL_REG0 0x18880\n#define ixPB0_TX_LANE5_OVRD_REG0 0x18884\n#define ixPB0_TX_LANE5_SCI_STAT_OVRD_REG0 0x18888\n#define ixPB0_TX_LANE6_CTRL_REG0 0x18900\n#define ixPB0_TX_LANE6_OVRD_REG0 0x18904\n#define ixPB0_TX_LANE6_SCI_STAT_OVRD_REG0 0x18908\n#define ixPB0_TX_LANE7_CTRL_REG0 0x18A00\n#define ixPB0_TX_LANE7_OVRD_REG0 0x18A04\n#define ixPB0_TX_LANE7_SCI_STAT_OVRD_REG0 0x18A08\n#define ixPB0_TX_LANE8_CTRL_REG0 0x19440\n#define ixPB0_TX_LANE8_OVRD_REG0 0x19444\n#define ixPB0_TX_LANE8_SCI_STAT_OVRD_REG0 0x19448\n#define ixPB0_TX_LANE9_CTRL_REG0 0x19480\n#define ixPB0_TX_LANE9_OVRD_REG0 0x19484\n#define ixPB0_TX_LANE9_SCI_STAT_OVRD_REG0 0x19488\n#define ixPB1_DFT_DEBUG_CTRL_REG0 0x1300C\n#define ixPB1_DFT_JIT_INJ_REG0 0x13000\n#define ixPB1_DFT_JIT_INJ_REG1 0x13004\n#define ixPB1_DFT_JIT_INJ_REG2 0x13008\n#define ixPB1_GLB_CTRL_REG0 0x10004\n#define ixPB1_GLB_CTRL_REG1 0x10008\n#define ixPB1_GLB_CTRL_REG2 0x1000C\n#define ixPB1_GLB_CTRL_REG3 0x10010\n#define ixPB1_GLB_CTRL_REG4 0x10014\n#define ixPB1_GLB_CTRL_REG5 0x10018\n#define ixPB1_GLB_OVRD_REG0 0x10030\n#define ixPB1_GLB_OVRD_REG1 0x10034\n#define ixPB1_GLB_OVRD_REG2 0x10038\n#define ixPB1_GLB_SCI_STAT_OVRD_REG0 0x1001C\n#define ixPB1_GLB_SCI_STAT_OVRD_REG1 0x10020\n#define ixPB1_GLB_SCI_STAT_OVRD_REG2 0x10024\n#define ixPB1_GLB_SCI_STAT_OVRD_REG3 0x10028\n#define ixPB1_GLB_SCI_STAT_OVRD_REG4 0x1002C\n#define ixPB1_HW_DEBUG 0x12004\n#define ixPB1_PIF_CNTL 0x0010\n#define ixPB1_PIF_CNTL2 0x0014\n#define ixPB1_PIF_HW_DEBUG 0x0002\n#define ixPB1_PIF_PAIRING 0x0011\n#define ixPB1_PIF_PDNB_OVERRIDE_0 0x0020\n#define ixPB1_PIF_PDNB_OVERRIDE_10 0x0032\n#define ixPB1_PIF_PDNB_OVERRIDE_1 0x0021\n#define ixPB1_PIF_PDNB_OVERRIDE_11 0x0033\n#define ixPB1_PIF_PDNB_OVERRIDE_12 0x0034\n#define ixPB1_PIF_PDNB_OVERRIDE_13 0x0035\n#define ixPB1_PIF_PDNB_OVERRIDE_14 0x0036\n#define ixPB1_PIF_PDNB_OVERRIDE_15 0x0037\n#define ixPB1_PIF_PDNB_OVERRIDE_2 0x0022\n#define ixPB1_PIF_PDNB_OVERRIDE_3 0x0023\n#define ixPB1_PIF_PDNB_OVERRIDE_4 0x0024\n#define ixPB1_PIF_PDNB_OVERRIDE_5 0x0025\n#define ixPB1_PIF_PDNB_OVERRIDE_6 0x0026\n#define ixPB1_PIF_PDNB_OVERRIDE_7 0x0027\n#define ixPB1_PIF_PDNB_OVERRIDE_8 0x0030\n#define ixPB1_PIF_PDNB_OVERRIDE_9 0x0031\n#define ixPB1_PIF_PWRDOWN_0 0x0012\n#define ixPB1_PIF_PWRDOWN_1 0x0013\n#define ixPB1_PIF_PWRDOWN_2 0x0017\n#define ixPB1_PIF_PWRDOWN_3 0x0018\n#define ixPB1_PIF_SC_CTL 0x0016\n#define ixPB1_PIF_SCRATCH 0x0001\n#define ixPB1_PIF_SEQ_STATUS_0 0x0028\n#define ixPB1_PIF_SEQ_STATUS_10 0x003A\n#define ixPB1_PIF_SEQ_STATUS_1 0x0029\n#define ixPB1_PIF_SEQ_STATUS_11 0x003B\n#define ixPB1_PIF_SEQ_STATUS_12 0x003C\n#define ixPB1_PIF_SEQ_STATUS_13 0x003D\n#define ixPB1_PIF_SEQ_STATUS_14 0x003E\n#define ixPB1_PIF_SEQ_STATUS_15 0x003F\n#define ixPB1_PIF_SEQ_STATUS_2 0x002A\n#define ixPB1_PIF_SEQ_STATUS_3 0x002B\n#define ixPB1_PIF_SEQ_STATUS_4 0x002C\n#define ixPB1_PIF_SEQ_STATUS_5 0x002D\n#define ixPB1_PIF_SEQ_STATUS_6 0x002E\n#define ixPB1_PIF_SEQ_STATUS_7 0x002F\n#define ixPB1_PIF_SEQ_STATUS_8 0x0038\n#define ixPB1_PIF_SEQ_STATUS_9 0x0039\n#define ixPB1_PIF_TXPHYSTATUS 0x0015\n#define ixPB1_PLL_LC0_CTRL_REG0 0x14480\n#define ixPB1_PLL_LC0_OVRD_REG0 0x14490\n#define ixPB1_PLL_LC0_OVRD_REG1 0x14494\n#define ixPB1_PLL_LC0_SCI_STAT_OVRD_REG0 0x14500\n#define ixPB1_PLL_LC1_SCI_STAT_OVRD_REG0 0x14504\n#define ixPB1_PLL_LC2_SCI_STAT_OVRD_REG0 0x14508\n#define ixPB1_PLL_LC3_SCI_STAT_OVRD_REG0 0x1450C\n#define ixPB1_PLL_RO0_CTRL_REG0 0x14440\n#define ixPB1_PLL_RO0_OVRD_REG0 0x14450\n#define ixPB1_PLL_RO0_OVRD_REG1 0x14454\n#define ixPB1_PLL_RO0_SCI_STAT_OVRD_REG0 0x14460\n#define ixPB1_PLL_RO1_SCI_STAT_OVRD_REG0 0x14464\n#define ixPB1_PLL_RO2_SCI_STAT_OVRD_REG0 0x14468\n#define ixPB1_PLL_RO3_SCI_STAT_OVRD_REG0 0x1446C\n#define ixPB1_PLL_RO_GLB_CTRL_REG0 0x14000\n#define ixPB1_PLL_RO_GLB_OVRD_REG0 0x14010\n#define ixPB1_RX_GLB_CTRL_REG0 0x16000\n#define ixPB1_RX_GLB_CTRL_REG1 0x16004\n#define ixPB1_RX_GLB_CTRL_REG2 0x16008\n#define ixPB1_RX_GLB_CTRL_REG3 0x1600C\n#define ixPB1_RX_GLB_CTRL_REG4 0x16010\n#define ixPB1_RX_GLB_CTRL_REG5 0x16014\n#define ixPB1_RX_GLB_CTRL_REG6 0x16018\n#define ixPB1_RX_GLB_CTRL_REG7 0x1601C\n#define ixPB1_RX_GLB_CTRL_REG8 0x16020\n#define ixPB1_RX_GLB_OVRD_REG0 0x16030\n#define ixPB1_RX_GLB_OVRD_REG1 0x16034\n#define ixPB1_RX_GLB_SCI_STAT_OVRD_REG0 0x16028\n#define ixPB1_RX_LANE0_CTRL_REG0 0x16440\n#define ixPB1_RX_LANE0_SCI_STAT_OVRD_REG0 0x16448\n#define ixPB1_RX_LANE10_CTRL_REG0 0x17500\n#define ixPB1_RX_LANE10_SCI_STAT_OVRD_REG0 0x17508\n#define ixPB1_RX_LANE11_CTRL_REG0 0x17600\n#define ixPB1_RX_LANE11_SCI_STAT_OVRD_REG0 0x17608\n#define ixPB1_RX_LANE12_CTRL_REG0 0x17840\n#define ixPB1_RX_LANE12_SCI_STAT_OVRD_REG0 0x17848\n#define ixPB1_RX_LANE13_CTRL_REG0 0x17880\n#define ixPB1_RX_LANE13_SCI_STAT_OVRD_REG0 0x17888\n#define ixPB1_RX_LANE14_CTRL_REG0 0x17900\n#define ixPB1_RX_LANE14_SCI_STAT_OVRD_REG0 0x17908\n#define ixPB1_RX_LANE15_CTRL_REG0 0x17A00\n#define ixPB1_RX_LANE15_SCI_STAT_OVRD_REG0 0x17A08\n#define ixPB1_RX_LANE1_CTRL_REG0 0x16480\n#define ixPB1_RX_LANE1_SCI_STAT_OVRD_REG0 0x16488\n#define ixPB1_RX_LANE2_CTRL_REG0 0x16500\n#define ixPB1_RX_LANE2_SCI_STAT_OVRD_REG0 0x16508\n#define ixPB1_RX_LANE3_CTRL_REG0 0x16600\n#define ixPB1_RX_LANE3_SCI_STAT_OVRD_REG0 0x16608\n#define ixPB1_RX_LANE4_CTRL_REG0 0x16800\n#define ixPB1_RX_LANE4_SCI_STAT_OVRD_REG0 0x16848\n#define ixPB1_RX_LANE5_CTRL_REG0 0x16880\n#define ixPB1_RX_LANE5_SCI_STAT_OVRD_REG0 0x16888\n#define ixPB1_RX_LANE6_CTRL_REG0 0x16900\n#define ixPB1_RX_LANE6_SCI_STAT_OVRD_REG0 0x16908\n#define ixPB1_RX_LANE7_CTRL_REG0 0x16A00\n#define ixPB1_RX_LANE7_SCI_STAT_OVRD_REG0 0x16A08\n#define ixPB1_RX_LANE8_CTRL_REG0 0x17440\n#define ixPB1_RX_LANE8_SCI_STAT_OVRD_REG0 0x17448\n#define ixPB1_RX_LANE9_CTRL_REG0 0x17480\n#define ixPB1_RX_LANE9_SCI_STAT_OVRD_REG0 0x17488\n#define ixPB1_STRAP_GLB_REG0 0x12020\n#define ixPB1_STRAP_PLL_REG0 0x12030\n#define ixPB1_STRAP_RX_REG0 0x12028\n#define ixPB1_STRAP_RX_REG1 0x1202C\n#define ixPB1_STRAP_TX_REG0 0x12024\n#define ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0 0x18014\n#define ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1 0x18018\n#define ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2 0x1801C\n#define ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3 0x18020\n#define ixPB1_TX_GLB_CTRL_REG0 0x18000\n#define ixPB1_TX_GLB_LANE_SKEW_CTRL 0x18004\n#define ixPB1_TX_GLB_OVRD_REG0 0x18030\n#define ixPB1_TX_GLB_OVRD_REG1 0x18034\n#define ixPB1_TX_GLB_OVRD_REG2 0x18038\n#define ixPB1_TX_GLB_OVRD_REG3 0x1803C\n#define ixPB1_TX_GLB_OVRD_REG4 0x18040\n#define ixPB1_TX_GLB_SCI_STAT_OVRD_REG0 0x18010\n#define ixPB1_TX_LANE0_CTRL_REG0 0x18440\n#define ixPB1_TX_LANE0_OVRD_REG0 0x18444\n#define ixPB1_TX_LANE0_SCI_STAT_OVRD_REG0 0x18448\n#define ixPB1_TX_LANE10_CTRL_REG0 0x19500\n#define ixPB1_TX_LANE10_OVRD_REG0 0x19504\n#define ixPB1_TX_LANE10_SCI_STAT_OVRD_REG0 0x19508\n#define ixPB1_TX_LANE11_CTRL_REG0 0x19600\n#define ixPB1_TX_LANE11_OVRD_REG0 0x19604\n#define ixPB1_TX_LANE11_SCI_STAT_OVRD_REG0 0x19608\n#define ixPB1_TX_LANE12_CTRL_REG0 0x19840\n#define ixPB1_TX_LANE12_OVRD_REG0 0x19844\n#define ixPB1_TX_LANE12_SCI_STAT_OVRD_REG0 0x19848\n#define ixPB1_TX_LANE13_CTRL_REG0 0x19880\n#define ixPB1_TX_LANE13_OVRD_REG0 0x19884\n#define ixPB1_TX_LANE13_SCI_STAT_OVRD_REG0 0x19888\n#define ixPB1_TX_LANE14_CTRL_REG0 0x19900\n#define ixPB1_TX_LANE14_OVRD_REG0 0x19904\n#define ixPB1_TX_LANE14_SCI_STAT_OVRD_REG0 0x19908\n#define ixPB1_TX_LANE15_CTRL_REG0 0x19A00\n#define ixPB1_TX_LANE15_OVRD_REG0 0x19A04\n#define ixPB1_TX_LANE15_SCI_STAT_OVRD_REG0 0x19A08\n#define ixPB1_TX_LANE1_CTRL_REG0 0x18480\n#define ixPB1_TX_LANE1_OVRD_REG0 0x18484\n#define ixPB1_TX_LANE1_SCI_STAT_OVRD_REG0 0x18488\n#define ixPB1_TX_LANE2_CTRL_REG0 0x18500\n#define ixPB1_TX_LANE2_OVRD_REG0 0x18504\n#define ixPB1_TX_LANE2_SCI_STAT_OVRD_REG0 0x18508\n#define ixPB1_TX_LANE3_CTRL_REG0 0x18600\n#define ixPB1_TX_LANE3_OVRD_REG0 0x18604\n#define ixPB1_TX_LANE3_SCI_STAT_OVRD_REG0 0x18608\n#define ixPB1_TX_LANE4_CTRL_REG0 0x18840\n#define ixPB1_TX_LANE4_OVRD_REG0 0x18844\n#define ixPB1_TX_LANE4_SCI_STAT_OVRD_REG0 0x18848\n#define ixPB1_TX_LANE5_CTRL_REG0 0x18880\n#define ixPB1_TX_LANE5_OVRD_REG0 0x18884\n#define ixPB1_TX_LANE5_SCI_STAT_OVRD_REG0 0x18888\n#define ixPB1_TX_LANE6_CTRL_REG0 0x18900\n#define ixPB1_TX_LANE6_OVRD_REG0 0x18904\n#define ixPB1_TX_LANE6_SCI_STAT_OVRD_REG0 0x18908\n#define ixPB1_TX_LANE7_CTRL_REG0 0x18A00\n#define ixPB1_TX_LANE7_OVRD_REG0 0x18A04\n#define ixPB1_TX_LANE7_SCI_STAT_OVRD_REG0 0x18A08\n#define ixPB1_TX_LANE8_CTRL_REG0 0x19440\n#define ixPB1_TX_LANE8_OVRD_REG0 0x19444\n#define ixPB1_TX_LANE8_SCI_STAT_OVRD_REG0 0x19448\n#define ixPB1_TX_LANE9_CTRL_REG0 0x19480\n#define ixPB1_TX_LANE9_OVRD_REG0 0x19484\n#define ixPB1_TX_LANE9_SCI_STAT_OVRD_REG0 0x19488\n#define ixPCIE_BUS_CNTL 0x0021\n#define ixPCIE_CFG_CNTL 0x003C\n#define ixPCIE_CI_CNTL 0x0020\n#define ixPCIE_CNTL 0x0010\n#define ixPCIE_CNTL2 0x001C\n#define ixPCIE_CONFIG_CNTL 0x0011\n#define ixPCIE_DEBUG_CNTL 0x0012\n#define ixPCIE_ERR_CNTL 0x006A\n#define ixPCIE_F0_DPA_CAP 0x00E0\n#define ixPCIE_F0_DPA_CNTL 0x00E5\n#define ixPCIE_F0_DPA_LATENCY_INDICATOR 0x00E4\n#define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0 0x00E7\n#define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1 0x00E8\n#define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2 0x00E9\n#define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3 0x00EA\n#define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4 0x00EB\n#define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5 0x00EC\n#define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6 0x00ED\n#define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7 0x00EE\n#define ixPCIE_FC_CPL 0x0062\n#define ixPCIE_FC_NP 0x0061\n#define ixPCIE_FC_P 0x0060\n#define ixPCIE_HW_DEBUG 0x0002\n#define ixPCIE_I2C_REG_ADDR_EXPAND 0x003A\n#define ixPCIE_I2C_REG_DATA 0x003B\n#define ixPCIE_INT_CNTL 0x001A\n#define ixPCIE_INT_STATUS 0x001B\n#define ixPCIE_LC_BEST_EQ_SETTINGS 0x00B9\n#define ixPCIE_LC_BW_CHANGE_CNTL 0x00B2\n#define ixPCIE_LC_CDR_CNTL 0x00B3\n#define ixPCIE_LC_CNTL 0x00A0\n#define ixPCIE_LC_CNTL2 0x00B1\n#define ixPCIE_LC_CNTL3 0x00B5\n#define ixPCIE_LC_CNTL4 0x00B6\n#define ixPCIE_LC_CNTL5 0x00B7\n#define ixPCIE_LC_FORCE_COEFF 0x00B8\n#define ixPCIE_LC_FORCE_EQ_REQ_COEFF 0x00BA\n#define ixPCIE_LC_LANE_CNTL 0x00B4\n#define ixPCIE_LC_LINK_WIDTH_CNTL 0x00A2\n#define ixPCIE_LC_N_FTS_CNTL 0x00A3\n#define ixPCIE_LC_SPEED_CNTL 0x00A4\n#define ixPCIE_LC_STATE0 0x00A5\n#define ixPCIE_LC_STATE10 0x0026\n#define ixPCIE_LC_STATE1 0x00A6\n#define ixPCIE_LC_STATE11 0x0027\n#define ixPCIE_LC_STATE2 0x00A7\n#define ixPCIE_LC_STATE3 0x00A8\n#define ixPCIE_LC_STATE4 0x00A9\n#define ixPCIE_LC_STATE5 0x00AA\n#define ixPCIE_LC_STATE6 0x0022\n#define ixPCIE_LC_STATE7 0x0023\n#define ixPCIE_LC_STATE8 0x0024\n#define ixPCIE_LC_STATE9 0x0025\n#define ixPCIE_LC_STATUS1 0x0028\n#define ixPCIE_LC_STATUS2 0x0029\n#define ixPCIE_LC_TRAINING_CNTL 0x00A1\n#define ixPCIE_P_BUF_STATUS 0x0041\n#define ixPCIE_P_CNTL 0x0040\n#define ixPCIE_P_DECODER_STATUS 0x0042\n#define ixPCIE_PERF_CNTL_EVENT0_PORT_SEL 0x0093\n#define ixPCIE_PERF_CNTL_EVENT1_PORT_SEL 0x0094\n#define ixPCIE_PERF_CNTL_MST_C_CLK 0x0087\n#define ixPCIE_PERF_CNTL_MST_R_CLK 0x0084\n#define ixPCIE_PERF_CNTL_SLV_NS_C_CLK 0x0090\n#define ixPCIE_PERF_CNTL_SLV_R_CLK 0x008A\n#define ixPCIE_PERF_CNTL_SLV_S_C_CLK 0x008D\n#define ixPCIE_PERF_CNTL_TXCLK 0x0081\n#define ixPCIE_PERF_CNTL_TXCLK2 0x0095\n#define ixPCIE_PERF_COUNT0_MST_C_CLK 0x0088\n#define ixPCIE_PERF_COUNT0_MST_R_CLK 0x0085\n#define ixPCIE_PERF_COUNT0_SLV_NS_C_CLK 0x0091\n#define ixPCIE_PERF_COUNT0_SLV_R_CLK 0x008B\n#define ixPCIE_PERF_COUNT0_SLV_S_C_CLK 0x008E\n#define ixPCIE_PERF_COUNT0_TXCLK 0x0082\n#define ixPCIE_PERF_COUNT0_TXCLK2 0x0096\n#define ixPCIE_PERF_COUNT1_MST_C_CLK 0x0089\n#define ixPCIE_PERF_COUNT1_MST_R_CLK 0x0086\n#define ixPCIE_PERF_COUNT1_SLV_NS_C_CLK 0x0092\n#define ixPCIE_PERF_COUNT1_SLV_R_CLK 0x008C\n#define ixPCIE_PERF_COUNT1_SLV_S_C_CLK 0x008F\n#define ixPCIE_PERF_COUNT1_TXCLK 0x0083\n#define ixPCIE_PERF_COUNT1_TXCLK2 0x0097\n#define ixPCIE_PERF_COUNT_CNTL 0x0080\n#define ixPCIEP_HW_DEBUG 0x0002\n#define ixPCIE_P_MISC_STATUS 0x0043\n#define ixPCIEP_PORT_CNTL 0x0010\n#define ixPCIE_P_PORT_LANE_STATUS 0x0050\n#define ixPCIE_PRBS_CLR 0x00C8\n#define ixPCIE_PRBS_ERRCNT_0 0x00D0\n#define ixPCIE_PRBS_ERRCNT_10 0x00DA\n#define ixPCIE_PRBS_ERRCNT_1 0x00D1\n#define ixPCIE_PRBS_ERRCNT_11 0x00DB\n#define ixPCIE_PRBS_ERRCNT_12 0x00DC\n#define ixPCIE_PRBS_ERRCNT_13 0x00DD\n#define ixPCIE_PRBS_ERRCNT_14 0x00DE\n#define ixPCIE_PRBS_ERRCNT_15 0x00DF\n#define ixPCIE_PRBS_ERRCNT_2 0x00D2\n#define ixPCIE_PRBS_ERRCNT_3 0x00D3\n#define ixPCIE_PRBS_ERRCNT_4 0x00D4\n#define ixPCIE_PRBS_ERRCNT_5 0x00D5\n#define ixPCIE_PRBS_ERRCNT_6 0x00D6\n#define ixPCIE_PRBS_ERRCNT_7 0x00D7\n#define ixPCIE_PRBS_ERRCNT_8 0x00D8\n#define ixPCIE_PRBS_ERRCNT_9 0x00D9\n#define ixPCIE_PRBS_FREERUN 0x00CB\n#define ixPCIE_PRBS_HI_BITCNT 0x00CF\n#define ixPCIE_PRBS_LO_BITCNT 0x00CE\n#define ixPCIE_PRBS_MISC 0x00CC\n#define ixPCIE_PRBS_STATUS1 0x00C9\n#define ixPCIE_PRBS_STATUS2 0x00CA\n#define ixPCIE_PRBS_USER_PATTERN 0x00CD\n#define ixPCIE_P_RCV_L0S_FTS_DET 0x0050\n#define ixPCIEP_RESERVED 0x0000\n#define ixPCIEP_SCRATCH 0x0001\n#define ixPCIEP_STRAP_LC 0x00C0\n#define ixPCIEP_STRAP_MISC 0x00C1\n#define ixPCIE_RESERVED 0x0000\n#define ixPCIE_RX_CNTL 0x0070\n#define ixPCIE_RX_CNTL2 0x001D\n#define ixPCIE_RX_CNTL3 0x0074\n#define ixPCIE_RX_CREDITS_ALLOCATED_CPL 0x0082\n#define ixPCIE_RX_CREDITS_ALLOCATED_NP 0x0081\n#define ixPCIE_RX_CREDITS_ALLOCATED_P 0x0080\n#define ixPCIE_RX_EXPECTED_SEQNUM 0x0071\n#define ixPCIE_RX_LAST_TLP0 0x0031\n#define ixPCIE_RX_LAST_TLP1 0x0032\n#define ixPCIE_RX_LAST_TLP2 0x0033\n#define ixPCIE_RX_LAST_TLP3 0x0034\n#define ixPCIE_RX_NUM_NAK 0x000E\n#define ixPCIE_RX_NUM_NAK_GENERATED 0x000F\n#define ixPCIE_RX_VENDOR_SPECIFIC 0x0072\n#define ixPCIE_SCRATCH 0x0001\n#define ixPCIE_STRAP_F0 0x00B0\n#define ixPCIE_STRAP_F1 0x00B1\n#define ixPCIE_STRAP_F2 0x00B2\n#define ixPCIE_STRAP_F3 0x00B3\n#define ixPCIE_STRAP_F4 0x00B4\n#define ixPCIE_STRAP_F5 0x00B5\n#define ixPCIE_STRAP_F6 0x00B6\n#define ixPCIE_STRAP_F7 0x00B7\n#define ixPCIE_STRAP_I2C_BD 0x00C4\n#define ixPCIE_STRAP_MISC 0x00C0\n#define ixPCIE_STRAP_MISC2 0x00C1\n#define ixPCIE_STRAP_PI 0x00C2\n#define ixPCIE_TX_ACK_LATENCY_LIMIT 0x0026\n#define ixPCIE_TX_CNTL 0x0020\n#define ixPCIE_TX_CREDITS_ADVT_CPL 0x0032\n#define ixPCIE_TX_CREDITS_ADVT_NP 0x0031\n#define ixPCIE_TX_CREDITS_ADVT_P 0x0030\n#define ixPCIE_TX_CREDITS_FCU_THRESHOLD 0x0037\n#define ixPCIE_TX_CREDITS_INIT_CPL 0x0035\n#define ixPCIE_TX_CREDITS_INIT_NP 0x0034\n#define ixPCIE_TX_CREDITS_INIT_P 0x0033\n#define ixPCIE_TX_CREDITS_STATUS 0x0036\n#define ixPCIE_TX_LAST_TLP0 0x0035\n#define ixPCIE_TX_LAST_TLP1 0x0036\n#define ixPCIE_TX_LAST_TLP2 0x0037\n#define ixPCIE_TX_LAST_TLP3 0x0038\n#define ixPCIE_TX_REPLAY 0x0025\n#define ixPCIE_TX_REQUESTER_ID 0x0021\n#define ixPCIE_TX_REQUEST_NUM_CNTL 0x0023\n#define ixPCIE_TX_SEQ 0x0024\n#define ixPCIE_TX_VENDOR_SPECIFIC 0x0022\n#define ixPCIE_WPR_CNTL 0x0030\n#define mmBACO_CNTL 0x14E5\n#define mmBF_ANA_ISO_CNTL 0x14C7\n#define mmBIF_BACO_DEBUG 0x14DF\n#define mmBIF_BACO_DEBUG_LATCH 0x14DC\n#define mmBIF_BACO_MSIC 0x14DE\n#define mmBIF_BUSNUM_CNTL1 0x1525\n#define mmBIF_BUSNUM_CNTL2 0x152B\n#define mmBIF_BUSNUM_LIST0 0x1526\n#define mmBIF_BUSNUM_LIST1 0x1527\n#define mmBIF_BUSY_DELAY_CNTR 0x1529\n#define mmBIF_CLK_PDWN_DELAY_TIMER 0x151F\n#define mmBIF_DEBUG_CNTL 0x151C\n#define mmBIF_DEBUG_MUX 0x151D\n#define mmBIF_DEBUG_OUT 0x151E\n#define mmBIF_DEVFUNCNUM_LIST0 0x14E8\n#define mmBIF_DEVFUNCNUM_LIST1 0x14E7\n#define mmBIF_FB_EN 0x1524\n#define mmBIF_FEATURES_CONTROL_MISC 0x14C2\n#define mmBIF_PERFCOUNTER0_RESULT 0x152D\n#define mmBIF_PERFCOUNTER1_RESULT 0x152E\n#define mmBIF_PERFMON_CNTL 0x152C\n#define mmBIF_PIF_TXCLK_SWITCH_TIMER 0x152F\n#define mmBIF_RESET_EN 0x1511\n#define mmBIF_SCRATCH0 0x150E\n#define mmBIF_SCRATCH1 0x150F\n#define mmBIF_SSA_DISP_LOWER 0x14D2\n#define mmBIF_SSA_DISP_UPPER 0x14D3\n#define mmBIF_SSA_GFX0_LOWER 0x14CA\n#define mmBIF_SSA_GFX0_UPPER 0x14CB\n#define mmBIF_SSA_GFX1_LOWER 0x14CC\n#define mmBIF_SSA_GFX1_UPPER 0x14CD\n#define mmBIF_SSA_GFX2_LOWER 0x14CE\n#define mmBIF_SSA_GFX2_UPPER 0x14CF\n#define mmBIF_SSA_GFX3_LOWER 0x14D0\n#define mmBIF_SSA_GFX3_UPPER 0x14D1\n#define mmBIF_SSA_MC_LOWER 0x14D4\n#define mmBIF_SSA_MC_UPPER 0x14D5\n#define mmBIF_SSA_PWR_STATUS 0x14C8\n#define mmBIF_XDMA_HI 0x14C1\n#define mmBIF_XDMA_LO 0x14C0\n#define mmBIOS_SCRATCH_0 0x05C9\n#define mmBIOS_SCRATCH_10 0x05D3\n#define mmBIOS_SCRATCH_1 0x05CA\n#define mmBIOS_SCRATCH_11 0x05D4\n#define mmBIOS_SCRATCH_12 0x05D5\n#define mmBIOS_SCRATCH_13 0x05D6\n#define mmBIOS_SCRATCH_14 0x05D7\n#define mmBIOS_SCRATCH_15 0x05D8\n#define mmBIOS_SCRATCH_2 0x05CB\n#define mmBIOS_SCRATCH_3 0x05CC\n#define mmBIOS_SCRATCH_4 0x05CD\n#define mmBIOS_SCRATCH_5 0x05CE\n#define mmBIOS_SCRATCH_6 0x05CF\n#define mmBIOS_SCRATCH_7 0x05D0\n#define mmBIOS_SCRATCH_8 0x05D1\n#define mmBIOS_SCRATCH_9 0x05D2\n#define mmBUS_CNTL 0x1508\n#define mmCAPTURE_HOST_BUSNUM 0x153C\n#define mmCLKREQB_PAD_CNTL 0x1521\n#define mmCONFIG_APER_SIZE 0x150C\n#define mmCONFIG_CNTL 0x1509\n#define mmCONFIG_F0_BASE 0x150B\n#define mmCONFIG_MEMSIZE 0x150A\n#define mmCONFIG_REG_APER_SIZE 0x150D\n#define mmHDP_MEM_COHERENCY_FLUSH_CNTL 0x1520\n#define mmHDP_REG_COHERENCY_FLUSH_CNTL 0x1528\n#define mmHOST_BUSNUM 0x153D\n#define mmHW_DEBUG 0x1515\n#define mmIMPCTL_RESET 0x14F5\n#define mmINTERRUPT_CNTL 0x151A\n#define mmINTERRUPT_CNTL2 0x151B\n#define mmMASTER_CREDIT_CNTL 0x1516\n#define mmMM_CFGREGS_CNTL 0x1513\n#define mmMM_DATA 0x0001\n#define mmMM_INDEX 0x0000\n#define mmMM_INDEX_HI 0x0006\n#define mmNEW_REFCLKB_TIMER 0x14EA\n#define mmNEW_REFCLKB_TIMER_1 0x14E9\n#define mmPCIE_DATA 0x000D\n#define mmPCIE_INDEX 0x000C\n#define mmPEER0_FB_OFFSET_HI 0x14F3\n#define mmPEER0_FB_OFFSET_LO 0x14F2\n#define mmPEER1_FB_OFFSET_HI 0x14F1\n#define mmPEER1_FB_OFFSET_LO 0x14F0\n#define mmPEER2_FB_OFFSET_HI 0x14EF\n#define mmPEER2_FB_OFFSET_LO 0x14EE\n#define mmPEER3_FB_OFFSET_HI 0x14ED\n#define mmPEER3_FB_OFFSET_LO 0x14EC\n#define mmPEER_REG_RANGE0 0x153E\n#define mmPEER_REG_RANGE1 0x153F\n#define mmSLAVE_HANG_ERROR 0x153B\n#define mmSLAVE_HANG_PROTECTION_CNTL 0x1536\n#define mmSLAVE_REQ_CREDIT_CNTL 0x1517\n#define mmSMBCLK_PAD_CNTL 0x1523\n#define mmSMBDAT_PAD_CNTL 0x1522\n#define mmSMBUS_BACO_DUMMY 0x14C6\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}