
*** Running vivado
    with args -log aesfifo.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source aesfifo.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source aesfifo.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 478.297 ; gain = 183.586
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/akorn/AppData/Roaming/Xilinx/ip_repo_eth_controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/akorn/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Projects/project_1/project_1.srcs/sources_1/imports/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top aesfifo -part xcu280-fsvh2892-2L-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.401 . Memory (MB): peak = 2004.387 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4453 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Xilinx/Projects/AES256_ECB/AES256_ECB.srcs/constrs_1/imports/new/alveo-u280-cons.xdc]
Finished Parsing XDC File [C:/Xilinx/Projects/AES256_ECB/AES256_ECB.srcs/constrs_1/imports/new/alveo-u280-cons.xdc]
Parsing XDC File [C:/Xilinx/Projects/AES256_ECB/AES256_ECB.srcs/constrs_1/imports/new/alveo-u280-enc-cons.xdc]
Finished Parsing XDC File [C:/Xilinx/Projects/AES256_ECB/AES256_ECB.srcs/constrs_1/imports/new/alveo-u280-enc-cons.xdc]
Parsing XDC File [C:/Xilinx/Projects/AES256_ECB/AES256_ECB.srcs/constrs_1/imports/new/alveo-u280-sim.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Xilinx/Projects/AES256_ECB/AES256_ECB.srcs/constrs_1/imports/new/alveo-u280-sim.xdc:1]
Finished Parsing XDC File [C:/Xilinx/Projects/AES256_ECB/AES256_ECB.srcs/constrs_1/imports/new/alveo-u280-sim.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2242.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 130 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 130 instances

The system cannot find the path specified.
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2242.195 ; gain = 1751.406
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2260.125 ; gain = 17.930

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Xilinx/Projects/AES256_ECB/AES256_ECB.srcs/constrs_1/imports/new/alveo-u280-sim.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19ab1fd8f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2592.133 ; gain = 332.008

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 19ab1fd8f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2961.828 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 19ab1fd8f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2961.828 ; gain = 0.000
Phase 1 Initialization | Checksum: 19ab1fd8f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2961.828 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 19ab1fd8f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.350 . Memory (MB): peak = 2961.828 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 19ab1fd8f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.398 . Memory (MB): peak = 2961.828 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 19ab1fd8f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.401 . Memory (MB): peak = 2961.828 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 129 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 19bdb0d03

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.705 . Memory (MB): peak = 2961.828 ; gain = 0.000
Retarget | Checksum: 19bdb0d03
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 19bdb0d03

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.857 . Memory (MB): peak = 2961.828 ; gain = 0.000
Constant propagation | Checksum: 19bdb0d03
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 19bdb0d03

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2961.828 ; gain = 0.000
Sweep | Checksum: 19bdb0d03
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 19bdb0d03

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2961.828 ; gain = 0.000
BUFG optimization | Checksum: 19bdb0d03
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 19bdb0d03

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2961.828 ; gain = 0.000
Shift Register Optimization | Checksum: 19bdb0d03
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 19bdb0d03

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2961.828 ; gain = 0.000
Post Processing Netlist | Checksum: 19bdb0d03
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 19bdb0d03

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2961.828 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2961.828 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 19bdb0d03

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2961.828 ; gain = 0.000
Phase 9 Finalization | Checksum: 19bdb0d03

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2961.828 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 19bdb0d03

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2961.828 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2961.828 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19bdb0d03

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2961.828 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19bdb0d03

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2961.828 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2961.828 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 19bdb0d03

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2961.828 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2961.828 ; gain = 719.633
INFO: [runtcl-4] Executing : report_drc -file aesfifo_drc_opted.rpt -pb aesfifo_drc_opted.pb -rpx aesfifo_drc_opted.rpx
Command: report_drc -file aesfifo_drc_opted.rpt -pb aesfifo_drc_opted.pb -rpx aesfifo_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Xilinx/Projects/AES256_ECB/AES256_ECB.runs/impl_1/aesfifo_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2961.828 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2961.828 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2961.828 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2961.828 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2961.828 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2961.828 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.107 . Memory (MB): peak = 2961.828 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projects/AES256_ECB/AES256_ECB.runs/impl_1/aesfifo_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2961.828 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15a4f259a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2961.828 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2961.828 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Xilinx/Projects/AES256_ECB/AES256_ECB.srcs/constrs_1/imports/new/alveo-u280-sim.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17e0eabe6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 4224.711 ; gain = 1262.883

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20a1996b9

Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 4461.379 ; gain = 1499.551

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20a1996b9

Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 4461.379 ; gain = 1499.551
Phase 1 Placer Initialization | Checksum: 20a1996b9

Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 4461.379 ; gain = 1499.551

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1d93d2405

Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 4461.379 ; gain = 1499.551

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1d93d2405

Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 4477.426 ; gain = 1515.598

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1d93d2405

Time (s): cpu = 00:01:10 ; elapsed = 00:01:01 . Memory (MB): peak = 4964.434 ; gain = 2002.605

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1bc7ccc7c

Time (s): cpu = 00:01:11 ; elapsed = 00:01:01 . Memory (MB): peak = 4964.500 ; gain = 2002.672

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1bc7ccc7c

Time (s): cpu = 00:01:11 ; elapsed = 00:01:01 . Memory (MB): peak = 4964.500 ; gain = 2002.672
Phase 2.1.1 Partition Driven Placement | Checksum: 1bc7ccc7c

Time (s): cpu = 00:01:11 ; elapsed = 00:01:01 . Memory (MB): peak = 4964.500 ; gain = 2002.672
Phase 2.1 Floorplanning | Checksum: 17ec5bc2b

Time (s): cpu = 00:01:11 ; elapsed = 00:01:01 . Memory (MB): peak = 4964.500 ; gain = 2002.672

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-670] No setup violation found.  PSIP Post Floorplan SLR Replication was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 4982.281 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Total                                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 17ec5bc2b

Time (s): cpu = 00:01:11 ; elapsed = 00:01:01 . Memory (MB): peak = 4982.281 ; gain = 2020.453

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 17ec5bc2b

Time (s): cpu = 00:01:11 ; elapsed = 00:01:01 . Memory (MB): peak = 4982.281 ; gain = 2020.453

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 17ec5bc2b

Time (s): cpu = 00:01:11 ; elapsed = 00:01:01 . Memory (MB): peak = 4982.281 ; gain = 2020.453

Phase 2.5 Global Placement Core

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 26d4fa460

Time (s): cpu = 00:02:16 ; elapsed = 00:01:41 . Memory (MB): peak = 5546.480 ; gain = 2584.652

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 303 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 120 nets or LUTs. Breaked 0 LUT, combined 120 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 5546.480 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            120  |                   120  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            120  |                   120  |           0  |           5  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1e630e9bf

Time (s): cpu = 00:02:18 ; elapsed = 00:01:43 . Memory (MB): peak = 5546.480 ; gain = 2584.652
Phase 2.5 Global Placement Core | Checksum: 1b9b9de63

Time (s): cpu = 00:03:07 ; elapsed = 00:02:12 . Memory (MB): peak = 5546.480 ; gain = 2584.652
Phase 2 Global Placement | Checksum: 1b9b9de63

Time (s): cpu = 00:03:07 ; elapsed = 00:02:12 . Memory (MB): peak = 5546.480 ; gain = 2584.652

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14bfc1b79

Time (s): cpu = 00:03:31 ; elapsed = 00:02:25 . Memory (MB): peak = 5546.480 ; gain = 2584.652

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 227432493

Time (s): cpu = 00:03:31 ; elapsed = 00:02:26 . Memory (MB): peak = 5546.480 ; gain = 2584.652

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1dfaf8165

Time (s): cpu = 00:04:21 ; elapsed = 00:02:54 . Memory (MB): peak = 5546.480 ; gain = 2584.652

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 13dc9d27d

Time (s): cpu = 00:04:46 ; elapsed = 00:03:08 . Memory (MB): peak = 5546.480 ; gain = 2584.652
Phase 3.3.2 Slice Area Swap | Checksum: 1a732152f

Time (s): cpu = 00:04:47 ; elapsed = 00:03:09 . Memory (MB): peak = 5546.480 ; gain = 2584.652
Phase 3.3 Small Shape DP | Checksum: 1277e8801

Time (s): cpu = 00:05:39 ; elapsed = 00:03:38 . Memory (MB): peak = 5546.480 ; gain = 2584.652

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: c211d4f2

Time (s): cpu = 00:05:41 ; elapsed = 00:03:40 . Memory (MB): peak = 5546.480 ; gain = 2584.652

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: c211d4f2

Time (s): cpu = 00:05:41 ; elapsed = 00:03:40 . Memory (MB): peak = 5546.480 ; gain = 2584.652
Phase 3 Detail Placement | Checksum: c211d4f2

Time (s): cpu = 00:05:41 ; elapsed = 00:03:40 . Memory (MB): peak = 5546.480 ; gain = 2584.652

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Xilinx/Projects/AES256_ECB/AES256_ECB.srcs/constrs_1/imports/new/alveo-u280-sim.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: da14ce2a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.066 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 77ca4092

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 5546.480 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 77ca4092

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.375 . Memory (MB): peak = 5546.480 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: da14ce2a

Time (s): cpu = 00:06:10 ; elapsed = 00:03:59 . Memory (MB): peak = 5546.480 ; gain = 2584.652

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, moved BUFGs: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: da14ce2a

Time (s): cpu = 00:06:10 ; elapsed = 00:03:59 . Memory (MB): peak = 5546.480 ; gain = 2584.652

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.066. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: d4c83657

Time (s): cpu = 00:06:10 ; elapsed = 00:03:59 . Memory (MB): peak = 5546.480 ; gain = 2584.652

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=4.066. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: d4c83657

Time (s): cpu = 00:06:11 ; elapsed = 00:03:59 . Memory (MB): peak = 5546.480 ; gain = 2584.652

Time (s): cpu = 00:06:11 ; elapsed = 00:03:59 . Memory (MB): peak = 5546.480 ; gain = 2584.652
Phase 4.1 Post Commit Optimization | Checksum: d4c83657

Time (s): cpu = 00:06:11 ; elapsed = 00:03:59 . Memory (MB): peak = 5546.480 ; gain = 2584.652
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 5546.480 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c71d71ed

Time (s): cpu = 00:07:07 ; elapsed = 00:04:46 . Memory (MB): peak = 5546.480 ; gain = 2584.652

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

SLR0:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

SLR1:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

SLR2:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c71d71ed

Time (s): cpu = 00:07:07 ; elapsed = 00:04:46 . Memory (MB): peak = 5546.480 ; gain = 2584.652
Phase 4.3 Placer Reporting | Checksum: 1c71d71ed

Time (s): cpu = 00:07:07 ; elapsed = 00:04:46 . Memory (MB): peak = 5546.480 ; gain = 2584.652

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 5546.480 ; gain = 0.000

Time (s): cpu = 00:07:07 ; elapsed = 00:04:46 . Memory (MB): peak = 5546.480 ; gain = 2584.652
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2952c4d11

Time (s): cpu = 00:07:07 ; elapsed = 00:04:46 . Memory (MB): peak = 5546.480 ; gain = 2584.652
Ending Placer Task | Checksum: 1f6a26fe3

Time (s): cpu = 00:07:07 ; elapsed = 00:04:46 . Memory (MB): peak = 5546.480 ; gain = 2584.652
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:09 ; elapsed = 00:04:48 . Memory (MB): peak = 5546.480 ; gain = 2584.652
INFO: [runtcl-4] Executing : report_io -file aesfifo_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.365 . Memory (MB): peak = 5546.480 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file aesfifo_utilization_placed.rpt -pb aesfifo_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file aesfifo_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 5546.480 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 5546.480 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 5546.480 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5546.480 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 5546.480 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 5546.480 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 5546.480 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 5546.480 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projects/AES256_ECB/AES256_ECB.runs/impl_1/aesfifo_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 5546.480 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.714 . Memory (MB): peak = 5546.480 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 5546.480 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 5546.480 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5546.480 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 5546.480 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 5546.480 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 5546.480 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 5546.480 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projects/AES256_ECB/AES256_ECB.runs/impl_1/aesfifo_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 243d57d4 ConstDB: 0 ShapeSum: e00fdc79 RouteDB: f2553b96
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5546.480 ; gain = 0.000
Post Restoration Checksum: NetGraph: c05aa259 | NumContArr: 2aa5014e | Constraints: 7066cd6b | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 21e0f6baf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5546.480 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 21e0f6baf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5546.480 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 21e0f6baf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5546.480 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1909c8f2f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 7062.223 ; gain = 1515.742

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 246a98845

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 7062.223 ; gain = 1515.742
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.169  | TNS=0.000  | WHS=0.042  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 21519
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4608
  Number of Partially Routed Nets     = 16911
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 225922547

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 7275.375 ; gain = 1728.895

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 225922547

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 7275.375 ; gain = 1728.895

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1cbc73008

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 7275.375 ; gain = 1728.895
Phase 3 Initial Routing | Checksum: 1d7056816

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 7275.375 ; gain = 1728.895

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4570
 Number of Nodes with overlaps = 273
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.492  | TNS=0.000  | WHS=0.096  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 19874c1a3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 7275.375 ; gain = 1728.895

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 197b37fb7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 7275.375 ; gain = 1728.895
Phase 4 Rip-up And Reroute | Checksum: 197b37fb7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 7275.375 ; gain = 1728.895

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f7ba475b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 7275.375 ; gain = 1728.895

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f7ba475b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 7275.375 ; gain = 1728.895
Phase 5 Delay and Skew Optimization | Checksum: 1f7ba475b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 7275.375 ; gain = 1728.895

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1280c6b7d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 7275.375 ; gain = 1728.895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.492  | TNS=0.000  | WHS=0.096  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1280c6b7d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 7275.375 ; gain = 1728.895
Phase 6 Post Hold Fix | Checksum: 1280c6b7d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 7275.375 ; gain = 1728.895

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.211627 %
  Global Horizontal Routing Utilization  = 0.173684 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1280c6b7d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 7275.375 ; gain = 1728.895

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1280c6b7d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 7275.375 ; gain = 1728.895

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1280c6b7d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 7275.375 ; gain = 1728.895

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1280c6b7d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 7275.375 ; gain = 1728.895

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.492  | TNS=0.000  | WHS=0.096  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1280c6b7d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 7275.375 ; gain = 1728.895
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 1f7150aed

Time (s): cpu = 00:00:41 ; elapsed = 00:00:40 . Memory (MB): peak = 7275.375 ; gain = 1728.895
Ending Routing Task | Checksum: 1f7150aed

Time (s): cpu = 00:00:42 ; elapsed = 00:00:40 . Memory (MB): peak = 7275.375 ; gain = 1728.895

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 7275.375 ; gain = 1728.895
INFO: [runtcl-4] Executing : report_drc -file aesfifo_drc_routed.rpt -pb aesfifo_drc_routed.pb -rpx aesfifo_drc_routed.rpx
Command: report_drc -file aesfifo_drc_routed.rpt -pb aesfifo_drc_routed.pb -rpx aesfifo_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Xilinx/Projects/AES256_ECB/AES256_ECB.runs/impl_1/aesfifo_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file aesfifo_methodology_drc_routed.rpt -pb aesfifo_methodology_drc_routed.pb -rpx aesfifo_methodology_drc_routed.rpx
Command: report_methodology -file aesfifo_methodology_drc_routed.rpt -pb aesfifo_methodology_drc_routed.pb -rpx aesfifo_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Xilinx/Projects/AES256_ECB/AES256_ECB.srcs/constrs_1/imports/new/alveo-u280-sim.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Xilinx/Projects/AES256_ECB/AES256_ECB.runs/impl_1/aesfifo_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 7275.375 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file aesfifo_power_routed.rpt -pb aesfifo_power_summary_routed.pb -rpx aesfifo_power_routed.rpx
Command: report_power -file aesfifo_power_routed.rpt -pb aesfifo_power_summary_routed.pb -rpx aesfifo_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Xilinx/Projects/AES256_ECB/AES256_ECB.srcs/constrs_1/imports/new/alveo-u280-sim.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
111 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 7275.375 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file aesfifo_route_status.rpt -pb aesfifo_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file aesfifo_timing_summary_routed.rpt -pb aesfifo_timing_summary_routed.pb -rpx aesfifo_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 7275.375 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file aesfifo_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file aesfifo_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 7275.375 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file aesfifo_bus_skew_routed.rpt -pb aesfifo_bus_skew_routed.pb -rpx aesfifo_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 7275.375 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 7275.375 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7275.375 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.349 . Memory (MB): peak = 7275.375 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 7275.375 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 7275.375 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 7275.375 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projects/AES256_ECB/AES256_ECB.runs/impl_1/aesfifo_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 08:35:45 2024...
