INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/floss/CS21_HDL_Lab1/CS21_HDL_Lab1.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/floss/CS21_HDL_Lab1/CS21_HDL_Lab1.srcs/sources_1/new/regfile_testbench_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_testbench_2
