

================================================================
== Vitis HLS Report for 'radix_sort_oct_batch_60_1_Pipeline_initialization'
================================================================
* Date:           Tue Apr 25 13:54:43 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.099 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   156252|   156252|  1.563 ms|  1.563 ms|  156252|  156252|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- initialization  |   156250|   156250|         2|          1|          1|  156250|       yes|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_59, void @empty_70, i32 0, i32 0, void @empty_54, i32 4294967295, i32 0, void @empty_54, void @empty_54, void @empty_54, i32 0, i32 0, i32 0, i32 0, void @empty_54, void @empty_54, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bucket_sizes_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_reload"   --->   Operation 7 'read' 'bucket_sizes_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bucket_sizes_439_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_439_reload"   --->   Operation 8 'read' 'bucket_sizes_439_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%bucket_sizes_440_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_440_reload"   --->   Operation 9 'read' 'bucket_sizes_440_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bucket_sizes_441_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_441_reload"   --->   Operation 10 'read' 'bucket_sizes_441_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bucket_sizes_442_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_442_reload"   --->   Operation 11 'read' 'bucket_sizes_442_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bucket_sizes_443_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_443_reload"   --->   Operation 12 'read' 'bucket_sizes_443_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bucket_sizes_444_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_444_reload"   --->   Operation 13 'read' 'bucket_sizes_444_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bucket_sizes_445_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_445_reload"   --->   Operation 14 'read' 'bucket_sizes_445_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_445_reload_read, i32 %bucket_sizes_461_out"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_444_reload_read, i32 %bucket_sizes_460_out"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_443_reload_read, i32 %bucket_sizes_459_out"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_442_reload_read, i32 %bucket_sizes_458_out"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_441_reload_read, i32 %bucket_sizes_457_out"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_440_reload_read, i32 %bucket_sizes_456_out"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_439_reload_read, i32 %bucket_sizes_455_out"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_reload_read, i32 %bucket_sizes_454_out"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln0 = store i18 0, i18 %j"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_8 = load i18 %j" [sort_seperate_bucket/multi_radix_oct_kmerge.c:20]   --->   Operation 25 'load' 'j_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.69ns)   --->   "%icmp_ln20 = icmp_eq  i18 %j_8, i18 156250" [sort_seperate_bucket/multi_radix_oct_kmerge.c:20]   --->   Operation 27 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 156250, i64 156250, i64 156250"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%add_ln20 = add i18 %j_8, i18 1" [sort_seperate_bucket/multi_radix_oct_kmerge.c:20]   --->   Operation 29 'add' 'add_ln20' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc.split.i, void %bucket_pointer_initialization.i.preheader.exitStub" [sort_seperate_bucket/multi_radix_oct_kmerge.c:20]   --->   Operation 30 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%j_cast_i = zext i18 %j_8" [sort_seperate_bucket/multi_radix_oct_kmerge.c:20]   --->   Operation 31 'zext' 'j_cast_i' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%input_59_addr = getelementptr i32 %input_59, i64 0, i64 %j_cast_i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:21]   --->   Operation 32 'getelementptr' 'input_59_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.24ns)   --->   "%input_59_load = load i18 %input_59_addr" [sort_seperate_bucket/multi_radix_oct_kmerge.c:21]   --->   Operation 33 'load' 'input_59_load' <Predicate = (!icmp_ln20)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156250> <RAM>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln20 = store i18 %add_ln20, i18 %j" [sort_seperate_bucket/multi_radix_oct_kmerge.c:20]   --->   Operation 34 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.inc.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:20]   --->   Operation 35 'br' 'br_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.09>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%bucket_sizes_454_out_load = load i32 %bucket_sizes_454_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 36 'load' 'bucket_sizes_454_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%bucket_sizes_455_out_load = load i32 %bucket_sizes_455_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 37 'load' 'bucket_sizes_455_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%bucket_sizes_456_out_load = load i32 %bucket_sizes_456_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 38 'load' 'bucket_sizes_456_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bucket_sizes_457_out_load = load i32 %bucket_sizes_457_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 39 'load' 'bucket_sizes_457_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bucket_sizes_458_out_load = load i32 %bucket_sizes_458_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 40 'load' 'bucket_sizes_458_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%bucket_sizes_459_out_load = load i32 %bucket_sizes_459_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 41 'load' 'bucket_sizes_459_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%bucket_sizes_460_out_load = load i32 %bucket_sizes_460_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 42 'load' 'bucket_sizes_460_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%bucket_sizes_461_out_load = load i32 %bucket_sizes_461_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 43 'load' 'bucket_sizes_461_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i18 %j_8" [sort_seperate_bucket/multi_radix_oct_kmerge.c:21]   --->   Operation 44 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.80ns)   --->   "%add_ln21 = add i19 %zext_ln21, i19 156250" [sort_seperate_bucket/multi_radix_oct_kmerge.c:21]   --->   Operation 45 'add' 'add_ln21' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln21_7 = zext i19 %add_ln21" [sort_seperate_bucket/multi_radix_oct_kmerge.c:21]   --->   Operation 46 'zext' 'zext_ln21_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bucket_addr = getelementptr i32 %bucket, i64 0, i64 %zext_ln21_7" [sort_seperate_bucket/multi_radix_oct_kmerge.c:21]   --->   Operation 47 'getelementptr' 'bucket_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [sort_seperate_bucket/multi_radix_oct_kmerge.c:12]   --->   Operation 48 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (1.24ns)   --->   "%input_59_load = load i18 %input_59_addr" [sort_seperate_bucket/multi_radix_oct_kmerge.c:21]   --->   Operation 49 'load' 'input_59_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156250> <RAM>
ST_2 : Operation 50 [1/1] (1.24ns)   --->   "%store_ln21 = store i32 %input_59_load, i19 %bucket_addr" [sort_seperate_bucket/multi_radix_oct_kmerge.c:21]   --->   Operation 50 'store' 'store_ln21' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312500> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %input_59_load" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 51 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.58ns)   --->   "%tmp_i = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %bucket_sizes_454_out_load, i32 %bucket_sizes_455_out_load, i32 %bucket_sizes_456_out_load, i32 %bucket_sizes_457_out_load, i32 %bucket_sizes_458_out_load, i32 %bucket_sizes_459_out_load, i32 %bucket_sizes_460_out_load, i32 %bucket_sizes_461_out_load, i3 %trunc_ln23" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 52 'mux' 'tmp_i' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.88ns)   --->   "%bucket_sizes = add i32 %tmp_i, i32 1" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 53 'add' 'bucket_sizes' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.34ns)   --->   "%switch_ln23 = switch i3 %trunc_ln23, void %arrayidx11.case.7.i, i3 0, void %for.inc.split.i.arrayidx11.exit.i_crit_edge20, i3 1, void %arrayidx11.case.1.i, i3 2, void %arrayidx11.case.2.i, i3 3, void %arrayidx11.case.3.i, i3 4, void %arrayidx11.case.4.i, i3 5, void %arrayidx11.case.5.i, i3 6, void %for.inc.split.i.arrayidx11.exit.i_crit_edge" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 54 'switch' 'switch_ln23' <Predicate = true> <Delay = 0.34>
ST_2 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln23 = store i32 %bucket_sizes, i32 %bucket_sizes_460_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 55 'store' 'store_ln23' <Predicate = (trunc_ln23 == 6)> <Delay = 0.38>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx11.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 56 'br' 'br_ln23' <Predicate = (trunc_ln23 == 6)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln23 = store i32 %bucket_sizes, i32 %bucket_sizes_459_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 57 'store' 'store_ln23' <Predicate = (trunc_ln23 == 5)> <Delay = 0.38>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx11.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 58 'br' 'br_ln23' <Predicate = (trunc_ln23 == 5)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln23 = store i32 %bucket_sizes, i32 %bucket_sizes_458_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 59 'store' 'store_ln23' <Predicate = (trunc_ln23 == 4)> <Delay = 0.38>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx11.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 60 'br' 'br_ln23' <Predicate = (trunc_ln23 == 4)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.38ns)   --->   "%store_ln23 = store i32 %bucket_sizes, i32 %bucket_sizes_457_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 61 'store' 'store_ln23' <Predicate = (trunc_ln23 == 3)> <Delay = 0.38>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx11.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 62 'br' 'br_ln23' <Predicate = (trunc_ln23 == 3)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln23 = store i32 %bucket_sizes, i32 %bucket_sizes_456_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 63 'store' 'store_ln23' <Predicate = (trunc_ln23 == 2)> <Delay = 0.38>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx11.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 64 'br' 'br_ln23' <Predicate = (trunc_ln23 == 2)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln23 = store i32 %bucket_sizes, i32 %bucket_sizes_455_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 65 'store' 'store_ln23' <Predicate = (trunc_ln23 == 1)> <Delay = 0.38>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx11.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 66 'br' 'br_ln23' <Predicate = (trunc_ln23 == 1)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln23 = store i32 %bucket_sizes, i32 %bucket_sizes_454_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 67 'store' 'store_ln23' <Predicate = (trunc_ln23 == 0)> <Delay = 0.38>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx11.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 68 'br' 'br_ln23' <Predicate = (trunc_ln23 == 0)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln23 = store i32 %bucket_sizes, i32 %bucket_sizes_461_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 69 'store' 'store_ln23' <Predicate = (trunc_ln23 == 7)> <Delay = 0.38>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx11.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:23]   --->   Operation 70 'br' 'br_ln23' <Predicate = (trunc_ln23 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.25ns
The critical path consists of the following:
	'alloca' operation ('j') [19]  (0 ns)
	'load' operation ('j', sort_seperate_bucket/multi_radix_oct_kmerge.c:20) on local variable 'j' [40]  (0 ns)
	'getelementptr' operation ('input_59_addr', sort_seperate_bucket/multi_radix_oct_kmerge.c:21) [61]  (0 ns)
	'load' operation ('input_59_load', sort_seperate_bucket/multi_radix_oct_kmerge.c:21) on array 'input_59' [62]  (1.25 ns)

 <State 2>: 3.1ns
The critical path consists of the following:
	'load' operation ('input_59_load', sort_seperate_bucket/multi_radix_oct_kmerge.c:21) on array 'input_59' [62]  (1.25 ns)
	'mux' operation ('tmp_i', sort_seperate_bucket/multi_radix_oct_kmerge.c:23) [65]  (0.584 ns)
	'add' operation ('bucket_sizes', sort_seperate_bucket/multi_radix_oct_kmerge.c:23) [66]  (0.88 ns)
	'store' operation ('store_ln23', sort_seperate_bucket/multi_radix_oct_kmerge.c:23) of variable 'bucket_sizes', sort_seperate_bucket/multi_radix_oct_kmerge.c:23 on local variable 'bucket_sizes_456_out' [81]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
