Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory="C:/Users/hugoa/Desktop/Arqui_Compu/Programa para el VGA/" --output-directory="C:/Users/hugoa/Desktop/Arqui_Compu/Programa para el VGA/PLL/" --report-file="bsf:C:/Users/hugoa/Desktop/Arqui_Compu/Programa para el VGA/PLL.bsf" --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file="C:/Users/hugoa/Desktop/Arqui_Compu/Programa para el VGA/PLL.qsys"
Progress: Loading Programa para el VGA/PLL.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 12.1]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: PLL.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: PLL.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: PLL.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: PLL.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="C:/Users/hugoa/Desktop/Arqui_Compu/Programa para el VGA/" --output-directory="C:/Users/hugoa/Desktop/Arqui_Compu/Programa para el VGA/PLL/synthesis/" --file-set=QUARTUS_SYNTH --report-file="sopcinfo:C:/Users/hugoa/Desktop/Arqui_Compu/Programa para el VGA/PLL.sopcinfo" --report-file="html:C:/Users/hugoa/Desktop/Arqui_Compu/Programa para el VGA/PLL.html" --report-file="qip:C:/Users/hugoa/Desktop/Arqui_Compu/Programa para el VGA/PLL/synthesis/PLL.qip" --report-file="cmp:C:/Users/hugoa/Desktop/Arqui_Compu/Programa para el VGA/PLL.cmp" --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file="C:/Users/hugoa/Desktop/Arqui_Compu/Programa para el VGA/PLL.qsys"
Progress: Loading Programa para el VGA/PLL.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 12.1]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: PLL.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: PLL.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: PLL.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: PLL.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: PLL: Generating PLL "PLL" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: altpll_0: "PLL" instantiated altpll "altpll_0"
Info: PLL: Done PLL" with 2 modules, 2 files, 12159 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
