Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: lcd2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lcd2.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lcd2"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : lcd2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Programming\EE2230\Lab12_1\ipcore_dir\RAM.v" into library work
Parsing module <RAM>.
Analyzing Verilog file "D:\Programming\EE2230\Lab12_1\RAM_ctrl.v" into library work
Parsing module <RAM_ctrl>.
Analyzing Verilog file "D:\Programming\EE2230\Lab12_1\lcd_ctrl.v" into library work
Parsing module <lcd_ctrl>.
Analyzing Verilog file "D:\Programming\EE2230\Lab12_1\keypad_scan.v" into library work
Parsing module <keypad_scan>.
Analyzing Verilog file "D:\Programming\EE2230\Lab12_1\ct_clkdivider.v" into library work
Parsing module <clock_divider>.
Analyzing Verilog file "D:\Programming\EE2230\Lab12_1\lcd2.v" into library work
Parsing module <lcd2>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <lcd2>.

Elaborating module <keypad_scan>.

Elaborating module <RAM_ctrl>.

Elaborating module <RAM>.
WARNING:HDLCompiler:1499 - "D:\Programming\EE2230\Lab12_1\ipcore_dir\RAM.v" Line 39: Empty module <RAM> remains a black box.

Elaborating module <lcd_ctrl>.

Elaborating module <clock_divider(half_cycle=200,counter_width=8)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lcd2>.
    Related source file is "D:\Programming\EE2230\Lab12_1\lcd2.v".
    Summary:
	no macro.
Unit <lcd2> synthesized.

Synthesizing Unit <keypad_scan>.
    Related source file is "D:\Programming\EE2230\Lab12_1\keypad_scan.v".
    Found 16-bit register for signal <key>.
    Found 16-bit register for signal <key_temp>.
    Found 2-bit register for signal <sel>.
    Found 2-bit adder for signal <sel_tmp> created at line 44.
    Found 4x4-bit Read Only RAM for signal <row>
    Found 16-bit comparator not equal for signal <n0017> created at line 108
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <keypad_scan> synthesized.

Synthesizing Unit <RAM_ctrl>.
    Related source file is "D:\Programming\EE2230\Lab12_1\RAM_ctrl.v".
        mark = 256'b1100000000000011111000000000011101110000000011100011100000011100000111000011100000001110011100000000011111100000000000111100000000000011110000000000011111100000000011100111000000011100001110000011100000011100011100000000111011100000000001111100000000000011
        IDLE = 2'b00
        WRITE = 2'b01
        GETDATA = 2'b10
        TRANSDATA = 2'b11
    Found 1-bit register for signal <wen>.
    Found 2-bit register for signal <cnt>.
    Found 2-bit register for signal <state>.
    Found 512-bit register for signal <mem>.
    Found 6-bit register for signal <counter_word>.
    Found 6-bit register for signal <addr>.
    Found 8-bit register for signal <data_out>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <data_valid>.
    Found 1-bit register for signal <temp_change>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <GND_3_o_GND_3_o_sub_576_OUT> created at line 145.
    Found 9-bit subtractor for signal <GND_3_o_GND_3_o_sub_578_OUT> created at line 146.
    Found 8-bit subtractor for signal <GND_3_o_GND_3_o_sub_580_OUT> created at line 147.
    Found 7-bit subtractor for signal <GND_3_o_GND_3_o_sub_582_OUT> created at line 148.
    Found 2-bit adder for signal <cnt[1]_GND_3_o_add_46_OUT> created at line 123.
    Found 6-bit adder for signal <addr_next> created at line 128.
    Found 6-bit adder for signal <counter_word[5]_GND_3_o_add_566_OUT> created at line 139.
    Found 4-bit subtractor for signal <GND_3_o_GND_3_o_sub_1_OUT<3:0>> created at line 40.
    Found 8-bit subtractor for signal <GND_3_o_GND_3_o_sub_4_OUT<7:0>> created at line 40.
    Found 4-bit subtractor for signal <GND_3_o_GND_3_o_sub_7_OUT<3:0>> created at line 41.
    Found 4-bit subtractor for signal <GND_3_o_GND_3_o_sub_13_OUT<3:0>> created at line 42.
    Found 4-bit subtractor for signal <GND_3_o_GND_3_o_sub_19_OUT<3:0>> created at line 43.
    Found 3-bit subtractor for signal <GND_3_o_GND_3_o_sub_53_OUT<2:0>> created at line 134.
    Found 9-bit subtractor for signal <GND_3_o_GND_3_o_sub_568_OUT<8:0>> created at line 141.
    Found 9-bit subtractor for signal <GND_3_o_GND_3_o_sub_570_OUT<8:0>> created at line 142.
    Found 9-bit subtractor for signal <GND_3_o_GND_3_o_sub_572_OUT<8:0>> created at line 143.
    Found 9-bit subtractor for signal <GND_3_o_GND_3_o_sub_574_OUT<8:0>> created at line 144.
    Found 496-bit shifter logical right for signal <n0631> created at line 40
    Found 1-bit 16-to-1 multiplexer for signal <GND_3_o_key[15]_Mux_1_o> created at line 40.
    Found 1-bit 16-to-1 multiplexer for signal <GND_3_o_key[15]_Mux_7_o> created at line 41.
    Found 1-bit 16-to-1 multiplexer for signal <GND_3_o_key[15]_Mux_13_o> created at line 42.
    Found 1-bit 16-to-1 multiplexer for signal <GND_3_o_key[15]_Mux_19_o> created at line 43.
    Found 1-bit 512-to-1 multiplexer for signal <GND_3_o_mem[511]_Mux_568_o> created at line 141.
    Found 1-bit 512-to-1 multiplexer for signal <GND_3_o_mem[511]_Mux_570_o> created at line 142.
    Found 1-bit 512-to-1 multiplexer for signal <GND_3_o_mem[511]_Mux_572_o> created at line 143.
    Found 1-bit 512-to-1 multiplexer for signal <GND_3_o_mem[511]_Mux_574_o> created at line 144.
    Found 1-bit 512-to-1 multiplexer for signal <GND_3_o_mem[511]_Mux_576_o> created at line 145.
    Found 1-bit 512-to-1 multiplexer for signal <GND_3_o_mem[511]_Mux_578_o> created at line 146.
    Found 1-bit 512-to-1 multiplexer for signal <GND_3_o_mem[511]_Mux_580_o> created at line 147.
    Found 1-bit 512-to-1 multiplexer for signal <GND_3_o_mem[511]_Mux_582_o> created at line 148.
    Found 3-bit comparator lessequal for signal <n0052> created at line 133
    Summary:
	inferred  17 Adder/Subtractor(s).
	inferred 538 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 533 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <RAM_ctrl> synthesized.

Synthesizing Unit <lcd_ctrl>.
    Related source file is "D:\Programming\EE2230\Lab12_1\lcd_ctrl.v".
        SETDSL = 3'b000
        SetY = 3'b001
        SetX = 3'b010
        Display = 3'b011
        IDLE = 3'b100
        EARSE = 3'b101
    Found 1-bit register for signal <LCD_en>.
    Found 8-bit register for signal <LCD_data>.
    Found 3-bit register for signal <state>.
    Found 3-bit register for signal <x_cnt>.
    Found 6-bit register for signal <y_cnt>.
    Found 2-bit register for signal <flag>.
    Found 1-bit register for signal <en_tran>.
    Found 1-bit register for signal <LCD_di>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 16                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <flag[1]_GND_6_o_add_19_OUT> created at line 115.
    Found 3-bit adder for signal <x_cnt[2]_GND_6_o_add_21_OUT> created at line 122.
    Found 6-bit adder for signal <y_cnt[5]_GND_6_o_add_22_OUT> created at line 124.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lcd_ctrl> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "D:\Programming\EE2230\Lab12_1\ct_clkdivider.v".
        counter_width = 8
        half_cycle = 200
    Found 8-bit register for signal <count>.
    Found 1-bit register for signal <clk_div>.
    Found 8-bit adder for signal <count[7]_GND_8_o_add_1_OUT> created at line 41.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clock_divider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 22
 2-bit adder                                           : 3
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 4-bit subtractor                                      : 4
 6-bit adder                                           : 3
 7-bit subtractor                                      : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 2
 9-bit subtractor                                      : 6
# Registers                                            : 21
 1-bit register                                        : 8
 16-bit register                                       : 2
 2-bit register                                        : 3
 3-bit register                                        : 1
 512-bit register                                      : 1
 6-bit register                                        : 3
 8-bit register                                        : 3
# Comparators                                          : 2
 16-bit comparator not equal                           : 1
 3-bit comparator lessequal                            : 1
# Multiplexers                                         : 552
 1-bit 16-to-1 multiplexer                             : 4
 1-bit 2-to-1 multiplexer                              : 10
 1-bit 512-to-1 multiplexer                            : 8
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 1
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 5
 17-bit 2-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 1
 19-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 4
 20-bit 2-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 1
 22-bit 2-to-1 multiplexer                             : 1
 23-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 1
 26-bit 2-to-1 multiplexer                             : 1
 27-bit 2-to-1 multiplexer                             : 1
 28-bit 2-to-1 multiplexer                             : 1
 29-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 1
 31-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 1
 34-bit 2-to-1 multiplexer                             : 1
 35-bit 2-to-1 multiplexer                             : 1
 36-bit 2-to-1 multiplexer                             : 1
 37-bit 2-to-1 multiplexer                             : 1
 38-bit 2-to-1 multiplexer                             : 1
 39-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 40-bit 2-to-1 multiplexer                             : 1
 41-bit 2-to-1 multiplexer                             : 1
 42-bit 2-to-1 multiplexer                             : 1
 43-bit 2-to-1 multiplexer                             : 1
 44-bit 2-to-1 multiplexer                             : 1
 45-bit 2-to-1 multiplexer                             : 1
 46-bit 2-to-1 multiplexer                             : 1
 47-bit 2-to-1 multiplexer                             : 1
 48-bit 2-to-1 multiplexer                             : 1
 49-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 50-bit 2-to-1 multiplexer                             : 1
 51-bit 2-to-1 multiplexer                             : 1
 52-bit 2-to-1 multiplexer                             : 1
 53-bit 2-to-1 multiplexer                             : 1
 54-bit 2-to-1 multiplexer                             : 1
 55-bit 2-to-1 multiplexer                             : 1
 56-bit 2-to-1 multiplexer                             : 1
 57-bit 2-to-1 multiplexer                             : 1
 58-bit 2-to-1 multiplexer                             : 1
 59-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 3
 60-bit 2-to-1 multiplexer                             : 1
 61-bit 2-to-1 multiplexer                             : 1
 62-bit 2-to-1 multiplexer                             : 1
 63-bit 2-to-1 multiplexer                             : 1
 64-bit 2-to-1 multiplexer                             : 450
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 10
 9-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 496-bit shifter logical right                         : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/RAM.ngc>.
Loading core <RAM> for timing and area information for instance <R1>.

Synthesizing (advanced) Unit <RAM_ctrl>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into counter <addr>: 1 register on signal <addr>.
The following registers are absorbed into counter <counter_word>: 1 register on signal <counter_word>.
Unit <RAM_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <clock_divider>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <clock_divider> synthesized (advanced).

Synthesizing (advanced) Unit <keypad_scan>.
The following registers are absorbed into counter <sel>: 1 register on signal <sel>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_row> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sel>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <row>           |          |
    -----------------------------------------------------------------------
Unit <keypad_scan> synthesized (advanced).

Synthesizing (advanced) Unit <lcd_ctrl>.
The following registers are absorbed into counter <x_cnt>: 1 register on signal <x_cnt>.
Unit <lcd_ctrl> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 16
 2-bit adder                                           : 1
 3-bit subtractor                                      : 1
 4-bit subtractor                                      : 4
 6-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit subtractor                                      : 2
 9-bit subtractor                                      : 6
# Counters                                             : 6
 2-bit up counter                                      : 2
 3-bit up counter                                      : 1
 6-bit up counter                                      : 2
 8-bit up counter                                      : 1
# Registers                                            : 576
 Flip-Flops                                            : 576
# Comparators                                          : 2
 16-bit comparator not equal                           : 1
 3-bit comparator lessequal                            : 1
# Multiplexers                                         : 551
 1-bit 16-to-1 multiplexer                             : 4
 1-bit 2-to-1 multiplexer                              : 10
 1-bit 512-to-1 multiplexer                            : 8
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 1
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 5
 17-bit 2-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 1
 19-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 4
 20-bit 2-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 1
 22-bit 2-to-1 multiplexer                             : 1
 23-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 1
 26-bit 2-to-1 multiplexer                             : 1
 27-bit 2-to-1 multiplexer                             : 1
 28-bit 2-to-1 multiplexer                             : 1
 29-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 1
 31-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 1
 34-bit 2-to-1 multiplexer                             : 1
 35-bit 2-to-1 multiplexer                             : 1
 36-bit 2-to-1 multiplexer                             : 1
 37-bit 2-to-1 multiplexer                             : 1
 38-bit 2-to-1 multiplexer                             : 1
 39-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 40-bit 2-to-1 multiplexer                             : 1
 41-bit 2-to-1 multiplexer                             : 1
 42-bit 2-to-1 multiplexer                             : 1
 43-bit 2-to-1 multiplexer                             : 1
 44-bit 2-to-1 multiplexer                             : 1
 45-bit 2-to-1 multiplexer                             : 1
 46-bit 2-to-1 multiplexer                             : 1
 47-bit 2-to-1 multiplexer                             : 1
 48-bit 2-to-1 multiplexer                             : 1
 49-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 50-bit 2-to-1 multiplexer                             : 1
 51-bit 2-to-1 multiplexer                             : 1
 52-bit 2-to-1 multiplexer                             : 1
 53-bit 2-to-1 multiplexer                             : 1
 54-bit 2-to-1 multiplexer                             : 1
 55-bit 2-to-1 multiplexer                             : 1
 56-bit 2-to-1 multiplexer                             : 1
 57-bit 2-to-1 multiplexer                             : 1
 58-bit 2-to-1 multiplexer                             : 1
 59-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 3
 60-bit 2-to-1 multiplexer                             : 1
 61-bit 2-to-1 multiplexer                             : 1
 62-bit 2-to-1 multiplexer                             : 1
 63-bit 2-to-1 multiplexer                             : 1
 64-bit 2-to-1 multiplexer                             : 450
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 9
 9-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 496-bit shifter logical right                         : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <R2/FSM_0> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <d1/FSM_1> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 001   | 001
 011   | 011
 010   | 010
-------------------

Optimizing unit <lcd2> ...

Optimizing unit <keypad_scan> ...

Optimizing unit <RAM_ctrl> ...

Optimizing unit <lcd_ctrl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lcd2, actual ratio is 12.
FlipFlop R2/addr_0 has been replicated 2 time(s)
FlipFlop R2/addr_1 has been replicated 1 time(s)
FlipFlop R2/addr_2 has been replicated 1 time(s)
FlipFlop R2/counter_word_0 has been replicated 6 time(s)
FlipFlop R2/counter_word_1 has been replicated 7 time(s)
FlipFlop R2/state_FSM_FFd1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 626
 Flip-Flops                                            : 626

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lcd2.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 884
#      GND                         : 2
#      INV                         : 9
#      LUT2                        : 16
#      LUT3                        : 14
#      LUT4                        : 49
#      LUT5                        : 9
#      LUT6                        : 760
#      MUXCY                       : 13
#      MUXF7                       : 2
#      VCC                         : 2
#      XORCY                       : 8
# FlipFlops/Latches                : 626
#      FDC                         : 45
#      FDCE                        : 579
#      FDP                         : 2
# RAMS                             : 1
#      RAMB16BWER                  : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 39
#      IBUF                        : 5
#      OBUF                        : 34

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             626  out of  18224     3%  
 Number of Slice LUTs:                  857  out of   9112     9%  
    Number used as Logic:               857  out of   9112     9%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    871
   Number with an unused Flip Flop:     245  out of    871    28%  
   Number with an unused LUT:            14  out of    871     1%  
   Number of fully used LUT-FF pairs:   612  out of    871    70%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          40
 Number of bonded IOBs:                  40  out of    232    17%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 9     |
clk100K/clk_div                    | BUFG                   | 618   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.733ns (Maximum Frequency: 211.262MHz)
   Minimum input arrival time before clock: 4.591ns
   Maximum output required time after clock: 5.296ns
   Maximum combinational path delay: 4.409ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.875ns (frequency: 258.035MHz)
  Total number of paths / destination ports: 373 / 9
-------------------------------------------------------------------------
Delay:               3.875ns (Levels of Logic = 8)
  Source:            clk100K/count_5 (FF)
  Destination:       clk100K/count_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk100K/count_5 to clk100K/count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.845  clk100K/count_5 (clk100K/count_5)
     LUT3:I0->O            7   0.205   0.774  clk100K/GND_8_o_GND_8_o_equal_1_o<7>_SW0 (N2)
     LUT6:I5->O            4   0.205   0.684  clk100K/GND_8_o_GND_8_o_equal_1_o<7> (clk100K/GND_8_o_GND_8_o_equal_1_o)
     LUT3:I2->O            1   0.205   0.000  clk100K/Mcount_count_lut<3> (clk100K/Mcount_count_lut<3>)
     MUXCY:S->O            1   0.172   0.000  clk100K/Mcount_count_cy<3> (clk100K/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  clk100K/Mcount_count_cy<4> (clk100K/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  clk100K/Mcount_count_cy<5> (clk100K/Mcount_count_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  clk100K/Mcount_count_cy<6> (clk100K/Mcount_count_cy<6>)
     XORCY:CI->O           1   0.180   0.000  clk100K/Mcount_count_xor<7> (clk100K/Mcount_count7)
     FDC:D                     0.102          clk100K/count_7
    ----------------------------------------
    Total                      3.875ns (1.573ns logic, 2.302ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100K/clk_div'
  Clock period: 4.733ns (frequency: 211.262MHz)
  Total number of paths / destination ports: 8598 / 1280
-------------------------------------------------------------------------
Delay:               4.733ns (Levels of Logic = 4)
  Source:            R2/counter_word_1_5 (FF)
  Destination:       R2/data_out_4 (FF)
  Source Clock:      clk100K/clk_div rising
  Destination Clock: clk100K/clk_div rising

  Data Path: R2/counter_word_1_5 to R2/data_out_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            18   0.447   1.154  R2/counter_word_1_5 (R2/counter_word_1_5)
     LUT6:I4->O            1   0.203   0.827  R2/Mmux_GND_3_o_mem[511]_Mux_582_o_11 (R2/Mmux_GND_3_o_mem[511]_Mux_582_o_11)
     LUT6:I2->O            1   0.203   0.808  R2/Mmux_GND_3_o_mem[511]_Mux_582_o_6 (R2/Mmux_GND_3_o_mem[511]_Mux_582_o_6)
     LUT6:I3->O            1   0.205   0.580  R2/Mmux_data_out_next11 (R2/Mmux_data_out_next1)
     LUT4:I3->O            1   0.205   0.000  R2/Mmux_data_out_next12 (R2/data_out_next<0>)
     FDC:D                     0.102          R2/data_out_0
    ----------------------------------------
    Total                      4.733ns (1.365ns logic, 3.368ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.591ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       clk100K/count_0 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to clk100K/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            626   0.206   2.117  clk100K/rst_n_inv1_INV_0 (K1/rst_n_inv)
     FDC:CLR                   0.430          clk100K/count_0
    ----------------------------------------
    Total                      4.591ns (1.858ns logic, 2.733ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100K/clk_div'
  Total number of paths / destination ports: 633 / 633
-------------------------------------------------------------------------
Offset:              4.591ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       K1/sel_1 (FF)
  Destination Clock: clk100K/clk_div rising

  Data Path: rst_n to K1/sel_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            626   0.206   2.117  clk100K/rst_n_inv1_INV_0 (K1/rst_n_inv)
     FDC:CLR                   0.430          K1/key_0
    ----------------------------------------
    Total                      4.591ns (1.858ns logic, 2.733ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100K/clk_div'
  Total number of paths / destination ports: 34 / 30
-------------------------------------------------------------------------
Offset:              5.296ns (Levels of Logic = 2)
  Source:            K1/sel_0 (FF)
  Destination:       row<2> (PAD)
  Source Clock:      clk100K/clk_div rising

  Data Path: K1/sel_0 to row<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             39   0.447   1.496  K1/sel_0 (K1/sel_0)
     LUT2:I0->O            1   0.203   0.579  K1/Mram_row21 (row_2_OBUF)
     OBUF:I->O                 2.571          row_2_OBUF (row<2>)
    ----------------------------------------
    Total                      5.296ns (3.221ns logic, 2.075ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.409ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       LCD_rst (PAD)

  Data Path: rst_n to LCD_rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rst_n_IBUF (rst_n_IBUF)
     OBUF:I->O                 2.571          LCD_rst_OBUF (LCD_rst)
    ----------------------------------------
    Total                      4.409ns (3.793ns logic, 0.616ns route)
                                       (86.0% logic, 14.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.875|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100K/clk_div
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100K/clk_div|    4.733|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 29.87 secs
 
--> 

Total memory usage is 355360 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

