

================================================================
== Vitis HLS Report for 'B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3'
================================================================
* Date:           Thu Sep 12 16:26:59 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.824 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  50.000 ns|  50.000 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_457_3  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       30|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|        7|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        7|       84|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |c4_3_fu_76_p2                     |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln457_fu_70_p2               |      icmp|   0|  0|  12|           4|           5|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  30|          11|          10|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_c4        |   9|          2|    4|          8|
    |c4_2_fu_44                 |   9|          2|    4|          8|
    |fifo_B_B_IO_L2_in_0_blk_n  |   9|          2|    1|          2|
    |fifo_B_B_IO_L2_in_1_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  54|         12|   12|         24|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |c4_2_fu_44               |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+------------------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3|  return value|
|fifo_B_B_IO_L2_in_0_dout            |   in|  512|     ap_fifo|                               fifo_B_B_IO_L2_in_0|       pointer|
|fifo_B_B_IO_L2_in_0_num_data_valid  |   in|    2|     ap_fifo|                               fifo_B_B_IO_L2_in_0|       pointer|
|fifo_B_B_IO_L2_in_0_fifo_cap        |   in|    2|     ap_fifo|                               fifo_B_B_IO_L2_in_0|       pointer|
|fifo_B_B_IO_L2_in_0_empty_n         |   in|    1|     ap_fifo|                               fifo_B_B_IO_L2_in_0|       pointer|
|fifo_B_B_IO_L2_in_0_read            |  out|    1|     ap_fifo|                               fifo_B_B_IO_L2_in_0|       pointer|
|fifo_B_B_IO_L2_in_1_din             |  out|  512|     ap_fifo|                               fifo_B_B_IO_L2_in_1|       pointer|
|fifo_B_B_IO_L2_in_1_num_data_valid  |   in|    2|     ap_fifo|                               fifo_B_B_IO_L2_in_1|       pointer|
|fifo_B_B_IO_L2_in_1_fifo_cap        |   in|    2|     ap_fifo|                               fifo_B_B_IO_L2_in_1|       pointer|
|fifo_B_B_IO_L2_in_1_full_n          |   in|    1|     ap_fifo|                               fifo_B_B_IO_L2_in_1|       pointer|
|fifo_B_B_IO_L2_in_1_write           |  out|    1|     ap_fifo|                               fifo_B_B_IO_L2_in_1|       pointer|
+------------------------------------+-----+-----+------------+--------------------------------------------------+--------------+

