
// Generated by Cadence Genus(TM) Synthesis Solution 19.11-s087_1
// Generated on: Oct 20 2022 12:13:44 CEST (Oct 20 2022 10:13:44 UTC)

// Verification Directory fv/lessthan_fir 

module lessthan_fir(in2, in1, out1);
  input [1:0] in2, in1;
  output out1;
  wire [1:0] in2, in1;
  wire out1;
  wire n_8;
  FCICIND1BWP g2(.A (n_8), .B (in1[1]), .CIN (in2[1]), .CO (out1));
  INR2D1BWP g3(.A1 (in1[0]), .B1 (in2[0]), .ZN (n_8));
endmodule

