`test_split.v` contains a manually written Verilog with an adder that is
split up into smaller adders.

Ignore the `formal.yosys` file. It's currently broken...
