library ieee;
use ieee.std_logic_1164.all;

entity Clock is
	port(
		CLK	: out std_logic
	);
end entity Clock;

architecture Clock_ARCH of Clock is
begin

end architecture Clock_ARCH;
