Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Dec  3 09:30:47 2023
| Host         : xjh-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k70t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.903        0.000                      0                  401        0.147        0.000                      0                  401        4.600        0.000                       0                   202  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.903        0.000                      0                  401        0.147        0.000                      0                  401        4.600        0.000                       0                   202  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.903ns  (required time - arrival time)
  Source:                 present_encrypt_inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.322ns (11.521%)  route 2.473ns (88.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.600ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.637     5.600    present_encrypt_inst/clk
    SLICE_X5Y155         FDRE                                         r  present_encrypt_inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDRE (Prop_fdre_C_Q)         0.269     5.869 f  present_encrypt_inst/done_reg/Q
                         net (fo=2, routed)           0.344     6.213    present_encrypt_inst/done
    SLICE_X5Y155         LUT2 (Prop_lut2_I1_O)        0.053     6.266 r  present_encrypt_inst/key_state[127]_i_1/O
                         net (fo=192, routed)         2.129     8.395    present_encrypt_inst/key_state[127]_i_1_n_0
    SLICE_X7Y160         FDRE                                         r  present_encrypt_inst/key_state_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.469    15.183    present_encrypt_inst/clk
    SLICE_X7Y160         FDRE                                         r  present_encrypt_inst/key_state_reg[50]/C
                         clock pessimism              0.394    15.577    
                         clock uncertainty           -0.035    15.542    
    SLICE_X7Y160         FDRE (Setup_fdre_C_CE)      -0.244    15.298    present_encrypt_inst/key_state_reg[50]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                  6.903    

Slack (MET) :             6.903ns  (required time - arrival time)
  Source:                 present_encrypt_inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/state_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.322ns (11.521%)  route 2.473ns (88.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.600ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.637     5.600    present_encrypt_inst/clk
    SLICE_X5Y155         FDRE                                         r  present_encrypt_inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDRE (Prop_fdre_C_Q)         0.269     5.869 f  present_encrypt_inst/done_reg/Q
                         net (fo=2, routed)           0.344     6.213    present_encrypt_inst/done
    SLICE_X5Y155         LUT2 (Prop_lut2_I1_O)        0.053     6.266 r  present_encrypt_inst/key_state[127]_i_1/O
                         net (fo=192, routed)         2.129     8.395    present_encrypt_inst/key_state[127]_i_1_n_0
    SLICE_X7Y160         FDRE                                         r  present_encrypt_inst/state_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.469    15.183    present_encrypt_inst/clk
    SLICE_X7Y160         FDRE                                         r  present_encrypt_inst/state_reg[47]/C
                         clock pessimism              0.394    15.577    
                         clock uncertainty           -0.035    15.542    
    SLICE_X7Y160         FDRE (Setup_fdre_C_CE)      -0.244    15.298    present_encrypt_inst/state_reg[47]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                  6.903    

Slack (MET) :             6.928ns  (required time - arrival time)
  Source:                 present_encrypt_inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.322ns (11.521%)  route 2.473ns (88.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.600ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.637     5.600    present_encrypt_inst/clk
    SLICE_X5Y155         FDRE                                         r  present_encrypt_inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDRE (Prop_fdre_C_Q)         0.269     5.869 f  present_encrypt_inst/done_reg/Q
                         net (fo=2, routed)           0.344     6.213    present_encrypt_inst/done
    SLICE_X5Y155         LUT2 (Prop_lut2_I1_O)        0.053     6.266 r  present_encrypt_inst/key_state[127]_i_1/O
                         net (fo=192, routed)         2.129     8.395    present_encrypt_inst/key_state[127]_i_1_n_0
    SLICE_X6Y160         FDRE                                         r  present_encrypt_inst/key_state_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.469    15.183    present_encrypt_inst/clk
    SLICE_X6Y160         FDRE                                         r  present_encrypt_inst/key_state_reg[35]/C
                         clock pessimism              0.394    15.577    
                         clock uncertainty           -0.035    15.542    
    SLICE_X6Y160         FDRE (Setup_fdre_C_CE)      -0.219    15.323    present_encrypt_inst/key_state_reg[35]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                  6.928    

Slack (MET) :             6.928ns  (required time - arrival time)
  Source:                 present_encrypt_inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.322ns (11.521%)  route 2.473ns (88.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.600ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.637     5.600    present_encrypt_inst/clk
    SLICE_X5Y155         FDRE                                         r  present_encrypt_inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDRE (Prop_fdre_C_Q)         0.269     5.869 f  present_encrypt_inst/done_reg/Q
                         net (fo=2, routed)           0.344     6.213    present_encrypt_inst/done
    SLICE_X5Y155         LUT2 (Prop_lut2_I1_O)        0.053     6.266 r  present_encrypt_inst/key_state[127]_i_1/O
                         net (fo=192, routed)         2.129     8.395    present_encrypt_inst/key_state[127]_i_1_n_0
    SLICE_X6Y160         FDRE                                         r  present_encrypt_inst/key_state_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.469    15.183    present_encrypt_inst/clk
    SLICE_X6Y160         FDRE                                         r  present_encrypt_inst/key_state_reg[36]/C
                         clock pessimism              0.394    15.577    
                         clock uncertainty           -0.035    15.542    
    SLICE_X6Y160         FDRE (Setup_fdre_C_CE)      -0.219    15.323    present_encrypt_inst/key_state_reg[36]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                  6.928    

Slack (MET) :             6.928ns  (required time - arrival time)
  Source:                 present_encrypt_inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_reg[96]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.322ns (11.521%)  route 2.473ns (88.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.600ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.637     5.600    present_encrypt_inst/clk
    SLICE_X5Y155         FDRE                                         r  present_encrypt_inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDRE (Prop_fdre_C_Q)         0.269     5.869 f  present_encrypt_inst/done_reg/Q
                         net (fo=2, routed)           0.344     6.213    present_encrypt_inst/done
    SLICE_X5Y155         LUT2 (Prop_lut2_I1_O)        0.053     6.266 r  present_encrypt_inst/key_state[127]_i_1/O
                         net (fo=192, routed)         2.129     8.395    present_encrypt_inst/key_state[127]_i_1_n_0
    SLICE_X6Y160         FDRE                                         r  present_encrypt_inst/key_state_reg[96]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.469    15.183    present_encrypt_inst/clk
    SLICE_X6Y160         FDRE                                         r  present_encrypt_inst/key_state_reg[96]/C
                         clock pessimism              0.394    15.577    
                         clock uncertainty           -0.035    15.542    
    SLICE_X6Y160         FDRE (Setup_fdre_C_CE)      -0.219    15.323    present_encrypt_inst/key_state_reg[96]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                  6.928    

Slack (MET) :             6.928ns  (required time - arrival time)
  Source:                 present_encrypt_inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_reg[97]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.322ns (11.521%)  route 2.473ns (88.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.600ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.637     5.600    present_encrypt_inst/clk
    SLICE_X5Y155         FDRE                                         r  present_encrypt_inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDRE (Prop_fdre_C_Q)         0.269     5.869 f  present_encrypt_inst/done_reg/Q
                         net (fo=2, routed)           0.344     6.213    present_encrypt_inst/done
    SLICE_X5Y155         LUT2 (Prop_lut2_I1_O)        0.053     6.266 r  present_encrypt_inst/key_state[127]_i_1/O
                         net (fo=192, routed)         2.129     8.395    present_encrypt_inst/key_state[127]_i_1_n_0
    SLICE_X6Y160         FDRE                                         r  present_encrypt_inst/key_state_reg[97]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.469    15.183    present_encrypt_inst/clk
    SLICE_X6Y160         FDRE                                         r  present_encrypt_inst/key_state_reg[97]/C
                         clock pessimism              0.394    15.577    
                         clock uncertainty           -0.035    15.542    
    SLICE_X6Y160         FDRE (Setup_fdre_C_CE)      -0.219    15.323    present_encrypt_inst/key_state_reg[97]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                  6.928    

Slack (MET) :             7.004ns  (required time - arrival time)
  Source:                 present_encrypt_inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_next0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.322ns (12.254%)  route 2.306ns (87.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 15.123 - 10.000 ) 
    Source Clock Delay      (SCD):    5.600ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.637     5.600    present_encrypt_inst/clk
    SLICE_X5Y155         FDRE                                         r  present_encrypt_inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDRE (Prop_fdre_C_Q)         0.269     5.869 f  present_encrypt_inst/done_reg/Q
                         net (fo=2, routed)           0.344     6.213    present_encrypt_inst/done
    SLICE_X5Y155         LUT2 (Prop_lut2_I1_O)        0.053     6.266 r  present_encrypt_inst/key_state[127]_i_1/O
                         net (fo=192, routed)         1.961     8.228    present_encrypt_inst/key_state[127]_i_1_n_0
    SLICE_X9Y158         FDRE                                         r  present_encrypt_inst/key_state_next0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.409    15.123    present_encrypt_inst/clk
    SLICE_X9Y158         FDRE                                         r  present_encrypt_inst/key_state_next0/C
                         clock pessimism              0.388    15.511    
                         clock uncertainty           -0.035    15.476    
    SLICE_X9Y158         FDRE (Setup_fdre_C_CE)      -0.244    15.232    present_encrypt_inst/key_state_next0
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                  7.004    

Slack (MET) :             7.004ns  (required time - arrival time)
  Source:                 present_encrypt_inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_reg[120]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.322ns (12.254%)  route 2.306ns (87.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 15.123 - 10.000 ) 
    Source Clock Delay      (SCD):    5.600ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.637     5.600    present_encrypt_inst/clk
    SLICE_X5Y155         FDRE                                         r  present_encrypt_inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDRE (Prop_fdre_C_Q)         0.269     5.869 f  present_encrypt_inst/done_reg/Q
                         net (fo=2, routed)           0.344     6.213    present_encrypt_inst/done
    SLICE_X5Y155         LUT2 (Prop_lut2_I1_O)        0.053     6.266 r  present_encrypt_inst/key_state[127]_i_1/O
                         net (fo=192, routed)         1.961     8.228    present_encrypt_inst/key_state[127]_i_1_n_0
    SLICE_X9Y158         FDRE                                         r  present_encrypt_inst/key_state_reg[120]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.409    15.123    present_encrypt_inst/clk
    SLICE_X9Y158         FDRE                                         r  present_encrypt_inst/key_state_reg[120]/C
                         clock pessimism              0.388    15.511    
                         clock uncertainty           -0.035    15.476    
    SLICE_X9Y158         FDRE (Setup_fdre_C_CE)      -0.244    15.232    present_encrypt_inst/key_state_reg[120]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                  7.004    

Slack (MET) :             7.004ns  (required time - arrival time)
  Source:                 present_encrypt_inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_reg[123]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.322ns (12.254%)  route 2.306ns (87.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 15.123 - 10.000 ) 
    Source Clock Delay      (SCD):    5.600ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.637     5.600    present_encrypt_inst/clk
    SLICE_X5Y155         FDRE                                         r  present_encrypt_inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDRE (Prop_fdre_C_Q)         0.269     5.869 f  present_encrypt_inst/done_reg/Q
                         net (fo=2, routed)           0.344     6.213    present_encrypt_inst/done
    SLICE_X5Y155         LUT2 (Prop_lut2_I1_O)        0.053     6.266 r  present_encrypt_inst/key_state[127]_i_1/O
                         net (fo=192, routed)         1.961     8.228    present_encrypt_inst/key_state[127]_i_1_n_0
    SLICE_X9Y158         FDRE                                         r  present_encrypt_inst/key_state_reg[123]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.409    15.123    present_encrypt_inst/clk
    SLICE_X9Y158         FDRE                                         r  present_encrypt_inst/key_state_reg[123]/C
                         clock pessimism              0.388    15.511    
                         clock uncertainty           -0.035    15.476    
    SLICE_X9Y158         FDRE (Setup_fdre_C_CE)      -0.244    15.232    present_encrypt_inst/key_state_reg[123]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                  7.004    

Slack (MET) :             7.004ns  (required time - arrival time)
  Source:                 present_encrypt_inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.322ns (12.254%)  route 2.306ns (87.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 15.123 - 10.000 ) 
    Source Clock Delay      (SCD):    5.600ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.637     5.600    present_encrypt_inst/clk
    SLICE_X5Y155         FDRE                                         r  present_encrypt_inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDRE (Prop_fdre_C_Q)         0.269     5.869 f  present_encrypt_inst/done_reg/Q
                         net (fo=2, routed)           0.344     6.213    present_encrypt_inst/done
    SLICE_X5Y155         LUT2 (Prop_lut2_I1_O)        0.053     6.266 r  present_encrypt_inst/key_state[127]_i_1/O
                         net (fo=192, routed)         1.961     8.228    present_encrypt_inst/key_state[127]_i_1_n_0
    SLICE_X9Y158         FDRE                                         r  present_encrypt_inst/key_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.409    15.123    present_encrypt_inst/clk
    SLICE_X9Y158         FDRE                                         r  present_encrypt_inst/key_state_reg[1]/C
                         clock pessimism              0.388    15.511    
                         clock uncertainty           -0.035    15.476    
    SLICE_X9Y158         FDRE (Setup_fdre_C_CE)      -0.244    15.232    present_encrypt_inst/key_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                  7.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 present_encrypt_inst/r0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.780%)  route 0.090ns (41.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.646     1.969    present_encrypt_inst/clk
    SLICE_X4Y155         FDRE                                         r  present_encrypt_inst/r0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.100     2.069 r  present_encrypt_inst/r0_reg[6]/Q
                         net (fo=3, routed)           0.090     2.159    present_encrypt_inst/r0_reg__0[6]
    SLICE_X5Y155         LUT4 (Prop_lut4_I1_O)        0.028     2.187 r  present_encrypt_inst/done_i_1/O
                         net (fo=1, routed)           0.000     2.187    present_encrypt_inst/p_0_in__1
    SLICE_X5Y155         FDRE                                         r  present_encrypt_inst/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.873     2.461    present_encrypt_inst/clk
    SLICE_X5Y155         FDRE                                         r  present_encrypt_inst/done_reg/C
                         clock pessimism             -0.481     1.980    
    SLICE_X5Y155         FDRE (Hold_fdre_C_D)         0.060     2.040    present_encrypt_inst/done_reg
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 present_encrypt_inst/key_state_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.936%)  route 0.134ns (51.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.614     1.937    present_encrypt_inst/clk
    SLICE_X9Y162         FDRE                                         r  present_encrypt_inst/key_state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDRE (Prop_fdre_C_Q)         0.100     2.037 r  present_encrypt_inst/key_state_reg[55]/Q
                         net (fo=2, routed)           0.134     2.171    present_encrypt_inst/key_shift[116]
    SLICE_X8Y162         LUT3 (Prop_lut3_I0_O)        0.028     2.199 r  present_encrypt_inst/key_state[116]_i_1/O
                         net (fo=1, routed)           0.000     2.199    present_encrypt_inst/p_0_in__0[116]
    SLICE_X8Y162         FDRE                                         r  present_encrypt_inst/key_state_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.838     2.426    present_encrypt_inst/clk
    SLICE_X8Y162         FDRE                                         r  present_encrypt_inst/key_state_reg[116]/C
                         clock pessimism             -0.478     1.948    
    SLICE_X8Y162         FDRE (Hold_fdre_C_D)         0.087     2.035    present_encrypt_inst/key_state_reg[116]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 present_encrypt_inst/key_state_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.148ns (53.878%)  route 0.127ns (46.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.615     1.938    present_encrypt_inst/clk
    SLICE_X8Y160         FDRE                                         r  present_encrypt_inst/key_state_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y160         FDRE (Prop_fdre_C_Q)         0.118     2.056 r  present_encrypt_inst/key_state_reg[110]/Q
                         net (fo=2, routed)           0.127     2.183    present_encrypt_inst/key_shift[43]
    SLICE_X11Y160        LUT3 (Prop_lut3_I0_O)        0.030     2.213 r  present_encrypt_inst/key_state[43]_i_1/O
                         net (fo=1, routed)           0.000     2.213    present_encrypt_inst/p_0_in__0[43]
    SLICE_X11Y160        FDRE                                         r  present_encrypt_inst/key_state_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.840     2.428    present_encrypt_inst/clk
    SLICE_X11Y160        FDRE                                         r  present_encrypt_inst/key_state_reg[43]/C
                         clock pessimism             -0.458     1.970    
    SLICE_X11Y160        FDRE (Hold_fdre_C_D)         0.070     2.040    present_encrypt_inst/key_state_reg[43]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 present_encrypt_inst/key_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_next0__6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.179%)  route 0.117ns (47.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.645     1.968    present_encrypt_inst/clk
    SLICE_X5Y158         FDRE                                         r  present_encrypt_inst/key_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y158         FDRE (Prop_fdre_C_Q)         0.100     2.068 r  present_encrypt_inst/key_state_reg[2]/Q
                         net (fo=1, routed)           0.117     2.185    present_encrypt_inst/key_shift[63]
    SLICE_X4Y158         LUT4 (Prop_lut4_I1_O)        0.028     2.213 r  present_encrypt_inst/key_state_next0__6_i_1/O
                         net (fo=1, routed)           0.000     2.213    present_encrypt_inst/key_state_next0__6_i_1_n_0
    SLICE_X4Y158         FDRE                                         r  present_encrypt_inst/key_state_next0__6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.872     2.460    present_encrypt_inst/clk
    SLICE_X4Y158         FDRE                                         r  present_encrypt_inst/key_state_next0__6/C
                         clock pessimism             -0.481     1.979    
    SLICE_X4Y158         FDRE (Hold_fdre_C_D)         0.060     2.039    present_encrypt_inst/key_state_next0__6
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 present_encrypt_inst/key_state_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.129ns (42.901%)  route 0.172ns (57.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.616     1.939    present_encrypt_inst/clk
    SLICE_X9Y159         FDRE                                         r  present_encrypt_inst/key_state_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y159         FDRE (Prop_fdre_C_Q)         0.100     2.039 r  present_encrypt_inst/key_state_reg[78]/Q
                         net (fo=2, routed)           0.172     2.211    present_encrypt_inst/key_shift[11]
    SLICE_X10Y159        LUT3 (Prop_lut3_I0_O)        0.029     2.240 r  present_encrypt_inst/key_state[11]_i_1/O
                         net (fo=1, routed)           0.000     2.240    present_encrypt_inst/p_0_in__0[11]
    SLICE_X10Y159        FDRE                                         r  present_encrypt_inst/key_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.841     2.429    present_encrypt_inst/clk
    SLICE_X10Y159        FDRE                                         r  present_encrypt_inst/key_state_reg[11]/C
                         clock pessimism             -0.458     1.971    
    SLICE_X10Y159        FDRE (Hold_fdre_C_D)         0.093     2.064    present_encrypt_inst/key_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 present_encrypt_inst/r0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_next0__3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.274%)  route 0.155ns (54.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.646     1.969    present_encrypt_inst/clk
    SLICE_X5Y156         FDRE                                         r  present_encrypt_inst/r0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.100     2.069 r  present_encrypt_inst/r0_reg[4]/Q
                         net (fo=5, routed)           0.155     2.224    present_encrypt_inst/r0_reg[4]
    SLICE_X6Y157         LUT4 (Prop_lut4_I0_O)        0.028     2.252 r  present_encrypt_inst/key_state_next0__3_i_1/O
                         net (fo=1, routed)           0.000     2.252    present_encrypt_inst/key_state_next0__3_i_1_n_0
    SLICE_X6Y157         FDRE                                         r  present_encrypt_inst/key_state_next0__3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.872     2.460    present_encrypt_inst/clk
    SLICE_X6Y157         FDRE                                         r  present_encrypt_inst/key_state_next0__3/C
                         clock pessimism             -0.478     1.982    
    SLICE_X6Y157         FDRE (Hold_fdre_C_D)         0.087     2.069    present_encrypt_inst/key_state_next0__3
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 present_encrypt_inst/key_state_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.148ns (52.309%)  route 0.135ns (47.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.644     1.967    present_encrypt_inst/clk
    SLICE_X6Y161         FDRE                                         r  present_encrypt_inst/key_state_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y161         FDRE (Prop_fdre_C_Q)         0.118     2.085 r  present_encrypt_inst/key_state_reg[88]/Q
                         net (fo=2, routed)           0.135     2.220    present_encrypt_inst/key_shift[21]
    SLICE_X6Y161         LUT3 (Prop_lut3_I0_O)        0.030     2.250 r  present_encrypt_inst/key_state[21]_i_1/O
                         net (fo=1, routed)           0.000     2.250    present_encrypt_inst/p_0_in__0[21]
    SLICE_X6Y161         FDRE                                         r  present_encrypt_inst/key_state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.871     2.459    present_encrypt_inst/clk
    SLICE_X6Y161         FDRE                                         r  present_encrypt_inst/key_state_reg[21]/C
                         clock pessimism             -0.492     1.967    
    SLICE_X6Y161         FDRE (Hold_fdre_C_D)         0.093     2.060    present_encrypt_inst/key_state_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 present_encrypt_inst/key_state_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.132ns (43.007%)  route 0.175ns (56.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.643     1.966    present_encrypt_inst/clk
    SLICE_X7Y162         FDRE                                         r  present_encrypt_inst/key_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y162         FDRE (Prop_fdre_C_Q)         0.100     2.066 r  present_encrypt_inst/key_state_reg[28]/Q
                         net (fo=2, routed)           0.175     2.241    present_encrypt_inst/key_shift[89]
    SLICE_X6Y161         LUT3 (Prop_lut3_I0_O)        0.032     2.273 r  present_encrypt_inst/key_state[89]_i_1/O
                         net (fo=1, routed)           0.000     2.273    present_encrypt_inst/p_0_in__0[89]
    SLICE_X6Y161         FDRE                                         r  present_encrypt_inst/key_state_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.871     2.459    present_encrypt_inst/clk
    SLICE_X6Y161         FDRE                                         r  present_encrypt_inst/key_state_reg[89]/C
                         clock pessimism             -0.478     1.981    
    SLICE_X6Y161         FDRE (Hold_fdre_C_D)         0.096     2.077    present_encrypt_inst/key_state_reg[89]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 present_encrypt_inst/key_state_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.148ns (49.535%)  route 0.151ns (50.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.616     1.939    present_encrypt_inst/clk
    SLICE_X8Y158         FDRE                                         r  present_encrypt_inst/key_state_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y158         FDRE (Prop_fdre_C_Q)         0.118     2.057 r  present_encrypt_inst/key_state_reg[38]/Q
                         net (fo=2, routed)           0.151     2.208    present_encrypt_inst/key_shift[99]
    SLICE_X8Y158         LUT3 (Prop_lut3_I0_O)        0.030     2.238 r  present_encrypt_inst/key_state[99]_i_1/O
                         net (fo=1, routed)           0.000     2.238    present_encrypt_inst/p_0_in__0[99]
    SLICE_X8Y158         FDRE                                         r  present_encrypt_inst/key_state_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.841     2.429    present_encrypt_inst/clk
    SLICE_X8Y158         FDRE                                         r  present_encrypt_inst/key_state_reg[99]/C
                         clock pessimism             -0.490     1.939    
    SLICE_X8Y158         FDRE (Hold_fdre_C_D)         0.096     2.035    present_encrypt_inst/key_state_reg[99]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 present_encrypt_inst/r0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/r0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.129ns (46.413%)  route 0.149ns (53.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.646     1.969    present_encrypt_inst/clk
    SLICE_X4Y155         FDRE                                         r  present_encrypt_inst/r0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.100     2.069 r  present_encrypt_inst/r0_reg[6]/Q
                         net (fo=3, routed)           0.149     2.218    present_encrypt_inst/r0_reg__0[6]
    SLICE_X4Y155         LUT4 (Prop_lut4_I0_O)        0.029     2.247 r  present_encrypt_inst/r0[7]_i_3/O
                         net (fo=1, routed)           0.000     2.247    present_encrypt_inst/p_0_in__2[7]
    SLICE_X4Y155         FDRE                                         r  present_encrypt_inst/r0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.873     2.461    present_encrypt_inst/clk
    SLICE_X4Y155         FDRE                                         r  present_encrypt_inst/r0_reg[7]/C
                         clock pessimism             -0.492     1.969    
    SLICE_X4Y155         FDRE (Hold_fdre_C_D)         0.075     2.044    present_encrypt_inst/r0_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X10Y162  present_encrypt_inst/key_state_reg[101]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X5Y163   present_encrypt_inst/key_state_reg[103]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X11Y160  present_encrypt_inst/key_state_reg[105]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X11Y162  present_encrypt_inst/key_state_reg[107]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X3Y161   present_encrypt_inst/key_state_reg[109]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X8Y160   present_encrypt_inst/key_state_reg[111]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X0Y160   present_encrypt_inst/key_state_reg[113]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X9Y159   present_encrypt_inst/key_state_reg[115]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X8Y162   present_encrypt_inst/key_state_reg[117]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X10Y162  present_encrypt_inst/key_state_reg[101]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X10Y162  present_encrypt_inst/key_state_reg[101]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X5Y163   present_encrypt_inst/key_state_reg[103]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X5Y163   present_encrypt_inst/key_state_reg[103]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X11Y160  present_encrypt_inst/key_state_reg[105]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X11Y160  present_encrypt_inst/key_state_reg[105]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X11Y162  present_encrypt_inst/key_state_reg[107]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X11Y162  present_encrypt_inst/key_state_reg[107]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X3Y161   present_encrypt_inst/key_state_reg[109]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X3Y161   present_encrypt_inst/key_state_reg[109]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y155   present_encrypt_inst/done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y155   present_encrypt_inst/done_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y158   present_encrypt_inst/key_state_next0/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y158   present_encrypt_inst/key_state_next0/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y158   present_encrypt_inst/key_state_next0__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y158   present_encrypt_inst/key_state_next0__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X8Y160   present_encrypt_inst/key_state_next0__1/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X8Y160   present_encrypt_inst/key_state_next0__1/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y160   present_encrypt_inst/key_state_next0__2/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y160   present_encrypt_inst/key_state_next0__2/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           392 Endpoints
Min Delay           392 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.326ns  (logic 1.786ns (33.529%)  route 3.540ns (66.471%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 f  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         3.032     4.753    present_encrypt_inst/rst_n
    SLICE_X11Y163        LUT3 (Prop_lut3_I1_O)        0.065     4.818 r  present_encrypt_inst/key_state[38]_i_1/O
                         net (fo=1, routed)           0.508     5.326    present_encrypt_inst/p_0_in__0[38]
    SLICE_X8Y158         FDRE                                         r  present_encrypt_inst/key_state_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.409     5.123    present_encrypt_inst/clk
    SLICE_X8Y158         FDRE                                         r  present_encrypt_inst/key_state_reg[38]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.259ns  (logic 1.787ns (33.977%)  route 3.472ns (66.023%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 f  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         3.070     4.791    present_encrypt_inst/rst_n
    SLICE_X8Y162         LUT3 (Prop_lut3_I1_O)        0.066     4.857 r  present_encrypt_inst/key_state[27]_i_1/O
                         net (fo=1, routed)           0.402     5.259    present_encrypt_inst/p_0_in__0[27]
    SLICE_X6Y161         FDRE                                         r  present_encrypt_inst/key_state_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.468     5.182    present_encrypt_inst/clk
    SLICE_X6Y161         FDRE                                         r  present_encrypt_inst/key_state_reg[27]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.214ns  (logic 1.787ns (34.270%)  route 3.427ns (65.730%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.119ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 f  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         3.080     4.801    present_encrypt_inst/rst_n
    SLICE_X8Y164         LUT3 (Prop_lut3_I1_O)        0.066     4.867 r  present_encrypt_inst/key_state[18]_i_1/O
                         net (fo=1, routed)           0.347     5.214    present_encrypt_inst/p_0_in__0[18]
    SLICE_X9Y163         FDRE                                         r  present_encrypt_inst/key_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.405     5.119    present_encrypt_inst/clk
    SLICE_X9Y163         FDRE                                         r  present_encrypt_inst/key_state_reg[18]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.213ns  (logic 1.774ns (34.022%)  route 3.440ns (65.978%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 f  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         2.929     4.649    present_encrypt_inst/rst_n
    SLICE_X9Y163         LUT3 (Prop_lut3_I1_O)        0.053     4.702 r  present_encrypt_inst/key_state[16]_i_1/O
                         net (fo=1, routed)           0.511     5.213    present_encrypt_inst/p_0_in__0[16]
    SLICE_X5Y162         FDRE                                         r  present_encrypt_inst/key_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.467     5.181    present_encrypt_inst/clk
    SLICE_X5Y162         FDRE                                         r  present_encrypt_inst/key_state_reg[16]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.204ns  (logic 1.789ns (34.372%)  route 3.415ns (65.628%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 f  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         3.067     4.788    present_encrypt_inst/rst_n
    SLICE_X8Y162         LUT3 (Prop_lut3_I1_O)        0.068     4.856 r  present_encrypt_inst/key_state[49]_i_1/O
                         net (fo=1, routed)           0.348     5.204    present_encrypt_inst/p_0_in__0[49]
    SLICE_X8Y161         FDRE                                         r  present_encrypt_inst/key_state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.407     5.121    present_encrypt_inst/clk
    SLICE_X8Y161         FDRE                                         r  present_encrypt_inst/key_state_reg[49]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.188ns  (logic 1.777ns (34.246%)  route 3.411ns (65.754%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 r  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         2.947     4.668    present_encrypt_inst/rst_n
    SLICE_X8Y161         LUT3 (Prop_lut3_I1_O)        0.056     4.724 r  present_encrypt_inst/key_state[8]_i_1/O
                         net (fo=1, routed)           0.464     5.188    present_encrypt_inst/p_0_in__0[8]
    SLICE_X8Y161         FDRE                                         r  present_encrypt_inst/key_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.407     5.121    present_encrypt_inst/clk
    SLICE_X8Y161         FDRE                                         r  present_encrypt_inst/key_state_reg[8]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.162ns  (logic 1.787ns (34.611%)  route 3.376ns (65.389%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 f  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         2.966     4.687    present_encrypt_inst/rst_n
    SLICE_X8Y158         LUT3 (Prop_lut3_I1_O)        0.066     4.753 r  present_encrypt_inst/key_state[31]_i_1/O
                         net (fo=1, routed)           0.410     5.162    present_encrypt_inst/p_0_in__0[31]
    SLICE_X2Y159         FDRE                                         r  present_encrypt_inst/key_state_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.470     5.184    present_encrypt_inst/clk
    SLICE_X2Y159         FDRE                                         r  present_encrypt_inst/key_state_reg[31]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.148ns  (logic 1.784ns (34.651%)  route 3.364ns (65.349%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.119ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 r  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         3.077     4.798    present_encrypt_inst/rst_n
    SLICE_X9Y164         LUT3 (Prop_lut3_I1_O)        0.063     4.861 r  present_encrypt_inst/key_state[17]_i_1/O
                         net (fo=1, routed)           0.287     5.148    present_encrypt_inst/p_0_in__0[17]
    SLICE_X8Y164         FDRE                                         r  present_encrypt_inst/key_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.405     5.119    present_encrypt_inst/clk
    SLICE_X8Y164         FDRE                                         r  present_encrypt_inst/key_state_reg[17]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.138ns  (logic 1.784ns (34.719%)  route 3.354ns (65.281%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 r  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         3.067     4.788    present_encrypt_inst/rst_n
    SLICE_X9Y162         LUT3 (Prop_lut3_I1_O)        0.063     4.851 r  present_encrypt_inst/key_state[33]_i_1/O
                         net (fo=1, routed)           0.287     5.138    present_encrypt_inst/p_0_in__0[33]
    SLICE_X9Y162         FDRE                                         r  present_encrypt_inst/key_state_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.406     5.120    present_encrypt_inst/clk
    SLICE_X9Y162         FDRE                                         r  present_encrypt_inst/key_state_reg[33]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.998ns  (logic 1.788ns (35.770%)  route 3.210ns (64.230%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 r  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         3.210     4.931    present_encrypt_inst/rst_n
    SLICE_X8Y160         LUT3 (Prop_lut3_I1_O)        0.067     4.998 r  present_encrypt_inst/key_state[111]_i_1/O
                         net (fo=1, routed)           0.000     4.998    present_encrypt_inst/p_0_in__0[111]
    SLICE_X8Y160         FDRE                                         r  present_encrypt_inst/key_state_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.408     5.122    present_encrypt_inst/clk
    SLICE_X8Y160         FDRE                                         r  present_encrypt_inst/key_state_reg[111]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_next0__6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.118ns  (logic 0.479ns (42.872%)  route 0.639ns (57.128%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 f  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         0.639     1.090    present_encrypt_inst/rst_n
    SLICE_X4Y158         LUT4 (Prop_lut4_I2_O)        0.028     1.118 r  present_encrypt_inst/key_state_next0__6_i_1/O
                         net (fo=1, routed)           0.000     1.118    present_encrypt_inst/key_state_next0__6_i_1_n_0
    SLICE_X4Y158         FDRE                                         r  present_encrypt_inst/key_state_next0__6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.872     2.460    present_encrypt_inst/clk
    SLICE_X4Y158         FDRE                                         r  present_encrypt_inst/key_state_next0__6/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_next0__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.479ns (41.747%)  route 0.669ns (58.253%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 f  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         0.508     0.959    present_encrypt_inst/rst_n
    SLICE_X5Y155         LUT2 (Prop_lut2_I0_O)        0.028     0.987 r  present_encrypt_inst/key_state[127]_i_1/O
                         net (fo=192, routed)         0.161     1.148    present_encrypt_inst/key_state[127]_i_1_n_0
    SLICE_X5Y158         FDRE                                         r  present_encrypt_inst/key_state_next0__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.872     2.460    present_encrypt_inst/clk
    SLICE_X5Y158         FDRE                                         r  present_encrypt_inst/key_state_next0__0/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.479ns (41.747%)  route 0.669ns (58.253%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 f  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         0.508     0.959    present_encrypt_inst/rst_n
    SLICE_X5Y155         LUT2 (Prop_lut2_I0_O)        0.028     0.987 r  present_encrypt_inst/key_state[127]_i_1/O
                         net (fo=192, routed)         0.161     1.148    present_encrypt_inst/key_state[127]_i_1_n_0
    SLICE_X5Y158         FDRE                                         r  present_encrypt_inst/key_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.872     2.460    present_encrypt_inst/clk
    SLICE_X5Y158         FDRE                                         r  present_encrypt_inst/key_state_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_reg[67]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.479ns (41.747%)  route 0.669ns (58.253%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 f  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         0.508     0.959    present_encrypt_inst/rst_n
    SLICE_X5Y155         LUT2 (Prop_lut2_I0_O)        0.028     0.987 r  present_encrypt_inst/key_state[127]_i_1/O
                         net (fo=192, routed)         0.161     1.148    present_encrypt_inst/key_state[127]_i_1_n_0
    SLICE_X5Y158         FDRE                                         r  present_encrypt_inst/key_state_reg[67]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.872     2.460    present_encrypt_inst/clk
    SLICE_X5Y158         FDRE                                         r  present_encrypt_inst/key_state_reg[67]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_next0__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.161ns  (logic 0.479ns (41.292%)  route 0.682ns (58.708%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         0.682     1.133    present_encrypt_inst/rst_n
    SLICE_X5Y158         LUT3 (Prop_lut3_I1_O)        0.028     1.161 r  present_encrypt_inst/key_state_next0__0_i_1/O
                         net (fo=1, routed)           0.000     1.161    present_encrypt_inst/key_state_next0__0_i_1_n_0
    SLICE_X5Y158         FDRE                                         r  present_encrypt_inst/key_state_next0__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.872     2.460    present_encrypt_inst/clk
    SLICE_X5Y158         FDRE                                         r  present_encrypt_inst/key_state_next0__0/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.480ns (41.343%)  route 0.682ns (58.657%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 f  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         0.682     1.133    present_encrypt_inst/rst_n
    SLICE_X5Y158         LUT3 (Prop_lut3_I1_O)        0.029     1.162 r  present_encrypt_inst/key_state[67]_i_1/O
                         net (fo=1, routed)           0.000     1.162    present_encrypt_inst/p_0_in__0[67]
    SLICE_X5Y158         FDRE                                         r  present_encrypt_inst/key_state_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.872     2.460    present_encrypt_inst/clk
    SLICE_X5Y158         FDRE                                         r  present_encrypt_inst/key_state_reg[67]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.479ns (41.038%)  route 0.689ns (58.962%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         0.689     1.140    present_encrypt_inst/rst_n
    SLICE_X4Y158         LUT3 (Prop_lut3_I1_O)        0.028     1.168 r  present_encrypt_inst/key_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.168    present_encrypt_inst/p_0_in__0[0]
    SLICE_X4Y158         FDRE                                         r  present_encrypt_inst/key_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.872     2.460    present_encrypt_inst/clk
    SLICE_X4Y158         FDRE                                         r  present_encrypt_inst/key_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_next0__6/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.208ns  (logic 0.479ns (39.676%)  route 0.729ns (60.324%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 f  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         0.508     0.959    present_encrypt_inst/rst_n
    SLICE_X5Y155         LUT2 (Prop_lut2_I0_O)        0.028     0.987 r  present_encrypt_inst/key_state[127]_i_1/O
                         net (fo=192, routed)         0.221     1.208    present_encrypt_inst/key_state[127]_i_1_n_0
    SLICE_X4Y158         FDRE                                         r  present_encrypt_inst/key_state_next0__6/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.872     2.460    present_encrypt_inst/clk
    SLICE_X4Y158         FDRE                                         r  present_encrypt_inst/key_state_next0__6/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.208ns  (logic 0.479ns (39.676%)  route 0.729ns (60.324%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 f  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         0.508     0.959    present_encrypt_inst/rst_n
    SLICE_X5Y155         LUT2 (Prop_lut2_I0_O)        0.028     0.987 r  present_encrypt_inst/key_state[127]_i_1/O
                         net (fo=192, routed)         0.221     1.208    present_encrypt_inst/key_state[127]_i_1_n_0
    SLICE_X4Y158         FDRE                                         r  present_encrypt_inst/key_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.872     2.460    present_encrypt_inst/clk
    SLICE_X4Y158         FDRE                                         r  present_encrypt_inst/key_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.220ns  (logic 0.479ns (39.299%)  route 0.741ns (60.701%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 f  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         0.508     0.959    present_encrypt_inst/rst_n
    SLICE_X5Y155         LUT2 (Prop_lut2_I0_O)        0.028     0.987 r  present_encrypt_inst/key_state[127]_i_1/O
                         net (fo=192, routed)         0.233     1.220    present_encrypt_inst/key_state[127]_i_1_n_0
    SLICE_X5Y159         FDRE                                         r  present_encrypt_inst/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.872     2.460    present_encrypt_inst/clk
    SLICE_X5Y159         FDRE                                         r  present_encrypt_inst/state_reg[0]/C





