// Seed: 3797245252
module module_0;
  assign id_1 = id_1;
  assign module_1.id_1 = 0;
  always #id_2 begin : LABEL_0
    id_2 <= 1;
  end
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  id_3(
      1'b0, id_4, id_1, 1, 1, id_5
  );
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    input logic id_2,
    output wor id_3
);
  logic [7:0] id_5;
  logic id_6;
  id_7 :
  assert property (@(posedge id_1) id_7) id_6 <= 1;
  initial id_5[1] = 1'b0;
  id_8(
      1'b0
  );
  assign id_6.id_2 = 1 == id_6;
  wire id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
