// Seed: 3817719556
module module_0 #(
    parameter id_4 = 32'd59
) (
    output supply1 id_0,
    output wor id_1
);
  wire id_3;
  logic _id_4;
  wire id_5;
  supply0 [id_4 : -1] id_6;
  logic id_7;
  wire id_8;
  ;
  assign id_6 = 1 == id_6;
  wire id_9;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output uwire id_2,
    output supply1 id_3,
    output tri0 id_4,
    output wor id_5,
    input supply0 id_6,
    inout supply1 id_7,
    input supply1 id_8,
    output logic id_9,
    input tri0 id_10,
    output wor id_11,
    input wor id_12,
    output supply0 id_13
    , id_35,
    input tri id_14,
    input supply0 id_15,
    output supply0 id_16,
    input wor id_17,
    output wor id_18,
    output tri0 id_19,
    input tri0 id_20,
    input wire id_21,
    output wand id_22,
    input wand id_23,
    output tri id_24,
    output supply1 id_25,
    input tri1 id_26,
    input tri1 id_27,
    input supply0 id_28,
    input wire id_29,
    input wand id_30,
    input supply0 id_31,
    output wire id_32,
    output wire id_33
);
  assign id_32 = id_15;
  assign id_19 = 1;
  localparam id_36 = 1;
  module_0 modCall_1 (
      id_22,
      id_5
  );
  always @(*) begin : LABEL_0
    id_9 <= id_15;
  end
endmodule
