Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec 13 12:52:05 2022
| Host         : Omen-17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (6)
7. checking multiple_clock (7311)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (7311)
---------------------------------
 There are 7311 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.867        0.000                      0                 7441        0.049        0.000                      0                 7441        2.000        0.000                       0                  7317  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
iClk                               {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iClk                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         19.867        0.000                      0                 7441        0.209        0.000                      0                 7441       19.500        0.000                       0                  7313  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       19.879        0.000                      0                 7441        0.209        0.000                      0                 7441       19.500        0.000                       0                  7313  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         19.867        0.000                      0                 7441        0.049        0.000                      0                 7441  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       19.867        0.000                      0                 7441        0.049        0.000                      0                 7441  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iClk
  To Clock:  iClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       19.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.867ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[491][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.561ns  (logic 1.061ns (5.424%)  route 18.500ns (94.576%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.713ns = ( 38.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        16.197    18.432    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X52Y68         LUT4 (Prop_lut4_I0_O)        0.327    18.759 r  design_1_i/ScreenBufferMem_0/inst/rMem[491][7]_i_1/O
                         net (fo=1, routed)           0.000    18.759    design_1_i/ScreenBufferMem_0/inst/rMem[491][7]_i_1_n_0
    SLICE_X52Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[491][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.456    38.287    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X52Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[491][7]/C
                         clock pessimism              0.466    38.753    
                         clock uncertainty           -0.160    38.593    
    SLICE_X52Y68         FDRE (Setup_fdre_C_D)        0.032    38.625    design_1_i/ScreenBufferMem_0/inst/rMem_reg[491][7]
  -------------------------------------------------------------------
                         required time                         38.625    
                         arrival time                         -18.759    
  -------------------------------------------------------------------
                         slack                                 19.867    

Slack (MET) :             19.867ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[488][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.560ns  (logic 1.061ns (5.424%)  route 18.499ns (94.576%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.713ns = ( 38.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        16.196    18.430    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X52Y68         LUT4 (Prop_lut4_I0_O)        0.327    18.757 r  design_1_i/ScreenBufferMem_0/inst/rMem[488][7]_i_1/O
                         net (fo=1, routed)           0.000    18.757    design_1_i/ScreenBufferMem_0/inst/rMem[488][7]_i_1_n_0
    SLICE_X52Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[488][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.456    38.287    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X52Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[488][7]/C
                         clock pessimism              0.466    38.753    
                         clock uncertainty           -0.160    38.593    
    SLICE_X52Y68         FDRE (Setup_fdre_C_D)        0.031    38.624    design_1_i/ScreenBufferMem_0/inst/rMem_reg[488][7]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                         -18.757    
  -------------------------------------------------------------------
                         slack                                 19.867    

Slack (MET) :             20.030ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.399ns  (logic 1.061ns (5.469%)  route 18.338ns (94.531%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 38.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        16.035    18.269    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.327    18.596 r  design_1_i/ScreenBufferMem_0/inst/rMem[484][7]_i_1/O
                         net (fo=1, routed)           0.000    18.596    design_1_i/ScreenBufferMem_0/inst/rMem[484][7]_i_1_n_0
    SLICE_X53Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.458    38.289    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X53Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][7]/C
                         clock pessimism              0.466    38.755    
                         clock uncertainty           -0.160    38.595    
    SLICE_X53Y67         FDRE (Setup_fdre_C_D)        0.031    38.626    design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][7]
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                         -18.596    
  -------------------------------------------------------------------
                         slack                                 20.030    

Slack (MET) :             20.257ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[487][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.170ns  (logic 1.061ns (5.535%)  route 18.109ns (94.465%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.713ns = ( 38.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.806    18.040    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X52Y68         LUT6 (Prop_lut6_I1_O)        0.327    18.367 r  design_1_i/ScreenBufferMem_0/inst/rMem[487][7]_i_1/O
                         net (fo=1, routed)           0.000    18.367    design_1_i/ScreenBufferMem_0/inst/rMem[487][7]_i_1_n_0
    SLICE_X52Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[487][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.456    38.287    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X52Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[487][7]/C
                         clock pessimism              0.466    38.753    
                         clock uncertainty           -0.160    38.593    
    SLICE_X52Y68         FDRE (Setup_fdre_C_D)        0.031    38.624    design_1_i/ScreenBufferMem_0/inst/rMem_reg[487][7]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                         -18.367    
  -------------------------------------------------------------------
                         slack                                 20.257    

Slack (MET) :             20.261ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[480][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.166ns  (logic 1.061ns (5.536%)  route 18.105ns (94.464%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 38.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.802    18.036    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.327    18.363 r  design_1_i/ScreenBufferMem_0/inst/rMem[480][7]_i_1/O
                         net (fo=1, routed)           0.000    18.363    design_1_i/ScreenBufferMem_0/inst/rMem[480][7]_i_1_n_0
    SLICE_X53Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[480][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.458    38.289    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X53Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[480][7]/C
                         clock pessimism              0.466    38.755    
                         clock uncertainty           -0.160    38.595    
    SLICE_X53Y67         FDRE (Setup_fdre_C_D)        0.029    38.624    design_1_i/ScreenBufferMem_0/inst/rMem_reg[480][7]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                         -18.363    
  -------------------------------------------------------------------
                         slack                                 20.261    

Slack (MET) :             20.399ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.028ns  (logic 1.061ns (5.576%)  route 17.967ns (94.424%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 38.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.664    17.899    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.327    18.226 r  design_1_i/ScreenBufferMem_0/inst/rMem[482][7]_i_1/O
                         net (fo=1, routed)           0.000    18.226    design_1_i/ScreenBufferMem_0/inst/rMem[482][7]_i_1_n_0
    SLICE_X51Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.458    38.289    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][7]/C
                         clock pessimism              0.466    38.755    
                         clock uncertainty           -0.160    38.595    
    SLICE_X51Y67         FDRE (Setup_fdre_C_D)        0.029    38.624    design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][7]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                         -18.226    
  -------------------------------------------------------------------
                         slack                                 20.399    

Slack (MET) :             20.404ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.025ns  (logic 1.061ns (5.577%)  route 17.964ns (94.423%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 38.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.661    17.896    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.327    18.223 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][7]_i_1/O
                         net (fo=1, routed)           0.000    18.223    design_1_i/ScreenBufferMem_0/inst/rMem[485][7]_i_1_n_0
    SLICE_X51Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.458    38.289    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][7]/C
                         clock pessimism              0.466    38.755    
                         clock uncertainty           -0.160    38.595    
    SLICE_X51Y67         FDRE (Setup_fdre_C_D)        0.031    38.626    design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][7]
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                         -18.223    
  -------------------------------------------------------------------
                         slack                                 20.404    

Slack (MET) :             20.407ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[385][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.019ns  (logic 1.061ns (5.579%)  route 17.958ns (94.421%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.713ns = ( 38.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.656    17.890    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.327    18.217 r  design_1_i/ScreenBufferMem_0/inst/rMem[385][7]_i_1/O
                         net (fo=1, routed)           0.000    18.217    design_1_i/ScreenBufferMem_0/inst/rMem[385][7]_i_1_n_0
    SLICE_X51Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[385][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.456    38.287    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[385][7]/C
                         clock pessimism              0.466    38.753    
                         clock uncertainty           -0.160    38.593    
    SLICE_X51Y68         FDRE (Setup_fdre_C_D)        0.031    38.624    design_1_i/ScreenBufferMem_0/inst/rMem_reg[385][7]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                         -18.217    
  -------------------------------------------------------------------
                         slack                                 20.407    

Slack (MET) :             20.543ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[495][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.887ns  (logic 1.061ns (5.618%)  route 17.826ns (94.382%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 38.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.523    17.757    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.327    18.084 r  design_1_i/ScreenBufferMem_0/inst/rMem[495][7]_i_1/O
                         net (fo=1, routed)           0.000    18.084    design_1_i/ScreenBufferMem_0/inst/rMem[495][7]_i_1_n_0
    SLICE_X53Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[495][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.458    38.289    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X53Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[495][7]/C
                         clock pessimism              0.466    38.755    
                         clock uncertainty           -0.160    38.595    
    SLICE_X53Y67         FDRE (Setup_fdre_C_D)        0.032    38.627    design_1_i/ScreenBufferMem_0/inst/rMem_reg[495][7]
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                         -18.084    
  -------------------------------------------------------------------
                         slack                                 20.543    

Slack (MET) :             20.705ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[486][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.723ns  (logic 1.061ns (5.667%)  route 17.662ns (94.333%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 38.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.359    17.594    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X51Y67         LUT4 (Prop_lut4_I0_O)        0.327    17.921 r  design_1_i/ScreenBufferMem_0/inst/rMem[486][7]_i_1/O
                         net (fo=1, routed)           0.000    17.921    design_1_i/ScreenBufferMem_0/inst/rMem[486][7]_i_1_n_0
    SLICE_X51Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[486][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.458    38.289    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[486][7]/C
                         clock pessimism              0.466    38.755    
                         clock uncertainty           -0.160    38.595    
    SLICE_X51Y67         FDRE (Setup_fdre_C_D)        0.031    38.626    design_1_i/ScreenBufferMem_0/inst/rMem_reg[486][7]
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                         -17.921    
  -------------------------------------------------------------------
                         slack                                 20.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.577    -0.654    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]/Q
                         net (fo=2, routed)           0.114    -0.399    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[435][6]
    SLICE_X85Y67         LUT6 (Prop_lut6_I5_O)        0.045    -0.354 r  design_1_i/ScreenBufferMem_0/inst/rMem[435][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    design_1_i/ScreenBufferMem_0/inst/rMem[435][6]_i_1_n_0
    SLICE_X85Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.844    -0.896    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]/C
                         clock pessimism              0.241    -0.654    
    SLICE_X85Y67         FDRE (Hold_fdre_C_D)         0.091    -0.563    design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.548    -0.683    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.542 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]/Q
                         net (fo=2, routed)           0.115    -0.427    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[544][6]
    SLICE_X51Y84         LUT6 (Prop_lut6_I5_O)        0.045    -0.382 r  design_1_i/ScreenBufferMem_0/inst/rMem[544][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.382    design_1_i/ScreenBufferMem_0/inst/rMem[544][6]_i_1_n_0
    SLICE_X51Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.814    -0.926    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]/C
                         clock pessimism              0.242    -0.683    
    SLICE_X51Y84         FDRE (Hold_fdre_C_D)         0.091    -0.592    design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.575%)  route 0.116ns (38.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.569    -0.662    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]/Q
                         net (fo=2, routed)           0.116    -0.405    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[499][8]
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.045    -0.360 r  design_1_i/ScreenBufferMem_0/inst/rMem[499][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    design_1_i/ScreenBufferMem_0/inst/rMem[499][8]_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.835    -0.905    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]/C
                         clock pessimism              0.242    -0.662    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.091    -0.571    design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.583    -0.648    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y53         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]/Q
                         net (fo=2, routed)           0.117    -0.390    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[254][10]
    SLICE_X83Y53         LUT6 (Prop_lut6_I5_O)        0.045    -0.345 r  design_1_i/ScreenBufferMem_0/inst/rMem[254][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    design_1_i/ScreenBufferMem_0/inst/rMem[254][10]_i_1_n_0
    SLICE_X83Y53         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.852    -0.888    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y53         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]/C
                         clock pessimism              0.239    -0.648    
    SLICE_X83Y53         FDRE (Hold_fdre_C_D)         0.092    -0.556    design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.631    -0.600    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X107Y84        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]/Q
                         net (fo=2, routed)           0.117    -0.342    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[367][0]
    SLICE_X107Y84        LUT5 (Prop_lut5_I4_O)        0.045    -0.297 r  design_1_i/ScreenBufferMem_0/inst/rMem[367][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    design_1_i/ScreenBufferMem_0/inst/rMem[367][0]_i_1_n_0
    SLICE_X107Y84        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.899    -0.841    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X107Y84        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X107Y84        FDRE (Hold_fdre_C_D)         0.092    -0.508    design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.565    -0.666    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X57Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.525 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]/Q
                         net (fo=2, routed)           0.117    -0.408    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[508][11]
    SLICE_X57Y76         LUT5 (Prop_lut5_I4_O)        0.045    -0.363 r  design_1_i/ScreenBufferMem_0/inst/rMem[508][11]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    design_1_i/ScreenBufferMem_0/inst/rMem[508][11]_i_1_n_0
    SLICE_X57Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.832    -0.908    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X57Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]/C
                         clock pessimism              0.241    -0.666    
    SLICE_X57Y76         FDRE (Hold_fdre_C_D)         0.092    -0.574    design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.578    -0.653    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y92         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]/Q
                         net (fo=2, routed)           0.117    -0.395    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[570][8]
    SLICE_X67Y92         LUT6 (Prop_lut6_I5_O)        0.045    -0.350 r  design_1_i/ScreenBufferMem_0/inst/rMem[570][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    design_1_i/ScreenBufferMem_0/inst/rMem[570][8]_i_1_n_0
    SLICE_X67Y92         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.847    -0.893    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y92         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]/C
                         clock pessimism              0.239    -0.653    
    SLICE_X67Y92         FDRE (Hold_fdre_C_D)         0.092    -0.561    design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.570    -0.661    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y82         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.520 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]/Q
                         net (fo=2, routed)           0.117    -0.403    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[556][0]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.045    -0.358 r  design_1_i/ScreenBufferMem_0/inst/rMem[556][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    design_1_i/ScreenBufferMem_0/inst/rMem[556][0]_i_1_n_0
    SLICE_X55Y82         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.837    -0.903    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y82         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]/C
                         clock pessimism              0.241    -0.661    
    SLICE_X55Y82         FDRE (Hold_fdre_C_D)         0.092    -0.569    design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.632    -0.599    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X111Y84        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]/Q
                         net (fo=2, routed)           0.116    -0.342    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[354][6]
    SLICE_X111Y84        LUT6 (Prop_lut6_I5_O)        0.045    -0.297 r  design_1_i/ScreenBufferMem_0/inst/rMem[354][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    design_1_i/ScreenBufferMem_0/inst/rMem[354][6]_i_1_n_0
    SLICE_X111Y84        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.902    -0.838    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X111Y84        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X111Y84        FDRE (Hold_fdre_C_D)         0.091    -0.508    design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.569    -0.662    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]/Q
                         net (fo=2, routed)           0.116    -0.405    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[392][7]
    SLICE_X59Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.360 r  design_1_i/ScreenBufferMem_0/inst/rMem[392][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    design_1_i/ScreenBufferMem_0/inst/rMem[392][7]_i_1_n_0
    SLICE_X59Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.837    -0.903    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]/C
                         clock pessimism              0.240    -0.662    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.091    -0.571    design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y16     design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y15     design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X80Y34     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X83Y36     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X88Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y34     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X92Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y35     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y33     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y34     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X94Y33     design_1_i/ScreenBufferMem_0/inst/rMem_reg[129][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y34     design_1_i/ScreenBufferMem_0/inst/rMem_reg[129][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y51    design_1_i/ScreenBufferMem_0/inst/rMem_reg[203][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y50    design_1_i/ScreenBufferMem_0/inst/rMem_reg[203][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y48     design_1_i/ScreenBufferMem_0/inst/rMem_reg[203][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X97Y49     design_1_i/ScreenBufferMem_0/inst/rMem_reg[203][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y34     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y32     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y32     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y33     design_1_i/ScreenBufferMem_0/inst/rMem_reg[129][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y32     design_1_i/ScreenBufferMem_0/inst/rMem_reg[129][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y43     design_1_i/ScreenBufferMem_0/inst/rMem_reg[27][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y45     design_1_i/ScreenBufferMem_0/inst/rMem_reg[27][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y44     design_1_i/ScreenBufferMem_0/inst/rMem_reg[27][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y44     design_1_i/ScreenBufferMem_0/inst/rMem_reg[27][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       19.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.879ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[491][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.561ns  (logic 1.061ns (5.424%)  route 18.500ns (94.576%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.713ns = ( 38.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        16.197    18.432    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X52Y68         LUT4 (Prop_lut4_I0_O)        0.327    18.759 r  design_1_i/ScreenBufferMem_0/inst/rMem[491][7]_i_1/O
                         net (fo=1, routed)           0.000    18.759    design_1_i/ScreenBufferMem_0/inst/rMem[491][7]_i_1_n_0
    SLICE_X52Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[491][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.456    38.287    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X52Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[491][7]/C
                         clock pessimism              0.466    38.753    
                         clock uncertainty           -0.147    38.606    
    SLICE_X52Y68         FDRE (Setup_fdre_C_D)        0.032    38.638    design_1_i/ScreenBufferMem_0/inst/rMem_reg[491][7]
  -------------------------------------------------------------------
                         required time                         38.638    
                         arrival time                         -18.759    
  -------------------------------------------------------------------
                         slack                                 19.879    

Slack (MET) :             19.880ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[488][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.560ns  (logic 1.061ns (5.424%)  route 18.499ns (94.576%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.713ns = ( 38.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        16.196    18.430    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X52Y68         LUT4 (Prop_lut4_I0_O)        0.327    18.757 r  design_1_i/ScreenBufferMem_0/inst/rMem[488][7]_i_1/O
                         net (fo=1, routed)           0.000    18.757    design_1_i/ScreenBufferMem_0/inst/rMem[488][7]_i_1_n_0
    SLICE_X52Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[488][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.456    38.287    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X52Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[488][7]/C
                         clock pessimism              0.466    38.753    
                         clock uncertainty           -0.147    38.606    
    SLICE_X52Y68         FDRE (Setup_fdre_C_D)        0.031    38.637    design_1_i/ScreenBufferMem_0/inst/rMem_reg[488][7]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                         -18.757    
  -------------------------------------------------------------------
                         slack                                 19.880    

Slack (MET) :             20.043ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.399ns  (logic 1.061ns (5.469%)  route 18.338ns (94.531%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 38.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        16.035    18.269    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.327    18.596 r  design_1_i/ScreenBufferMem_0/inst/rMem[484][7]_i_1/O
                         net (fo=1, routed)           0.000    18.596    design_1_i/ScreenBufferMem_0/inst/rMem[484][7]_i_1_n_0
    SLICE_X53Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.458    38.289    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X53Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][7]/C
                         clock pessimism              0.466    38.755    
                         clock uncertainty           -0.147    38.608    
    SLICE_X53Y67         FDRE (Setup_fdre_C_D)        0.031    38.639    design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][7]
  -------------------------------------------------------------------
                         required time                         38.639    
                         arrival time                         -18.596    
  -------------------------------------------------------------------
                         slack                                 20.043    

Slack (MET) :             20.270ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[487][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.170ns  (logic 1.061ns (5.535%)  route 18.109ns (94.465%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.713ns = ( 38.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.806    18.040    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X52Y68         LUT6 (Prop_lut6_I1_O)        0.327    18.367 r  design_1_i/ScreenBufferMem_0/inst/rMem[487][7]_i_1/O
                         net (fo=1, routed)           0.000    18.367    design_1_i/ScreenBufferMem_0/inst/rMem[487][7]_i_1_n_0
    SLICE_X52Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[487][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.456    38.287    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X52Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[487][7]/C
                         clock pessimism              0.466    38.753    
                         clock uncertainty           -0.147    38.606    
    SLICE_X52Y68         FDRE (Setup_fdre_C_D)        0.031    38.637    design_1_i/ScreenBufferMem_0/inst/rMem_reg[487][7]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                         -18.367    
  -------------------------------------------------------------------
                         slack                                 20.270    

Slack (MET) :             20.274ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[480][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.166ns  (logic 1.061ns (5.536%)  route 18.105ns (94.464%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 38.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.802    18.036    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.327    18.363 r  design_1_i/ScreenBufferMem_0/inst/rMem[480][7]_i_1/O
                         net (fo=1, routed)           0.000    18.363    design_1_i/ScreenBufferMem_0/inst/rMem[480][7]_i_1_n_0
    SLICE_X53Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[480][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.458    38.289    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X53Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[480][7]/C
                         clock pessimism              0.466    38.755    
                         clock uncertainty           -0.147    38.608    
    SLICE_X53Y67         FDRE (Setup_fdre_C_D)        0.029    38.637    design_1_i/ScreenBufferMem_0/inst/rMem_reg[480][7]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                         -18.363    
  -------------------------------------------------------------------
                         slack                                 20.274    

Slack (MET) :             20.411ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.028ns  (logic 1.061ns (5.576%)  route 17.967ns (94.424%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 38.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.664    17.899    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.327    18.226 r  design_1_i/ScreenBufferMem_0/inst/rMem[482][7]_i_1/O
                         net (fo=1, routed)           0.000    18.226    design_1_i/ScreenBufferMem_0/inst/rMem[482][7]_i_1_n_0
    SLICE_X51Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.458    38.289    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][7]/C
                         clock pessimism              0.466    38.755    
                         clock uncertainty           -0.147    38.608    
    SLICE_X51Y67         FDRE (Setup_fdre_C_D)        0.029    38.637    design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][7]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                         -18.226    
  -------------------------------------------------------------------
                         slack                                 20.411    

Slack (MET) :             20.416ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.025ns  (logic 1.061ns (5.577%)  route 17.964ns (94.423%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 38.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.661    17.896    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.327    18.223 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][7]_i_1/O
                         net (fo=1, routed)           0.000    18.223    design_1_i/ScreenBufferMem_0/inst/rMem[485][7]_i_1_n_0
    SLICE_X51Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.458    38.289    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][7]/C
                         clock pessimism              0.466    38.755    
                         clock uncertainty           -0.147    38.608    
    SLICE_X51Y67         FDRE (Setup_fdre_C_D)        0.031    38.639    design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][7]
  -------------------------------------------------------------------
                         required time                         38.639    
                         arrival time                         -18.223    
  -------------------------------------------------------------------
                         slack                                 20.416    

Slack (MET) :             20.420ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[385][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.019ns  (logic 1.061ns (5.579%)  route 17.958ns (94.421%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.713ns = ( 38.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.656    17.890    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.327    18.217 r  design_1_i/ScreenBufferMem_0/inst/rMem[385][7]_i_1/O
                         net (fo=1, routed)           0.000    18.217    design_1_i/ScreenBufferMem_0/inst/rMem[385][7]_i_1_n_0
    SLICE_X51Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[385][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.456    38.287    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[385][7]/C
                         clock pessimism              0.466    38.753    
                         clock uncertainty           -0.147    38.606    
    SLICE_X51Y68         FDRE (Setup_fdre_C_D)        0.031    38.637    design_1_i/ScreenBufferMem_0/inst/rMem_reg[385][7]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                         -18.217    
  -------------------------------------------------------------------
                         slack                                 20.420    

Slack (MET) :             20.556ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[495][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.887ns  (logic 1.061ns (5.618%)  route 17.826ns (94.382%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 38.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.523    17.757    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.327    18.084 r  design_1_i/ScreenBufferMem_0/inst/rMem[495][7]_i_1/O
                         net (fo=1, routed)           0.000    18.084    design_1_i/ScreenBufferMem_0/inst/rMem[495][7]_i_1_n_0
    SLICE_X53Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[495][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.458    38.289    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X53Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[495][7]/C
                         clock pessimism              0.466    38.755    
                         clock uncertainty           -0.147    38.608    
    SLICE_X53Y67         FDRE (Setup_fdre_C_D)        0.032    38.640    design_1_i/ScreenBufferMem_0/inst/rMem_reg[495][7]
  -------------------------------------------------------------------
                         required time                         38.640    
                         arrival time                         -18.084    
  -------------------------------------------------------------------
                         slack                                 20.556    

Slack (MET) :             20.718ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[486][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.723ns  (logic 1.061ns (5.667%)  route 17.662ns (94.333%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 38.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.359    17.594    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X51Y67         LUT4 (Prop_lut4_I0_O)        0.327    17.921 r  design_1_i/ScreenBufferMem_0/inst/rMem[486][7]_i_1/O
                         net (fo=1, routed)           0.000    17.921    design_1_i/ScreenBufferMem_0/inst/rMem[486][7]_i_1_n_0
    SLICE_X51Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[486][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.458    38.289    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[486][7]/C
                         clock pessimism              0.466    38.755    
                         clock uncertainty           -0.147    38.608    
    SLICE_X51Y67         FDRE (Setup_fdre_C_D)        0.031    38.639    design_1_i/ScreenBufferMem_0/inst/rMem_reg[486][7]
  -------------------------------------------------------------------
                         required time                         38.639    
                         arrival time                         -17.921    
  -------------------------------------------------------------------
                         slack                                 20.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.577    -0.654    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]/Q
                         net (fo=2, routed)           0.114    -0.399    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[435][6]
    SLICE_X85Y67         LUT6 (Prop_lut6_I5_O)        0.045    -0.354 r  design_1_i/ScreenBufferMem_0/inst/rMem[435][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    design_1_i/ScreenBufferMem_0/inst/rMem[435][6]_i_1_n_0
    SLICE_X85Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.844    -0.896    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]/C
                         clock pessimism              0.241    -0.654    
    SLICE_X85Y67         FDRE (Hold_fdre_C_D)         0.091    -0.563    design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.548    -0.683    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.542 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]/Q
                         net (fo=2, routed)           0.115    -0.427    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[544][6]
    SLICE_X51Y84         LUT6 (Prop_lut6_I5_O)        0.045    -0.382 r  design_1_i/ScreenBufferMem_0/inst/rMem[544][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.382    design_1_i/ScreenBufferMem_0/inst/rMem[544][6]_i_1_n_0
    SLICE_X51Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.814    -0.926    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]/C
                         clock pessimism              0.242    -0.683    
    SLICE_X51Y84         FDRE (Hold_fdre_C_D)         0.091    -0.592    design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.575%)  route 0.116ns (38.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.569    -0.662    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]/Q
                         net (fo=2, routed)           0.116    -0.405    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[499][8]
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.045    -0.360 r  design_1_i/ScreenBufferMem_0/inst/rMem[499][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    design_1_i/ScreenBufferMem_0/inst/rMem[499][8]_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.835    -0.905    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]/C
                         clock pessimism              0.242    -0.662    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.091    -0.571    design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.583    -0.648    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y53         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]/Q
                         net (fo=2, routed)           0.117    -0.390    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[254][10]
    SLICE_X83Y53         LUT6 (Prop_lut6_I5_O)        0.045    -0.345 r  design_1_i/ScreenBufferMem_0/inst/rMem[254][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    design_1_i/ScreenBufferMem_0/inst/rMem[254][10]_i_1_n_0
    SLICE_X83Y53         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.852    -0.888    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y53         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]/C
                         clock pessimism              0.239    -0.648    
    SLICE_X83Y53         FDRE (Hold_fdre_C_D)         0.092    -0.556    design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.631    -0.600    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X107Y84        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]/Q
                         net (fo=2, routed)           0.117    -0.342    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[367][0]
    SLICE_X107Y84        LUT5 (Prop_lut5_I4_O)        0.045    -0.297 r  design_1_i/ScreenBufferMem_0/inst/rMem[367][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    design_1_i/ScreenBufferMem_0/inst/rMem[367][0]_i_1_n_0
    SLICE_X107Y84        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.899    -0.841    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X107Y84        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X107Y84        FDRE (Hold_fdre_C_D)         0.092    -0.508    design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.565    -0.666    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X57Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.525 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]/Q
                         net (fo=2, routed)           0.117    -0.408    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[508][11]
    SLICE_X57Y76         LUT5 (Prop_lut5_I4_O)        0.045    -0.363 r  design_1_i/ScreenBufferMem_0/inst/rMem[508][11]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    design_1_i/ScreenBufferMem_0/inst/rMem[508][11]_i_1_n_0
    SLICE_X57Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.832    -0.908    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X57Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]/C
                         clock pessimism              0.241    -0.666    
    SLICE_X57Y76         FDRE (Hold_fdre_C_D)         0.092    -0.574    design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.578    -0.653    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y92         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]/Q
                         net (fo=2, routed)           0.117    -0.395    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[570][8]
    SLICE_X67Y92         LUT6 (Prop_lut6_I5_O)        0.045    -0.350 r  design_1_i/ScreenBufferMem_0/inst/rMem[570][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    design_1_i/ScreenBufferMem_0/inst/rMem[570][8]_i_1_n_0
    SLICE_X67Y92         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.847    -0.893    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y92         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]/C
                         clock pessimism              0.239    -0.653    
    SLICE_X67Y92         FDRE (Hold_fdre_C_D)         0.092    -0.561    design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.570    -0.661    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y82         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.520 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]/Q
                         net (fo=2, routed)           0.117    -0.403    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[556][0]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.045    -0.358 r  design_1_i/ScreenBufferMem_0/inst/rMem[556][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    design_1_i/ScreenBufferMem_0/inst/rMem[556][0]_i_1_n_0
    SLICE_X55Y82         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.837    -0.903    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y82         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]/C
                         clock pessimism              0.241    -0.661    
    SLICE_X55Y82         FDRE (Hold_fdre_C_D)         0.092    -0.569    design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.632    -0.599    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X111Y84        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]/Q
                         net (fo=2, routed)           0.116    -0.342    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[354][6]
    SLICE_X111Y84        LUT6 (Prop_lut6_I5_O)        0.045    -0.297 r  design_1_i/ScreenBufferMem_0/inst/rMem[354][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    design_1_i/ScreenBufferMem_0/inst/rMem[354][6]_i_1_n_0
    SLICE_X111Y84        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.902    -0.838    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X111Y84        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X111Y84        FDRE (Hold_fdre_C_D)         0.091    -0.508    design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.569    -0.662    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]/Q
                         net (fo=2, routed)           0.116    -0.405    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[392][7]
    SLICE_X59Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.360 r  design_1_i/ScreenBufferMem_0/inst/rMem[392][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    design_1_i/ScreenBufferMem_0/inst/rMem[392][7]_i_1_n_0
    SLICE_X59Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.837    -0.903    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]/C
                         clock pessimism              0.240    -0.662    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.091    -0.571    design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y16     design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y15     design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X80Y34     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X83Y36     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X88Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y34     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X92Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X97Y35     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y33     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y34     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X94Y33     design_1_i/ScreenBufferMem_0/inst/rMem_reg[129][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y34     design_1_i/ScreenBufferMem_0/inst/rMem_reg[129][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y51    design_1_i/ScreenBufferMem_0/inst/rMem_reg[203][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y50    design_1_i/ScreenBufferMem_0/inst/rMem_reg[203][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y48     design_1_i/ScreenBufferMem_0/inst/rMem_reg[203][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X97Y49     design_1_i/ScreenBufferMem_0/inst/rMem_reg[203][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y34     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y32     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y32     design_1_i/ScreenBufferMem_0/inst/rMem_reg[128][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y33     design_1_i/ScreenBufferMem_0/inst/rMem_reg[129][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y32     design_1_i/ScreenBufferMem_0/inst/rMem_reg[129][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y43     design_1_i/ScreenBufferMem_0/inst/rMem_reg[27][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y45     design_1_i/ScreenBufferMem_0/inst/rMem_reg[27][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y44     design_1_i/ScreenBufferMem_0/inst/rMem_reg[27][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y44     design_1_i/ScreenBufferMem_0/inst/rMem_reg[27][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       19.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.867ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[491][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.561ns  (logic 1.061ns (5.424%)  route 18.500ns (94.576%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.713ns = ( 38.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        16.197    18.432    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X52Y68         LUT4 (Prop_lut4_I0_O)        0.327    18.759 r  design_1_i/ScreenBufferMem_0/inst/rMem[491][7]_i_1/O
                         net (fo=1, routed)           0.000    18.759    design_1_i/ScreenBufferMem_0/inst/rMem[491][7]_i_1_n_0
    SLICE_X52Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[491][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.456    38.287    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X52Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[491][7]/C
                         clock pessimism              0.466    38.753    
                         clock uncertainty           -0.160    38.593    
    SLICE_X52Y68         FDRE (Setup_fdre_C_D)        0.032    38.625    design_1_i/ScreenBufferMem_0/inst/rMem_reg[491][7]
  -------------------------------------------------------------------
                         required time                         38.625    
                         arrival time                         -18.759    
  -------------------------------------------------------------------
                         slack                                 19.867    

Slack (MET) :             19.867ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[488][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.560ns  (logic 1.061ns (5.424%)  route 18.499ns (94.576%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.713ns = ( 38.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        16.196    18.430    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X52Y68         LUT4 (Prop_lut4_I0_O)        0.327    18.757 r  design_1_i/ScreenBufferMem_0/inst/rMem[488][7]_i_1/O
                         net (fo=1, routed)           0.000    18.757    design_1_i/ScreenBufferMem_0/inst/rMem[488][7]_i_1_n_0
    SLICE_X52Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[488][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.456    38.287    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X52Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[488][7]/C
                         clock pessimism              0.466    38.753    
                         clock uncertainty           -0.160    38.593    
    SLICE_X52Y68         FDRE (Setup_fdre_C_D)        0.031    38.624    design_1_i/ScreenBufferMem_0/inst/rMem_reg[488][7]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                         -18.757    
  -------------------------------------------------------------------
                         slack                                 19.867    

Slack (MET) :             20.030ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.399ns  (logic 1.061ns (5.469%)  route 18.338ns (94.531%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 38.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        16.035    18.269    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.327    18.596 r  design_1_i/ScreenBufferMem_0/inst/rMem[484][7]_i_1/O
                         net (fo=1, routed)           0.000    18.596    design_1_i/ScreenBufferMem_0/inst/rMem[484][7]_i_1_n_0
    SLICE_X53Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.458    38.289    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X53Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][7]/C
                         clock pessimism              0.466    38.755    
                         clock uncertainty           -0.160    38.595    
    SLICE_X53Y67         FDRE (Setup_fdre_C_D)        0.031    38.626    design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][7]
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                         -18.596    
  -------------------------------------------------------------------
                         slack                                 20.030    

Slack (MET) :             20.257ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[487][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.170ns  (logic 1.061ns (5.535%)  route 18.109ns (94.465%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.713ns = ( 38.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.806    18.040    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X52Y68         LUT6 (Prop_lut6_I1_O)        0.327    18.367 r  design_1_i/ScreenBufferMem_0/inst/rMem[487][7]_i_1/O
                         net (fo=1, routed)           0.000    18.367    design_1_i/ScreenBufferMem_0/inst/rMem[487][7]_i_1_n_0
    SLICE_X52Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[487][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.456    38.287    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X52Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[487][7]/C
                         clock pessimism              0.466    38.753    
                         clock uncertainty           -0.160    38.593    
    SLICE_X52Y68         FDRE (Setup_fdre_C_D)        0.031    38.624    design_1_i/ScreenBufferMem_0/inst/rMem_reg[487][7]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                         -18.367    
  -------------------------------------------------------------------
                         slack                                 20.257    

Slack (MET) :             20.261ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[480][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.166ns  (logic 1.061ns (5.536%)  route 18.105ns (94.464%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 38.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.802    18.036    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.327    18.363 r  design_1_i/ScreenBufferMem_0/inst/rMem[480][7]_i_1/O
                         net (fo=1, routed)           0.000    18.363    design_1_i/ScreenBufferMem_0/inst/rMem[480][7]_i_1_n_0
    SLICE_X53Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[480][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.458    38.289    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X53Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[480][7]/C
                         clock pessimism              0.466    38.755    
                         clock uncertainty           -0.160    38.595    
    SLICE_X53Y67         FDRE (Setup_fdre_C_D)        0.029    38.624    design_1_i/ScreenBufferMem_0/inst/rMem_reg[480][7]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                         -18.363    
  -------------------------------------------------------------------
                         slack                                 20.261    

Slack (MET) :             20.399ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.028ns  (logic 1.061ns (5.576%)  route 17.967ns (94.424%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 38.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.664    17.899    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.327    18.226 r  design_1_i/ScreenBufferMem_0/inst/rMem[482][7]_i_1/O
                         net (fo=1, routed)           0.000    18.226    design_1_i/ScreenBufferMem_0/inst/rMem[482][7]_i_1_n_0
    SLICE_X51Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.458    38.289    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][7]/C
                         clock pessimism              0.466    38.755    
                         clock uncertainty           -0.160    38.595    
    SLICE_X51Y67         FDRE (Setup_fdre_C_D)        0.029    38.624    design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][7]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                         -18.226    
  -------------------------------------------------------------------
                         slack                                 20.399    

Slack (MET) :             20.404ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.025ns  (logic 1.061ns (5.577%)  route 17.964ns (94.423%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 38.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.661    17.896    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.327    18.223 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][7]_i_1/O
                         net (fo=1, routed)           0.000    18.223    design_1_i/ScreenBufferMem_0/inst/rMem[485][7]_i_1_n_0
    SLICE_X51Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.458    38.289    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][7]/C
                         clock pessimism              0.466    38.755    
                         clock uncertainty           -0.160    38.595    
    SLICE_X51Y67         FDRE (Setup_fdre_C_D)        0.031    38.626    design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][7]
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                         -18.223    
  -------------------------------------------------------------------
                         slack                                 20.404    

Slack (MET) :             20.407ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[385][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.019ns  (logic 1.061ns (5.579%)  route 17.958ns (94.421%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.713ns = ( 38.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.656    17.890    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.327    18.217 r  design_1_i/ScreenBufferMem_0/inst/rMem[385][7]_i_1/O
                         net (fo=1, routed)           0.000    18.217    design_1_i/ScreenBufferMem_0/inst/rMem[385][7]_i_1_n_0
    SLICE_X51Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[385][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.456    38.287    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[385][7]/C
                         clock pessimism              0.466    38.753    
                         clock uncertainty           -0.160    38.593    
    SLICE_X51Y68         FDRE (Setup_fdre_C_D)        0.031    38.624    design_1_i/ScreenBufferMem_0/inst/rMem_reg[385][7]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                         -18.217    
  -------------------------------------------------------------------
                         slack                                 20.407    

Slack (MET) :             20.543ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[495][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.887ns  (logic 1.061ns (5.618%)  route 17.826ns (94.382%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 38.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.523    17.757    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.327    18.084 r  design_1_i/ScreenBufferMem_0/inst/rMem[495][7]_i_1/O
                         net (fo=1, routed)           0.000    18.084    design_1_i/ScreenBufferMem_0/inst/rMem[495][7]_i_1_n_0
    SLICE_X53Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[495][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.458    38.289    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X53Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[495][7]/C
                         clock pessimism              0.466    38.755    
                         clock uncertainty           -0.160    38.595    
    SLICE_X53Y67         FDRE (Setup_fdre_C_D)        0.032    38.627    design_1_i/ScreenBufferMem_0/inst/rMem_reg[495][7]
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                         -18.084    
  -------------------------------------------------------------------
                         slack                                 20.543    

Slack (MET) :             20.705ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[486][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.723ns  (logic 1.061ns (5.667%)  route 17.662ns (94.333%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 38.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.359    17.594    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X51Y67         LUT4 (Prop_lut4_I0_O)        0.327    17.921 r  design_1_i/ScreenBufferMem_0/inst/rMem[486][7]_i_1/O
                         net (fo=1, routed)           0.000    17.921    design_1_i/ScreenBufferMem_0/inst/rMem[486][7]_i_1_n_0
    SLICE_X51Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[486][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.458    38.289    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[486][7]/C
                         clock pessimism              0.466    38.755    
                         clock uncertainty           -0.160    38.595    
    SLICE_X51Y67         FDRE (Setup_fdre_C_D)        0.031    38.626    design_1_i/ScreenBufferMem_0/inst/rMem_reg[486][7]
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                         -17.921    
  -------------------------------------------------------------------
                         slack                                 20.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.577    -0.654    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]/Q
                         net (fo=2, routed)           0.114    -0.399    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[435][6]
    SLICE_X85Y67         LUT6 (Prop_lut6_I5_O)        0.045    -0.354 r  design_1_i/ScreenBufferMem_0/inst/rMem[435][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    design_1_i/ScreenBufferMem_0/inst/rMem[435][6]_i_1_n_0
    SLICE_X85Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.844    -0.896    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]/C
                         clock pessimism              0.241    -0.654    
                         clock uncertainty            0.160    -0.494    
    SLICE_X85Y67         FDRE (Hold_fdre_C_D)         0.091    -0.403    design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.548    -0.683    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.542 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]/Q
                         net (fo=2, routed)           0.115    -0.427    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[544][6]
    SLICE_X51Y84         LUT6 (Prop_lut6_I5_O)        0.045    -0.382 r  design_1_i/ScreenBufferMem_0/inst/rMem[544][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.382    design_1_i/ScreenBufferMem_0/inst/rMem[544][6]_i_1_n_0
    SLICE_X51Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.814    -0.926    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]/C
                         clock pessimism              0.242    -0.683    
                         clock uncertainty            0.160    -0.523    
    SLICE_X51Y84         FDRE (Hold_fdre_C_D)         0.091    -0.432    design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.575%)  route 0.116ns (38.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.569    -0.662    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]/Q
                         net (fo=2, routed)           0.116    -0.405    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[499][8]
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.045    -0.360 r  design_1_i/ScreenBufferMem_0/inst/rMem[499][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    design_1_i/ScreenBufferMem_0/inst/rMem[499][8]_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.835    -0.905    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]/C
                         clock pessimism              0.242    -0.662    
                         clock uncertainty            0.160    -0.502    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.091    -0.411    design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.583    -0.648    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y53         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]/Q
                         net (fo=2, routed)           0.117    -0.390    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[254][10]
    SLICE_X83Y53         LUT6 (Prop_lut6_I5_O)        0.045    -0.345 r  design_1_i/ScreenBufferMem_0/inst/rMem[254][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    design_1_i/ScreenBufferMem_0/inst/rMem[254][10]_i_1_n_0
    SLICE_X83Y53         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.852    -0.888    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y53         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]/C
                         clock pessimism              0.239    -0.648    
                         clock uncertainty            0.160    -0.488    
    SLICE_X83Y53         FDRE (Hold_fdre_C_D)         0.092    -0.396    design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.631    -0.600    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X107Y84        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]/Q
                         net (fo=2, routed)           0.117    -0.342    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[367][0]
    SLICE_X107Y84        LUT5 (Prop_lut5_I4_O)        0.045    -0.297 r  design_1_i/ScreenBufferMem_0/inst/rMem[367][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    design_1_i/ScreenBufferMem_0/inst/rMem[367][0]_i_1_n_0
    SLICE_X107Y84        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.899    -0.841    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X107Y84        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.160    -0.440    
    SLICE_X107Y84        FDRE (Hold_fdre_C_D)         0.092    -0.348    design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.565    -0.666    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X57Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.525 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]/Q
                         net (fo=2, routed)           0.117    -0.408    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[508][11]
    SLICE_X57Y76         LUT5 (Prop_lut5_I4_O)        0.045    -0.363 r  design_1_i/ScreenBufferMem_0/inst/rMem[508][11]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    design_1_i/ScreenBufferMem_0/inst/rMem[508][11]_i_1_n_0
    SLICE_X57Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.832    -0.908    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X57Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]/C
                         clock pessimism              0.241    -0.666    
                         clock uncertainty            0.160    -0.506    
    SLICE_X57Y76         FDRE (Hold_fdre_C_D)         0.092    -0.414    design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.578    -0.653    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y92         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]/Q
                         net (fo=2, routed)           0.117    -0.395    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[570][8]
    SLICE_X67Y92         LUT6 (Prop_lut6_I5_O)        0.045    -0.350 r  design_1_i/ScreenBufferMem_0/inst/rMem[570][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    design_1_i/ScreenBufferMem_0/inst/rMem[570][8]_i_1_n_0
    SLICE_X67Y92         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.847    -0.893    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y92         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]/C
                         clock pessimism              0.239    -0.653    
                         clock uncertainty            0.160    -0.493    
    SLICE_X67Y92         FDRE (Hold_fdre_C_D)         0.092    -0.401    design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.570    -0.661    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y82         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.520 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]/Q
                         net (fo=2, routed)           0.117    -0.403    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[556][0]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.045    -0.358 r  design_1_i/ScreenBufferMem_0/inst/rMem[556][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    design_1_i/ScreenBufferMem_0/inst/rMem[556][0]_i_1_n_0
    SLICE_X55Y82         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.837    -0.903    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y82         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]/C
                         clock pessimism              0.241    -0.661    
                         clock uncertainty            0.160    -0.501    
    SLICE_X55Y82         FDRE (Hold_fdre_C_D)         0.092    -0.409    design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.632    -0.599    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X111Y84        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]/Q
                         net (fo=2, routed)           0.116    -0.342    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[354][6]
    SLICE_X111Y84        LUT6 (Prop_lut6_I5_O)        0.045    -0.297 r  design_1_i/ScreenBufferMem_0/inst/rMem[354][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    design_1_i/ScreenBufferMem_0/inst/rMem[354][6]_i_1_n_0
    SLICE_X111Y84        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.902    -0.838    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X111Y84        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.160    -0.439    
    SLICE_X111Y84        FDRE (Hold_fdre_C_D)         0.091    -0.348    design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.569    -0.662    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]/Q
                         net (fo=2, routed)           0.116    -0.405    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[392][7]
    SLICE_X59Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.360 r  design_1_i/ScreenBufferMem_0/inst/rMem[392][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    design_1_i/ScreenBufferMem_0/inst/rMem[392][7]_i_1_n_0
    SLICE_X59Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.837    -0.903    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]/C
                         clock pessimism              0.240    -0.662    
                         clock uncertainty            0.160    -0.502    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.091    -0.411    design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       19.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.867ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[491][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.561ns  (logic 1.061ns (5.424%)  route 18.500ns (94.576%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.713ns = ( 38.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        16.197    18.432    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X52Y68         LUT4 (Prop_lut4_I0_O)        0.327    18.759 r  design_1_i/ScreenBufferMem_0/inst/rMem[491][7]_i_1/O
                         net (fo=1, routed)           0.000    18.759    design_1_i/ScreenBufferMem_0/inst/rMem[491][7]_i_1_n_0
    SLICE_X52Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[491][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.456    38.287    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X52Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[491][7]/C
                         clock pessimism              0.466    38.753    
                         clock uncertainty           -0.160    38.593    
    SLICE_X52Y68         FDRE (Setup_fdre_C_D)        0.032    38.625    design_1_i/ScreenBufferMem_0/inst/rMem_reg[491][7]
  -------------------------------------------------------------------
                         required time                         38.625    
                         arrival time                         -18.759    
  -------------------------------------------------------------------
                         slack                                 19.867    

Slack (MET) :             19.867ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[488][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.560ns  (logic 1.061ns (5.424%)  route 18.499ns (94.576%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.713ns = ( 38.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        16.196    18.430    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X52Y68         LUT4 (Prop_lut4_I0_O)        0.327    18.757 r  design_1_i/ScreenBufferMem_0/inst/rMem[488][7]_i_1/O
                         net (fo=1, routed)           0.000    18.757    design_1_i/ScreenBufferMem_0/inst/rMem[488][7]_i_1_n_0
    SLICE_X52Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[488][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.456    38.287    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X52Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[488][7]/C
                         clock pessimism              0.466    38.753    
                         clock uncertainty           -0.160    38.593    
    SLICE_X52Y68         FDRE (Setup_fdre_C_D)        0.031    38.624    design_1_i/ScreenBufferMem_0/inst/rMem_reg[488][7]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                         -18.757    
  -------------------------------------------------------------------
                         slack                                 19.867    

Slack (MET) :             20.030ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.399ns  (logic 1.061ns (5.469%)  route 18.338ns (94.531%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 38.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        16.035    18.269    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.327    18.596 r  design_1_i/ScreenBufferMem_0/inst/rMem[484][7]_i_1/O
                         net (fo=1, routed)           0.000    18.596    design_1_i/ScreenBufferMem_0/inst/rMem[484][7]_i_1_n_0
    SLICE_X53Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.458    38.289    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X53Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][7]/C
                         clock pessimism              0.466    38.755    
                         clock uncertainty           -0.160    38.595    
    SLICE_X53Y67         FDRE (Setup_fdre_C_D)        0.031    38.626    design_1_i/ScreenBufferMem_0/inst/rMem_reg[484][7]
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                         -18.596    
  -------------------------------------------------------------------
                         slack                                 20.030    

Slack (MET) :             20.257ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[487][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.170ns  (logic 1.061ns (5.535%)  route 18.109ns (94.465%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.713ns = ( 38.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.806    18.040    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X52Y68         LUT6 (Prop_lut6_I1_O)        0.327    18.367 r  design_1_i/ScreenBufferMem_0/inst/rMem[487][7]_i_1/O
                         net (fo=1, routed)           0.000    18.367    design_1_i/ScreenBufferMem_0/inst/rMem[487][7]_i_1_n_0
    SLICE_X52Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[487][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.456    38.287    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X52Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[487][7]/C
                         clock pessimism              0.466    38.753    
                         clock uncertainty           -0.160    38.593    
    SLICE_X52Y68         FDRE (Setup_fdre_C_D)        0.031    38.624    design_1_i/ScreenBufferMem_0/inst/rMem_reg[487][7]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                         -18.367    
  -------------------------------------------------------------------
                         slack                                 20.257    

Slack (MET) :             20.261ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[480][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.166ns  (logic 1.061ns (5.536%)  route 18.105ns (94.464%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 38.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.802    18.036    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.327    18.363 r  design_1_i/ScreenBufferMem_0/inst/rMem[480][7]_i_1/O
                         net (fo=1, routed)           0.000    18.363    design_1_i/ScreenBufferMem_0/inst/rMem[480][7]_i_1_n_0
    SLICE_X53Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[480][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.458    38.289    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X53Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[480][7]/C
                         clock pessimism              0.466    38.755    
                         clock uncertainty           -0.160    38.595    
    SLICE_X53Y67         FDRE (Setup_fdre_C_D)        0.029    38.624    design_1_i/ScreenBufferMem_0/inst/rMem_reg[480][7]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                         -18.363    
  -------------------------------------------------------------------
                         slack                                 20.261    

Slack (MET) :             20.399ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.028ns  (logic 1.061ns (5.576%)  route 17.967ns (94.424%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 38.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.664    17.899    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.327    18.226 r  design_1_i/ScreenBufferMem_0/inst/rMem[482][7]_i_1/O
                         net (fo=1, routed)           0.000    18.226    design_1_i/ScreenBufferMem_0/inst/rMem[482][7]_i_1_n_0
    SLICE_X51Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.458    38.289    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][7]/C
                         clock pessimism              0.466    38.755    
                         clock uncertainty           -0.160    38.595    
    SLICE_X51Y67         FDRE (Setup_fdre_C_D)        0.029    38.624    design_1_i/ScreenBufferMem_0/inst/rMem_reg[482][7]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                         -18.226    
  -------------------------------------------------------------------
                         slack                                 20.399    

Slack (MET) :             20.404ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.025ns  (logic 1.061ns (5.577%)  route 17.964ns (94.423%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 38.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.661    17.896    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.327    18.223 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][7]_i_1/O
                         net (fo=1, routed)           0.000    18.223    design_1_i/ScreenBufferMem_0/inst/rMem[485][7]_i_1_n_0
    SLICE_X51Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.458    38.289    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][7]/C
                         clock pessimism              0.466    38.755    
                         clock uncertainty           -0.160    38.595    
    SLICE_X51Y67         FDRE (Setup_fdre_C_D)        0.031    38.626    design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][7]
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                         -18.223    
  -------------------------------------------------------------------
                         slack                                 20.404    

Slack (MET) :             20.407ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[385][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.019ns  (logic 1.061ns (5.579%)  route 17.958ns (94.421%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.713ns = ( 38.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.656    17.890    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.327    18.217 r  design_1_i/ScreenBufferMem_0/inst/rMem[385][7]_i_1/O
                         net (fo=1, routed)           0.000    18.217    design_1_i/ScreenBufferMem_0/inst/rMem[385][7]_i_1_n_0
    SLICE_X51Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[385][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.456    38.287    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y68         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[385][7]/C
                         clock pessimism              0.466    38.753    
                         clock uncertainty           -0.160    38.593    
    SLICE_X51Y68         FDRE (Setup_fdre_C_D)        0.031    38.624    design_1_i/ScreenBufferMem_0/inst/rMem_reg[385][7]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                         -18.217    
  -------------------------------------------------------------------
                         slack                                 20.407    

Slack (MET) :             20.543ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[495][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.887ns  (logic 1.061ns (5.618%)  route 17.826ns (94.382%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 38.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.523    17.757    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.327    18.084 r  design_1_i/ScreenBufferMem_0/inst/rMem[495][7]_i_1/O
                         net (fo=1, routed)           0.000    18.084    design_1_i/ScreenBufferMem_0/inst/rMem[495][7]_i_1_n_0
    SLICE_X53Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[495][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.458    38.289    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X53Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[495][7]/C
                         clock pessimism              0.466    38.755    
                         clock uncertainty           -0.160    38.595    
    SLICE_X53Y67         FDRE (Setup_fdre_C_D)        0.032    38.627    design_1_i/ScreenBufferMem_0/inst/rMem_reg[495][7]
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                         -18.084    
  -------------------------------------------------------------------
                         slack                                 20.543    

Slack (MET) :             20.705ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[486][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.723ns  (logic 1.061ns (5.667%)  route 17.662ns (94.333%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 38.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.914    -0.802    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X87Y104        FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.346 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=18, routed)          1.449     1.103    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X86Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.227 f  design_1_i/num_capture_4bit_0/inst/oData[9]_INST_0_i_1/O
                         net (fo=5, routed)           0.853     2.081    design_1_i/num_capture_4bit_0/inst/rData1__1__0
    SLICE_X84Y100        LUT5 (Prop_lut5_I4_O)        0.154     2.235 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=600, routed)        15.359    17.594    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    SLICE_X51Y67         LUT4 (Prop_lut4_I0_O)        0.327    17.921 r  design_1_i/ScreenBufferMem_0/inst/rMem[486][7]_i_1/O
                         net (fo=1, routed)           0.000    17.921    design_1_i/ScreenBufferMem_0/inst/rMem[486][7]_i_1_n_0
    SLICE_X51Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[486][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        1.458    38.289    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[486][7]/C
                         clock pessimism              0.466    38.755    
                         clock uncertainty           -0.160    38.595    
    SLICE_X51Y67         FDRE (Setup_fdre_C_D)        0.031    38.626    design_1_i/ScreenBufferMem_0/inst/rMem_reg[486][7]
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                         -17.921    
  -------------------------------------------------------------------
                         slack                                 20.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.577    -0.654    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]/Q
                         net (fo=2, routed)           0.114    -0.399    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[435][6]
    SLICE_X85Y67         LUT6 (Prop_lut6_I5_O)        0.045    -0.354 r  design_1_i/ScreenBufferMem_0/inst/rMem[435][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    design_1_i/ScreenBufferMem_0/inst/rMem[435][6]_i_1_n_0
    SLICE_X85Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.844    -0.896    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X85Y67         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]/C
                         clock pessimism              0.241    -0.654    
                         clock uncertainty            0.160    -0.494    
    SLICE_X85Y67         FDRE (Hold_fdre_C_D)         0.091    -0.403    design_1_i/ScreenBufferMem_0/inst/rMem_reg[435][6]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.548    -0.683    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.542 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]/Q
                         net (fo=2, routed)           0.115    -0.427    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[544][6]
    SLICE_X51Y84         LUT6 (Prop_lut6_I5_O)        0.045    -0.382 r  design_1_i/ScreenBufferMem_0/inst/rMem[544][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.382    design_1_i/ScreenBufferMem_0/inst/rMem[544][6]_i_1_n_0
    SLICE_X51Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.814    -0.926    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y84         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]/C
                         clock pessimism              0.242    -0.683    
                         clock uncertainty            0.160    -0.523    
    SLICE_X51Y84         FDRE (Hold_fdre_C_D)         0.091    -0.432    design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][6]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.575%)  route 0.116ns (38.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.569    -0.662    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]/Q
                         net (fo=2, routed)           0.116    -0.405    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[499][8]
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.045    -0.360 r  design_1_i/ScreenBufferMem_0/inst/rMem[499][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    design_1_i/ScreenBufferMem_0/inst/rMem[499][8]_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.835    -0.905    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]/C
                         clock pessimism              0.242    -0.662    
                         clock uncertainty            0.160    -0.502    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.091    -0.411    design_1_i/ScreenBufferMem_0/inst/rMem_reg[499][8]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.583    -0.648    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y53         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]/Q
                         net (fo=2, routed)           0.117    -0.390    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[254][10]
    SLICE_X83Y53         LUT6 (Prop_lut6_I5_O)        0.045    -0.345 r  design_1_i/ScreenBufferMem_0/inst/rMem[254][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    design_1_i/ScreenBufferMem_0/inst/rMem[254][10]_i_1_n_0
    SLICE_X83Y53         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.852    -0.888    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y53         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]/C
                         clock pessimism              0.239    -0.648    
                         clock uncertainty            0.160    -0.488    
    SLICE_X83Y53         FDRE (Hold_fdre_C_D)         0.092    -0.396    design_1_i/ScreenBufferMem_0/inst/rMem_reg[254][10]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.631    -0.600    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X107Y84        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]/Q
                         net (fo=2, routed)           0.117    -0.342    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[367][0]
    SLICE_X107Y84        LUT5 (Prop_lut5_I4_O)        0.045    -0.297 r  design_1_i/ScreenBufferMem_0/inst/rMem[367][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    design_1_i/ScreenBufferMem_0/inst/rMem[367][0]_i_1_n_0
    SLICE_X107Y84        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.899    -0.841    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X107Y84        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.160    -0.440    
    SLICE_X107Y84        FDRE (Hold_fdre_C_D)         0.092    -0.348    design_1_i/ScreenBufferMem_0/inst/rMem_reg[367][0]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.565    -0.666    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X57Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.525 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]/Q
                         net (fo=2, routed)           0.117    -0.408    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[508][11]
    SLICE_X57Y76         LUT5 (Prop_lut5_I4_O)        0.045    -0.363 r  design_1_i/ScreenBufferMem_0/inst/rMem[508][11]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    design_1_i/ScreenBufferMem_0/inst/rMem[508][11]_i_1_n_0
    SLICE_X57Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.832    -0.908    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X57Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]/C
                         clock pessimism              0.241    -0.666    
                         clock uncertainty            0.160    -0.506    
    SLICE_X57Y76         FDRE (Hold_fdre_C_D)         0.092    -0.414    design_1_i/ScreenBufferMem_0/inst/rMem_reg[508][11]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.578    -0.653    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y92         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]/Q
                         net (fo=2, routed)           0.117    -0.395    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[570][8]
    SLICE_X67Y92         LUT6 (Prop_lut6_I5_O)        0.045    -0.350 r  design_1_i/ScreenBufferMem_0/inst/rMem[570][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    design_1_i/ScreenBufferMem_0/inst/rMem[570][8]_i_1_n_0
    SLICE_X67Y92         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.847    -0.893    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y92         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]/C
                         clock pessimism              0.239    -0.653    
                         clock uncertainty            0.160    -0.493    
    SLICE_X67Y92         FDRE (Hold_fdre_C_D)         0.092    -0.401    design_1_i/ScreenBufferMem_0/inst/rMem_reg[570][8]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.570    -0.661    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y82         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.520 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]/Q
                         net (fo=2, routed)           0.117    -0.403    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[556][0]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.045    -0.358 r  design_1_i/ScreenBufferMem_0/inst/rMem[556][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    design_1_i/ScreenBufferMem_0/inst/rMem[556][0]_i_1_n_0
    SLICE_X55Y82         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.837    -0.903    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y82         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]/C
                         clock pessimism              0.241    -0.661    
                         clock uncertainty            0.160    -0.501    
    SLICE_X55Y82         FDRE (Hold_fdre_C_D)         0.092    -0.409    design_1_i/ScreenBufferMem_0/inst/rMem_reg[556][0]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.632    -0.599    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X111Y84        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]/Q
                         net (fo=2, routed)           0.116    -0.342    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[354][6]
    SLICE_X111Y84        LUT6 (Prop_lut6_I5_O)        0.045    -0.297 r  design_1_i/ScreenBufferMem_0/inst/rMem[354][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    design_1_i/ScreenBufferMem_0/inst/rMem[354][6]_i_1_n_0
    SLICE_X111Y84        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.902    -0.838    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X111Y84        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.160    -0.439    
    SLICE_X111Y84        FDRE (Hold_fdre_C_D)         0.091    -0.348    design_1_i/ScreenBufferMem_0/inst/rMem_reg[354][6]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.569    -0.662    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]/Q
                         net (fo=2, routed)           0.116    -0.405    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[392][7]
    SLICE_X59Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.360 r  design_1_i/ScreenBufferMem_0/inst/rMem[392][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    design_1_i/ScreenBufferMem_0/inst/rMem[392][7]_i_1_n_0
    SLICE_X59Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7311, routed)        0.837    -0.903    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]/C
                         clock pessimism              0.240    -0.662    
                         clock uncertainty            0.160    -0.502    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.091    -0.411    design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][7]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.051    





