{"Source Block": ["hdl/library/cn0363/cn0363_dma_sequencer/cn0363_dma_sequencer.v@156:172@HdlStmProcess", "  'h7: phase_ready <= 1'b1;\n  default: phase_ready <= 1'b0;\n  endcase\nend\n\nalways @(*) begin\n  case (count)\n  'h1: data_ready <= 1'b1;\n  'h8: data_ready <= 1'b1;\n  default: data_ready <= 1'b0;\n  endcase\nend\n\nalways @(*) begin\n  case (count)\n  'h2: data_filtered_ready <= 1'b1;\n  'h9: data_filtered_ready <= 1'b1;\n"], "Clone Blocks": [["hdl/library/cn0363/cn0363_dma_sequencer/cn0363_dma_sequencer.v@148:164", "  end else if (dma_wr_en == 1'b1) begin\n    dma_wr_sync = 1'b0;\n  end\nend\n\nalways @(*) begin\n  case (count)\n  'h0: phase_ready <= 1'b1;\n  'h7: phase_ready <= 1'b1;\n  default: phase_ready <= 1'b0;\n  endcase\nend\n\nalways @(*) begin\n  case (count)\n  'h1: data_ready <= 1'b1;\n  'h8: data_ready <= 1'b1;\n"], ["hdl/library/cn0363/cn0363_dma_sequencer/cn0363_dma_sequencer.v@164:180", "  'h8: data_ready <= 1'b1;\n  default: data_ready <= 1'b0;\n  endcase\nend\n\nalways @(*) begin\n  case (count)\n  'h2: data_filtered_ready <= 1'b1;\n  'h9: data_filtered_ready <= 1'b1;\n  default: data_filtered_ready <= 1'b0;\n  endcase\nend\n\nalways @(*) begin\n  case (count)\n  'h3: i_q_ready <= 1'b1;\n  'h4: i_q_ready <= 1'b1;\n"]], "Diff Content": {"Delete": [[161, "always @(*) begin\n"], [162, "  case (count)\n"], [163, "  'h1: data_ready <= 1'b1;\n"], [164, "  'h8: data_ready <= 1'b1;\n"], [165, "  default: data_ready <= 1'b0;\n"], [166, "  endcase\n"], [167, "end\n"]], "Add": []}}