// Seed: 3511211142
`timescale 1ps / 1 ps `timescale 1 ps / 1 ps `timescale 1ps / 1ps
`define pp_8 0
`timescale 1ps / 1ps `timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input logic id_3,
    output integer id_4,
    output id_5,
    output id_6,
    input id_7
);
  always @(negedge id_3);
  assign id_6 = 1 - 1;
endmodule
