Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Jul  4 04:38:12 2025
| Host         : james running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             118 |           32 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              30 |            9 |
| Yes          | No                    | Yes                    |              85 |           34 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------------------------------------+------------------+------------------+----------------+--------------+
|          Clock Signal          |                Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+---------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                 | u_db_right/FSM_sequential_state_reg[0]_1[0] | reset_IBUF       |                1 |              1 |         1.00 |
|  u_clk_div/clk_1khz_reg_0_BUFG | u_db_left/counter                           | reset_IBUF       |                1 |              4 |         4.00 |
|  u_clk_div/clk_1khz_reg_0_BUFG | u_db_equal/counter                          | reset_IBUF       |                1 |              4 |         4.00 |
|  u_clk_div/clk_1khz_reg_0_BUFG | u_db_right/counter                          | reset_IBUF       |                1 |              4 |         4.00 |
|  u_clk_div/clk_1khz_reg_0_BUFG | u_db_start/counter                          | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                 | u_db_right/FSM_sequential_state_reg[2]_0[0] | reset_IBUF       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                 | u_db_right/FSM_sequential_state_reg[0]_1[1] | reset_IBUF       |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                 | u_db_right/p_0_in0                          | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                 | u_db_right/reset[0]                         |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                 | u_db_right/reset_1[0]                       |                  |                2 |              8 |         4.00 |
|  u_clk_div/clk_1khz_reg_0_BUFG |                                             | reset_IBUF       |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG                 | u_db_right/reset_0[0]                       |                  |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG                 | u_db_right/E[0]                             | reset_IBUF       |               11 |             20 |         1.82 |
|  clk_IBUF_BUFG                 | u_db_right/FSM_sequential_state_reg[0]_3[0] | reset_IBUF       |                8 |             27 |         3.38 |
|  clk_IBUF_BUFG                 |                                             | reset_IBUF       |               27 |            104 |         3.85 |
+--------------------------------+---------------------------------------------+------------------+------------------+----------------+--------------+


