
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000d2  00800200  00001712  000017a6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001712  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000013  008002d2  008002d2  00001878  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001878  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000280  00000000  00000000  000018d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001fe0  00000000  00000000  00001b54  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000fa2  00000000  00000000  00003b34  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001520  00000000  00000000  00004ad6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000005c8  00000000  00000000  00005ff8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000064d  00000000  00000000  000065c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000121c  00000000  00000000  00006c0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000200  00000000  00000000  00007e29  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	67 c4       	rjmp	.+2254   	; 0x96c <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	d1 04       	cpc	r13, r1
      e6:	23 05       	cpc	r18, r3
      e8:	23 05       	cpc	r18, r3
      ea:	23 05       	cpc	r18, r3
      ec:	23 05       	cpc	r18, r3
      ee:	23 05       	cpc	r18, r3
      f0:	23 05       	cpc	r18, r3
      f2:	23 05       	cpc	r18, r3
      f4:	d1 04       	cpc	r13, r1
      f6:	23 05       	cpc	r18, r3
      f8:	23 05       	cpc	r18, r3
      fa:	23 05       	cpc	r18, r3
      fc:	23 05       	cpc	r18, r3
      fe:	23 05       	cpc	r18, r3
     100:	23 05       	cpc	r18, r3
     102:	23 05       	cpc	r18, r3
     104:	d3 04       	cpc	r13, r3
     106:	23 05       	cpc	r18, r3
     108:	23 05       	cpc	r18, r3
     10a:	23 05       	cpc	r18, r3
     10c:	23 05       	cpc	r18, r3
     10e:	23 05       	cpc	r18, r3
     110:	23 05       	cpc	r18, r3
     112:	23 05       	cpc	r18, r3
     114:	23 05       	cpc	r18, r3
     116:	23 05       	cpc	r18, r3
     118:	23 05       	cpc	r18, r3
     11a:	23 05       	cpc	r18, r3
     11c:	23 05       	cpc	r18, r3
     11e:	23 05       	cpc	r18, r3
     120:	23 05       	cpc	r18, r3
     122:	23 05       	cpc	r18, r3
     124:	d3 04       	cpc	r13, r3
     126:	23 05       	cpc	r18, r3
     128:	23 05       	cpc	r18, r3
     12a:	23 05       	cpc	r18, r3
     12c:	23 05       	cpc	r18, r3
     12e:	23 05       	cpc	r18, r3
     130:	23 05       	cpc	r18, r3
     132:	23 05       	cpc	r18, r3
     134:	23 05       	cpc	r18, r3
     136:	23 05       	cpc	r18, r3
     138:	23 05       	cpc	r18, r3
     13a:	23 05       	cpc	r18, r3
     13c:	23 05       	cpc	r18, r3
     13e:	23 05       	cpc	r18, r3
     140:	23 05       	cpc	r18, r3
     142:	23 05       	cpc	r18, r3
     144:	1f 05       	cpc	r17, r15
     146:	23 05       	cpc	r18, r3
     148:	23 05       	cpc	r18, r3
     14a:	23 05       	cpc	r18, r3
     14c:	23 05       	cpc	r18, r3
     14e:	23 05       	cpc	r18, r3
     150:	23 05       	cpc	r18, r3
     152:	23 05       	cpc	r18, r3
     154:	fc 04       	cpc	r15, r12
     156:	23 05       	cpc	r18, r3
     158:	23 05       	cpc	r18, r3
     15a:	23 05       	cpc	r18, r3
     15c:	23 05       	cpc	r18, r3
     15e:	23 05       	cpc	r18, r3
     160:	23 05       	cpc	r18, r3
     162:	23 05       	cpc	r18, r3
     164:	23 05       	cpc	r18, r3
     166:	23 05       	cpc	r18, r3
     168:	23 05       	cpc	r18, r3
     16a:	23 05       	cpc	r18, r3
     16c:	23 05       	cpc	r18, r3
     16e:	23 05       	cpc	r18, r3
     170:	23 05       	cpc	r18, r3
     172:	23 05       	cpc	r18, r3
     174:	f0 04       	cpc	r15, r0
     176:	23 05       	cpc	r18, r3
     178:	23 05       	cpc	r18, r3
     17a:	23 05       	cpc	r18, r3
     17c:	23 05       	cpc	r18, r3
     17e:	23 05       	cpc	r18, r3
     180:	23 05       	cpc	r18, r3
     182:	23 05       	cpc	r18, r3
     184:	0e 05       	cpc	r16, r14

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e2 e1       	ldi	r30, 0x12	; 18
     19e:	f7 e1       	ldi	r31, 0x17	; 23
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a2 3d       	cpi	r26, 0xD2	; 210
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a2 ed       	ldi	r26, 0xD2	; 210
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a5 3e       	cpi	r26, 0xE5	; 229
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	73 d1       	rcall	.+742    	; 0x4a8 <main>
     1c2:	0c 94 87 0b 	jmp	0x170e	; 0x170e <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <adc_node2_init>:
#include "adc_node2.h"
int ADC_ready = 0;

void adc_node2_init(void) {
	//Use AVCC as reference, result left adjusted
	ADMUX |= (1 << REFS0) | (1 << REFS1);
     1c8:	ec e7       	ldi	r30, 0x7C	; 124
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	80 6c       	ori	r24, 0xC0	; 192
     1d0:	80 83       	st	Z, r24
	
	//Use channel 0
	ADMUX &= ~(1 << MUX4) & ~(1 << MUX3) & ~(1 << MUX2) & ~(1 << MUX1) & ~(1 << MUX0);
     1d2:	80 81       	ld	r24, Z
     1d4:	80 7e       	andi	r24, 0xE0	; 224
     1d6:	80 83       	st	Z, r24

	//Enable ADC
	set_bit(ADCSRA, ADEN);
     1d8:	ea e7       	ldi	r30, 0x7A	; 122
     1da:	f0 e0       	ldi	r31, 0x00	; 0
     1dc:	80 81       	ld	r24, Z
     1de:	80 68       	ori	r24, 0x80	; 128
     1e0:	80 83       	st	Z, r24
	//Set prescalar 128
	set_bit(ADCSRA, ADPS2);
     1e2:	80 81       	ld	r24, Z
     1e4:	84 60       	ori	r24, 0x04	; 4
     1e6:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);
     1e8:	80 81       	ld	r24, Z
     1ea:	82 60       	ori	r24, 0x02	; 2
     1ec:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS0);
     1ee:	80 81       	ld	r24, Z
     1f0:	81 60       	ori	r24, 0x01	; 1
     1f2:	80 83       	st	Z, r24
	//Enable interrupt
	//set_bit(ADCSRA, ADIE);

	clear_bit(DDRF,PF0);
     1f4:	80 98       	cbi	0x10, 0	; 16
     1f6:	08 95       	ret

000001f8 <ADC_node2_read>:

}

uint16_t ADC_node2_read(void) {
	//Start the ADC
	ADCSRA |= (1 << ADSC);
     1f8:	ea e7       	ldi	r30, 0x7A	; 122
     1fa:	f0 e0       	ldi	r31, 0x00	; 0
     1fc:	80 81       	ld	r24, Z
     1fe:	80 64       	ori	r24, 0x40	; 64
     200:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     202:	80 e1       	ldi	r24, 0x10	; 16
     204:	8a 95       	dec	r24
     206:	f1 f7       	brne	.-4      	; 0x204 <ADC_node2_read+0xc>
     208:	00 c0       	rjmp	.+0      	; 0x20a <ADC_node2_read+0x12>
	_delay_us(50);
	ADC_ready = 0;
     20a:	10 92 d3 02 	sts	0x02D3, r1
     20e:	10 92 d2 02 	sts	0x02D2, r1
	uint16_t data = ADCL | ADCH << 8;
     212:	80 91 78 00 	lds	r24, 0x0078
     216:	20 91 79 00 	lds	r18, 0x0079
     21a:	90 e0       	ldi	r25, 0x00	; 0
	return data;
	
	
}
     21c:	92 2b       	or	r25, r18
     21e:	08 95       	ret

00000220 <CAN_init>:
	}
	else{
		if(CAN_check_error()<0){return -1;}
	}
	return 0;
}
     220:	e4 d1       	rcall	.+968    	; 0x5ea <MCP_init>
     222:	4f ef       	ldi	r20, 0xFF	; 255
     224:	64 e6       	ldi	r22, 0x64	; 100
     226:	80 e6       	ldi	r24, 0x60	; 96
     228:	ba d1       	rcall	.+884    	; 0x59e <MCP_bit_mod>
     22a:	40 e0       	ldi	r20, 0x00	; 0
     22c:	60 ee       	ldi	r22, 0xE0	; 224
     22e:	8f e0       	ldi	r24, 0x0F	; 15
     230:	b6 d1       	rcall	.+876    	; 0x59e <MCP_bit_mod>
     232:	41 e0       	ldi	r20, 0x01	; 1
     234:	61 e0       	ldi	r22, 0x01	; 1
     236:	8b e2       	ldi	r24, 0x2B	; 43
     238:	b2 d1       	rcall	.+868    	; 0x59e <MCP_bit_mod>
     23a:	41 e0       	ldi	r20, 0x01	; 1
     23c:	64 e0       	ldi	r22, 0x04	; 4
     23e:	8b e2       	ldi	r24, 0x2B	; 43
     240:	ae d1       	rcall	.+860    	; 0x59e <MCP_bit_mod>
     242:	8e e0       	ldi	r24, 0x0E	; 14
     244:	9d d1       	rcall	.+826    	; 0x580 <MCP_read>
     246:	80 7e       	andi	r24, 0xE0	; 224
     248:	19 f0       	breq	.+6      	; 0x250 <CAN_init+0x30>
     24a:	87 e0       	ldi	r24, 0x07	; 7
     24c:	92 e0       	ldi	r25, 0x02	; 2
     24e:	56 d6       	rcall	.+3244   	; 0xefc <puts>
     250:	8f e0       	ldi	r24, 0x0F	; 15
     252:	96 c1       	rjmp	.+812    	; 0x580 <MCP_read>
     254:	08 95       	ret

00000256 <CAN_receive>:
	else{
		return 1;
	}
}

struct CAN_message CAN_receive(void){
     256:	af 92       	push	r10
     258:	bf 92       	push	r11
     25a:	cf 92       	push	r12
     25c:	df 92       	push	r13
     25e:	ef 92       	push	r14
     260:	ff 92       	push	r15
     262:	0f 93       	push	r16
     264:	1f 93       	push	r17
     266:	cf 93       	push	r28
     268:	df 93       	push	r29
     26a:	cd b7       	in	r28, 0x3d	; 61
     26c:	de b7       	in	r29, 0x3e	; 62
     26e:	2a 97       	sbiw	r28, 0x0a	; 10
     270:	0f b6       	in	r0, 0x3f	; 63
     272:	f8 94       	cli
     274:	de bf       	out	0x3e, r29	; 62
     276:	0f be       	out	0x3f, r0	; 63
     278:	cd bf       	out	0x3d, r28	; 61
     27a:	7c 01       	movw	r14, r24
	struct CAN_message new_message;
	MCP_read(MCP_RXB0SIDL) >> 5;
     27c:	82 e6       	ldi	r24, 0x62	; 98
     27e:	80 d1       	rcall	.+768    	; 0x580 <MCP_read>
	MCP_read(MCP_RXB0SIDH) << 3;
     280:	81 e6       	ldi	r24, 0x61	; 97
     282:	7e d1       	rcall	.+764    	; 0x580 <MCP_read>

	if(MCP_read(MCP_CANINTF) & MCP_RX0IF){
     284:	8c e2       	ldi	r24, 0x2C	; 44
     286:	7c d1       	rcall	.+760    	; 0x580 <MCP_read>
     288:	80 ff       	sbrs	r24, 0
     28a:	2d c0       	rjmp	.+90     	; 0x2e6 <CAN_receive+0x90>
	
		// writing the 8 bits we want from IDH and IDL
		new_message.id = MCP_read(MCP_RXB0SIDL) >> 5;
     28c:	82 e6       	ldi	r24, 0x62	; 98
     28e:	78 d1       	rcall	.+752    	; 0x580 <MCP_read>
     290:	a8 2e       	mov	r10, r24
		new_message.id |= MCP_read(MCP_RXB0SIDH) << 3;
     292:	81 e6       	ldi	r24, 0x61	; 97
     294:	75 d1       	rcall	.+746    	; 0x580 <MCP_read>
     296:	28 e0       	ldi	r18, 0x08	; 8
     298:	82 9f       	mul	r24, r18
     29a:	c0 01       	movw	r24, r0
     29c:	11 24       	eor	r1, r1
	MCP_read(MCP_RXB0SIDH) << 3;

	if(MCP_read(MCP_CANINTF) & MCP_RX0IF){
	
		// writing the 8 bits we want from IDH and IDL
		new_message.id = MCP_read(MCP_RXB0SIDL) >> 5;
     29e:	a6 94       	lsr	r10
     2a0:	a6 94       	lsr	r10
     2a2:	a6 94       	lsr	r10
     2a4:	a6 94       	lsr	r10
     2a6:	a6 94       	lsr	r10
		new_message.id |= MCP_read(MCP_RXB0SIDH) << 3;
     2a8:	a8 2a       	or	r10, r24
		// Get the length (only last 4 bits)
		new_message.length = MCP_read(0x65);
     2aa:	85 e6       	ldi	r24, 0x65	; 101
     2ac:	69 d1       	rcall	.+722    	; 0x580 <MCP_read>
     2ae:	b8 2e       	mov	r11, r24
		
		// Get the required data from RXB0DM
		for(uint8_t i = 0; i < new_message.length; i++){
     2b0:	88 23       	and	r24, r24
     2b2:	a1 f0       	breq	.+40     	; 0x2dc <CAN_receive+0x86>
     2b4:	8e 01       	movw	r16, r28
     2b6:	0d 5f       	subi	r16, 0xFD	; 253
     2b8:	1f 4f       	sbci	r17, 0xFF	; 255
     2ba:	0f 2e       	mov	r0, r31
     2bc:	f6 e6       	ldi	r31, 0x66	; 102
     2be:	cf 2e       	mov	r12, r31
     2c0:	f0 2d       	mov	r31, r0
     2c2:	c8 0e       	add	r12, r24
     2c4:	0f 2e       	mov	r0, r31
     2c6:	f6 e6       	ldi	r31, 0x66	; 102
     2c8:	df 2e       	mov	r13, r31
     2ca:	f0 2d       	mov	r31, r0
			new_message.data[i] = MCP_read(MCP_RXB0D0 + i);
     2cc:	8d 2d       	mov	r24, r13
     2ce:	58 d1       	rcall	.+688    	; 0x580 <MCP_read>
     2d0:	f8 01       	movw	r30, r16
     2d2:	81 93       	st	Z+, r24
     2d4:	8f 01       	movw	r16, r30
     2d6:	d3 94       	inc	r13
		new_message.id |= MCP_read(MCP_RXB0SIDH) << 3;
		// Get the length (only last 4 bits)
		new_message.length = MCP_read(0x65);
		
		// Get the required data from RXB0DM
		for(uint8_t i = 0; i < new_message.length; i++){
     2d8:	dc 10       	cpse	r13, r12
     2da:	f8 cf       	rjmp	.-16     	; 0x2cc <CAN_receive+0x76>
			new_message.data[i] = MCP_read(MCP_RXB0D0 + i);
		}
		MCP_bit_mod(MCP_CANINTF, 0xff, 0);
     2dc:	40 e0       	ldi	r20, 0x00	; 0
     2de:	6f ef       	ldi	r22, 0xFF	; 255
     2e0:	8c e2       	ldi	r24, 0x2C	; 44
     2e2:	5d d1       	rcall	.+698    	; 0x59e <MCP_bit_mod>
     2e4:	02 c0       	rjmp	.+4      	; 0x2ea <CAN_receive+0x94>
	}
	else{
		// message not received
		new_message.id = -1;
     2e6:	aa 24       	eor	r10, r10
     2e8:	aa 94       	dec	r10
	}
	//_delay_ms(370);
	
	return new_message;
     2ea:	a9 82       	std	Y+1, r10	; 0x01
     2ec:	ba 82       	std	Y+2, r11	; 0x02
     2ee:	8a e0       	ldi	r24, 0x0A	; 10
     2f0:	fe 01       	movw	r30, r28
     2f2:	31 96       	adiw	r30, 0x01	; 1
     2f4:	d7 01       	movw	r26, r14
     2f6:	01 90       	ld	r0, Z+
     2f8:	0d 92       	st	X+, r0
     2fa:	8a 95       	dec	r24
     2fc:	e1 f7       	brne	.-8      	; 0x2f6 <CAN_receive+0xa0>
}
     2fe:	c7 01       	movw	r24, r14
     300:	2a 96       	adiw	r28, 0x0a	; 10
     302:	0f b6       	in	r0, 0x3f	; 63
     304:	f8 94       	cli
     306:	de bf       	out	0x3e, r29	; 62
     308:	0f be       	out	0x3f, r0	; 63
     30a:	cd bf       	out	0x3d, r28	; 61
     30c:	df 91       	pop	r29
     30e:	cf 91       	pop	r28
     310:	1f 91       	pop	r17
     312:	0f 91       	pop	r16
     314:	ff 90       	pop	r15
     316:	ef 90       	pop	r14
     318:	df 90       	pop	r13
     31a:	cf 90       	pop	r12
     31c:	bf 90       	pop	r11
     31e:	af 90       	pop	r10
     320:	08 95       	ret

00000322 <dac_write>:
#define SLAVE_ADDRESS_WRITE 0x50;
// 


void dac_write(uint8_t value)
{
     322:	cf 93       	push	r28
     324:	df 93       	push	r29
     326:	00 d0       	rcall	.+0      	; 0x328 <dac_write+0x6>
     328:	cd b7       	in	r28, 0x3d	; 61
     32a:	de b7       	in	r29, 0x3e	; 62
	
	unsigned char msgSize = 3;
	unsigned char i2c_write[3];
	
	i2c_write[0] = SLAVE_ADDRESS_WRITE;
     32c:	90 e5       	ldi	r25, 0x50	; 80
     32e:	99 83       	std	Y+1, r25	; 0x01
	i2c_write[1] = 0x00;
     330:	1a 82       	std	Y+2, r1	; 0x02
	i2c_write[2] = (uint8_t) value;
     332:	8b 83       	std	Y+3, r24	; 0x03
     334:	80 e1       	ldi	r24, 0x10	; 16
     336:	8a 95       	dec	r24
     338:	f1 f7       	brne	.-4      	; 0x336 <dac_write+0x14>
     33a:	00 c0       	rjmp	.+0      	; 0x33c <dac_write+0x1a>
	_delay_us(50);

	TWI_Start_Transceiver_With_Data(i2c_write, msgSize);
     33c:	63 e0       	ldi	r22, 0x03	; 3
     33e:	ce 01       	movw	r24, r28
     340:	01 96       	adiw	r24, 0x01	; 1
     342:	f2 d2       	rcall	.+1508   	; 0x928 <TWI_Start_Transceiver_With_Data>
}
     344:	0f 90       	pop	r0
     346:	0f 90       	pop	r0
     348:	0f 90       	pop	r0
     34a:	df 91       	pop	r29
     34c:	cf 91       	pop	r28
     34e:	08 95       	ret

00000350 <ir_threshold>:
 * Created: 06.11.2017 15:30:52
 *  Author: oystmol
 */ 
#include "ir_detector.h"
#include "adc_node2.h"
uint16_t ir_threshold(uint16_t filterTrigger){
     350:	cf 92       	push	r12
     352:	df 92       	push	r13
     354:	ef 92       	push	r14
     356:	ff 92       	push	r15
     358:	0f 93       	push	r16
     35a:	1f 93       	push	r17
     35c:	cf 93       	push	r28
     35e:	df 93       	push	r29
     360:	6c 01       	movw	r12, r24
	uint16_t mean = 0;
	for (int i = 0; i<filterTrigger; i++){
     362:	00 97       	sbiw	r24, 0x00	; 0
     364:	99 f0       	breq	.+38     	; 0x38c <ir_threshold+0x3c>
     366:	7c 01       	movw	r14, r24
     368:	c0 e0       	ldi	r28, 0x00	; 0
     36a:	d0 e0       	ldi	r29, 0x00	; 0
 *  Author: oystmol
 */ 
#include "ir_detector.h"
#include "adc_node2.h"
uint16_t ir_threshold(uint16_t filterTrigger){
	uint16_t mean = 0;
     36c:	00 e0       	ldi	r16, 0x00	; 0
     36e:	10 e0       	ldi	r17, 0x00	; 0
	for (int i = 0; i<filterTrigger; i++){
		mean += ADC_node2_read();
     370:	43 df       	rcall	.-378    	; 0x1f8 <ADC_node2_read>
     372:	08 0f       	add	r16, r24
     374:	19 1f       	adc	r17, r25
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     376:	83 ec       	ldi	r24, 0xC3	; 195
     378:	99 e0       	ldi	r25, 0x09	; 9
     37a:	01 97       	sbiw	r24, 0x01	; 1
     37c:	f1 f7       	brne	.-4      	; 0x37a <ir_threshold+0x2a>
     37e:	00 c0       	rjmp	.+0      	; 0x380 <ir_threshold+0x30>
     380:	00 00       	nop
 */ 
#include "ir_detector.h"
#include "adc_node2.h"
uint16_t ir_threshold(uint16_t filterTrigger){
	uint16_t mean = 0;
	for (int i = 0; i<filterTrigger; i++){
     382:	21 96       	adiw	r28, 0x01	; 1
     384:	ce 15       	cp	r28, r14
     386:	df 05       	cpc	r29, r15
     388:	99 f7       	brne	.-26     	; 0x370 <ir_threshold+0x20>
     38a:	02 c0       	rjmp	.+4      	; 0x390 <ir_threshold+0x40>
 *  Author: oystmol
 */ 
#include "ir_detector.h"
#include "adc_node2.h"
uint16_t ir_threshold(uint16_t filterTrigger){
	uint16_t mean = 0;
     38c:	00 e0       	ldi	r16, 0x00	; 0
     38e:	10 e0       	ldi	r17, 0x00	; 0
	for (int i = 0; i<filterTrigger; i++){
		mean += ADC_node2_read();
		//printf("målinger: %x \n", ADC_node2_read());
		_delay_ms(10);
	}
	mean = mean/(filterTrigger*0x2);
     390:	b6 01       	movw	r22, r12
     392:	66 0f       	add	r22, r22
     394:	77 1f       	adc	r23, r23
     396:	c8 01       	movw	r24, r16
     398:	3c d5       	rcall	.+2680   	; 0xe12 <__udivmodhi4>
     39a:	d6 2f       	mov	r29, r22
     39c:	c7 2f       	mov	r28, r23
	printf("treshold %x \n", mean);
     39e:	7f 93       	push	r23
     3a0:	6f 93       	push	r22
     3a2:	2d e1       	ldi	r18, 0x1D	; 29
     3a4:	32 e0       	ldi	r19, 0x02	; 2
     3a6:	3f 93       	push	r19
     3a8:	2f 93       	push	r18
     3aa:	97 d5       	rcall	.+2862   	; 0xeda <printf>
	return mean;
     3ac:	0f 90       	pop	r0
     3ae:	0f 90       	pop	r0
     3b0:	0f 90       	pop	r0
     3b2:	0f 90       	pop	r0
}
     3b4:	8d 2f       	mov	r24, r29
     3b6:	9c 2f       	mov	r25, r28
     3b8:	df 91       	pop	r29
     3ba:	cf 91       	pop	r28
     3bc:	1f 91       	pop	r17
     3be:	0f 91       	pop	r16
     3c0:	ff 90       	pop	r15
     3c2:	ef 90       	pop	r14
     3c4:	df 90       	pop	r13
     3c6:	cf 90       	pop	r12
     3c8:	08 95       	ret

000003ca <ir_detection>:

int ir_detection(uint16_t filterTrigger, uint16_t threshold){
     3ca:	af 92       	push	r10
     3cc:	bf 92       	push	r11
     3ce:	cf 92       	push	r12
     3d0:	df 92       	push	r13
     3d2:	ef 92       	push	r14
     3d4:	ff 92       	push	r15
     3d6:	0f 93       	push	r16
     3d8:	1f 93       	push	r17
     3da:	cf 93       	push	r28
     3dc:	df 93       	push	r29
     3de:	6c 01       	movw	r12, r24
     3e0:	5b 01       	movw	r10, r22
	uint16_t mean = 0;
	
	for (int i = 0; i<filterTrigger; i++){
     3e2:	00 97       	sbiw	r24, 0x00	; 0
     3e4:	69 f0       	breq	.+26     	; 0x400 <ir_detection+0x36>
     3e6:	7c 01       	movw	r14, r24
     3e8:	c0 e0       	ldi	r28, 0x00	; 0
     3ea:	d0 e0       	ldi	r29, 0x00	; 0
	printf("treshold %x \n", mean);
	return mean;
}

int ir_detection(uint16_t filterTrigger, uint16_t threshold){
	uint16_t mean = 0;
     3ec:	00 e0       	ldi	r16, 0x00	; 0
     3ee:	10 e0       	ldi	r17, 0x00	; 0
	
	for (int i = 0; i<filterTrigger; i++){
		mean += ADC_node2_read();
     3f0:	03 df       	rcall	.-506    	; 0x1f8 <ADC_node2_read>
     3f2:	08 0f       	add	r16, r24
     3f4:	19 1f       	adc	r17, r25
}

int ir_detection(uint16_t filterTrigger, uint16_t threshold){
	uint16_t mean = 0;
	
	for (int i = 0; i<filterTrigger; i++){
     3f6:	21 96       	adiw	r28, 0x01	; 1
     3f8:	ce 15       	cp	r28, r14
     3fa:	df 05       	cpc	r29, r15
     3fc:	c9 f7       	brne	.-14     	; 0x3f0 <ir_detection+0x26>
     3fe:	02 c0       	rjmp	.+4      	; 0x404 <ir_detection+0x3a>
	printf("treshold %x \n", mean);
	return mean;
}

int ir_detection(uint16_t filterTrigger, uint16_t threshold){
	uint16_t mean = 0;
     400:	00 e0       	ldi	r16, 0x00	; 0
     402:	10 e0       	ldi	r17, 0x00	; 0
	
	for (int i = 0; i<filterTrigger; i++){
		mean += ADC_node2_read();
	}
	mean = mean/filterTrigger;
     404:	c8 01       	movw	r24, r16
     406:	b6 01       	movw	r22, r12
     408:	04 d5       	rcall	.+2568   	; 0xe12 <__udivmodhi4>
	//printf("mean %x \n", mean);
	if (mean < threshold){
     40a:	81 e0       	ldi	r24, 0x01	; 1
     40c:	90 e0       	ldi	r25, 0x00	; 0
     40e:	6a 15       	cp	r22, r10
     410:	7b 05       	cpc	r23, r11
     412:	10 f0       	brcs	.+4      	; 0x418 <ir_detection+0x4e>
     414:	80 e0       	ldi	r24, 0x00	; 0
     416:	90 e0       	ldi	r25, 0x00	; 0
		return 1;
	}
	else{
		return 0;
	}
}
     418:	df 91       	pop	r29
     41a:	cf 91       	pop	r28
     41c:	1f 91       	pop	r17
     41e:	0f 91       	pop	r16
     420:	ff 90       	pop	r15
     422:	ef 90       	pop	r14
     424:	df 90       	pop	r13
     426:	cf 90       	pop	r12
     428:	bf 90       	pop	r11
     42a:	af 90       	pop	r10
     42c:	08 95       	ret

0000042e <ir_score_update>:

struct Score ir_score_update(uint16_t threshold, struct Score poeng){
     42e:	af 92       	push	r10
     430:	bf 92       	push	r11
     432:	cf 92       	push	r12
     434:	df 92       	push	r13
     436:	ef 92       	push	r14
     438:	ff 92       	push	r15
     43a:	0f 93       	push	r16
     43c:	1f 93       	push	r17
     43e:	cf 93       	push	r28
     440:	df 93       	push	r29
     442:	5c 01       	movw	r10, r24
     444:	6a 01       	movw	r12, r20
     446:	7b 01       	movw	r14, r22
     448:	8a 01       	movw	r16, r20
     44a:	e7 01       	movw	r28, r14
	
	if(ir_detection(0xa, threshold) && poeng.flag == 1){
     44c:	bc 01       	movw	r22, r24
     44e:	8a e0       	ldi	r24, 0x0A	; 10
     450:	90 e0       	ldi	r25, 0x00	; 0
     452:	bb df       	rcall	.-138    	; 0x3ca <ir_detection>
     454:	89 2b       	or	r24, r25
     456:	89 f0       	breq	.+34     	; 0x47a <ir_score_update+0x4c>
     458:	c1 30       	cpi	r28, 0x01	; 1
     45a:	d1 05       	cpc	r29, r1
     45c:	71 f4       	brne	.+28     	; 0x47a <ir_score_update+0x4c>
		poeng.flag = 0;
		poeng.score +=1;
     45e:	0f 5f       	subi	r16, 0xFF	; 255
     460:	1f 4f       	sbci	r17, 0xFF	; 255
     462:	2f e3       	ldi	r18, 0x3F	; 63
     464:	82 e4       	ldi	r24, 0x42	; 66
     466:	9f e0       	ldi	r25, 0x0F	; 15
     468:	21 50       	subi	r18, 0x01	; 1
     46a:	80 40       	sbci	r24, 0x00	; 0
     46c:	90 40       	sbci	r25, 0x00	; 0
     46e:	e1 f7       	brne	.-8      	; 0x468 <ir_score_update+0x3a>
     470:	00 c0       	rjmp	.+0      	; 0x472 <ir_score_update+0x44>
     472:	00 00       	nop
}

struct Score ir_score_update(uint16_t threshold, struct Score poeng){
	
	if(ir_detection(0xa, threshold) && poeng.flag == 1){
		poeng.flag = 0;
     474:	c0 e0       	ldi	r28, 0x00	; 0
     476:	d0 e0       	ldi	r29, 0x00	; 0
     478:	0a c0       	rjmp	.+20     	; 0x48e <ir_score_update+0x60>
		poeng.score +=1;
		_delay_ms(5000);

	}
	else if (!ir_detection(0xa, threshold) && poeng.flag == 0){
     47a:	b5 01       	movw	r22, r10
     47c:	8a e0       	ldi	r24, 0x0A	; 10
     47e:	90 e0       	ldi	r25, 0x00	; 0
     480:	a4 df       	rcall	.-184    	; 0x3ca <ir_detection>
     482:	89 2b       	or	r24, r25
     484:	21 f4       	brne	.+8      	; 0x48e <ir_score_update+0x60>
     486:	20 97       	sbiw	r28, 0x00	; 0
     488:	11 f4       	brne	.+4      	; 0x48e <ir_score_update+0x60>
		poeng.flag = 1;
     48a:	c1 e0       	ldi	r28, 0x01	; 1
     48c:	d0 e0       	ldi	r29, 0x00	; 0
	}
	return poeng;
     48e:	b8 01       	movw	r22, r16
     490:	ce 01       	movw	r24, r28
     492:	df 91       	pop	r29
     494:	cf 91       	pop	r28
     496:	1f 91       	pop	r17
     498:	0f 91       	pop	r16
     49a:	ff 90       	pop	r15
     49c:	ef 90       	pop	r14
     49e:	df 90       	pop	r13
     4a0:	cf 90       	pop	r12
     4a2:	bf 90       	pop	r11
     4a4:	af 90       	pop	r10
     4a6:	08 95       	ret

000004a8 <main>:
#include "dac.h"
#include "motor.h"
#include <util/delay.h>

int main(void)
{
     4a8:	cf 93       	push	r28
     4aa:	df 93       	push	r29
     4ac:	cd b7       	in	r28, 0x3d	; 61
     4ae:	de b7       	in	r29, 0x3e	; 62
     4b0:	68 97       	sbiw	r28, 0x18	; 24
     4b2:	0f b6       	in	r0, 0x3f	; 63
     4b4:	f8 94       	cli
     4b6:	de bf       	out	0x3e, r29	; 62
     4b8:	0f be       	out	0x3f, r0	; 63
     4ba:	cd bf       	out	0x3d, r28	; 61

	USART_Init(103);
     4bc:	87 e6       	ldi	r24, 0x67	; 103
     4be:	90 e0       	ldi	r25, 0x00	; 0
     4c0:	e8 d2       	rcall	.+1488   	; 0xa92 <USART_Init>
	adc_node2_init();
     4c2:	82 de       	rcall	.-764    	; 0x1c8 <adc_node2_init>
	CAN_init();
     4c4:	ad de       	rcall	.-678    	; 0x220 <CAN_init>
	pwm_setup();
     4c6:	ca d1       	rcall	.+916    	; 0x85c <pwm_setup>
	adc_node2_init();
     4c8:	7f de       	rcall	.-770    	; 0x1c8 <adc_node2_init>
	motor_init();
     4ca:	92 d0       	rcall	.+292    	; 0x5f0 <motor_init>
	TWI_Master_Initialise();
     4cc:	23 d2       	rcall	.+1094   	; 0x914 <TWI_Master_Initialise>
	sei();
     4ce:	78 94       	sei
	
	//DDRB = 0b00000000;
	
	uint16_t threshold = ir_threshold(0xa);
     4d0:	8a e0       	ldi	r24, 0x0A	; 10
     4d2:	90 e0       	ldi	r25, 0x00	; 0
     4d4:	3d df       	rcall	.-390    	; 0x350 <ir_threshold>
     4d6:	2c 01       	movw	r4, r24
	int tempScore = 0;
	struct Score game;
	game.score = 0;
	game.flag = 1;
     4d8:	22 24       	eor	r2, r2
     4da:	23 94       	inc	r2
     4dc:	31 2c       	mov	r3, r1
		////printf("moving right way:   %x \n", motor_read());
				//_delay_ms(2000);
				//printf("%d\n",motor_read());
	//}

	printf("Init er good... \n");
     4de:	8b e2       	ldi	r24, 0x2B	; 43
     4e0:	92 e0       	ldi	r25, 0x02	; 2
     4e2:	0c d5       	rcall	.+2584   	; 0xefc <puts>
	motor_cal();
     4e4:	df d0       	rcall	.+446    	; 0x6a4 <motor_cal>
	struct PI_reg reg = motor_reg_init();
     4e6:	ce 01       	movw	r24, r28
     4e8:	0b 96       	adiw	r24, 0x0b	; 11
     4ea:	f0 d0       	rcall	.+480    	; 0x6cc <motor_reg_init>
	//DDRB = 0b00000000;
	
	uint16_t threshold = ir_threshold(0xa);
	int tempScore = 0;
	struct Score game;
	game.score = 0;
     4ec:	81 2c       	mov	r8, r1
     4ee:	91 2c       	mov	r9, r1

		tempScore = game.score;
		
		game = ir_score_update(threshold, game);
		if(tempScore != game.score){
			printf("Dine poeng: %i \n", game.score);
     4f0:	0f 2e       	mov	r0, r31
     4f2:	fc e3       	ldi	r31, 0x3C	; 60
     4f4:	6f 2e       	mov	r6, r31
     4f6:	f2 e0       	ldi	r31, 0x02	; 2
     4f8:	7f 2e       	mov	r7, r31
     4fa:	f0 2d       	mov	r31, r0
	struct PI_reg reg = motor_reg_init();
	
	while(1) {
		//printf("kp: %d \n", reg.Kp);
		
		copy_message = CAN_receive();
     4fc:	ce 01       	movw	r24, r28
     4fe:	01 96       	adiw	r24, 0x01	; 1
     500:	aa de       	rcall	.-684    	; 0x256 <CAN_receive>
		if (copy_message.id != 0xff){
     502:	89 81       	ldd	r24, Y+1	; 0x01
     504:	8f 3f       	cpi	r24, 0xFF	; 255
     506:	99 f0       	breq	.+38     	; 0x52e <main+0x86>
			PWM_control(copy_message.data[0]);
     508:	8b 81       	ldd	r24, Y+3	; 0x03
     50a:	90 e0       	ldi	r25, 0x00	; 0
     50c:	ec d1       	rcall	.+984    	; 0x8e6 <PWM_control>
			motor_position_control(copy_message.data[3],reg);
     50e:	ab 84       	ldd	r10, Y+11	; 0x0b
     510:	bc 84       	ldd	r11, Y+12	; 0x0c
     512:	cd 84       	ldd	r12, Y+13	; 0x0d
     514:	de 84       	ldd	r13, Y+14	; 0x0e
     516:	ef 84       	ldd	r14, Y+15	; 0x0f
     518:	f8 88       	ldd	r15, Y+16	; 0x10
     51a:	09 89       	ldd	r16, Y+17	; 0x11
     51c:	1a 89       	ldd	r17, Y+18	; 0x12
     51e:	2b 89       	ldd	r18, Y+19	; 0x13
     520:	3c 89       	ldd	r19, Y+20	; 0x14
     522:	4d 89       	ldd	r20, Y+21	; 0x15
     524:	5e 89       	ldd	r21, Y+22	; 0x16
     526:	6f 89       	ldd	r22, Y+23	; 0x17
     528:	78 8d       	ldd	r23, Y+24	; 0x18
     52a:	8e 81       	ldd	r24, Y+6	; 0x06
     52c:	01 d1       	rcall	.+514    	; 0x730 <motor_position_control>
		}
		//printf("Motor enc: %d \n", motor_read());

		tempScore = game.score;
		
		game = ir_score_update(threshold, game);
     52e:	c4 01       	movw	r24, r8
     530:	48 2d       	mov	r20, r8
     532:	59 2f       	mov	r21, r25
     534:	62 2d       	mov	r22, r2
     536:	73 2d       	mov	r23, r3
     538:	c2 01       	movw	r24, r4
     53a:	79 df       	rcall	.-270    	; 0x42e <ir_score_update>
     53c:	46 2f       	mov	r20, r22
     53e:	57 2f       	mov	r21, r23
     540:	28 2e       	mov	r2, r24
     542:	39 2e       	mov	r3, r25
     544:	86 2f       	mov	r24, r22
     546:	95 2f       	mov	r25, r21
     548:	8c 01       	movw	r16, r24
		if(tempScore != game.score){
     54a:	80 16       	cp	r8, r16
     54c:	91 06       	cpc	r9, r17
     54e:	49 f0       	breq	.+18     	; 0x562 <main+0xba>
			printf("Dine poeng: %i \n", game.score);
     550:	5f 93       	push	r21
     552:	4f 93       	push	r20
     554:	7f 92       	push	r7
     556:	6f 92       	push	r6
     558:	c0 d4       	rcall	.+2432   	; 0xeda <printf>
     55a:	0f 90       	pop	r0
     55c:	0f 90       	pop	r0
     55e:	0f 90       	pop	r0
     560:	0f 90       	pop	r0
     562:	2f ef       	ldi	r18, 0xFF	; 255
     564:	81 ee       	ldi	r24, 0xE1	; 225
     566:	94 e0       	ldi	r25, 0x04	; 4
     568:	21 50       	subi	r18, 0x01	; 1
     56a:	80 40       	sbci	r24, 0x00	; 0
     56c:	90 40       	sbci	r25, 0x00	; 0
     56e:	e1 f7       	brne	.-8      	; 0x568 <main+0xc0>
     570:	00 c0       	rjmp	.+0      	; 0x572 <main+0xca>
     572:	00 00       	nop
		}
		//printf("Motor enc: %d \n", motor_read());

		tempScore = game.score;
		
		game = ir_score_update(threshold, game);
     574:	48 01       	movw	r8, r16
     576:	c2 cf       	rjmp	.-124    	; 0x4fc <main+0x54>

00000578 <select_CAN>:
uint8_t MCP_read_status(){
	select_CAN();
	SPI_MasterTransmit(MCP_READ_STATUS);
	deselect_CAN();
	return SPI_MasterReceive();
}
     578:	2f 98       	cbi	0x05, 7	; 5
     57a:	08 95       	ret

0000057c <deselect_CAN>:
     57c:	2f 9a       	sbi	0x05, 7	; 5
     57e:	08 95       	ret

00000580 <MCP_read>:
     580:	cf 93       	push	r28
     582:	c8 2f       	mov	r28, r24
     584:	f9 df       	rcall	.-14     	; 0x578 <select_CAN>
     586:	83 e0       	ldi	r24, 0x03	; 3
     588:	90 e0       	ldi	r25, 0x00	; 0
     58a:	5f d1       	rcall	.+702    	; 0x84a <SPI_MasterTransmit>
     58c:	8c 2f       	mov	r24, r28
     58e:	90 e0       	ldi	r25, 0x00	; 0
     590:	5c d1       	rcall	.+696    	; 0x84a <SPI_MasterTransmit>
     592:	60 d1       	rcall	.+704    	; 0x854 <SPI_MasterReceive>
     594:	c8 2f       	mov	r28, r24
     596:	f2 df       	rcall	.-28     	; 0x57c <deselect_CAN>
     598:	8c 2f       	mov	r24, r28
     59a:	cf 91       	pop	r28
     59c:	08 95       	ret

0000059e <MCP_bit_mod>:

void MCP_bit_mod(uint8_t address, uint8_t m_byte, uint8_t d_byte){
     59e:	1f 93       	push	r17
     5a0:	cf 93       	push	r28
     5a2:	df 93       	push	r29
     5a4:	18 2f       	mov	r17, r24
     5a6:	d6 2f       	mov	r29, r22
     5a8:	c4 2f       	mov	r28, r20
	select_CAN();
     5aa:	e6 df       	rcall	.-52     	; 0x578 <select_CAN>
	SPI_MasterTransmit(MCP_BITMOD);
     5ac:	85 e0       	ldi	r24, 0x05	; 5
     5ae:	90 e0       	ldi	r25, 0x00	; 0
     5b0:	4c d1       	rcall	.+664    	; 0x84a <SPI_MasterTransmit>
	SPI_MasterTransmit(address);
     5b2:	81 2f       	mov	r24, r17
     5b4:	90 e0       	ldi	r25, 0x00	; 0
     5b6:	49 d1       	rcall	.+658    	; 0x84a <SPI_MasterTransmit>
	SPI_MasterTransmit(m_byte);
     5b8:	8d 2f       	mov	r24, r29
     5ba:	90 e0       	ldi	r25, 0x00	; 0
     5bc:	46 d1       	rcall	.+652    	; 0x84a <SPI_MasterTransmit>
	SPI_MasterTransmit(d_byte);
     5be:	8c 2f       	mov	r24, r28
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	43 d1       	rcall	.+646    	; 0x84a <SPI_MasterTransmit>
	deselect_CAN();
     5c4:	db df       	rcall	.-74     	; 0x57c <deselect_CAN>
}
     5c6:	df 91       	pop	r29
     5c8:	cf 91       	pop	r28
     5ca:	1f 91       	pop	r17
     5cc:	08 95       	ret

000005ce <MCP_reset>:

void MCP_reset(){
	select_CAN();
     5ce:	d4 df       	rcall	.-88     	; 0x578 <select_CAN>
	SPI_MasterTransmit(MCP_RESET);
     5d0:	80 ec       	ldi	r24, 0xC0	; 192
     5d2:	90 e0       	ldi	r25, 0x00	; 0
     5d4:	3a d1       	rcall	.+628    	; 0x84a <SPI_MasterTransmit>
	deselect_CAN();
     5d6:	d2 df       	rcall	.-92     	; 0x57c <deselect_CAN>
	uint8_t mode = MCP_read(MCP_CANSTAT);
     5d8:	8e e0       	ldi	r24, 0x0E	; 14
     5da:	d2 df       	rcall	.-92     	; 0x580 <MCP_read>
	if ((mode&MODE_MASK)!=MODE_CONFIG)
     5dc:	80 7e       	andi	r24, 0xE0	; 224
     5de:	80 38       	cpi	r24, 0x80	; 128
     5e0:	19 f0       	breq	.+6      	; 0x5e8 <MCP_reset+0x1a>
	{
		printf("Not in config after reset\n");
     5e2:	8d e4       	ldi	r24, 0x4D	; 77
     5e4:	92 e0       	ldi	r25, 0x02	; 2
     5e6:	8a c4       	rjmp	.+2324   	; 0xefc <puts>
     5e8:	08 95       	ret

000005ea <MCP_init>:
void deselect_CAN(void){
	set_bit(PORTB, DD_SS);
}

void MCP_init(){
	SPI_MasterInit();
     5ea:	2a d1       	rcall	.+596    	; 0x840 <SPI_MasterInit>
	MCP_reset();
     5ec:	f0 cf       	rjmp	.-32     	; 0x5ce <MCP_reset>
     5ee:	08 95       	ret

000005f0 <motor_init>:
	}
	else if (motor_read() <1000){

		Go_Right;
		dac_write(0x55);
		printf("Going right: %d \n", motor_read());
     5f0:	10 92 07 01 	sts	0x0107, r1
     5f4:	8f ef       	ldi	r24, 0xFF	; 255
     5f6:	80 93 01 01 	sts	0x0101, r24
     5fa:	1a b8       	out	0x0a, r1	; 10
     5fc:	50 9a       	sbi	0x0a, 0	; 10
     5fe:	51 9a       	sbi	0x0a, 1	; 10
     600:	e2 e0       	ldi	r30, 0x02	; 2
     602:	f1 e0       	ldi	r31, 0x01	; 1
     604:	80 81       	ld	r24, Z
     606:	80 61       	ori	r24, 0x10	; 16
     608:	80 83       	st	Z, r24
     60a:	80 81       	ld	r24, Z
     60c:	80 64       	ori	r24, 0x40	; 64
     60e:	80 83       	st	Z, r24
     610:	80 81       	ld	r24, Z
     612:	80 64       	ori	r24, 0x40	; 64
     614:	80 83       	st	Z, r24
     616:	80 81       	ld	r24, Z
     618:	8d 7f       	andi	r24, 0xFD	; 253
     61a:	80 83       	st	Z, r24
     61c:	08 95       	ret

0000061e <motor_read>:
     61e:	e2 e0       	ldi	r30, 0x02	; 2
     620:	f1 e0       	ldi	r31, 0x01	; 1
     622:	80 81       	ld	r24, Z
     624:	8f 7d       	andi	r24, 0xDF	; 223
     626:	80 83       	st	Z, r24
     628:	80 81       	ld	r24, Z
     62a:	87 7f       	andi	r24, 0xF7	; 247
     62c:	80 83       	st	Z, r24
     62e:	8f e8       	ldi	r24, 0x8F	; 143
     630:	91 e0       	ldi	r25, 0x01	; 1
     632:	01 97       	sbiw	r24, 0x01	; 1
     634:	f1 f7       	brne	.-4      	; 0x632 <motor_read+0x14>
     636:	00 c0       	rjmp	.+0      	; 0x638 <motor_read+0x1a>
     638:	00 00       	nop
     63a:	80 91 06 01 	lds	r24, 0x0106
     63e:	90 e0       	ldi	r25, 0x00	; 0
     640:	98 2f       	mov	r25, r24
     642:	88 27       	eor	r24, r24
     644:	20 81       	ld	r18, Z
     646:	28 60       	ori	r18, 0x08	; 8
     648:	20 83       	st	Z, r18
     64a:	ef e8       	ldi	r30, 0x8F	; 143
     64c:	f1 e0       	ldi	r31, 0x01	; 1
     64e:	31 97       	sbiw	r30, 0x01	; 1
     650:	f1 f7       	brne	.-4      	; 0x64e <motor_read+0x30>
     652:	00 c0       	rjmp	.+0      	; 0x654 <motor_read+0x36>
     654:	00 00       	nop
     656:	20 91 06 01 	lds	r18, 0x0106
     65a:	82 2b       	or	r24, r18
     65c:	e2 e0       	ldi	r30, 0x02	; 2
     65e:	f1 e0       	ldi	r31, 0x01	; 1
     660:	20 81       	ld	r18, Z
     662:	20 64       	ori	r18, 0x40	; 64
     664:	20 83       	st	Z, r18
     666:	20 81       	ld	r18, Z
     668:	20 62       	ori	r18, 0x20	; 32
     66a:	20 83       	st	Z, r18
     66c:	22 27       	eor	r18, r18
     66e:	33 27       	eor	r19, r19
     670:	28 1b       	sub	r18, r24
     672:	39 0b       	sbc	r19, r25
     674:	22 f0       	brmi	.+8      	; 0x67e <motor_read+0x60>
     676:	25 33       	cpi	r18, 0x35	; 53
     678:	31 42       	sbci	r19, 0x21	; 33
     67a:	24 f4       	brge	.+8      	; 0x684 <motor_read+0x66>
     67c:	05 c0       	rjmp	.+10     	; 0x688 <motor_read+0x6a>
     67e:	80 e0       	ldi	r24, 0x00	; 0
     680:	90 e0       	ldi	r25, 0x00	; 0
     682:	02 c0       	rjmp	.+4      	; 0x688 <motor_read+0x6a>
     684:	8c ec       	ldi	r24, 0xCC	; 204
     686:	9e ed       	ldi	r25, 0xDE	; 222
     688:	91 95       	neg	r25
     68a:	81 95       	neg	r24
     68c:	91 09       	sbc	r25, r1
     68e:	08 95       	ret

00000690 <encoder_reset>:
     690:	e2 e0       	ldi	r30, 0x02	; 2
     692:	f1 e0       	ldi	r31, 0x01	; 1
     694:	80 81       	ld	r24, Z
     696:	8f 7b       	andi	r24, 0xBF	; 191
     698:	80 83       	st	Z, r24
     69a:	8a e6       	ldi	r24, 0x6A	; 106
     69c:	8a 95       	dec	r24
     69e:	f1 f7       	brne	.-4      	; 0x69c <encoder_reset+0xc>
     6a0:	00 c0       	rjmp	.+0      	; 0x6a2 <encoder_reset+0x12>
     6a2:	08 95       	ret

000006a4 <motor_cal>:
	}
}

void motor_cal(){
	Go_Left;
     6a4:	e2 e0       	ldi	r30, 0x02	; 2
     6a6:	f1 e0       	ldi	r31, 0x01	; 1
     6a8:	80 81       	ld	r24, Z
     6aa:	8d 7f       	andi	r24, 0xFD	; 253
     6ac:	80 83       	st	Z, r24
	dac_write(0x55);
     6ae:	85 e5       	ldi	r24, 0x55	; 85
     6b0:	38 de       	rcall	.-912    	; 0x322 <dac_write>
     6b2:	2f ef       	ldi	r18, 0xFF	; 255
     6b4:	87 ea       	ldi	r24, 0xA7	; 167
     6b6:	91 e6       	ldi	r25, 0x61	; 97
     6b8:	21 50       	subi	r18, 0x01	; 1
     6ba:	80 40       	sbci	r24, 0x00	; 0
     6bc:	90 40       	sbci	r25, 0x00	; 0
     6be:	e1 f7       	brne	.-8      	; 0x6b8 <motor_cal+0x14>
     6c0:	00 c0       	rjmp	.+0      	; 0x6c2 <motor_cal+0x1e>
     6c2:	00 00       	nop
	}
	else if(direction == 0){
		clear_bit(PORTH, DIR);
	}
	else{
		dac_write(0x00);
     6c4:	80 e0       	ldi	r24, 0x00	; 0
     6c6:	2d de       	rcall	.-934    	; 0x322 <dac_write>
void motor_cal(){
	Go_Left;
	dac_write(0x55);
	_delay_ms(2000);
	motor_change_dir(-1);
	encoder_reset();
     6c8:	e3 cf       	rjmp	.-58     	; 0x690 <encoder_reset>
     6ca:	08 95       	ret

000006cc <motor_reg_init>:
struct PI_reg motor_reg_init(){
	struct PI_reg regulator;
	regulator.Kp = -0x1p-1;
	regulator.Ki = 1;
	regulator.T = 1;
	return regulator;
     6cc:	fc 01       	movw	r30, r24
     6ce:	11 82       	std	Z+1, r1	; 0x01
     6d0:	10 82       	st	Z, r1
     6d2:	21 e0       	ldi	r18, 0x01	; 1
     6d4:	30 e0       	ldi	r19, 0x00	; 0
     6d6:	33 83       	std	Z+3, r19	; 0x03
     6d8:	22 83       	std	Z+2, r18	; 0x02
     6da:	35 83       	std	Z+5, r19	; 0x05
     6dc:	24 83       	std	Z+4, r18	; 0x04
}
     6de:	08 95       	ret

000006e0 <motor_reg_calc>:

struct PI_reg motor_reg_calc(uint8_t slider_right){
     6e0:	0f 93       	push	r16
     6e2:	1f 93       	push	r17
     6e4:	cf 93       	push	r28
     6e6:	df 93       	push	r29
     6e8:	ec 01       	movw	r28, r24
	// Regulator parameters
	struct PI_reg reg;
	reg.Kp = 1;
	reg.r = (uint16_t)slider_right*0x0021;
     6ea:	81 e2       	ldi	r24, 0x21	; 33
     6ec:	68 9f       	mul	r22, r24
     6ee:	80 01       	movw	r16, r0
     6f0:	11 24       	eor	r1, r1
	reg.y = motor_read();
     6f2:	95 df       	rcall	.-214    	; 0x61e <motor_read>
	reg.e = reg.r-reg.y;
     6f4:	98 01       	movw	r18, r16
     6f6:	28 1b       	sub	r18, r24
     6f8:	39 0b       	sbc	r19, r25
	reg.u = reg.Kp*reg.e;
	//printf("r: %d		y: %d	e: %d		u: %d		kp: %d \n",reg.r,reg.y,reg.e,reg.u, reg.Kp);
	return reg;	
     6fa:	41 e0       	ldi	r20, 0x01	; 1
     6fc:	50 e0       	ldi	r21, 0x00	; 0
     6fe:	59 83       	std	Y+1, r21	; 0x01
     700:	48 83       	st	Y, r20
     702:	1f 83       	std	Y+7, r17	; 0x07
     704:	0e 83       	std	Y+6, r16	; 0x06
     706:	99 87       	std	Y+9, r25	; 0x09
     708:	88 87       	std	Y+8, r24	; 0x08
     70a:	3b 87       	std	Y+11, r19	; 0x0b
     70c:	2a 87       	std	Y+10, r18	; 0x0a
     70e:	3d 87       	std	Y+13, r19	; 0x0d
     710:	2c 87       	std	Y+12, r18	; 0x0c
}
     712:	ce 01       	movw	r24, r28
     714:	df 91       	pop	r29
     716:	cf 91       	pop	r28
     718:	1f 91       	pop	r17
     71a:	0f 91       	pop	r16
     71c:	08 95       	ret

0000071e <motor_speed_control>:
int8_t motor_speed_control(int8_t speed){
	if (speed > 0xff){speed = 0xff;}
	else if (speed < 0x00){speed = -speed; Go_Left;}
     71e:	88 23       	and	r24, r24
     720:	34 f4       	brge	.+12     	; 0x72e <motor_speed_control+0x10>
     722:	81 95       	neg	r24
     724:	e2 e0       	ldi	r30, 0x02	; 2
     726:	f1 e0       	ldi	r31, 0x01	; 1
     728:	90 81       	ld	r25, Z
     72a:	9d 7f       	andi	r25, 0xFD	; 253
     72c:	90 83       	st	Z, r25
	return speed;
}
     72e:	08 95       	ret

00000730 <motor_position_control>:
void motor_position_control(uint8_t slider_right, struct PI_reg reg){
     730:	af 92       	push	r10
     732:	bf 92       	push	r11
     734:	cf 92       	push	r12
     736:	df 92       	push	r13
     738:	ef 92       	push	r14
     73a:	ff 92       	push	r15
     73c:	0f 93       	push	r16
     73e:	1f 93       	push	r17
     740:	cf 93       	push	r28
     742:	df 93       	push	r29
     744:	cd b7       	in	r28, 0x3d	; 61
     746:	de b7       	in	r29, 0x3e	; 62
     748:	2e 97       	sbiw	r28, 0x0e	; 14
     74a:	0f b6       	in	r0, 0x3f	; 63
     74c:	f8 94       	cli
     74e:	de bf       	out	0x3e, r29	; 62
     750:	0f be       	out	0x3f, r0	; 63
     752:	cd bf       	out	0x3d, r28	; 61
     754:	a9 82       	std	Y+1, r10	; 0x01
     756:	ba 82       	std	Y+2, r11	; 0x02
     758:	cb 82       	std	Y+3, r12	; 0x03
     75a:	dc 82       	std	Y+4, r13	; 0x04
     75c:	ed 82       	std	Y+5, r14	; 0x05
     75e:	fe 82       	std	Y+6, r15	; 0x06
     760:	0f 83       	std	Y+7, r16	; 0x07
     762:	18 87       	std	Y+8, r17	; 0x08
     764:	29 87       	std	Y+9, r18	; 0x09
     766:	3a 87       	std	Y+10, r19	; 0x0a
     768:	4b 87       	std	Y+11, r20	; 0x0b
     76a:	5c 87       	std	Y+12, r21	; 0x0c
     76c:	6d 87       	std	Y+13, r22	; 0x0d
     76e:	7e 87       	std	Y+14, r23	; 0x0e

	reg = motor_reg_calc(slider_right);
     770:	68 2f       	mov	r22, r24
     772:	ce 01       	movw	r24, r28
     774:	01 96       	adiw	r24, 0x01	; 1
     776:	b4 df       	rcall	.-152    	; 0x6e0 <motor_reg_calc>
     778:	cf 80       	ldd	r12, Y+7	; 0x07
     77a:	d8 84       	ldd	r13, Y+8	; 0x08
     77c:	e9 84       	ldd	r14, Y+9	; 0x09
     77e:	fa 84       	ldd	r15, Y+10	; 0x0a
     780:	0d 85       	ldd	r16, Y+13	; 0x0d
     782:	1e 85       	ldd	r17, Y+14	; 0x0e

	int8_t speed = (int8_t)(reg.u*(0x1.33p-2));
     784:	b8 01       	movw	r22, r16
     786:	88 27       	eor	r24, r24
     788:	77 fd       	sbrc	r23, 7
     78a:	80 95       	com	r24
     78c:	98 2f       	mov	r25, r24
     78e:	2a d2       	rcall	.+1108   	; 0xbe4 <__floatsisf>
     790:	20 e0       	ldi	r18, 0x00	; 0
     792:	30 e8       	ldi	r19, 0x80	; 128
     794:	49 e9       	ldi	r20, 0x99	; 153
     796:	5e e3       	ldi	r21, 0x3E	; 62
     798:	d9 d2       	rcall	.+1458   	; 0xd4c <__mulsf3>
     79a:	f1 d1       	rcall	.+994    	; 0xb7e <__fixsfsi>
     79c:	86 2f       	mov	r24, r22
	speed = motor_speed_control(speed);
     79e:	bf df       	rcall	.-130    	; 0x71e <motor_speed_control>
     7a0:	b8 2e       	mov	r11, r24
	printf("y: %d	  r: %d	   speed: %d	u: %d	e: %d	 kp: %d \n", reg.y, reg.r,speed, reg.u, reg.e, reg.Kp);
     7a2:	8a 81       	ldd	r24, Y+2	; 0x02
     7a4:	8f 93       	push	r24
     7a6:	89 81       	ldd	r24, Y+1	; 0x01
     7a8:	8f 93       	push	r24
     7aa:	8c 85       	ldd	r24, Y+12	; 0x0c
     7ac:	8f 93       	push	r24
     7ae:	8b 85       	ldd	r24, Y+11	; 0x0b
     7b0:	8f 93       	push	r24
     7b2:	1f 93       	push	r17
     7b4:	0f 93       	push	r16
     7b6:	2b 2d       	mov	r18, r11
     7b8:	33 27       	eor	r19, r19
     7ba:	27 fd       	sbrc	r18, 7
     7bc:	30 95       	com	r19
     7be:	3f 93       	push	r19
     7c0:	bf 92       	push	r11
     7c2:	df 92       	push	r13
     7c4:	cf 92       	push	r12
     7c6:	ff 92       	push	r15
     7c8:	ef 92       	push	r14
     7ca:	28 e8       	ldi	r18, 0x88	; 136
     7cc:	32 e0       	ldi	r19, 0x02	; 2
     7ce:	3f 93       	push	r19
     7d0:	2f 93       	push	r18
     7d2:	83 d3       	rcall	.+1798   	; 0xeda <printf>
	if (abs(reg.u) < 30){
     7d4:	03 5e       	subi	r16, 0xE3	; 227
     7d6:	1f 4f       	sbci	r17, 0xFF	; 255
     7d8:	0f b6       	in	r0, 0x3f	; 63
     7da:	f8 94       	cli
     7dc:	de bf       	out	0x3e, r29	; 62
     7de:	0f be       	out	0x3f, r0	; 63
     7e0:	cd bf       	out	0x3d, r28	; 61
     7e2:	0b 33       	cpi	r16, 0x3B	; 59
     7e4:	11 05       	cpc	r17, r1
     7e6:	18 f4       	brcc	.+6      	; 0x7ee <motor_position_control+0xbe>
	}
	else if(direction == 0){
		clear_bit(PORTH, DIR);
	}
	else{
		dac_write(0x00);
     7e8:	80 e0       	ldi	r24, 0x00	; 0
     7ea:	9b dd       	rcall	.-1226   	; 0x322 <dac_write>
     7ec:	18 c0       	rjmp	.+48     	; 0x81e <motor_position_control+0xee>
	speed = motor_speed_control(speed);
	printf("y: %d	  r: %d	   speed: %d	u: %d	e: %d	 kp: %d \n", reg.y, reg.r,speed, reg.u, reg.e, reg.Kp);
	if (abs(reg.u) < 30){
		motor_change_dir(-1);
	}
	else if(reg.y > reg.r){
     7ee:	ce 14       	cp	r12, r14
     7f0:	df 04       	cpc	r13, r15
     7f2:	5c f4       	brge	.+22     	; 0x80a <motor_position_control+0xda>
		printf("Going left\n");
     7f4:	89 eb       	ldi	r24, 0xB9	; 185
     7f6:	92 e0       	ldi	r25, 0x02	; 2
     7f8:	81 d3       	rcall	.+1794   	; 0xefc <puts>
		Go_Left;
     7fa:	e2 e0       	ldi	r30, 0x02	; 2
     7fc:	f1 e0       	ldi	r31, 0x01	; 1
     7fe:	80 81       	ld	r24, Z
     800:	8d 7f       	andi	r24, 0xFD	; 253
     802:	80 83       	st	Z, r24
		dac_write(speed);
     804:	8b 2d       	mov	r24, r11
     806:	8d dd       	rcall	.-1254   	; 0x322 <dac_write>
     808:	0a c0       	rjmp	.+20     	; 0x81e <motor_position_control+0xee>
	}
	else{
		printf("Going right \n");
     80a:	84 ec       	ldi	r24, 0xC4	; 196
     80c:	92 e0       	ldi	r25, 0x02	; 2
     80e:	76 d3       	rcall	.+1772   	; 0xefc <puts>
		Go_Right;
     810:	e2 e0       	ldi	r30, 0x02	; 2
     812:	f1 e0       	ldi	r31, 0x01	; 1
     814:	80 81       	ld	r24, Z
     816:	82 60       	ori	r24, 0x02	; 2
     818:	80 83       	st	Z, r24
		dac_write(speed);
     81a:	8b 2d       	mov	r24, r11
     81c:	82 dd       	rcall	.-1276   	; 0x322 <dac_write>
	}
     81e:	2e 96       	adiw	r28, 0x0e	; 14
     820:	0f b6       	in	r0, 0x3f	; 63
     822:	f8 94       	cli
     824:	de bf       	out	0x3e, r29	; 62
     826:	0f be       	out	0x3f, r0	; 63
     828:	cd bf       	out	0x3d, r28	; 61
     82a:	df 91       	pop	r29
     82c:	cf 91       	pop	r28
     82e:	1f 91       	pop	r17
     830:	0f 91       	pop	r16
     832:	ff 90       	pop	r15
     834:	ef 90       	pop	r14
     836:	df 90       	pop	r13
     838:	cf 90       	pop	r12
     83a:	bf 90       	pop	r11
     83c:	af 90       	pop	r10
     83e:	08 95       	ret

00000840 <SPI_MasterInit>:

#include "SPI.h"

void SPI_MasterInit(void){
	/* Set MOSI,SCK and SS output, all others input */
	DDRB = (1<<DD_MOSI) | (1<<DD_SCK) | (1 << DD_SS) | (1 << PB0);
     840:	87 e8       	ldi	r24, 0x87	; 135
     842:	84 b9       	out	0x04, r24	; 4
	
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1<<SPE) | (1<<MSTR) | (1<<SPR0);
     844:	81 e5       	ldi	r24, 0x51	; 81
     846:	8c bd       	out	0x2c, r24	; 44
     848:	08 95       	ret

0000084a <SPI_MasterTransmit>:
}
void SPI_MasterTransmit(char cData){
	/* Start transmission */
	SPDR = cData;
     84a:	8e bd       	out	0x2e, r24	; 46
	
	/* Wait for transmission complete */
	while	(!(SPSR & (1<<SPIF)));
     84c:	0d b4       	in	r0, 0x2d	; 45
     84e:	07 fe       	sbrs	r0, 7
     850:	fd cf       	rjmp	.-6      	; 0x84c <SPI_MasterTransmit+0x2>
}
     852:	08 95       	ret

00000854 <SPI_MasterReceive>:

char SPI_MasterReceive(void){
	/* Send dummy data to read from slave */	
	SPI_MasterTransmit(0);
     854:	80 e0       	ldi	r24, 0x00	; 0
     856:	f9 df       	rcall	.-14     	; 0x84a <SPI_MasterTransmit>
	
	/* Wait for reception complete */
	// while	(!(SPSR & (1<<SPIF)));
	
	/* Return data register */
	return	SPDR;
     858:	8e b5       	in	r24, 0x2e	; 46
     85a:	08 95       	ret

0000085c <pwm_setup>:
#include <avr/interrupt.h>

void pwm_setup(void){
	
	// Setter compare match mode for fast pwm
	set_bit(TCCR1A, COM1B1);
     85c:	a0 e8       	ldi	r26, 0x80	; 128
     85e:	b0 e0       	ldi	r27, 0x00	; 0
     860:	8c 91       	ld	r24, X
     862:	80 62       	ori	r24, 0x20	; 32
     864:	8c 93       	st	X, r24
	set_bit(DDRB, PB6);
     866:	26 9a       	sbi	0x04, 6	; 4
	
	
	// Setter prescaler til 8
	set_bit(TCCR1B, CS11);		
     868:	e1 e8       	ldi	r30, 0x81	; 129
     86a:	f0 e0       	ldi	r31, 0x00	; 0
     86c:	80 81       	ld	r24, Z
     86e:	82 60       	ori	r24, 0x02	; 2
     870:	80 83       	st	Z, r24
	
	// Enabler fast pwm mode
	set_bit(TCCR1A, WGM11);		
     872:	8c 91       	ld	r24, X
     874:	82 60       	ori	r24, 0x02	; 2
     876:	8c 93       	st	X, r24
	set_bit(TCCR1B, WGM12);
     878:	80 81       	ld	r24, Z
     87a:	88 60       	ori	r24, 0x08	; 8
     87c:	80 83       	st	Z, r24
	set_bit(TCCR1B, WGM13);
     87e:	80 81       	ld	r24, Z
     880:	80 61       	ori	r24, 0x10	; 16
     882:	80 83       	st	Z, r24
	
	// Setter pulsbredden 1.5ms (1.5/20)*39999
	OCR1B = 3000;
     884:	88 eb       	ldi	r24, 0xB8	; 184
     886:	9b e0       	ldi	r25, 0x0B	; 11
     888:	90 93 8b 00 	sts	0x008B, r25
     88c:	80 93 8a 00 	sts	0x008A, r24
	
	// Definerer PWM perioden på 20 ms 
	ICR1 = 39999;
     890:	8f e3       	ldi	r24, 0x3F	; 63
     892:	9c e9       	ldi	r25, 0x9C	; 156
     894:	90 93 87 00 	sts	0x0087, r25
     898:	80 93 86 00 	sts	0x0086, r24
     89c:	08 95       	ret

0000089e <PWM_set_puls_width>:
	
	//sei();
}	


int PWM_set_puls_width(double angle){
     89e:	cf 92       	push	r12
     8a0:	df 92       	push	r13
     8a2:	ef 92       	push	r14
     8a4:	ff 92       	push	r15
     8a6:	6b 01       	movw	r12, r22
     8a8:	7c 01       	movw	r14, r24
	if (angle >= 2000 && angle <= 4002){
     8aa:	20 e0       	ldi	r18, 0x00	; 0
     8ac:	30 e0       	ldi	r19, 0x00	; 0
     8ae:	4a ef       	ldi	r20, 0xFA	; 250
     8b0:	54 e4       	ldi	r21, 0x44	; 68
     8b2:	48 d2       	rcall	.+1168   	; 0xd44 <__gesf2>
     8b4:	88 23       	and	r24, r24
     8b6:	84 f0       	brlt	.+32     	; 0x8d8 <PWM_set_puls_width+0x3a>
     8b8:	20 e0       	ldi	r18, 0x00	; 0
     8ba:	30 e2       	ldi	r19, 0x20	; 32
     8bc:	4a e7       	ldi	r20, 0x7A	; 122
     8be:	55 e4       	ldi	r21, 0x45	; 69
     8c0:	c7 01       	movw	r24, r14
     8c2:	b6 01       	movw	r22, r12
     8c4:	58 d1       	rcall	.+688    	; 0xb76 <__cmpsf2>
     8c6:	18 16       	cp	r1, r24
     8c8:	3c f0       	brlt	.+14     	; 0x8d8 <PWM_set_puls_width+0x3a>
		OCR1B = angle;
     8ca:	c7 01       	movw	r24, r14
     8cc:	b6 01       	movw	r22, r12
     8ce:	5c d1       	rcall	.+696    	; 0xb88 <__fixunssfsi>
     8d0:	70 93 8b 00 	sts	0x008B, r23
     8d4:	60 93 8a 00 	sts	0x008A, r22
	}
	return 0;
}
     8d8:	80 e0       	ldi	r24, 0x00	; 0
     8da:	90 e0       	ldi	r25, 0x00	; 0
     8dc:	ff 90       	pop	r15
     8de:	ef 90       	pop	r14
     8e0:	df 90       	pop	r13
     8e2:	cf 90       	pop	r12
     8e4:	08 95       	ret

000008e6 <PWM_control>:

double PWM_control(uint8_t x_pos){
	return PWM_set_puls_width((x_pos*7.85+2000));
     8e6:	68 2f       	mov	r22, r24
     8e8:	70 e0       	ldi	r23, 0x00	; 0
     8ea:	80 e0       	ldi	r24, 0x00	; 0
     8ec:	90 e0       	ldi	r25, 0x00	; 0
     8ee:	7a d1       	rcall	.+756    	; 0xbe4 <__floatsisf>
     8f0:	23 e3       	ldi	r18, 0x33	; 51
     8f2:	33 e3       	ldi	r19, 0x33	; 51
     8f4:	4b ef       	ldi	r20, 0xFB	; 251
     8f6:	50 e4       	ldi	r21, 0x40	; 64
     8f8:	29 d2       	rcall	.+1106   	; 0xd4c <__mulsf3>
     8fa:	20 e0       	ldi	r18, 0x00	; 0
     8fc:	30 e0       	ldi	r19, 0x00	; 0
     8fe:	4a ef       	ldi	r20, 0xFA	; 250
     900:	54 e4       	ldi	r21, 0x44	; 68
     902:	d5 d0       	rcall	.+426    	; 0xaae <__addsf3>
     904:	cc df       	rcall	.-104    	; 0x89e <PWM_set_puls_width>
     906:	bc 01       	movw	r22, r24
     908:	88 27       	eor	r24, r24
     90a:	77 fd       	sbrc	r23, 7
     90c:	80 95       	com	r24
     90e:	98 2f       	mov	r25, r24
     910:	69 c1       	rjmp	.+722    	; 0xbe4 <__floatsisf>
     912:	08 95       	ret

00000914 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     914:	8c e0       	ldi	r24, 0x0C	; 12
     916:	80 93 b8 00 	sts	0x00B8, r24
     91a:	8f ef       	ldi	r24, 0xFF	; 255
     91c:	80 93 bb 00 	sts	0x00BB, r24
     920:	84 e0       	ldi	r24, 0x04	; 4
     922:	80 93 bc 00 	sts	0x00BC, r24
     926:	08 95       	ret

00000928 <TWI_Start_Transceiver_With_Data>:
     928:	ec eb       	ldi	r30, 0xBC	; 188
     92a:	f0 e0       	ldi	r31, 0x00	; 0
     92c:	20 81       	ld	r18, Z
     92e:	20 fd       	sbrc	r18, 0
     930:	fd cf       	rjmp	.-6      	; 0x92c <TWI_Start_Transceiver_With_Data+0x4>
     932:	60 93 d6 02 	sts	0x02D6, r22
     936:	fc 01       	movw	r30, r24
     938:	20 81       	ld	r18, Z
     93a:	20 93 d7 02 	sts	0x02D7, r18
     93e:	20 fd       	sbrc	r18, 0
     940:	0c c0       	rjmp	.+24     	; 0x95a <TWI_Start_Transceiver_With_Data+0x32>
     942:	62 30       	cpi	r22, 0x02	; 2
     944:	50 f0       	brcs	.+20     	; 0x95a <TWI_Start_Transceiver_With_Data+0x32>
     946:	dc 01       	movw	r26, r24
     948:	11 96       	adiw	r26, 0x01	; 1
     94a:	e8 ed       	ldi	r30, 0xD8	; 216
     94c:	f2 e0       	ldi	r31, 0x02	; 2
     94e:	81 e0       	ldi	r24, 0x01	; 1
     950:	9d 91       	ld	r25, X+
     952:	91 93       	st	Z+, r25
     954:	8f 5f       	subi	r24, 0xFF	; 255
     956:	86 13       	cpse	r24, r22
     958:	fb cf       	rjmp	.-10     	; 0x950 <TWI_Start_Transceiver_With_Data+0x28>
     95a:	10 92 d5 02 	sts	0x02D5, r1
     95e:	88 ef       	ldi	r24, 0xF8	; 248
     960:	80 93 06 02 	sts	0x0206, r24
     964:	85 ea       	ldi	r24, 0xA5	; 165
     966:	80 93 bc 00 	sts	0x00BC, r24
     96a:	08 95       	ret

0000096c <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     96c:	1f 92       	push	r1
     96e:	0f 92       	push	r0
     970:	0f b6       	in	r0, 0x3f	; 63
     972:	0f 92       	push	r0
     974:	11 24       	eor	r1, r1
     976:	0b b6       	in	r0, 0x3b	; 59
     978:	0f 92       	push	r0
     97a:	2f 93       	push	r18
     97c:	3f 93       	push	r19
     97e:	8f 93       	push	r24
     980:	9f 93       	push	r25
     982:	af 93       	push	r26
     984:	bf 93       	push	r27
     986:	ef 93       	push	r30
     988:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     98a:	80 91 b9 00 	lds	r24, 0x00B9
     98e:	90 e0       	ldi	r25, 0x00	; 0
     990:	fc 01       	movw	r30, r24
     992:	38 97       	sbiw	r30, 0x08	; 8
     994:	e1 35       	cpi	r30, 0x51	; 81
     996:	f1 05       	cpc	r31, r1
     998:	08 f0       	brcs	.+2      	; 0x99c <__vector_39+0x30>
     99a:	55 c0       	rjmp	.+170    	; 0xa46 <__vector_39+0xda>
     99c:	ee 58       	subi	r30, 0x8E	; 142
     99e:	ff 4f       	sbci	r31, 0xFF	; 255
     9a0:	4c c2       	rjmp	.+1176   	; 0xe3a <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     9a2:	10 92 d4 02 	sts	0x02D4, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     9a6:	e0 91 d4 02 	lds	r30, 0x02D4
     9aa:	80 91 d6 02 	lds	r24, 0x02D6
     9ae:	e8 17       	cp	r30, r24
     9b0:	70 f4       	brcc	.+28     	; 0x9ce <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     9b2:	81 e0       	ldi	r24, 0x01	; 1
     9b4:	8e 0f       	add	r24, r30
     9b6:	80 93 d4 02 	sts	0x02D4, r24
     9ba:	f0 e0       	ldi	r31, 0x00	; 0
     9bc:	e9 52       	subi	r30, 0x29	; 41
     9be:	fd 4f       	sbci	r31, 0xFD	; 253
     9c0:	80 81       	ld	r24, Z
     9c2:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     9c6:	85 e8       	ldi	r24, 0x85	; 133
     9c8:	80 93 bc 00 	sts	0x00BC, r24
     9cc:	43 c0       	rjmp	.+134    	; 0xa54 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     9ce:	80 91 d5 02 	lds	r24, 0x02D5
     9d2:	81 60       	ori	r24, 0x01	; 1
     9d4:	80 93 d5 02 	sts	0x02D5, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     9d8:	84 e9       	ldi	r24, 0x94	; 148
     9da:	80 93 bc 00 	sts	0x00BC, r24
     9de:	3a c0       	rjmp	.+116    	; 0xa54 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     9e0:	e0 91 d4 02 	lds	r30, 0x02D4
     9e4:	81 e0       	ldi	r24, 0x01	; 1
     9e6:	8e 0f       	add	r24, r30
     9e8:	80 93 d4 02 	sts	0x02D4, r24
     9ec:	80 91 bb 00 	lds	r24, 0x00BB
     9f0:	f0 e0       	ldi	r31, 0x00	; 0
     9f2:	e9 52       	subi	r30, 0x29	; 41
     9f4:	fd 4f       	sbci	r31, 0xFD	; 253
     9f6:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     9f8:	20 91 d4 02 	lds	r18, 0x02D4
     9fc:	30 e0       	ldi	r19, 0x00	; 0
     9fe:	80 91 d6 02 	lds	r24, 0x02D6
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	01 97       	sbiw	r24, 0x01	; 1
     a06:	28 17       	cp	r18, r24
     a08:	39 07       	cpc	r19, r25
     a0a:	24 f4       	brge	.+8      	; 0xa14 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a0c:	85 ec       	ldi	r24, 0xC5	; 197
     a0e:	80 93 bc 00 	sts	0x00BC, r24
     a12:	20 c0       	rjmp	.+64     	; 0xa54 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a14:	85 e8       	ldi	r24, 0x85	; 133
     a16:	80 93 bc 00 	sts	0x00BC, r24
     a1a:	1c c0       	rjmp	.+56     	; 0xa54 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     a1c:	80 91 bb 00 	lds	r24, 0x00BB
     a20:	e0 91 d4 02 	lds	r30, 0x02D4
     a24:	f0 e0       	ldi	r31, 0x00	; 0
     a26:	e9 52       	subi	r30, 0x29	; 41
     a28:	fd 4f       	sbci	r31, 0xFD	; 253
     a2a:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     a2c:	80 91 d5 02 	lds	r24, 0x02D5
     a30:	81 60       	ori	r24, 0x01	; 1
     a32:	80 93 d5 02 	sts	0x02D5, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a36:	84 e9       	ldi	r24, 0x94	; 148
     a38:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     a3c:	0b c0       	rjmp	.+22     	; 0xa54 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a3e:	85 ea       	ldi	r24, 0xA5	; 165
     a40:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     a44:	07 c0       	rjmp	.+14     	; 0xa54 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     a46:	80 91 b9 00 	lds	r24, 0x00B9
     a4a:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     a4e:	84 e0       	ldi	r24, 0x04	; 4
     a50:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     a54:	ff 91       	pop	r31
     a56:	ef 91       	pop	r30
     a58:	bf 91       	pop	r27
     a5a:	af 91       	pop	r26
     a5c:	9f 91       	pop	r25
     a5e:	8f 91       	pop	r24
     a60:	3f 91       	pop	r19
     a62:	2f 91       	pop	r18
     a64:	0f 90       	pop	r0
     a66:	0b be       	out	0x3b, r0	; 59
     a68:	0f 90       	pop	r0
     a6a:	0f be       	out	0x3f, r0	; 63
     a6c:	0f 90       	pop	r0
     a6e:	1f 90       	pop	r1
     a70:	18 95       	reti

00000a72 <USART_Transmit>:
}

void USART_Transmit( unsigned char data ){

// Wait for empty transmit buffer
	while( !( UCSR0A & (1<<UDRE0)) );
     a72:	e0 ec       	ldi	r30, 0xC0	; 192
     a74:	f0 e0       	ldi	r31, 0x00	; 0
     a76:	90 81       	ld	r25, Z
     a78:	95 ff       	sbrs	r25, 5
     a7a:	fd cf       	rjmp	.-6      	; 0xa76 <USART_Transmit+0x4>
  
//Put data into buffer, sends the data
	UDR0 = data;
     a7c:	80 93 c6 00 	sts	0x00C6, r24
     a80:	08 95       	ret

00000a82 <USART_Receive>:
}

unsigned char USART_Receive( void ){

//Wait for data to be received
	while ( !(UCSR0A & (1<<RXC0)) );
     a82:	e0 ec       	ldi	r30, 0xC0	; 192
     a84:	f0 e0       	ldi	r31, 0x00	; 0
     a86:	80 81       	ld	r24, Z
     a88:	88 23       	and	r24, r24
     a8a:	ec f7       	brge	.-6      	; 0xa86 <USART_Receive+0x4>
//Get and return received data from buffer
	return UDR0;
     a8c:	80 91 c6 00 	lds	r24, 0x00C6
     a90:	08 95       	ret

00000a92 <USART_Init>:
	//set_bit(SFIOR,XMM2);
	////set_bit(SFIOR,XMM0);
//}
void USART_Init( unsigned int ubrr){
	// Set baud rate
	UBRR0H = (unsigned char) (ubrr>>8);
     a92:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char) ubrr;
     a96:	80 93 c4 00 	sts	0x00C4, r24
	
	/* Enable receiver and transmitter	*/
	UCSR0B = (1<<TXEN0)|(1<<RXEN0);
     a9a:	88 e1       	ldi	r24, 0x18	; 24
     a9c:	80 93 c1 00 	sts	0x00C1, r24
	fdevopen(USART_Transmit,USART_Receive);
     aa0:	61 e4       	ldi	r22, 0x41	; 65
     aa2:	75 e0       	ldi	r23, 0x05	; 5
     aa4:	89 e3       	ldi	r24, 0x39	; 57
     aa6:	95 e0       	ldi	r25, 0x05	; 5
     aa8:	ce c1       	rjmp	.+924    	; 0xe46 <fdevopen>
     aaa:	08 95       	ret

00000aac <__subsf3>:
     aac:	50 58       	subi	r21, 0x80	; 128

00000aae <__addsf3>:
     aae:	bb 27       	eor	r27, r27
     ab0:	aa 27       	eor	r26, r26
     ab2:	0e d0       	rcall	.+28     	; 0xad0 <__addsf3x>
     ab4:	0d c1       	rjmp	.+538    	; 0xcd0 <__fp_round>
     ab6:	fe d0       	rcall	.+508    	; 0xcb4 <__fp_pscA>
     ab8:	30 f0       	brcs	.+12     	; 0xac6 <__addsf3+0x18>
     aba:	03 d1       	rcall	.+518    	; 0xcc2 <__fp_pscB>
     abc:	20 f0       	brcs	.+8      	; 0xac6 <__addsf3+0x18>
     abe:	31 f4       	brne	.+12     	; 0xacc <__addsf3+0x1e>
     ac0:	9f 3f       	cpi	r25, 0xFF	; 255
     ac2:	11 f4       	brne	.+4      	; 0xac8 <__addsf3+0x1a>
     ac4:	1e f4       	brtc	.+6      	; 0xacc <__addsf3+0x1e>
     ac6:	f3 c0       	rjmp	.+486    	; 0xcae <__fp_nan>
     ac8:	0e f4       	brtc	.+2      	; 0xacc <__addsf3+0x1e>
     aca:	e0 95       	com	r30
     acc:	e7 fb       	bst	r30, 7
     ace:	e9 c0       	rjmp	.+466    	; 0xca2 <__fp_inf>

00000ad0 <__addsf3x>:
     ad0:	e9 2f       	mov	r30, r25
     ad2:	0f d1       	rcall	.+542    	; 0xcf2 <__fp_split3>
     ad4:	80 f3       	brcs	.-32     	; 0xab6 <__addsf3+0x8>
     ad6:	ba 17       	cp	r27, r26
     ad8:	62 07       	cpc	r22, r18
     ada:	73 07       	cpc	r23, r19
     adc:	84 07       	cpc	r24, r20
     ade:	95 07       	cpc	r25, r21
     ae0:	18 f0       	brcs	.+6      	; 0xae8 <__addsf3x+0x18>
     ae2:	71 f4       	brne	.+28     	; 0xb00 <__addsf3x+0x30>
     ae4:	9e f5       	brtc	.+102    	; 0xb4c <__addsf3x+0x7c>
     ae6:	27 c1       	rjmp	.+590    	; 0xd36 <__fp_zero>
     ae8:	0e f4       	brtc	.+2      	; 0xaec <__addsf3x+0x1c>
     aea:	e0 95       	com	r30
     aec:	0b 2e       	mov	r0, r27
     aee:	ba 2f       	mov	r27, r26
     af0:	a0 2d       	mov	r26, r0
     af2:	0b 01       	movw	r0, r22
     af4:	b9 01       	movw	r22, r18
     af6:	90 01       	movw	r18, r0
     af8:	0c 01       	movw	r0, r24
     afa:	ca 01       	movw	r24, r20
     afc:	a0 01       	movw	r20, r0
     afe:	11 24       	eor	r1, r1
     b00:	ff 27       	eor	r31, r31
     b02:	59 1b       	sub	r21, r25
     b04:	99 f0       	breq	.+38     	; 0xb2c <__addsf3x+0x5c>
     b06:	59 3f       	cpi	r21, 0xF9	; 249
     b08:	50 f4       	brcc	.+20     	; 0xb1e <__addsf3x+0x4e>
     b0a:	50 3e       	cpi	r21, 0xE0	; 224
     b0c:	68 f1       	brcs	.+90     	; 0xb68 <__addsf3x+0x98>
     b0e:	1a 16       	cp	r1, r26
     b10:	f0 40       	sbci	r31, 0x00	; 0
     b12:	a2 2f       	mov	r26, r18
     b14:	23 2f       	mov	r18, r19
     b16:	34 2f       	mov	r19, r20
     b18:	44 27       	eor	r20, r20
     b1a:	58 5f       	subi	r21, 0xF8	; 248
     b1c:	f3 cf       	rjmp	.-26     	; 0xb04 <__addsf3x+0x34>
     b1e:	46 95       	lsr	r20
     b20:	37 95       	ror	r19
     b22:	27 95       	ror	r18
     b24:	a7 95       	ror	r26
     b26:	f0 40       	sbci	r31, 0x00	; 0
     b28:	53 95       	inc	r21
     b2a:	c9 f7       	brne	.-14     	; 0xb1e <__addsf3x+0x4e>
     b2c:	7e f4       	brtc	.+30     	; 0xb4c <__addsf3x+0x7c>
     b2e:	1f 16       	cp	r1, r31
     b30:	ba 0b       	sbc	r27, r26
     b32:	62 0b       	sbc	r22, r18
     b34:	73 0b       	sbc	r23, r19
     b36:	84 0b       	sbc	r24, r20
     b38:	ba f0       	brmi	.+46     	; 0xb68 <__addsf3x+0x98>
     b3a:	91 50       	subi	r25, 0x01	; 1
     b3c:	a1 f0       	breq	.+40     	; 0xb66 <__addsf3x+0x96>
     b3e:	ff 0f       	add	r31, r31
     b40:	bb 1f       	adc	r27, r27
     b42:	66 1f       	adc	r22, r22
     b44:	77 1f       	adc	r23, r23
     b46:	88 1f       	adc	r24, r24
     b48:	c2 f7       	brpl	.-16     	; 0xb3a <__addsf3x+0x6a>
     b4a:	0e c0       	rjmp	.+28     	; 0xb68 <__addsf3x+0x98>
     b4c:	ba 0f       	add	r27, r26
     b4e:	62 1f       	adc	r22, r18
     b50:	73 1f       	adc	r23, r19
     b52:	84 1f       	adc	r24, r20
     b54:	48 f4       	brcc	.+18     	; 0xb68 <__addsf3x+0x98>
     b56:	87 95       	ror	r24
     b58:	77 95       	ror	r23
     b5a:	67 95       	ror	r22
     b5c:	b7 95       	ror	r27
     b5e:	f7 95       	ror	r31
     b60:	9e 3f       	cpi	r25, 0xFE	; 254
     b62:	08 f0       	brcs	.+2      	; 0xb66 <__addsf3x+0x96>
     b64:	b3 cf       	rjmp	.-154    	; 0xacc <__addsf3+0x1e>
     b66:	93 95       	inc	r25
     b68:	88 0f       	add	r24, r24
     b6a:	08 f0       	brcs	.+2      	; 0xb6e <__addsf3x+0x9e>
     b6c:	99 27       	eor	r25, r25
     b6e:	ee 0f       	add	r30, r30
     b70:	97 95       	ror	r25
     b72:	87 95       	ror	r24
     b74:	08 95       	ret

00000b76 <__cmpsf2>:
     b76:	71 d0       	rcall	.+226    	; 0xc5a <__fp_cmp>
     b78:	08 f4       	brcc	.+2      	; 0xb7c <__cmpsf2+0x6>
     b7a:	81 e0       	ldi	r24, 0x01	; 1
     b7c:	08 95       	ret

00000b7e <__fixsfsi>:
     b7e:	04 d0       	rcall	.+8      	; 0xb88 <__fixunssfsi>
     b80:	68 94       	set
     b82:	b1 11       	cpse	r27, r1
     b84:	d9 c0       	rjmp	.+434    	; 0xd38 <__fp_szero>
     b86:	08 95       	ret

00000b88 <__fixunssfsi>:
     b88:	bc d0       	rcall	.+376    	; 0xd02 <__fp_splitA>
     b8a:	88 f0       	brcs	.+34     	; 0xbae <__fixunssfsi+0x26>
     b8c:	9f 57       	subi	r25, 0x7F	; 127
     b8e:	90 f0       	brcs	.+36     	; 0xbb4 <__fixunssfsi+0x2c>
     b90:	b9 2f       	mov	r27, r25
     b92:	99 27       	eor	r25, r25
     b94:	b7 51       	subi	r27, 0x17	; 23
     b96:	a0 f0       	brcs	.+40     	; 0xbc0 <__fixunssfsi+0x38>
     b98:	d1 f0       	breq	.+52     	; 0xbce <__fixunssfsi+0x46>
     b9a:	66 0f       	add	r22, r22
     b9c:	77 1f       	adc	r23, r23
     b9e:	88 1f       	adc	r24, r24
     ba0:	99 1f       	adc	r25, r25
     ba2:	1a f0       	brmi	.+6      	; 0xbaa <__fixunssfsi+0x22>
     ba4:	ba 95       	dec	r27
     ba6:	c9 f7       	brne	.-14     	; 0xb9a <__fixunssfsi+0x12>
     ba8:	12 c0       	rjmp	.+36     	; 0xbce <__fixunssfsi+0x46>
     baa:	b1 30       	cpi	r27, 0x01	; 1
     bac:	81 f0       	breq	.+32     	; 0xbce <__fixunssfsi+0x46>
     bae:	c3 d0       	rcall	.+390    	; 0xd36 <__fp_zero>
     bb0:	b1 e0       	ldi	r27, 0x01	; 1
     bb2:	08 95       	ret
     bb4:	c0 c0       	rjmp	.+384    	; 0xd36 <__fp_zero>
     bb6:	67 2f       	mov	r22, r23
     bb8:	78 2f       	mov	r23, r24
     bba:	88 27       	eor	r24, r24
     bbc:	b8 5f       	subi	r27, 0xF8	; 248
     bbe:	39 f0       	breq	.+14     	; 0xbce <__fixunssfsi+0x46>
     bc0:	b9 3f       	cpi	r27, 0xF9	; 249
     bc2:	cc f3       	brlt	.-14     	; 0xbb6 <__fixunssfsi+0x2e>
     bc4:	86 95       	lsr	r24
     bc6:	77 95       	ror	r23
     bc8:	67 95       	ror	r22
     bca:	b3 95       	inc	r27
     bcc:	d9 f7       	brne	.-10     	; 0xbc4 <__fixunssfsi+0x3c>
     bce:	3e f4       	brtc	.+14     	; 0xbde <__fixunssfsi+0x56>
     bd0:	90 95       	com	r25
     bd2:	80 95       	com	r24
     bd4:	70 95       	com	r23
     bd6:	61 95       	neg	r22
     bd8:	7f 4f       	sbci	r23, 0xFF	; 255
     bda:	8f 4f       	sbci	r24, 0xFF	; 255
     bdc:	9f 4f       	sbci	r25, 0xFF	; 255
     bde:	08 95       	ret

00000be0 <__floatunsisf>:
     be0:	e8 94       	clt
     be2:	09 c0       	rjmp	.+18     	; 0xbf6 <__floatsisf+0x12>

00000be4 <__floatsisf>:
     be4:	97 fb       	bst	r25, 7
     be6:	3e f4       	brtc	.+14     	; 0xbf6 <__floatsisf+0x12>
     be8:	90 95       	com	r25
     bea:	80 95       	com	r24
     bec:	70 95       	com	r23
     bee:	61 95       	neg	r22
     bf0:	7f 4f       	sbci	r23, 0xFF	; 255
     bf2:	8f 4f       	sbci	r24, 0xFF	; 255
     bf4:	9f 4f       	sbci	r25, 0xFF	; 255
     bf6:	99 23       	and	r25, r25
     bf8:	a9 f0       	breq	.+42     	; 0xc24 <__floatsisf+0x40>
     bfa:	f9 2f       	mov	r31, r25
     bfc:	96 e9       	ldi	r25, 0x96	; 150
     bfe:	bb 27       	eor	r27, r27
     c00:	93 95       	inc	r25
     c02:	f6 95       	lsr	r31
     c04:	87 95       	ror	r24
     c06:	77 95       	ror	r23
     c08:	67 95       	ror	r22
     c0a:	b7 95       	ror	r27
     c0c:	f1 11       	cpse	r31, r1
     c0e:	f8 cf       	rjmp	.-16     	; 0xc00 <__floatsisf+0x1c>
     c10:	fa f4       	brpl	.+62     	; 0xc50 <__floatsisf+0x6c>
     c12:	bb 0f       	add	r27, r27
     c14:	11 f4       	brne	.+4      	; 0xc1a <__floatsisf+0x36>
     c16:	60 ff       	sbrs	r22, 0
     c18:	1b c0       	rjmp	.+54     	; 0xc50 <__floatsisf+0x6c>
     c1a:	6f 5f       	subi	r22, 0xFF	; 255
     c1c:	7f 4f       	sbci	r23, 0xFF	; 255
     c1e:	8f 4f       	sbci	r24, 0xFF	; 255
     c20:	9f 4f       	sbci	r25, 0xFF	; 255
     c22:	16 c0       	rjmp	.+44     	; 0xc50 <__floatsisf+0x6c>
     c24:	88 23       	and	r24, r24
     c26:	11 f0       	breq	.+4      	; 0xc2c <__floatsisf+0x48>
     c28:	96 e9       	ldi	r25, 0x96	; 150
     c2a:	11 c0       	rjmp	.+34     	; 0xc4e <__floatsisf+0x6a>
     c2c:	77 23       	and	r23, r23
     c2e:	21 f0       	breq	.+8      	; 0xc38 <__floatsisf+0x54>
     c30:	9e e8       	ldi	r25, 0x8E	; 142
     c32:	87 2f       	mov	r24, r23
     c34:	76 2f       	mov	r23, r22
     c36:	05 c0       	rjmp	.+10     	; 0xc42 <__floatsisf+0x5e>
     c38:	66 23       	and	r22, r22
     c3a:	71 f0       	breq	.+28     	; 0xc58 <__floatsisf+0x74>
     c3c:	96 e8       	ldi	r25, 0x86	; 134
     c3e:	86 2f       	mov	r24, r22
     c40:	70 e0       	ldi	r23, 0x00	; 0
     c42:	60 e0       	ldi	r22, 0x00	; 0
     c44:	2a f0       	brmi	.+10     	; 0xc50 <__floatsisf+0x6c>
     c46:	9a 95       	dec	r25
     c48:	66 0f       	add	r22, r22
     c4a:	77 1f       	adc	r23, r23
     c4c:	88 1f       	adc	r24, r24
     c4e:	da f7       	brpl	.-10     	; 0xc46 <__floatsisf+0x62>
     c50:	88 0f       	add	r24, r24
     c52:	96 95       	lsr	r25
     c54:	87 95       	ror	r24
     c56:	97 f9       	bld	r25, 7
     c58:	08 95       	ret

00000c5a <__fp_cmp>:
     c5a:	99 0f       	add	r25, r25
     c5c:	00 08       	sbc	r0, r0
     c5e:	55 0f       	add	r21, r21
     c60:	aa 0b       	sbc	r26, r26
     c62:	e0 e8       	ldi	r30, 0x80	; 128
     c64:	fe ef       	ldi	r31, 0xFE	; 254
     c66:	16 16       	cp	r1, r22
     c68:	17 06       	cpc	r1, r23
     c6a:	e8 07       	cpc	r30, r24
     c6c:	f9 07       	cpc	r31, r25
     c6e:	c0 f0       	brcs	.+48     	; 0xca0 <__fp_cmp+0x46>
     c70:	12 16       	cp	r1, r18
     c72:	13 06       	cpc	r1, r19
     c74:	e4 07       	cpc	r30, r20
     c76:	f5 07       	cpc	r31, r21
     c78:	98 f0       	brcs	.+38     	; 0xca0 <__fp_cmp+0x46>
     c7a:	62 1b       	sub	r22, r18
     c7c:	73 0b       	sbc	r23, r19
     c7e:	84 0b       	sbc	r24, r20
     c80:	95 0b       	sbc	r25, r21
     c82:	39 f4       	brne	.+14     	; 0xc92 <__fp_cmp+0x38>
     c84:	0a 26       	eor	r0, r26
     c86:	61 f0       	breq	.+24     	; 0xca0 <__fp_cmp+0x46>
     c88:	23 2b       	or	r18, r19
     c8a:	24 2b       	or	r18, r20
     c8c:	25 2b       	or	r18, r21
     c8e:	21 f4       	brne	.+8      	; 0xc98 <__fp_cmp+0x3e>
     c90:	08 95       	ret
     c92:	0a 26       	eor	r0, r26
     c94:	09 f4       	brne	.+2      	; 0xc98 <__fp_cmp+0x3e>
     c96:	a1 40       	sbci	r26, 0x01	; 1
     c98:	a6 95       	lsr	r26
     c9a:	8f ef       	ldi	r24, 0xFF	; 255
     c9c:	81 1d       	adc	r24, r1
     c9e:	81 1d       	adc	r24, r1
     ca0:	08 95       	ret

00000ca2 <__fp_inf>:
     ca2:	97 f9       	bld	r25, 7
     ca4:	9f 67       	ori	r25, 0x7F	; 127
     ca6:	80 e8       	ldi	r24, 0x80	; 128
     ca8:	70 e0       	ldi	r23, 0x00	; 0
     caa:	60 e0       	ldi	r22, 0x00	; 0
     cac:	08 95       	ret

00000cae <__fp_nan>:
     cae:	9f ef       	ldi	r25, 0xFF	; 255
     cb0:	80 ec       	ldi	r24, 0xC0	; 192
     cb2:	08 95       	ret

00000cb4 <__fp_pscA>:
     cb4:	00 24       	eor	r0, r0
     cb6:	0a 94       	dec	r0
     cb8:	16 16       	cp	r1, r22
     cba:	17 06       	cpc	r1, r23
     cbc:	18 06       	cpc	r1, r24
     cbe:	09 06       	cpc	r0, r25
     cc0:	08 95       	ret

00000cc2 <__fp_pscB>:
     cc2:	00 24       	eor	r0, r0
     cc4:	0a 94       	dec	r0
     cc6:	12 16       	cp	r1, r18
     cc8:	13 06       	cpc	r1, r19
     cca:	14 06       	cpc	r1, r20
     ccc:	05 06       	cpc	r0, r21
     cce:	08 95       	ret

00000cd0 <__fp_round>:
     cd0:	09 2e       	mov	r0, r25
     cd2:	03 94       	inc	r0
     cd4:	00 0c       	add	r0, r0
     cd6:	11 f4       	brne	.+4      	; 0xcdc <__fp_round+0xc>
     cd8:	88 23       	and	r24, r24
     cda:	52 f0       	brmi	.+20     	; 0xcf0 <__fp_round+0x20>
     cdc:	bb 0f       	add	r27, r27
     cde:	40 f4       	brcc	.+16     	; 0xcf0 <__fp_round+0x20>
     ce0:	bf 2b       	or	r27, r31
     ce2:	11 f4       	brne	.+4      	; 0xce8 <__fp_round+0x18>
     ce4:	60 ff       	sbrs	r22, 0
     ce6:	04 c0       	rjmp	.+8      	; 0xcf0 <__fp_round+0x20>
     ce8:	6f 5f       	subi	r22, 0xFF	; 255
     cea:	7f 4f       	sbci	r23, 0xFF	; 255
     cec:	8f 4f       	sbci	r24, 0xFF	; 255
     cee:	9f 4f       	sbci	r25, 0xFF	; 255
     cf0:	08 95       	ret

00000cf2 <__fp_split3>:
     cf2:	57 fd       	sbrc	r21, 7
     cf4:	90 58       	subi	r25, 0x80	; 128
     cf6:	44 0f       	add	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	59 f0       	breq	.+22     	; 0xd12 <__fp_splitA+0x10>
     cfc:	5f 3f       	cpi	r21, 0xFF	; 255
     cfe:	71 f0       	breq	.+28     	; 0xd1c <__fp_splitA+0x1a>
     d00:	47 95       	ror	r20

00000d02 <__fp_splitA>:
     d02:	88 0f       	add	r24, r24
     d04:	97 fb       	bst	r25, 7
     d06:	99 1f       	adc	r25, r25
     d08:	61 f0       	breq	.+24     	; 0xd22 <__fp_splitA+0x20>
     d0a:	9f 3f       	cpi	r25, 0xFF	; 255
     d0c:	79 f0       	breq	.+30     	; 0xd2c <__fp_splitA+0x2a>
     d0e:	87 95       	ror	r24
     d10:	08 95       	ret
     d12:	12 16       	cp	r1, r18
     d14:	13 06       	cpc	r1, r19
     d16:	14 06       	cpc	r1, r20
     d18:	55 1f       	adc	r21, r21
     d1a:	f2 cf       	rjmp	.-28     	; 0xd00 <__fp_split3+0xe>
     d1c:	46 95       	lsr	r20
     d1e:	f1 df       	rcall	.-30     	; 0xd02 <__fp_splitA>
     d20:	08 c0       	rjmp	.+16     	; 0xd32 <__fp_splitA+0x30>
     d22:	16 16       	cp	r1, r22
     d24:	17 06       	cpc	r1, r23
     d26:	18 06       	cpc	r1, r24
     d28:	99 1f       	adc	r25, r25
     d2a:	f1 cf       	rjmp	.-30     	; 0xd0e <__fp_splitA+0xc>
     d2c:	86 95       	lsr	r24
     d2e:	71 05       	cpc	r23, r1
     d30:	61 05       	cpc	r22, r1
     d32:	08 94       	sec
     d34:	08 95       	ret

00000d36 <__fp_zero>:
     d36:	e8 94       	clt

00000d38 <__fp_szero>:
     d38:	bb 27       	eor	r27, r27
     d3a:	66 27       	eor	r22, r22
     d3c:	77 27       	eor	r23, r23
     d3e:	cb 01       	movw	r24, r22
     d40:	97 f9       	bld	r25, 7
     d42:	08 95       	ret

00000d44 <__gesf2>:
     d44:	8a df       	rcall	.-236    	; 0xc5a <__fp_cmp>
     d46:	08 f4       	brcc	.+2      	; 0xd4a <__gesf2+0x6>
     d48:	8f ef       	ldi	r24, 0xFF	; 255
     d4a:	08 95       	ret

00000d4c <__mulsf3>:
     d4c:	0b d0       	rcall	.+22     	; 0xd64 <__mulsf3x>
     d4e:	c0 cf       	rjmp	.-128    	; 0xcd0 <__fp_round>
     d50:	b1 df       	rcall	.-158    	; 0xcb4 <__fp_pscA>
     d52:	28 f0       	brcs	.+10     	; 0xd5e <__mulsf3+0x12>
     d54:	b6 df       	rcall	.-148    	; 0xcc2 <__fp_pscB>
     d56:	18 f0       	brcs	.+6      	; 0xd5e <__mulsf3+0x12>
     d58:	95 23       	and	r25, r21
     d5a:	09 f0       	breq	.+2      	; 0xd5e <__mulsf3+0x12>
     d5c:	a2 cf       	rjmp	.-188    	; 0xca2 <__fp_inf>
     d5e:	a7 cf       	rjmp	.-178    	; 0xcae <__fp_nan>
     d60:	11 24       	eor	r1, r1
     d62:	ea cf       	rjmp	.-44     	; 0xd38 <__fp_szero>

00000d64 <__mulsf3x>:
     d64:	c6 df       	rcall	.-116    	; 0xcf2 <__fp_split3>
     d66:	a0 f3       	brcs	.-24     	; 0xd50 <__mulsf3+0x4>

00000d68 <__mulsf3_pse>:
     d68:	95 9f       	mul	r25, r21
     d6a:	d1 f3       	breq	.-12     	; 0xd60 <__mulsf3+0x14>
     d6c:	95 0f       	add	r25, r21
     d6e:	50 e0       	ldi	r21, 0x00	; 0
     d70:	55 1f       	adc	r21, r21
     d72:	62 9f       	mul	r22, r18
     d74:	f0 01       	movw	r30, r0
     d76:	72 9f       	mul	r23, r18
     d78:	bb 27       	eor	r27, r27
     d7a:	f0 0d       	add	r31, r0
     d7c:	b1 1d       	adc	r27, r1
     d7e:	63 9f       	mul	r22, r19
     d80:	aa 27       	eor	r26, r26
     d82:	f0 0d       	add	r31, r0
     d84:	b1 1d       	adc	r27, r1
     d86:	aa 1f       	adc	r26, r26
     d88:	64 9f       	mul	r22, r20
     d8a:	66 27       	eor	r22, r22
     d8c:	b0 0d       	add	r27, r0
     d8e:	a1 1d       	adc	r26, r1
     d90:	66 1f       	adc	r22, r22
     d92:	82 9f       	mul	r24, r18
     d94:	22 27       	eor	r18, r18
     d96:	b0 0d       	add	r27, r0
     d98:	a1 1d       	adc	r26, r1
     d9a:	62 1f       	adc	r22, r18
     d9c:	73 9f       	mul	r23, r19
     d9e:	b0 0d       	add	r27, r0
     da0:	a1 1d       	adc	r26, r1
     da2:	62 1f       	adc	r22, r18
     da4:	83 9f       	mul	r24, r19
     da6:	a0 0d       	add	r26, r0
     da8:	61 1d       	adc	r22, r1
     daa:	22 1f       	adc	r18, r18
     dac:	74 9f       	mul	r23, r20
     dae:	33 27       	eor	r19, r19
     db0:	a0 0d       	add	r26, r0
     db2:	61 1d       	adc	r22, r1
     db4:	23 1f       	adc	r18, r19
     db6:	84 9f       	mul	r24, r20
     db8:	60 0d       	add	r22, r0
     dba:	21 1d       	adc	r18, r1
     dbc:	82 2f       	mov	r24, r18
     dbe:	76 2f       	mov	r23, r22
     dc0:	6a 2f       	mov	r22, r26
     dc2:	11 24       	eor	r1, r1
     dc4:	9f 57       	subi	r25, 0x7F	; 127
     dc6:	50 40       	sbci	r21, 0x00	; 0
     dc8:	8a f0       	brmi	.+34     	; 0xdec <__mulsf3_pse+0x84>
     dca:	e1 f0       	breq	.+56     	; 0xe04 <__mulsf3_pse+0x9c>
     dcc:	88 23       	and	r24, r24
     dce:	4a f0       	brmi	.+18     	; 0xde2 <__mulsf3_pse+0x7a>
     dd0:	ee 0f       	add	r30, r30
     dd2:	ff 1f       	adc	r31, r31
     dd4:	bb 1f       	adc	r27, r27
     dd6:	66 1f       	adc	r22, r22
     dd8:	77 1f       	adc	r23, r23
     dda:	88 1f       	adc	r24, r24
     ddc:	91 50       	subi	r25, 0x01	; 1
     dde:	50 40       	sbci	r21, 0x00	; 0
     de0:	a9 f7       	brne	.-22     	; 0xdcc <__mulsf3_pse+0x64>
     de2:	9e 3f       	cpi	r25, 0xFE	; 254
     de4:	51 05       	cpc	r21, r1
     de6:	70 f0       	brcs	.+28     	; 0xe04 <__mulsf3_pse+0x9c>
     de8:	5c cf       	rjmp	.-328    	; 0xca2 <__fp_inf>
     dea:	a6 cf       	rjmp	.-180    	; 0xd38 <__fp_szero>
     dec:	5f 3f       	cpi	r21, 0xFF	; 255
     dee:	ec f3       	brlt	.-6      	; 0xdea <__mulsf3_pse+0x82>
     df0:	98 3e       	cpi	r25, 0xE8	; 232
     df2:	dc f3       	brlt	.-10     	; 0xdea <__mulsf3_pse+0x82>
     df4:	86 95       	lsr	r24
     df6:	77 95       	ror	r23
     df8:	67 95       	ror	r22
     dfa:	b7 95       	ror	r27
     dfc:	f7 95       	ror	r31
     dfe:	e7 95       	ror	r30
     e00:	9f 5f       	subi	r25, 0xFF	; 255
     e02:	c1 f7       	brne	.-16     	; 0xdf4 <__mulsf3_pse+0x8c>
     e04:	fe 2b       	or	r31, r30
     e06:	88 0f       	add	r24, r24
     e08:	91 1d       	adc	r25, r1
     e0a:	96 95       	lsr	r25
     e0c:	87 95       	ror	r24
     e0e:	97 f9       	bld	r25, 7
     e10:	08 95       	ret

00000e12 <__udivmodhi4>:
     e12:	aa 1b       	sub	r26, r26
     e14:	bb 1b       	sub	r27, r27
     e16:	51 e1       	ldi	r21, 0x11	; 17
     e18:	07 c0       	rjmp	.+14     	; 0xe28 <__udivmodhi4_ep>

00000e1a <__udivmodhi4_loop>:
     e1a:	aa 1f       	adc	r26, r26
     e1c:	bb 1f       	adc	r27, r27
     e1e:	a6 17       	cp	r26, r22
     e20:	b7 07       	cpc	r27, r23
     e22:	10 f0       	brcs	.+4      	; 0xe28 <__udivmodhi4_ep>
     e24:	a6 1b       	sub	r26, r22
     e26:	b7 0b       	sbc	r27, r23

00000e28 <__udivmodhi4_ep>:
     e28:	88 1f       	adc	r24, r24
     e2a:	99 1f       	adc	r25, r25
     e2c:	5a 95       	dec	r21
     e2e:	a9 f7       	brne	.-22     	; 0xe1a <__udivmodhi4_loop>
     e30:	80 95       	com	r24
     e32:	90 95       	com	r25
     e34:	bc 01       	movw	r22, r24
     e36:	cd 01       	movw	r24, r26
     e38:	08 95       	ret

00000e3a <__tablejump2__>:
     e3a:	ee 0f       	add	r30, r30
     e3c:	ff 1f       	adc	r31, r31

00000e3e <__tablejump__>:
     e3e:	05 90       	lpm	r0, Z+
     e40:	f4 91       	lpm	r31, Z
     e42:	e0 2d       	mov	r30, r0
     e44:	19 94       	eijmp

00000e46 <fdevopen>:
     e46:	0f 93       	push	r16
     e48:	1f 93       	push	r17
     e4a:	cf 93       	push	r28
     e4c:	df 93       	push	r29
     e4e:	ec 01       	movw	r28, r24
     e50:	8b 01       	movw	r16, r22
     e52:	00 97       	sbiw	r24, 0x00	; 0
     e54:	31 f4       	brne	.+12     	; 0xe62 <fdevopen+0x1c>
     e56:	61 15       	cp	r22, r1
     e58:	71 05       	cpc	r23, r1
     e5a:	19 f4       	brne	.+6      	; 0xe62 <fdevopen+0x1c>
     e5c:	80 e0       	ldi	r24, 0x00	; 0
     e5e:	90 e0       	ldi	r25, 0x00	; 0
     e60:	37 c0       	rjmp	.+110    	; 0xed0 <fdevopen+0x8a>
     e62:	6e e0       	ldi	r22, 0x0E	; 14
     e64:	70 e0       	ldi	r23, 0x00	; 0
     e66:	81 e0       	ldi	r24, 0x01	; 1
     e68:	90 e0       	ldi	r25, 0x00	; 0
     e6a:	63 d2       	rcall	.+1222   	; 0x1332 <calloc>
     e6c:	fc 01       	movw	r30, r24
     e6e:	00 97       	sbiw	r24, 0x00	; 0
     e70:	a9 f3       	breq	.-22     	; 0xe5c <fdevopen+0x16>
     e72:	80 e8       	ldi	r24, 0x80	; 128
     e74:	83 83       	std	Z+3, r24	; 0x03
     e76:	01 15       	cp	r16, r1
     e78:	11 05       	cpc	r17, r1
     e7a:	71 f0       	breq	.+28     	; 0xe98 <fdevopen+0x52>
     e7c:	13 87       	std	Z+11, r17	; 0x0b
     e7e:	02 87       	std	Z+10, r16	; 0x0a
     e80:	81 e8       	ldi	r24, 0x81	; 129
     e82:	83 83       	std	Z+3, r24	; 0x03
     e84:	80 91 db 02 	lds	r24, 0x02DB
     e88:	90 91 dc 02 	lds	r25, 0x02DC
     e8c:	89 2b       	or	r24, r25
     e8e:	21 f4       	brne	.+8      	; 0xe98 <fdevopen+0x52>
     e90:	f0 93 dc 02 	sts	0x02DC, r31
     e94:	e0 93 db 02 	sts	0x02DB, r30
     e98:	20 97       	sbiw	r28, 0x00	; 0
     e9a:	c9 f0       	breq	.+50     	; 0xece <fdevopen+0x88>
     e9c:	d1 87       	std	Z+9, r29	; 0x09
     e9e:	c0 87       	std	Z+8, r28	; 0x08
     ea0:	83 81       	ldd	r24, Z+3	; 0x03
     ea2:	82 60       	ori	r24, 0x02	; 2
     ea4:	83 83       	std	Z+3, r24	; 0x03
     ea6:	80 91 dd 02 	lds	r24, 0x02DD
     eaa:	90 91 de 02 	lds	r25, 0x02DE
     eae:	89 2b       	or	r24, r25
     eb0:	71 f4       	brne	.+28     	; 0xece <fdevopen+0x88>
     eb2:	f0 93 de 02 	sts	0x02DE, r31
     eb6:	e0 93 dd 02 	sts	0x02DD, r30
     eba:	80 91 df 02 	lds	r24, 0x02DF
     ebe:	90 91 e0 02 	lds	r25, 0x02E0
     ec2:	89 2b       	or	r24, r25
     ec4:	21 f4       	brne	.+8      	; 0xece <fdevopen+0x88>
     ec6:	f0 93 e0 02 	sts	0x02E0, r31
     eca:	e0 93 df 02 	sts	0x02DF, r30
     ece:	cf 01       	movw	r24, r30
     ed0:	df 91       	pop	r29
     ed2:	cf 91       	pop	r28
     ed4:	1f 91       	pop	r17
     ed6:	0f 91       	pop	r16
     ed8:	08 95       	ret

00000eda <printf>:
     eda:	cf 93       	push	r28
     edc:	df 93       	push	r29
     ede:	cd b7       	in	r28, 0x3d	; 61
     ee0:	de b7       	in	r29, 0x3e	; 62
     ee2:	fe 01       	movw	r30, r28
     ee4:	36 96       	adiw	r30, 0x06	; 6
     ee6:	61 91       	ld	r22, Z+
     ee8:	71 91       	ld	r23, Z+
     eea:	af 01       	movw	r20, r30
     eec:	80 91 dd 02 	lds	r24, 0x02DD
     ef0:	90 91 de 02 	lds	r25, 0x02DE
     ef4:	30 d0       	rcall	.+96     	; 0xf56 <vfprintf>
     ef6:	df 91       	pop	r29
     ef8:	cf 91       	pop	r28
     efa:	08 95       	ret

00000efc <puts>:
     efc:	0f 93       	push	r16
     efe:	1f 93       	push	r17
     f00:	cf 93       	push	r28
     f02:	df 93       	push	r29
     f04:	e0 91 dd 02 	lds	r30, 0x02DD
     f08:	f0 91 de 02 	lds	r31, 0x02DE
     f0c:	23 81       	ldd	r18, Z+3	; 0x03
     f0e:	21 ff       	sbrs	r18, 1
     f10:	1b c0       	rjmp	.+54     	; 0xf48 <puts+0x4c>
     f12:	ec 01       	movw	r28, r24
     f14:	00 e0       	ldi	r16, 0x00	; 0
     f16:	10 e0       	ldi	r17, 0x00	; 0
     f18:	89 91       	ld	r24, Y+
     f1a:	60 91 dd 02 	lds	r22, 0x02DD
     f1e:	70 91 de 02 	lds	r23, 0x02DE
     f22:	db 01       	movw	r26, r22
     f24:	18 96       	adiw	r26, 0x08	; 8
     f26:	ed 91       	ld	r30, X+
     f28:	fc 91       	ld	r31, X
     f2a:	19 97       	sbiw	r26, 0x09	; 9
     f2c:	88 23       	and	r24, r24
     f2e:	31 f0       	breq	.+12     	; 0xf3c <puts+0x40>
     f30:	19 95       	eicall
     f32:	89 2b       	or	r24, r25
     f34:	89 f3       	breq	.-30     	; 0xf18 <puts+0x1c>
     f36:	0f ef       	ldi	r16, 0xFF	; 255
     f38:	1f ef       	ldi	r17, 0xFF	; 255
     f3a:	ee cf       	rjmp	.-36     	; 0xf18 <puts+0x1c>
     f3c:	8a e0       	ldi	r24, 0x0A	; 10
     f3e:	19 95       	eicall
     f40:	89 2b       	or	r24, r25
     f42:	11 f4       	brne	.+4      	; 0xf48 <puts+0x4c>
     f44:	c8 01       	movw	r24, r16
     f46:	02 c0       	rjmp	.+4      	; 0xf4c <puts+0x50>
     f48:	8f ef       	ldi	r24, 0xFF	; 255
     f4a:	9f ef       	ldi	r25, 0xFF	; 255
     f4c:	df 91       	pop	r29
     f4e:	cf 91       	pop	r28
     f50:	1f 91       	pop	r17
     f52:	0f 91       	pop	r16
     f54:	08 95       	ret

00000f56 <vfprintf>:
     f56:	2f 92       	push	r2
     f58:	3f 92       	push	r3
     f5a:	4f 92       	push	r4
     f5c:	5f 92       	push	r5
     f5e:	6f 92       	push	r6
     f60:	7f 92       	push	r7
     f62:	8f 92       	push	r8
     f64:	9f 92       	push	r9
     f66:	af 92       	push	r10
     f68:	bf 92       	push	r11
     f6a:	cf 92       	push	r12
     f6c:	df 92       	push	r13
     f6e:	ef 92       	push	r14
     f70:	ff 92       	push	r15
     f72:	0f 93       	push	r16
     f74:	1f 93       	push	r17
     f76:	cf 93       	push	r28
     f78:	df 93       	push	r29
     f7a:	cd b7       	in	r28, 0x3d	; 61
     f7c:	de b7       	in	r29, 0x3e	; 62
     f7e:	2c 97       	sbiw	r28, 0x0c	; 12
     f80:	0f b6       	in	r0, 0x3f	; 63
     f82:	f8 94       	cli
     f84:	de bf       	out	0x3e, r29	; 62
     f86:	0f be       	out	0x3f, r0	; 63
     f88:	cd bf       	out	0x3d, r28	; 61
     f8a:	7c 01       	movw	r14, r24
     f8c:	6b 01       	movw	r12, r22
     f8e:	8a 01       	movw	r16, r20
     f90:	fc 01       	movw	r30, r24
     f92:	17 82       	std	Z+7, r1	; 0x07
     f94:	16 82       	std	Z+6, r1	; 0x06
     f96:	83 81       	ldd	r24, Z+3	; 0x03
     f98:	81 ff       	sbrs	r24, 1
     f9a:	b0 c1       	rjmp	.+864    	; 0x12fc <vfprintf+0x3a6>
     f9c:	ce 01       	movw	r24, r28
     f9e:	01 96       	adiw	r24, 0x01	; 1
     fa0:	4c 01       	movw	r8, r24
     fa2:	f7 01       	movw	r30, r14
     fa4:	93 81       	ldd	r25, Z+3	; 0x03
     fa6:	f6 01       	movw	r30, r12
     fa8:	93 fd       	sbrc	r25, 3
     faa:	85 91       	lpm	r24, Z+
     fac:	93 ff       	sbrs	r25, 3
     fae:	81 91       	ld	r24, Z+
     fb0:	6f 01       	movw	r12, r30
     fb2:	88 23       	and	r24, r24
     fb4:	09 f4       	brne	.+2      	; 0xfb8 <vfprintf+0x62>
     fb6:	9e c1       	rjmp	.+828    	; 0x12f4 <vfprintf+0x39e>
     fb8:	85 32       	cpi	r24, 0x25	; 37
     fba:	39 f4       	brne	.+14     	; 0xfca <vfprintf+0x74>
     fbc:	93 fd       	sbrc	r25, 3
     fbe:	85 91       	lpm	r24, Z+
     fc0:	93 ff       	sbrs	r25, 3
     fc2:	81 91       	ld	r24, Z+
     fc4:	6f 01       	movw	r12, r30
     fc6:	85 32       	cpi	r24, 0x25	; 37
     fc8:	21 f4       	brne	.+8      	; 0xfd2 <vfprintf+0x7c>
     fca:	b7 01       	movw	r22, r14
     fcc:	90 e0       	ldi	r25, 0x00	; 0
     fce:	0f d3       	rcall	.+1566   	; 0x15ee <fputc>
     fd0:	e8 cf       	rjmp	.-48     	; 0xfa2 <vfprintf+0x4c>
     fd2:	51 2c       	mov	r5, r1
     fd4:	31 2c       	mov	r3, r1
     fd6:	20 e0       	ldi	r18, 0x00	; 0
     fd8:	20 32       	cpi	r18, 0x20	; 32
     fda:	a0 f4       	brcc	.+40     	; 0x1004 <vfprintf+0xae>
     fdc:	8b 32       	cpi	r24, 0x2B	; 43
     fde:	69 f0       	breq	.+26     	; 0xffa <vfprintf+0xa4>
     fe0:	30 f4       	brcc	.+12     	; 0xfee <vfprintf+0x98>
     fe2:	80 32       	cpi	r24, 0x20	; 32
     fe4:	59 f0       	breq	.+22     	; 0xffc <vfprintf+0xa6>
     fe6:	83 32       	cpi	r24, 0x23	; 35
     fe8:	69 f4       	brne	.+26     	; 0x1004 <vfprintf+0xae>
     fea:	20 61       	ori	r18, 0x10	; 16
     fec:	2c c0       	rjmp	.+88     	; 0x1046 <vfprintf+0xf0>
     fee:	8d 32       	cpi	r24, 0x2D	; 45
     ff0:	39 f0       	breq	.+14     	; 0x1000 <vfprintf+0xaa>
     ff2:	80 33       	cpi	r24, 0x30	; 48
     ff4:	39 f4       	brne	.+14     	; 0x1004 <vfprintf+0xae>
     ff6:	21 60       	ori	r18, 0x01	; 1
     ff8:	26 c0       	rjmp	.+76     	; 0x1046 <vfprintf+0xf0>
     ffa:	22 60       	ori	r18, 0x02	; 2
     ffc:	24 60       	ori	r18, 0x04	; 4
     ffe:	23 c0       	rjmp	.+70     	; 0x1046 <vfprintf+0xf0>
    1000:	28 60       	ori	r18, 0x08	; 8
    1002:	21 c0       	rjmp	.+66     	; 0x1046 <vfprintf+0xf0>
    1004:	27 fd       	sbrc	r18, 7
    1006:	27 c0       	rjmp	.+78     	; 0x1056 <vfprintf+0x100>
    1008:	30 ed       	ldi	r19, 0xD0	; 208
    100a:	38 0f       	add	r19, r24
    100c:	3a 30       	cpi	r19, 0x0A	; 10
    100e:	78 f4       	brcc	.+30     	; 0x102e <vfprintf+0xd8>
    1010:	26 ff       	sbrs	r18, 6
    1012:	06 c0       	rjmp	.+12     	; 0x1020 <vfprintf+0xca>
    1014:	fa e0       	ldi	r31, 0x0A	; 10
    1016:	5f 9e       	mul	r5, r31
    1018:	30 0d       	add	r19, r0
    101a:	11 24       	eor	r1, r1
    101c:	53 2e       	mov	r5, r19
    101e:	13 c0       	rjmp	.+38     	; 0x1046 <vfprintf+0xf0>
    1020:	8a e0       	ldi	r24, 0x0A	; 10
    1022:	38 9e       	mul	r3, r24
    1024:	30 0d       	add	r19, r0
    1026:	11 24       	eor	r1, r1
    1028:	33 2e       	mov	r3, r19
    102a:	20 62       	ori	r18, 0x20	; 32
    102c:	0c c0       	rjmp	.+24     	; 0x1046 <vfprintf+0xf0>
    102e:	8e 32       	cpi	r24, 0x2E	; 46
    1030:	21 f4       	brne	.+8      	; 0x103a <vfprintf+0xe4>
    1032:	26 fd       	sbrc	r18, 6
    1034:	5f c1       	rjmp	.+702    	; 0x12f4 <vfprintf+0x39e>
    1036:	20 64       	ori	r18, 0x40	; 64
    1038:	06 c0       	rjmp	.+12     	; 0x1046 <vfprintf+0xf0>
    103a:	8c 36       	cpi	r24, 0x6C	; 108
    103c:	11 f4       	brne	.+4      	; 0x1042 <vfprintf+0xec>
    103e:	20 68       	ori	r18, 0x80	; 128
    1040:	02 c0       	rjmp	.+4      	; 0x1046 <vfprintf+0xf0>
    1042:	88 36       	cpi	r24, 0x68	; 104
    1044:	41 f4       	brne	.+16     	; 0x1056 <vfprintf+0x100>
    1046:	f6 01       	movw	r30, r12
    1048:	93 fd       	sbrc	r25, 3
    104a:	85 91       	lpm	r24, Z+
    104c:	93 ff       	sbrs	r25, 3
    104e:	81 91       	ld	r24, Z+
    1050:	6f 01       	movw	r12, r30
    1052:	81 11       	cpse	r24, r1
    1054:	c1 cf       	rjmp	.-126    	; 0xfd8 <vfprintf+0x82>
    1056:	98 2f       	mov	r25, r24
    1058:	9f 7d       	andi	r25, 0xDF	; 223
    105a:	95 54       	subi	r25, 0x45	; 69
    105c:	93 30       	cpi	r25, 0x03	; 3
    105e:	28 f4       	brcc	.+10     	; 0x106a <vfprintf+0x114>
    1060:	0c 5f       	subi	r16, 0xFC	; 252
    1062:	1f 4f       	sbci	r17, 0xFF	; 255
    1064:	ff e3       	ldi	r31, 0x3F	; 63
    1066:	f9 83       	std	Y+1, r31	; 0x01
    1068:	0d c0       	rjmp	.+26     	; 0x1084 <vfprintf+0x12e>
    106a:	83 36       	cpi	r24, 0x63	; 99
    106c:	31 f0       	breq	.+12     	; 0x107a <vfprintf+0x124>
    106e:	83 37       	cpi	r24, 0x73	; 115
    1070:	71 f0       	breq	.+28     	; 0x108e <vfprintf+0x138>
    1072:	83 35       	cpi	r24, 0x53	; 83
    1074:	09 f0       	breq	.+2      	; 0x1078 <vfprintf+0x122>
    1076:	57 c0       	rjmp	.+174    	; 0x1126 <vfprintf+0x1d0>
    1078:	21 c0       	rjmp	.+66     	; 0x10bc <vfprintf+0x166>
    107a:	f8 01       	movw	r30, r16
    107c:	80 81       	ld	r24, Z
    107e:	89 83       	std	Y+1, r24	; 0x01
    1080:	0e 5f       	subi	r16, 0xFE	; 254
    1082:	1f 4f       	sbci	r17, 0xFF	; 255
    1084:	44 24       	eor	r4, r4
    1086:	43 94       	inc	r4
    1088:	51 2c       	mov	r5, r1
    108a:	54 01       	movw	r10, r8
    108c:	14 c0       	rjmp	.+40     	; 0x10b6 <vfprintf+0x160>
    108e:	38 01       	movw	r6, r16
    1090:	f2 e0       	ldi	r31, 0x02	; 2
    1092:	6f 0e       	add	r6, r31
    1094:	71 1c       	adc	r7, r1
    1096:	f8 01       	movw	r30, r16
    1098:	a0 80       	ld	r10, Z
    109a:	b1 80       	ldd	r11, Z+1	; 0x01
    109c:	26 ff       	sbrs	r18, 6
    109e:	03 c0       	rjmp	.+6      	; 0x10a6 <vfprintf+0x150>
    10a0:	65 2d       	mov	r22, r5
    10a2:	70 e0       	ldi	r23, 0x00	; 0
    10a4:	02 c0       	rjmp	.+4      	; 0x10aa <vfprintf+0x154>
    10a6:	6f ef       	ldi	r22, 0xFF	; 255
    10a8:	7f ef       	ldi	r23, 0xFF	; 255
    10aa:	c5 01       	movw	r24, r10
    10ac:	2c 87       	std	Y+12, r18	; 0x0c
    10ae:	94 d2       	rcall	.+1320   	; 0x15d8 <strnlen>
    10b0:	2c 01       	movw	r4, r24
    10b2:	83 01       	movw	r16, r6
    10b4:	2c 85       	ldd	r18, Y+12	; 0x0c
    10b6:	2f 77       	andi	r18, 0x7F	; 127
    10b8:	22 2e       	mov	r2, r18
    10ba:	16 c0       	rjmp	.+44     	; 0x10e8 <vfprintf+0x192>
    10bc:	38 01       	movw	r6, r16
    10be:	f2 e0       	ldi	r31, 0x02	; 2
    10c0:	6f 0e       	add	r6, r31
    10c2:	71 1c       	adc	r7, r1
    10c4:	f8 01       	movw	r30, r16
    10c6:	a0 80       	ld	r10, Z
    10c8:	b1 80       	ldd	r11, Z+1	; 0x01
    10ca:	26 ff       	sbrs	r18, 6
    10cc:	03 c0       	rjmp	.+6      	; 0x10d4 <vfprintf+0x17e>
    10ce:	65 2d       	mov	r22, r5
    10d0:	70 e0       	ldi	r23, 0x00	; 0
    10d2:	02 c0       	rjmp	.+4      	; 0x10d8 <vfprintf+0x182>
    10d4:	6f ef       	ldi	r22, 0xFF	; 255
    10d6:	7f ef       	ldi	r23, 0xFF	; 255
    10d8:	c5 01       	movw	r24, r10
    10da:	2c 87       	std	Y+12, r18	; 0x0c
    10dc:	6b d2       	rcall	.+1238   	; 0x15b4 <strnlen_P>
    10de:	2c 01       	movw	r4, r24
    10e0:	2c 85       	ldd	r18, Y+12	; 0x0c
    10e2:	20 68       	ori	r18, 0x80	; 128
    10e4:	22 2e       	mov	r2, r18
    10e6:	83 01       	movw	r16, r6
    10e8:	23 fc       	sbrc	r2, 3
    10ea:	19 c0       	rjmp	.+50     	; 0x111e <vfprintf+0x1c8>
    10ec:	83 2d       	mov	r24, r3
    10ee:	90 e0       	ldi	r25, 0x00	; 0
    10f0:	48 16       	cp	r4, r24
    10f2:	59 06       	cpc	r5, r25
    10f4:	a0 f4       	brcc	.+40     	; 0x111e <vfprintf+0x1c8>
    10f6:	b7 01       	movw	r22, r14
    10f8:	80 e2       	ldi	r24, 0x20	; 32
    10fa:	90 e0       	ldi	r25, 0x00	; 0
    10fc:	78 d2       	rcall	.+1264   	; 0x15ee <fputc>
    10fe:	3a 94       	dec	r3
    1100:	f5 cf       	rjmp	.-22     	; 0x10ec <vfprintf+0x196>
    1102:	f5 01       	movw	r30, r10
    1104:	27 fc       	sbrc	r2, 7
    1106:	85 91       	lpm	r24, Z+
    1108:	27 fe       	sbrs	r2, 7
    110a:	81 91       	ld	r24, Z+
    110c:	5f 01       	movw	r10, r30
    110e:	b7 01       	movw	r22, r14
    1110:	90 e0       	ldi	r25, 0x00	; 0
    1112:	6d d2       	rcall	.+1242   	; 0x15ee <fputc>
    1114:	31 10       	cpse	r3, r1
    1116:	3a 94       	dec	r3
    1118:	f1 e0       	ldi	r31, 0x01	; 1
    111a:	4f 1a       	sub	r4, r31
    111c:	51 08       	sbc	r5, r1
    111e:	41 14       	cp	r4, r1
    1120:	51 04       	cpc	r5, r1
    1122:	79 f7       	brne	.-34     	; 0x1102 <vfprintf+0x1ac>
    1124:	de c0       	rjmp	.+444    	; 0x12e2 <vfprintf+0x38c>
    1126:	84 36       	cpi	r24, 0x64	; 100
    1128:	11 f0       	breq	.+4      	; 0x112e <vfprintf+0x1d8>
    112a:	89 36       	cpi	r24, 0x69	; 105
    112c:	31 f5       	brne	.+76     	; 0x117a <vfprintf+0x224>
    112e:	f8 01       	movw	r30, r16
    1130:	27 ff       	sbrs	r18, 7
    1132:	07 c0       	rjmp	.+14     	; 0x1142 <vfprintf+0x1ec>
    1134:	60 81       	ld	r22, Z
    1136:	71 81       	ldd	r23, Z+1	; 0x01
    1138:	82 81       	ldd	r24, Z+2	; 0x02
    113a:	93 81       	ldd	r25, Z+3	; 0x03
    113c:	0c 5f       	subi	r16, 0xFC	; 252
    113e:	1f 4f       	sbci	r17, 0xFF	; 255
    1140:	08 c0       	rjmp	.+16     	; 0x1152 <vfprintf+0x1fc>
    1142:	60 81       	ld	r22, Z
    1144:	71 81       	ldd	r23, Z+1	; 0x01
    1146:	88 27       	eor	r24, r24
    1148:	77 fd       	sbrc	r23, 7
    114a:	80 95       	com	r24
    114c:	98 2f       	mov	r25, r24
    114e:	0e 5f       	subi	r16, 0xFE	; 254
    1150:	1f 4f       	sbci	r17, 0xFF	; 255
    1152:	2f 76       	andi	r18, 0x6F	; 111
    1154:	b2 2e       	mov	r11, r18
    1156:	97 ff       	sbrs	r25, 7
    1158:	09 c0       	rjmp	.+18     	; 0x116c <vfprintf+0x216>
    115a:	90 95       	com	r25
    115c:	80 95       	com	r24
    115e:	70 95       	com	r23
    1160:	61 95       	neg	r22
    1162:	7f 4f       	sbci	r23, 0xFF	; 255
    1164:	8f 4f       	sbci	r24, 0xFF	; 255
    1166:	9f 4f       	sbci	r25, 0xFF	; 255
    1168:	20 68       	ori	r18, 0x80	; 128
    116a:	b2 2e       	mov	r11, r18
    116c:	2a e0       	ldi	r18, 0x0A	; 10
    116e:	30 e0       	ldi	r19, 0x00	; 0
    1170:	a4 01       	movw	r20, r8
    1172:	6f d2       	rcall	.+1246   	; 0x1652 <__ultoa_invert>
    1174:	a8 2e       	mov	r10, r24
    1176:	a8 18       	sub	r10, r8
    1178:	43 c0       	rjmp	.+134    	; 0x1200 <vfprintf+0x2aa>
    117a:	85 37       	cpi	r24, 0x75	; 117
    117c:	29 f4       	brne	.+10     	; 0x1188 <vfprintf+0x232>
    117e:	2f 7e       	andi	r18, 0xEF	; 239
    1180:	b2 2e       	mov	r11, r18
    1182:	2a e0       	ldi	r18, 0x0A	; 10
    1184:	30 e0       	ldi	r19, 0x00	; 0
    1186:	25 c0       	rjmp	.+74     	; 0x11d2 <vfprintf+0x27c>
    1188:	f2 2f       	mov	r31, r18
    118a:	f9 7f       	andi	r31, 0xF9	; 249
    118c:	bf 2e       	mov	r11, r31
    118e:	8f 36       	cpi	r24, 0x6F	; 111
    1190:	c1 f0       	breq	.+48     	; 0x11c2 <vfprintf+0x26c>
    1192:	18 f4       	brcc	.+6      	; 0x119a <vfprintf+0x244>
    1194:	88 35       	cpi	r24, 0x58	; 88
    1196:	79 f0       	breq	.+30     	; 0x11b6 <vfprintf+0x260>
    1198:	ad c0       	rjmp	.+346    	; 0x12f4 <vfprintf+0x39e>
    119a:	80 37       	cpi	r24, 0x70	; 112
    119c:	19 f0       	breq	.+6      	; 0x11a4 <vfprintf+0x24e>
    119e:	88 37       	cpi	r24, 0x78	; 120
    11a0:	21 f0       	breq	.+8      	; 0x11aa <vfprintf+0x254>
    11a2:	a8 c0       	rjmp	.+336    	; 0x12f4 <vfprintf+0x39e>
    11a4:	2f 2f       	mov	r18, r31
    11a6:	20 61       	ori	r18, 0x10	; 16
    11a8:	b2 2e       	mov	r11, r18
    11aa:	b4 fe       	sbrs	r11, 4
    11ac:	0d c0       	rjmp	.+26     	; 0x11c8 <vfprintf+0x272>
    11ae:	8b 2d       	mov	r24, r11
    11b0:	84 60       	ori	r24, 0x04	; 4
    11b2:	b8 2e       	mov	r11, r24
    11b4:	09 c0       	rjmp	.+18     	; 0x11c8 <vfprintf+0x272>
    11b6:	24 ff       	sbrs	r18, 4
    11b8:	0a c0       	rjmp	.+20     	; 0x11ce <vfprintf+0x278>
    11ba:	9f 2f       	mov	r25, r31
    11bc:	96 60       	ori	r25, 0x06	; 6
    11be:	b9 2e       	mov	r11, r25
    11c0:	06 c0       	rjmp	.+12     	; 0x11ce <vfprintf+0x278>
    11c2:	28 e0       	ldi	r18, 0x08	; 8
    11c4:	30 e0       	ldi	r19, 0x00	; 0
    11c6:	05 c0       	rjmp	.+10     	; 0x11d2 <vfprintf+0x27c>
    11c8:	20 e1       	ldi	r18, 0x10	; 16
    11ca:	30 e0       	ldi	r19, 0x00	; 0
    11cc:	02 c0       	rjmp	.+4      	; 0x11d2 <vfprintf+0x27c>
    11ce:	20 e1       	ldi	r18, 0x10	; 16
    11d0:	32 e0       	ldi	r19, 0x02	; 2
    11d2:	f8 01       	movw	r30, r16
    11d4:	b7 fe       	sbrs	r11, 7
    11d6:	07 c0       	rjmp	.+14     	; 0x11e6 <vfprintf+0x290>
    11d8:	60 81       	ld	r22, Z
    11da:	71 81       	ldd	r23, Z+1	; 0x01
    11dc:	82 81       	ldd	r24, Z+2	; 0x02
    11de:	93 81       	ldd	r25, Z+3	; 0x03
    11e0:	0c 5f       	subi	r16, 0xFC	; 252
    11e2:	1f 4f       	sbci	r17, 0xFF	; 255
    11e4:	06 c0       	rjmp	.+12     	; 0x11f2 <vfprintf+0x29c>
    11e6:	60 81       	ld	r22, Z
    11e8:	71 81       	ldd	r23, Z+1	; 0x01
    11ea:	80 e0       	ldi	r24, 0x00	; 0
    11ec:	90 e0       	ldi	r25, 0x00	; 0
    11ee:	0e 5f       	subi	r16, 0xFE	; 254
    11f0:	1f 4f       	sbci	r17, 0xFF	; 255
    11f2:	a4 01       	movw	r20, r8
    11f4:	2e d2       	rcall	.+1116   	; 0x1652 <__ultoa_invert>
    11f6:	a8 2e       	mov	r10, r24
    11f8:	a8 18       	sub	r10, r8
    11fa:	fb 2d       	mov	r31, r11
    11fc:	ff 77       	andi	r31, 0x7F	; 127
    11fe:	bf 2e       	mov	r11, r31
    1200:	b6 fe       	sbrs	r11, 6
    1202:	0b c0       	rjmp	.+22     	; 0x121a <vfprintf+0x2c4>
    1204:	2b 2d       	mov	r18, r11
    1206:	2e 7f       	andi	r18, 0xFE	; 254
    1208:	a5 14       	cp	r10, r5
    120a:	50 f4       	brcc	.+20     	; 0x1220 <vfprintf+0x2ca>
    120c:	b4 fe       	sbrs	r11, 4
    120e:	0a c0       	rjmp	.+20     	; 0x1224 <vfprintf+0x2ce>
    1210:	b2 fc       	sbrc	r11, 2
    1212:	08 c0       	rjmp	.+16     	; 0x1224 <vfprintf+0x2ce>
    1214:	2b 2d       	mov	r18, r11
    1216:	2e 7e       	andi	r18, 0xEE	; 238
    1218:	05 c0       	rjmp	.+10     	; 0x1224 <vfprintf+0x2ce>
    121a:	7a 2c       	mov	r7, r10
    121c:	2b 2d       	mov	r18, r11
    121e:	03 c0       	rjmp	.+6      	; 0x1226 <vfprintf+0x2d0>
    1220:	7a 2c       	mov	r7, r10
    1222:	01 c0       	rjmp	.+2      	; 0x1226 <vfprintf+0x2d0>
    1224:	75 2c       	mov	r7, r5
    1226:	24 ff       	sbrs	r18, 4
    1228:	0d c0       	rjmp	.+26     	; 0x1244 <vfprintf+0x2ee>
    122a:	fe 01       	movw	r30, r28
    122c:	ea 0d       	add	r30, r10
    122e:	f1 1d       	adc	r31, r1
    1230:	80 81       	ld	r24, Z
    1232:	80 33       	cpi	r24, 0x30	; 48
    1234:	11 f4       	brne	.+4      	; 0x123a <vfprintf+0x2e4>
    1236:	29 7e       	andi	r18, 0xE9	; 233
    1238:	09 c0       	rjmp	.+18     	; 0x124c <vfprintf+0x2f6>
    123a:	22 ff       	sbrs	r18, 2
    123c:	06 c0       	rjmp	.+12     	; 0x124a <vfprintf+0x2f4>
    123e:	73 94       	inc	r7
    1240:	73 94       	inc	r7
    1242:	04 c0       	rjmp	.+8      	; 0x124c <vfprintf+0x2f6>
    1244:	82 2f       	mov	r24, r18
    1246:	86 78       	andi	r24, 0x86	; 134
    1248:	09 f0       	breq	.+2      	; 0x124c <vfprintf+0x2f6>
    124a:	73 94       	inc	r7
    124c:	23 fd       	sbrc	r18, 3
    124e:	12 c0       	rjmp	.+36     	; 0x1274 <vfprintf+0x31e>
    1250:	20 ff       	sbrs	r18, 0
    1252:	06 c0       	rjmp	.+12     	; 0x1260 <vfprintf+0x30a>
    1254:	5a 2c       	mov	r5, r10
    1256:	73 14       	cp	r7, r3
    1258:	18 f4       	brcc	.+6      	; 0x1260 <vfprintf+0x30a>
    125a:	53 0c       	add	r5, r3
    125c:	57 18       	sub	r5, r7
    125e:	73 2c       	mov	r7, r3
    1260:	73 14       	cp	r7, r3
    1262:	60 f4       	brcc	.+24     	; 0x127c <vfprintf+0x326>
    1264:	b7 01       	movw	r22, r14
    1266:	80 e2       	ldi	r24, 0x20	; 32
    1268:	90 e0       	ldi	r25, 0x00	; 0
    126a:	2c 87       	std	Y+12, r18	; 0x0c
    126c:	c0 d1       	rcall	.+896    	; 0x15ee <fputc>
    126e:	73 94       	inc	r7
    1270:	2c 85       	ldd	r18, Y+12	; 0x0c
    1272:	f6 cf       	rjmp	.-20     	; 0x1260 <vfprintf+0x30a>
    1274:	73 14       	cp	r7, r3
    1276:	10 f4       	brcc	.+4      	; 0x127c <vfprintf+0x326>
    1278:	37 18       	sub	r3, r7
    127a:	01 c0       	rjmp	.+2      	; 0x127e <vfprintf+0x328>
    127c:	31 2c       	mov	r3, r1
    127e:	24 ff       	sbrs	r18, 4
    1280:	11 c0       	rjmp	.+34     	; 0x12a4 <vfprintf+0x34e>
    1282:	b7 01       	movw	r22, r14
    1284:	80 e3       	ldi	r24, 0x30	; 48
    1286:	90 e0       	ldi	r25, 0x00	; 0
    1288:	2c 87       	std	Y+12, r18	; 0x0c
    128a:	b1 d1       	rcall	.+866    	; 0x15ee <fputc>
    128c:	2c 85       	ldd	r18, Y+12	; 0x0c
    128e:	22 ff       	sbrs	r18, 2
    1290:	16 c0       	rjmp	.+44     	; 0x12be <vfprintf+0x368>
    1292:	21 ff       	sbrs	r18, 1
    1294:	03 c0       	rjmp	.+6      	; 0x129c <vfprintf+0x346>
    1296:	88 e5       	ldi	r24, 0x58	; 88
    1298:	90 e0       	ldi	r25, 0x00	; 0
    129a:	02 c0       	rjmp	.+4      	; 0x12a0 <vfprintf+0x34a>
    129c:	88 e7       	ldi	r24, 0x78	; 120
    129e:	90 e0       	ldi	r25, 0x00	; 0
    12a0:	b7 01       	movw	r22, r14
    12a2:	0c c0       	rjmp	.+24     	; 0x12bc <vfprintf+0x366>
    12a4:	82 2f       	mov	r24, r18
    12a6:	86 78       	andi	r24, 0x86	; 134
    12a8:	51 f0       	breq	.+20     	; 0x12be <vfprintf+0x368>
    12aa:	21 fd       	sbrc	r18, 1
    12ac:	02 c0       	rjmp	.+4      	; 0x12b2 <vfprintf+0x35c>
    12ae:	80 e2       	ldi	r24, 0x20	; 32
    12b0:	01 c0       	rjmp	.+2      	; 0x12b4 <vfprintf+0x35e>
    12b2:	8b e2       	ldi	r24, 0x2B	; 43
    12b4:	27 fd       	sbrc	r18, 7
    12b6:	8d e2       	ldi	r24, 0x2D	; 45
    12b8:	b7 01       	movw	r22, r14
    12ba:	90 e0       	ldi	r25, 0x00	; 0
    12bc:	98 d1       	rcall	.+816    	; 0x15ee <fputc>
    12be:	a5 14       	cp	r10, r5
    12c0:	30 f4       	brcc	.+12     	; 0x12ce <vfprintf+0x378>
    12c2:	b7 01       	movw	r22, r14
    12c4:	80 e3       	ldi	r24, 0x30	; 48
    12c6:	90 e0       	ldi	r25, 0x00	; 0
    12c8:	92 d1       	rcall	.+804    	; 0x15ee <fputc>
    12ca:	5a 94       	dec	r5
    12cc:	f8 cf       	rjmp	.-16     	; 0x12be <vfprintf+0x368>
    12ce:	aa 94       	dec	r10
    12d0:	f4 01       	movw	r30, r8
    12d2:	ea 0d       	add	r30, r10
    12d4:	f1 1d       	adc	r31, r1
    12d6:	80 81       	ld	r24, Z
    12d8:	b7 01       	movw	r22, r14
    12da:	90 e0       	ldi	r25, 0x00	; 0
    12dc:	88 d1       	rcall	.+784    	; 0x15ee <fputc>
    12de:	a1 10       	cpse	r10, r1
    12e0:	f6 cf       	rjmp	.-20     	; 0x12ce <vfprintf+0x378>
    12e2:	33 20       	and	r3, r3
    12e4:	09 f4       	brne	.+2      	; 0x12e8 <vfprintf+0x392>
    12e6:	5d ce       	rjmp	.-838    	; 0xfa2 <vfprintf+0x4c>
    12e8:	b7 01       	movw	r22, r14
    12ea:	80 e2       	ldi	r24, 0x20	; 32
    12ec:	90 e0       	ldi	r25, 0x00	; 0
    12ee:	7f d1       	rcall	.+766    	; 0x15ee <fputc>
    12f0:	3a 94       	dec	r3
    12f2:	f7 cf       	rjmp	.-18     	; 0x12e2 <vfprintf+0x38c>
    12f4:	f7 01       	movw	r30, r14
    12f6:	86 81       	ldd	r24, Z+6	; 0x06
    12f8:	97 81       	ldd	r25, Z+7	; 0x07
    12fa:	02 c0       	rjmp	.+4      	; 0x1300 <vfprintf+0x3aa>
    12fc:	8f ef       	ldi	r24, 0xFF	; 255
    12fe:	9f ef       	ldi	r25, 0xFF	; 255
    1300:	2c 96       	adiw	r28, 0x0c	; 12
    1302:	0f b6       	in	r0, 0x3f	; 63
    1304:	f8 94       	cli
    1306:	de bf       	out	0x3e, r29	; 62
    1308:	0f be       	out	0x3f, r0	; 63
    130a:	cd bf       	out	0x3d, r28	; 61
    130c:	df 91       	pop	r29
    130e:	cf 91       	pop	r28
    1310:	1f 91       	pop	r17
    1312:	0f 91       	pop	r16
    1314:	ff 90       	pop	r15
    1316:	ef 90       	pop	r14
    1318:	df 90       	pop	r13
    131a:	cf 90       	pop	r12
    131c:	bf 90       	pop	r11
    131e:	af 90       	pop	r10
    1320:	9f 90       	pop	r9
    1322:	8f 90       	pop	r8
    1324:	7f 90       	pop	r7
    1326:	6f 90       	pop	r6
    1328:	5f 90       	pop	r5
    132a:	4f 90       	pop	r4
    132c:	3f 90       	pop	r3
    132e:	2f 90       	pop	r2
    1330:	08 95       	ret

00001332 <calloc>:
    1332:	0f 93       	push	r16
    1334:	1f 93       	push	r17
    1336:	cf 93       	push	r28
    1338:	df 93       	push	r29
    133a:	86 9f       	mul	r24, r22
    133c:	80 01       	movw	r16, r0
    133e:	87 9f       	mul	r24, r23
    1340:	10 0d       	add	r17, r0
    1342:	96 9f       	mul	r25, r22
    1344:	10 0d       	add	r17, r0
    1346:	11 24       	eor	r1, r1
    1348:	c8 01       	movw	r24, r16
    134a:	0d d0       	rcall	.+26     	; 0x1366 <malloc>
    134c:	ec 01       	movw	r28, r24
    134e:	00 97       	sbiw	r24, 0x00	; 0
    1350:	21 f0       	breq	.+8      	; 0x135a <calloc+0x28>
    1352:	a8 01       	movw	r20, r16
    1354:	60 e0       	ldi	r22, 0x00	; 0
    1356:	70 e0       	ldi	r23, 0x00	; 0
    1358:	38 d1       	rcall	.+624    	; 0x15ca <memset>
    135a:	ce 01       	movw	r24, r28
    135c:	df 91       	pop	r29
    135e:	cf 91       	pop	r28
    1360:	1f 91       	pop	r17
    1362:	0f 91       	pop	r16
    1364:	08 95       	ret

00001366 <malloc>:
    1366:	cf 93       	push	r28
    1368:	df 93       	push	r29
    136a:	82 30       	cpi	r24, 0x02	; 2
    136c:	91 05       	cpc	r25, r1
    136e:	10 f4       	brcc	.+4      	; 0x1374 <malloc+0xe>
    1370:	82 e0       	ldi	r24, 0x02	; 2
    1372:	90 e0       	ldi	r25, 0x00	; 0
    1374:	e0 91 e3 02 	lds	r30, 0x02E3
    1378:	f0 91 e4 02 	lds	r31, 0x02E4
    137c:	20 e0       	ldi	r18, 0x00	; 0
    137e:	30 e0       	ldi	r19, 0x00	; 0
    1380:	a0 e0       	ldi	r26, 0x00	; 0
    1382:	b0 e0       	ldi	r27, 0x00	; 0
    1384:	30 97       	sbiw	r30, 0x00	; 0
    1386:	39 f1       	breq	.+78     	; 0x13d6 <malloc+0x70>
    1388:	40 81       	ld	r20, Z
    138a:	51 81       	ldd	r21, Z+1	; 0x01
    138c:	48 17       	cp	r20, r24
    138e:	59 07       	cpc	r21, r25
    1390:	b8 f0       	brcs	.+46     	; 0x13c0 <malloc+0x5a>
    1392:	48 17       	cp	r20, r24
    1394:	59 07       	cpc	r21, r25
    1396:	71 f4       	brne	.+28     	; 0x13b4 <malloc+0x4e>
    1398:	82 81       	ldd	r24, Z+2	; 0x02
    139a:	93 81       	ldd	r25, Z+3	; 0x03
    139c:	10 97       	sbiw	r26, 0x00	; 0
    139e:	29 f0       	breq	.+10     	; 0x13aa <malloc+0x44>
    13a0:	13 96       	adiw	r26, 0x03	; 3
    13a2:	9c 93       	st	X, r25
    13a4:	8e 93       	st	-X, r24
    13a6:	12 97       	sbiw	r26, 0x02	; 2
    13a8:	2c c0       	rjmp	.+88     	; 0x1402 <malloc+0x9c>
    13aa:	90 93 e4 02 	sts	0x02E4, r25
    13ae:	80 93 e3 02 	sts	0x02E3, r24
    13b2:	27 c0       	rjmp	.+78     	; 0x1402 <malloc+0x9c>
    13b4:	21 15       	cp	r18, r1
    13b6:	31 05       	cpc	r19, r1
    13b8:	31 f0       	breq	.+12     	; 0x13c6 <malloc+0x60>
    13ba:	42 17       	cp	r20, r18
    13bc:	53 07       	cpc	r21, r19
    13be:	18 f0       	brcs	.+6      	; 0x13c6 <malloc+0x60>
    13c0:	a9 01       	movw	r20, r18
    13c2:	db 01       	movw	r26, r22
    13c4:	01 c0       	rjmp	.+2      	; 0x13c8 <malloc+0x62>
    13c6:	ef 01       	movw	r28, r30
    13c8:	9a 01       	movw	r18, r20
    13ca:	bd 01       	movw	r22, r26
    13cc:	df 01       	movw	r26, r30
    13ce:	02 80       	ldd	r0, Z+2	; 0x02
    13d0:	f3 81       	ldd	r31, Z+3	; 0x03
    13d2:	e0 2d       	mov	r30, r0
    13d4:	d7 cf       	rjmp	.-82     	; 0x1384 <malloc+0x1e>
    13d6:	21 15       	cp	r18, r1
    13d8:	31 05       	cpc	r19, r1
    13da:	f9 f0       	breq	.+62     	; 0x141a <malloc+0xb4>
    13dc:	28 1b       	sub	r18, r24
    13de:	39 0b       	sbc	r19, r25
    13e0:	24 30       	cpi	r18, 0x04	; 4
    13e2:	31 05       	cpc	r19, r1
    13e4:	80 f4       	brcc	.+32     	; 0x1406 <malloc+0xa0>
    13e6:	8a 81       	ldd	r24, Y+2	; 0x02
    13e8:	9b 81       	ldd	r25, Y+3	; 0x03
    13ea:	61 15       	cp	r22, r1
    13ec:	71 05       	cpc	r23, r1
    13ee:	21 f0       	breq	.+8      	; 0x13f8 <malloc+0x92>
    13f0:	fb 01       	movw	r30, r22
    13f2:	93 83       	std	Z+3, r25	; 0x03
    13f4:	82 83       	std	Z+2, r24	; 0x02
    13f6:	04 c0       	rjmp	.+8      	; 0x1400 <malloc+0x9a>
    13f8:	90 93 e4 02 	sts	0x02E4, r25
    13fc:	80 93 e3 02 	sts	0x02E3, r24
    1400:	fe 01       	movw	r30, r28
    1402:	32 96       	adiw	r30, 0x02	; 2
    1404:	44 c0       	rjmp	.+136    	; 0x148e <malloc+0x128>
    1406:	fe 01       	movw	r30, r28
    1408:	e2 0f       	add	r30, r18
    140a:	f3 1f       	adc	r31, r19
    140c:	81 93       	st	Z+, r24
    140e:	91 93       	st	Z+, r25
    1410:	22 50       	subi	r18, 0x02	; 2
    1412:	31 09       	sbc	r19, r1
    1414:	39 83       	std	Y+1, r19	; 0x01
    1416:	28 83       	st	Y, r18
    1418:	3a c0       	rjmp	.+116    	; 0x148e <malloc+0x128>
    141a:	20 91 e1 02 	lds	r18, 0x02E1
    141e:	30 91 e2 02 	lds	r19, 0x02E2
    1422:	23 2b       	or	r18, r19
    1424:	41 f4       	brne	.+16     	; 0x1436 <malloc+0xd0>
    1426:	20 91 02 02 	lds	r18, 0x0202
    142a:	30 91 03 02 	lds	r19, 0x0203
    142e:	30 93 e2 02 	sts	0x02E2, r19
    1432:	20 93 e1 02 	sts	0x02E1, r18
    1436:	20 91 00 02 	lds	r18, 0x0200
    143a:	30 91 01 02 	lds	r19, 0x0201
    143e:	21 15       	cp	r18, r1
    1440:	31 05       	cpc	r19, r1
    1442:	41 f4       	brne	.+16     	; 0x1454 <malloc+0xee>
    1444:	2d b7       	in	r18, 0x3d	; 61
    1446:	3e b7       	in	r19, 0x3e	; 62
    1448:	40 91 04 02 	lds	r20, 0x0204
    144c:	50 91 05 02 	lds	r21, 0x0205
    1450:	24 1b       	sub	r18, r20
    1452:	35 0b       	sbc	r19, r21
    1454:	e0 91 e1 02 	lds	r30, 0x02E1
    1458:	f0 91 e2 02 	lds	r31, 0x02E2
    145c:	e2 17       	cp	r30, r18
    145e:	f3 07       	cpc	r31, r19
    1460:	a0 f4       	brcc	.+40     	; 0x148a <malloc+0x124>
    1462:	2e 1b       	sub	r18, r30
    1464:	3f 0b       	sbc	r19, r31
    1466:	28 17       	cp	r18, r24
    1468:	39 07       	cpc	r19, r25
    146a:	78 f0       	brcs	.+30     	; 0x148a <malloc+0x124>
    146c:	ac 01       	movw	r20, r24
    146e:	4e 5f       	subi	r20, 0xFE	; 254
    1470:	5f 4f       	sbci	r21, 0xFF	; 255
    1472:	24 17       	cp	r18, r20
    1474:	35 07       	cpc	r19, r21
    1476:	48 f0       	brcs	.+18     	; 0x148a <malloc+0x124>
    1478:	4e 0f       	add	r20, r30
    147a:	5f 1f       	adc	r21, r31
    147c:	50 93 e2 02 	sts	0x02E2, r21
    1480:	40 93 e1 02 	sts	0x02E1, r20
    1484:	81 93       	st	Z+, r24
    1486:	91 93       	st	Z+, r25
    1488:	02 c0       	rjmp	.+4      	; 0x148e <malloc+0x128>
    148a:	e0 e0       	ldi	r30, 0x00	; 0
    148c:	f0 e0       	ldi	r31, 0x00	; 0
    148e:	cf 01       	movw	r24, r30
    1490:	df 91       	pop	r29
    1492:	cf 91       	pop	r28
    1494:	08 95       	ret

00001496 <free>:
    1496:	cf 93       	push	r28
    1498:	df 93       	push	r29
    149a:	00 97       	sbiw	r24, 0x00	; 0
    149c:	09 f4       	brne	.+2      	; 0x14a0 <free+0xa>
    149e:	87 c0       	rjmp	.+270    	; 0x15ae <free+0x118>
    14a0:	fc 01       	movw	r30, r24
    14a2:	32 97       	sbiw	r30, 0x02	; 2
    14a4:	13 82       	std	Z+3, r1	; 0x03
    14a6:	12 82       	std	Z+2, r1	; 0x02
    14a8:	c0 91 e3 02 	lds	r28, 0x02E3
    14ac:	d0 91 e4 02 	lds	r29, 0x02E4
    14b0:	20 97       	sbiw	r28, 0x00	; 0
    14b2:	81 f4       	brne	.+32     	; 0x14d4 <free+0x3e>
    14b4:	20 81       	ld	r18, Z
    14b6:	31 81       	ldd	r19, Z+1	; 0x01
    14b8:	28 0f       	add	r18, r24
    14ba:	39 1f       	adc	r19, r25
    14bc:	80 91 e1 02 	lds	r24, 0x02E1
    14c0:	90 91 e2 02 	lds	r25, 0x02E2
    14c4:	82 17       	cp	r24, r18
    14c6:	93 07       	cpc	r25, r19
    14c8:	79 f5       	brne	.+94     	; 0x1528 <free+0x92>
    14ca:	f0 93 e2 02 	sts	0x02E2, r31
    14ce:	e0 93 e1 02 	sts	0x02E1, r30
    14d2:	6d c0       	rjmp	.+218    	; 0x15ae <free+0x118>
    14d4:	de 01       	movw	r26, r28
    14d6:	20 e0       	ldi	r18, 0x00	; 0
    14d8:	30 e0       	ldi	r19, 0x00	; 0
    14da:	ae 17       	cp	r26, r30
    14dc:	bf 07       	cpc	r27, r31
    14de:	50 f4       	brcc	.+20     	; 0x14f4 <free+0x5e>
    14e0:	12 96       	adiw	r26, 0x02	; 2
    14e2:	4d 91       	ld	r20, X+
    14e4:	5c 91       	ld	r21, X
    14e6:	13 97       	sbiw	r26, 0x03	; 3
    14e8:	9d 01       	movw	r18, r26
    14ea:	41 15       	cp	r20, r1
    14ec:	51 05       	cpc	r21, r1
    14ee:	09 f1       	breq	.+66     	; 0x1532 <free+0x9c>
    14f0:	da 01       	movw	r26, r20
    14f2:	f3 cf       	rjmp	.-26     	; 0x14da <free+0x44>
    14f4:	b3 83       	std	Z+3, r27	; 0x03
    14f6:	a2 83       	std	Z+2, r26	; 0x02
    14f8:	40 81       	ld	r20, Z
    14fa:	51 81       	ldd	r21, Z+1	; 0x01
    14fc:	84 0f       	add	r24, r20
    14fe:	95 1f       	adc	r25, r21
    1500:	8a 17       	cp	r24, r26
    1502:	9b 07       	cpc	r25, r27
    1504:	71 f4       	brne	.+28     	; 0x1522 <free+0x8c>
    1506:	8d 91       	ld	r24, X+
    1508:	9c 91       	ld	r25, X
    150a:	11 97       	sbiw	r26, 0x01	; 1
    150c:	84 0f       	add	r24, r20
    150e:	95 1f       	adc	r25, r21
    1510:	02 96       	adiw	r24, 0x02	; 2
    1512:	91 83       	std	Z+1, r25	; 0x01
    1514:	80 83       	st	Z, r24
    1516:	12 96       	adiw	r26, 0x02	; 2
    1518:	8d 91       	ld	r24, X+
    151a:	9c 91       	ld	r25, X
    151c:	13 97       	sbiw	r26, 0x03	; 3
    151e:	93 83       	std	Z+3, r25	; 0x03
    1520:	82 83       	std	Z+2, r24	; 0x02
    1522:	21 15       	cp	r18, r1
    1524:	31 05       	cpc	r19, r1
    1526:	29 f4       	brne	.+10     	; 0x1532 <free+0x9c>
    1528:	f0 93 e4 02 	sts	0x02E4, r31
    152c:	e0 93 e3 02 	sts	0x02E3, r30
    1530:	3e c0       	rjmp	.+124    	; 0x15ae <free+0x118>
    1532:	d9 01       	movw	r26, r18
    1534:	13 96       	adiw	r26, 0x03	; 3
    1536:	fc 93       	st	X, r31
    1538:	ee 93       	st	-X, r30
    153a:	12 97       	sbiw	r26, 0x02	; 2
    153c:	4d 91       	ld	r20, X+
    153e:	5d 91       	ld	r21, X+
    1540:	a4 0f       	add	r26, r20
    1542:	b5 1f       	adc	r27, r21
    1544:	ea 17       	cp	r30, r26
    1546:	fb 07       	cpc	r31, r27
    1548:	79 f4       	brne	.+30     	; 0x1568 <free+0xd2>
    154a:	80 81       	ld	r24, Z
    154c:	91 81       	ldd	r25, Z+1	; 0x01
    154e:	84 0f       	add	r24, r20
    1550:	95 1f       	adc	r25, r21
    1552:	02 96       	adiw	r24, 0x02	; 2
    1554:	d9 01       	movw	r26, r18
    1556:	11 96       	adiw	r26, 0x01	; 1
    1558:	9c 93       	st	X, r25
    155a:	8e 93       	st	-X, r24
    155c:	82 81       	ldd	r24, Z+2	; 0x02
    155e:	93 81       	ldd	r25, Z+3	; 0x03
    1560:	13 96       	adiw	r26, 0x03	; 3
    1562:	9c 93       	st	X, r25
    1564:	8e 93       	st	-X, r24
    1566:	12 97       	sbiw	r26, 0x02	; 2
    1568:	e0 e0       	ldi	r30, 0x00	; 0
    156a:	f0 e0       	ldi	r31, 0x00	; 0
    156c:	8a 81       	ldd	r24, Y+2	; 0x02
    156e:	9b 81       	ldd	r25, Y+3	; 0x03
    1570:	00 97       	sbiw	r24, 0x00	; 0
    1572:	19 f0       	breq	.+6      	; 0x157a <free+0xe4>
    1574:	fe 01       	movw	r30, r28
    1576:	ec 01       	movw	r28, r24
    1578:	f9 cf       	rjmp	.-14     	; 0x156c <free+0xd6>
    157a:	ce 01       	movw	r24, r28
    157c:	02 96       	adiw	r24, 0x02	; 2
    157e:	28 81       	ld	r18, Y
    1580:	39 81       	ldd	r19, Y+1	; 0x01
    1582:	82 0f       	add	r24, r18
    1584:	93 1f       	adc	r25, r19
    1586:	20 91 e1 02 	lds	r18, 0x02E1
    158a:	30 91 e2 02 	lds	r19, 0x02E2
    158e:	28 17       	cp	r18, r24
    1590:	39 07       	cpc	r19, r25
    1592:	69 f4       	brne	.+26     	; 0x15ae <free+0x118>
    1594:	30 97       	sbiw	r30, 0x00	; 0
    1596:	29 f4       	brne	.+10     	; 0x15a2 <free+0x10c>
    1598:	10 92 e4 02 	sts	0x02E4, r1
    159c:	10 92 e3 02 	sts	0x02E3, r1
    15a0:	02 c0       	rjmp	.+4      	; 0x15a6 <free+0x110>
    15a2:	13 82       	std	Z+3, r1	; 0x03
    15a4:	12 82       	std	Z+2, r1	; 0x02
    15a6:	d0 93 e2 02 	sts	0x02E2, r29
    15aa:	c0 93 e1 02 	sts	0x02E1, r28
    15ae:	df 91       	pop	r29
    15b0:	cf 91       	pop	r28
    15b2:	08 95       	ret

000015b4 <strnlen_P>:
    15b4:	fc 01       	movw	r30, r24
    15b6:	05 90       	lpm	r0, Z+
    15b8:	61 50       	subi	r22, 0x01	; 1
    15ba:	70 40       	sbci	r23, 0x00	; 0
    15bc:	01 10       	cpse	r0, r1
    15be:	d8 f7       	brcc	.-10     	; 0x15b6 <strnlen_P+0x2>
    15c0:	80 95       	com	r24
    15c2:	90 95       	com	r25
    15c4:	8e 0f       	add	r24, r30
    15c6:	9f 1f       	adc	r25, r31
    15c8:	08 95       	ret

000015ca <memset>:
    15ca:	dc 01       	movw	r26, r24
    15cc:	01 c0       	rjmp	.+2      	; 0x15d0 <memset+0x6>
    15ce:	6d 93       	st	X+, r22
    15d0:	41 50       	subi	r20, 0x01	; 1
    15d2:	50 40       	sbci	r21, 0x00	; 0
    15d4:	e0 f7       	brcc	.-8      	; 0x15ce <memset+0x4>
    15d6:	08 95       	ret

000015d8 <strnlen>:
    15d8:	fc 01       	movw	r30, r24
    15da:	61 50       	subi	r22, 0x01	; 1
    15dc:	70 40       	sbci	r23, 0x00	; 0
    15de:	01 90       	ld	r0, Z+
    15e0:	01 10       	cpse	r0, r1
    15e2:	d8 f7       	brcc	.-10     	; 0x15da <strnlen+0x2>
    15e4:	80 95       	com	r24
    15e6:	90 95       	com	r25
    15e8:	8e 0f       	add	r24, r30
    15ea:	9f 1f       	adc	r25, r31
    15ec:	08 95       	ret

000015ee <fputc>:
    15ee:	0f 93       	push	r16
    15f0:	1f 93       	push	r17
    15f2:	cf 93       	push	r28
    15f4:	df 93       	push	r29
    15f6:	18 2f       	mov	r17, r24
    15f8:	09 2f       	mov	r16, r25
    15fa:	eb 01       	movw	r28, r22
    15fc:	8b 81       	ldd	r24, Y+3	; 0x03
    15fe:	81 fd       	sbrc	r24, 1
    1600:	03 c0       	rjmp	.+6      	; 0x1608 <fputc+0x1a>
    1602:	8f ef       	ldi	r24, 0xFF	; 255
    1604:	9f ef       	ldi	r25, 0xFF	; 255
    1606:	20 c0       	rjmp	.+64     	; 0x1648 <fputc+0x5a>
    1608:	82 ff       	sbrs	r24, 2
    160a:	10 c0       	rjmp	.+32     	; 0x162c <fputc+0x3e>
    160c:	4e 81       	ldd	r20, Y+6	; 0x06
    160e:	5f 81       	ldd	r21, Y+7	; 0x07
    1610:	2c 81       	ldd	r18, Y+4	; 0x04
    1612:	3d 81       	ldd	r19, Y+5	; 0x05
    1614:	42 17       	cp	r20, r18
    1616:	53 07       	cpc	r21, r19
    1618:	7c f4       	brge	.+30     	; 0x1638 <fputc+0x4a>
    161a:	e8 81       	ld	r30, Y
    161c:	f9 81       	ldd	r31, Y+1	; 0x01
    161e:	9f 01       	movw	r18, r30
    1620:	2f 5f       	subi	r18, 0xFF	; 255
    1622:	3f 4f       	sbci	r19, 0xFF	; 255
    1624:	39 83       	std	Y+1, r19	; 0x01
    1626:	28 83       	st	Y, r18
    1628:	10 83       	st	Z, r17
    162a:	06 c0       	rjmp	.+12     	; 0x1638 <fputc+0x4a>
    162c:	e8 85       	ldd	r30, Y+8	; 0x08
    162e:	f9 85       	ldd	r31, Y+9	; 0x09
    1630:	81 2f       	mov	r24, r17
    1632:	19 95       	eicall
    1634:	89 2b       	or	r24, r25
    1636:	29 f7       	brne	.-54     	; 0x1602 <fputc+0x14>
    1638:	2e 81       	ldd	r18, Y+6	; 0x06
    163a:	3f 81       	ldd	r19, Y+7	; 0x07
    163c:	2f 5f       	subi	r18, 0xFF	; 255
    163e:	3f 4f       	sbci	r19, 0xFF	; 255
    1640:	3f 83       	std	Y+7, r19	; 0x07
    1642:	2e 83       	std	Y+6, r18	; 0x06
    1644:	81 2f       	mov	r24, r17
    1646:	90 2f       	mov	r25, r16
    1648:	df 91       	pop	r29
    164a:	cf 91       	pop	r28
    164c:	1f 91       	pop	r17
    164e:	0f 91       	pop	r16
    1650:	08 95       	ret

00001652 <__ultoa_invert>:
    1652:	fa 01       	movw	r30, r20
    1654:	aa 27       	eor	r26, r26
    1656:	28 30       	cpi	r18, 0x08	; 8
    1658:	51 f1       	breq	.+84     	; 0x16ae <__ultoa_invert+0x5c>
    165a:	20 31       	cpi	r18, 0x10	; 16
    165c:	81 f1       	breq	.+96     	; 0x16be <__ultoa_invert+0x6c>
    165e:	e8 94       	clt
    1660:	6f 93       	push	r22
    1662:	6e 7f       	andi	r22, 0xFE	; 254
    1664:	6e 5f       	subi	r22, 0xFE	; 254
    1666:	7f 4f       	sbci	r23, 0xFF	; 255
    1668:	8f 4f       	sbci	r24, 0xFF	; 255
    166a:	9f 4f       	sbci	r25, 0xFF	; 255
    166c:	af 4f       	sbci	r26, 0xFF	; 255
    166e:	b1 e0       	ldi	r27, 0x01	; 1
    1670:	3e d0       	rcall	.+124    	; 0x16ee <__ultoa_invert+0x9c>
    1672:	b4 e0       	ldi	r27, 0x04	; 4
    1674:	3c d0       	rcall	.+120    	; 0x16ee <__ultoa_invert+0x9c>
    1676:	67 0f       	add	r22, r23
    1678:	78 1f       	adc	r23, r24
    167a:	89 1f       	adc	r24, r25
    167c:	9a 1f       	adc	r25, r26
    167e:	a1 1d       	adc	r26, r1
    1680:	68 0f       	add	r22, r24
    1682:	79 1f       	adc	r23, r25
    1684:	8a 1f       	adc	r24, r26
    1686:	91 1d       	adc	r25, r1
    1688:	a1 1d       	adc	r26, r1
    168a:	6a 0f       	add	r22, r26
    168c:	71 1d       	adc	r23, r1
    168e:	81 1d       	adc	r24, r1
    1690:	91 1d       	adc	r25, r1
    1692:	a1 1d       	adc	r26, r1
    1694:	20 d0       	rcall	.+64     	; 0x16d6 <__ultoa_invert+0x84>
    1696:	09 f4       	brne	.+2      	; 0x169a <__ultoa_invert+0x48>
    1698:	68 94       	set
    169a:	3f 91       	pop	r19
    169c:	2a e0       	ldi	r18, 0x0A	; 10
    169e:	26 9f       	mul	r18, r22
    16a0:	11 24       	eor	r1, r1
    16a2:	30 19       	sub	r19, r0
    16a4:	30 5d       	subi	r19, 0xD0	; 208
    16a6:	31 93       	st	Z+, r19
    16a8:	de f6       	brtc	.-74     	; 0x1660 <__ultoa_invert+0xe>
    16aa:	cf 01       	movw	r24, r30
    16ac:	08 95       	ret
    16ae:	46 2f       	mov	r20, r22
    16b0:	47 70       	andi	r20, 0x07	; 7
    16b2:	40 5d       	subi	r20, 0xD0	; 208
    16b4:	41 93       	st	Z+, r20
    16b6:	b3 e0       	ldi	r27, 0x03	; 3
    16b8:	0f d0       	rcall	.+30     	; 0x16d8 <__ultoa_invert+0x86>
    16ba:	c9 f7       	brne	.-14     	; 0x16ae <__ultoa_invert+0x5c>
    16bc:	f6 cf       	rjmp	.-20     	; 0x16aa <__ultoa_invert+0x58>
    16be:	46 2f       	mov	r20, r22
    16c0:	4f 70       	andi	r20, 0x0F	; 15
    16c2:	40 5d       	subi	r20, 0xD0	; 208
    16c4:	4a 33       	cpi	r20, 0x3A	; 58
    16c6:	18 f0       	brcs	.+6      	; 0x16ce <__ultoa_invert+0x7c>
    16c8:	49 5d       	subi	r20, 0xD9	; 217
    16ca:	31 fd       	sbrc	r19, 1
    16cc:	40 52       	subi	r20, 0x20	; 32
    16ce:	41 93       	st	Z+, r20
    16d0:	02 d0       	rcall	.+4      	; 0x16d6 <__ultoa_invert+0x84>
    16d2:	a9 f7       	brne	.-22     	; 0x16be <__ultoa_invert+0x6c>
    16d4:	ea cf       	rjmp	.-44     	; 0x16aa <__ultoa_invert+0x58>
    16d6:	b4 e0       	ldi	r27, 0x04	; 4
    16d8:	a6 95       	lsr	r26
    16da:	97 95       	ror	r25
    16dc:	87 95       	ror	r24
    16de:	77 95       	ror	r23
    16e0:	67 95       	ror	r22
    16e2:	ba 95       	dec	r27
    16e4:	c9 f7       	brne	.-14     	; 0x16d8 <__ultoa_invert+0x86>
    16e6:	00 97       	sbiw	r24, 0x00	; 0
    16e8:	61 05       	cpc	r22, r1
    16ea:	71 05       	cpc	r23, r1
    16ec:	08 95       	ret
    16ee:	9b 01       	movw	r18, r22
    16f0:	ac 01       	movw	r20, r24
    16f2:	0a 2e       	mov	r0, r26
    16f4:	06 94       	lsr	r0
    16f6:	57 95       	ror	r21
    16f8:	47 95       	ror	r20
    16fa:	37 95       	ror	r19
    16fc:	27 95       	ror	r18
    16fe:	ba 95       	dec	r27
    1700:	c9 f7       	brne	.-14     	; 0x16f4 <__ultoa_invert+0xa2>
    1702:	62 0f       	add	r22, r18
    1704:	73 1f       	adc	r23, r19
    1706:	84 1f       	adc	r24, r20
    1708:	95 1f       	adc	r25, r21
    170a:	a0 1d       	adc	r26, r0
    170c:	08 95       	ret

0000170e <_exit>:
    170e:	f8 94       	cli

00001710 <__stop_program>:
    1710:	ff cf       	rjmp	.-2      	; 0x1710 <__stop_program>
