
module top_dual_ov5640_sobel_hdmi(    
    input                 sys_clk        ,  //ç³»ç»Ÿæ—¶é’Ÿ
    input                 sys_rst_n      ,  //ç³»ç»Ÿå¤ä½ï¼Œä½ç”µå¹³æœ‰æ•ˆ
    //æ‘„åƒå¤?1æ¥å£                       
    input                 cam_pclk_1     ,  //cmos æ•°æ®åƒç´ æ—¶é’Ÿ
    input                 cam_vsync_1    ,  //cmos åœºåŒæ­¥ä¿¡å?
    input                 cam_href_1     ,  //cmos è¡ŒåŒæ­¥ä¿¡å?
    input   [7:0]         cam_data_1     ,  //cmos æ•°æ®
    output                cam_rst_n_1    ,  //cmos å¤ä½ä¿¡å·ï¼Œä½ç”µå¹³æœ‰æ•ˆ
    output                cam_pwdn_1 ,      //ç”µæºä¼‘çœ æ¨¡å¼é€‰æ‹© 0ï¼šæ­£å¸¸æ¨¡å¼? 1ï¼šç”µæºä¼‘çœ æ¨¡å¼?
    output                cam_scl_1      ,  //cmos SCCB_SCLçº?
    inout                 cam_sda_1      ,  //cmos SCCB_SDAçº?
    //æ‘„åƒå¤?2æ¥å£     
    input                 cam_pclk_2     ,  //cmos æ•°æ®åƒç´ æ—¶é’Ÿ
    input                 cam_vsync_2    ,  //cmos åœºåŒæ­¥ä¿¡å?
    input                 cam_href_2     ,  //cmos è¡ŒåŒæ­¥ä¿¡å?
    input   [7:0]         cam_data_2     ,  //cmos æ•°æ®
    output                cam_rst_n_2    ,  //cmos å¤ä½ä¿¡å·ï¼Œä½ç”µå¹³æœ‰æ•ˆ
    output                cam_pwdn_2     ,  //ç”µæºä¼‘çœ æ¨¡å¼é€‰æ‹© 0ï¼šæ­£å¸¸æ¨¡å¼? 1ï¼šç”µæºä¼‘çœ æ¨¡å¼?
    output                cam_scl_2      ,  //cmos SCCB_SCLçº?
    inout                 cam_sda_2      ,  //cmos SCCB_SDAçº?   
       
    // DDR3                            
    inout   [31:0]        ddr3_dq        ,   //ddr3 æ•°æ®
    inout   [3:0]         ddr3_dqs_n     ,   //ddr3 dqsè´?
    inout   [3:0]         ddr3_dqs_p     ,   //ddr3 dqsæ­?  
    output  [13:0]        ddr3_addr      ,   //ddr3 åœ°å€   
    output  [2:0]         ddr3_ba        ,   //ddr3 banck é€‰æ‹©
    output                ddr3_ras_n     ,   //ddr3 è¡Œé?‰æ‹©
    output                ddr3_cas_n     ,   //ddr3 åˆ—é?‰æ‹©
    output                ddr3_we_n      ,   //ddr3 è¯»å†™é€‰æ‹©
    output                ddr3_reset_n   ,   //ddr3 å¤ä½
    output  [0:0]         ddr3_ck_p      ,   //ddr3 æ—¶é’Ÿæ­?
    output  [0:0]         ddr3_ck_n      ,   //ddr3 æ—¶é’Ÿè´?
    output  [0:0]         ddr3_cke       ,   //ddr3 æ—¶é’Ÿä½¿èƒ½
    output  [0:0]         ddr3_cs_n      ,   //ddr3 ç‰‡é??
    output  [3:0]         ddr3_dm        ,   //ddr3_dm
    output  [0:0]         ddr3_odt       ,   //ddr3_odt  								   
    //hdmiæ¥å£                           
    output                tmds_clk_p     ,  // TMDS æ—¶é’Ÿé€šé“
    output                tmds_clk_n     ,
    output  [2:0]         tmds_data_p    ,  // TMDS æ•°æ®é€šé“
    output  [2:0]         tmds_data_n    
    );                                 

parameter  V_CMOS_DISP = 11'd768;                  //CMOSåˆ†è¾¨ç?--è¡?
parameter  H_CMOS_DISP = 11'd1024;                 //CMOSåˆ†è¾¨ç?--åˆ?	
parameter  TOTAL_H_PIXEL = H_CMOS_DISP + 12'd1216; //CMOSåˆ†è¾¨ç?--è¡?
parameter  TOTAL_V_PIXEL = V_CMOS_DISP + 12'd504;      								   
							   
//wire define                          
wire         clk_50m                   ;  //50mhzæ—¶é’Ÿ
wire         locked                    ;  //æ—¶é’Ÿé”å®šä¿¡å·
wire         rst_n                     ;  //å…¨å±€å¤ä½ 								    						    
wire         wr_en                     ;  //DDR3æ§åˆ¶å™¨æ¨¡å—å†™ä½¿èƒ½
wire         rdata_req                 ;  //DDR3æ§åˆ¶å™¨æ¨¡å—è¯»ä½¿èƒ½
wire  [15:0] rd_data                   ;  //DDR3æ§åˆ¶å™¨æ¨¡å—è¯»æ•°æ®
wire         cmos_frame_valid_1        ;  //æ•°æ®1æœ‰æ•ˆä½¿èƒ½ä¿¡å·
wire  [15:0] wr_data_1                 ;  //DDR3æ§åˆ¶å™¨æ¨¡å—å†™æ•°æ®1
wire         cmos_frame_valid_2        ;  //æ•°æ®2æœ‰æ•ˆä½¿èƒ½ä¿¡å·
wire  [15:0] wr_data_2                 ;  //DDR3æ§åˆ¶å™¨æ¨¡å—å†™æ•°æ®2
wire         init_calib_complete       ;  //DDR3åˆå§‹åŒ–å®Œæˆinit_calib_complete
wire         sys_init_done             ;  //ç³»ç»Ÿåˆå§‹åŒ–å®Œæˆ?(DDRåˆå§‹åŒ?+æ‘„åƒå¤´åˆå§‹åŒ–)
wire         clk_200m                  ;  //ddr3å‚è?ƒæ—¶é’?
wire         cmos_frame_vsync_1        ;  //è¾“å‡ºå¸?1æœ‰æ•ˆåœºåŒæ­¥ä¿¡å?
wire         cmos_frame_vsync_2        ;  //è¾“å‡ºå¸?2æœ‰æ•ˆåœºåŒæ­¥ä¿¡å?
wire         cmos_frame_href_1         ;  //è¾“å‡ºå¸§æœ‰æ•ˆè¡ŒåŒæ­¥ä¿¡å· 
wire         cmos_frame_href_2         ;  //è¾“å‡ºå¸§æœ‰æ•ˆè¡ŒåŒæ­¥ä¿¡å· 
wire  [10:0] pixel_xpos_w              ;
wire  [10:0] pixel_ypos_w              ;
wire  [12:0] h_disp                    ;  //LCDå±æ°´å¹³åˆ†è¾¨ç‡
wire  [12:0] v_disp                    ;  //LCDå±å‚ç›´åˆ†è¾¨ç‡   
wire  [15:0] post_rgb_1                ;  //å¤„ç†åçš„å›¾åƒæ•°æ®
wire         post_frame_vsync_1        ;  //å¤„ç†åçš„åœºä¿¡å?
wire         post_frame_de_1           ;  //å¤„ç†åçš„æ•°æ®æœ‰æ•ˆä½¿èƒ½ 
wire  [15:0] post_rgb_2                ;  //å¤„ç†åçš„å›¾åƒæ•°æ®
wire         post_frame_vsync_2        ;  //å¤„ç†åçš„åœºä¿¡å?
wire         post_frame_de_2           ;  //å¤„ç†åçš„æ•°æ®æœ‰æ•ˆä½¿èƒ½ 
wire         rd_vsync                  ;
// å®šä¹‰DDR3åœ°å€æœ?å¤§å??
wire [27:0] ddr3_addr_max              ;
wire         pingpang                  ;//ä¹’ä¹“æ“ä½œ                      
wire         datain_valid              ;  //æ•°æ®æœ‰æ•ˆä½¿èƒ½ä¿¡å·
wire         rd_load                   ; // RD FIFOåŠ è½½ä¿¡å·
wire         wr_load                   ;  // WR FIFOåŠ è½½ä¿¡å· 

wire         rd_valid                ; //è¯»FIFOæœ‰æ•ˆæ ‡å¿—
wire         ui_clk                    ;
wire         ui_rst                    ;
//*****************************************************
//**                    main code
//*****************************************************

//*****************************************************
//**                    main code
//*****************************************************

//å¾…æ—¶é’Ÿé”å®šåäº§ç”Ÿå¤ä½ç»“æŸä¿¡å·
assign  rst_n = sys_rst_n & locked;

//ç³»ç»Ÿåˆå§‹åŒ–å®Œæˆï¼šDDR3åˆå§‹åŒ–å®Œæˆ?
assign  sys_init_done = init_calib_complete;

//å­˜å…¥DDR3çš„æœ€å¤§è¯»å†™åœ°å? 
assign  ddr3_addr_max =  V_CMOS_DISP*H_CMOS_DISP; 
   
 //ov5640 é©±åŠ¨
ov5640_dri u_ov5640_dri_1(
    .clk               (clk_50m),
    .rst_n             (rst_n),

    .cam_pclk          (cam_pclk_1),
    .cam_vsync         (cam_vsync_1),
    .cam_href          (cam_href_1 ),
    .cam_data          (cam_data_1 ),
    .cam_rst_n         (cam_rst_n_1),
    .cam_pwdn          (cam_pwdn_1),
    .cam_scl           (cam_scl_1  ),
    .cam_sda           (cam_sda_1  ),
    
    .capture_start     (init_calib_complete),
    //.cmos_h_pixel      (H_CMOS_DISP/2),
    .cmos_h_pixel      (H_CMOS_DISP),
    .cmos_v_pixel      (V_CMOS_DISP),
    .total_h_pixel     (TOTAL_H_PIXEL),
    .total_v_pixel     (TOTAL_V_PIXEL),
    .cmos_frame_vsync  (cmos_frame_vsync_1),
    .cmos_frame_href   (cmos_frame_href_1),
    .cmos_frame_valid  (cmos_frame_valid_1),
    .cmos_frame_data   (wr_data_1)
    );   
    
  //ov5640 é©±åŠ¨
ov5640_dri u_ov5640_dri_2(
    .clk               (clk_50m),
    .rst_n             (rst_n),

    .cam_pclk          (cam_pclk_2 ),
    .cam_vsync         (cam_vsync_2),
    .cam_href          (cam_href_2 ),
    .cam_data          (cam_data_2),
    .cam_rst_n         (cam_rst_n_2),
    .cam_pwdn          (cam_pwdn_2 ),
    .cam_scl           (cam_scl_2  ),
    .cam_sda           (cam_sda_2 ),
    
    .capture_start     (init_calib_complete),
    .cmos_h_pixel      (H_CMOS_DISP),
//    .cmos_h_pixel      (H_CMOS_DISP/2),
    .cmos_v_pixel      (V_CMOS_DISP),
    .total_h_pixel     (TOTAL_H_PIXEL),
    .total_v_pixel     (TOTAL_V_PIXEL),
    .cmos_frame_vsync  (cmos_frame_vsync_2),
    .cmos_frame_href   (cmos_frame_href_2),
    .cmos_frame_valid  (cmos_frame_valid_2),
    .cmos_frame_data   (wr_data_2)
    );    

 //å›¾åƒå¤„ç†æ¨¡å—
vip u_vip1(
    //module clock
    .clk              (cam_pclk_1),           // æ—¶é’Ÿä¿¡å·
    .rst_n            (rst_n    ),          // å¤ä½ä¿¡å·ï¼ˆä½æœ‰æ•ˆï¼?
    //å›¾åƒå¤„ç†å‰çš„æ•°æ®æ¥å£
    .pre_frame_vsync  (cmos_frame_vsync_1   ),
    .pre_frame_href   (cmos_frame_href_1   ),
    .pre_frame_de     (cmos_frame_valid_1   ),
    .pre_rgb          (wr_data_1),
    .xpos             (pixel_xpos_w   ),
    .ypos             (pixel_ypos_w   ),
    //å›¾åƒå¤„ç†åçš„æ•°æ®æ¥å£
    .post_frame_vsync (post_frame_vsync_1 ),  // åœºåŒæ­¥ä¿¡å?
    .post_frame_href ( ),                  // è¡ŒåŒæ­¥ä¿¡å?
    .post_frame_de    (post_frame_de_1 ),     // æ•°æ®è¾“å…¥ä½¿èƒ½
    .post_rgb         (post_rgb_1)            // RGB565é¢œè‰²æ•°æ®

);    
 //å›¾åƒå¤„ç†æ¨¡å—
vip u_vip2(
    //module clock
    .clk              (cam_pclk_2),           // æ—¶é’Ÿä¿¡å·
    .rst_n            (rst_n    ),          // å¤ä½ä¿¡å·ï¼ˆä½æœ‰æ•ˆï¼?
    //å›¾åƒå¤„ç†å‰çš„æ•°æ®æ¥å£
    .pre_frame_vsync  (cmos_frame_vsync_2   ),
    .pre_frame_href   (cmos_frame_href_2   ),
    .pre_frame_de     (cmos_frame_valid_2   ),
    .pre_rgb          (wr_data_2),
    .xpos             (pixel_xpos_w   ),
    .ypos             (pixel_ypos_w   ),
    //å›¾åƒå¤„ç†åçš„æ•°æ®æ¥å£
    .post_frame_vsync (post_frame_vsync_2 ),  // åœºåŒæ­¥ä¿¡å?
    .post_frame_href ( ),                  // è¡ŒåŒæ­¥ä¿¡å?
    .post_frame_de    (post_frame_de_2 ),     // æ•°æ®è¾“å…¥ä½¿èƒ½
    .post_rgb         (post_rgb_2)            // RGB565é¢œè‰²æ•°æ®

);   
     
ddr_interface #(
    .FIFO_WR_WIDTH(256),   // ç”¨æˆ·ç«¯FIFOè¯»å†™ä½å®½
    .FIFO_RD_WIDTH(256),
    .AXI_WIDTH(256),       // AXIæ€»çº¿è¯»å†™æ•°æ®ä½å®½
    .AXI_AXSIZE(3'b101)    // AXIæ€»çº¿çš„axi_awsize, éœ?è¦ä¸AXI_WIDTHå¯¹åº”
) u_ddr_interface (
    .clk(clk_200m),                        // DDR3æ—¶é’Ÿ, ä¹Ÿå°±æ˜¯DDR3 MIG IPæ ¸å‚è€ƒæ—¶é’?
    .rst_n(rst_n),                    // å…¨å±€å¤ä½ä¿¡å·
    .pingpang(1'b1),              // ä¹’ä¹“æ“ä½œ
    .datain_valid_1(post_frame_de_1),  // æ•°æ®æœ‰æ•ˆä½¿èƒ½ä¿¡å· 1
    .datain_valid_2(post_frame_de_2),  // æ•°æ®æœ‰æ•ˆä½¿èƒ½ä¿¡å· 2
    .rd_load_1(rd_vsync),                // RD FIFOåŠ è½½ä¿¡å·
    .rd_load_2(rd_vsync),    
    .wr_load_1(post_frame_vsync_1),            // WR FIFOåŠ è½½ä¿¡å· 1
    .wr_load_2(post_frame_vsync_2),            // WR FIFOåŠ è½½ä¿¡å· 2
    .datain_1(post_rgb_1),              // è¾“å…¥æ•°æ® 1
    .datain_2(post_rgb_2),              // è¾“å…¥æ•°æ® 2
    .wr_clk_1(cam_pclk_1),              // å†™FIFOå†™æ—¶é’? 1
    .wr_rst_1(1'b0),              // å†™å¤ä½? 1
    .wr_clk_2(cam_pclk_2),              // å†™FIFOå†™æ—¶é’¿ 1
    .wr_rst_2(1'b0),              // å†™å¤ä½¿ 1
    .wr_beg_addr_1(29'd0                ),    // å†™èµ·å§‹åœ°å? 1
    .wr_end_addr_1(ddr3_addr_max[27:0]  ),    // å†™ç»ˆæ­¢åœ°å? 1
    .wr_beg_addr_2(ddr3_addr_max[27:0]*5),    // å†™èµ·å§‹åœ°å? 2
    .wr_end_addr_2(ddr3_addr_max[27:0]*6),    // å†™ç»ˆæ­¢åœ°å? 2
    .wr_burst_len (H_CMOS_DISP[10:4]     ),      // å†™çªå‘é•¿åº?
    //.wr_en_1(wr_en_1),                // å†™FIFOå†™è¯·æ±? 1
    //.wr_data_1(wr_data_1),            // å†™FIFOå†™æ•°æ? 1
   // .wr_en_2(wr_en_2),                // å†™FIFOå†™è¯·æ±? 2
   // .wr_data_2(wr_data_2),            // å†™FIFOå†™æ•°æ? 2
    .rd_clk_1(pixel_clk),                  // è¯»FIFOè¯»æ—¶é’?
    .rd_rst_1(1'b0),                  // è¯»å¤ä½?
    .rd_clk_2(pixel_clk),                  // è¯»FIFOè¯»æ—¶é’¿
    .rd_rst_2(1'b0),                  // è¯»å¤ä½¿
    .rd_mem_enable(1'b1                 ),    // è¯»å­˜å‚¨å™¨ä½¿èƒ½
    .rd_beg_addr_1(29'd0                ),    // è¯»èµ·å§‹åœ°å? 1
    .rd_end_addr_1(ddr3_addr_max[27:0]  ),    // è¯»ç»ˆæ­¢åœ°å? 1
    .rd_beg_addr_2(ddr3_addr_max[27:0]*5),    // è¯»èµ·å§‹åœ°å? 2
    .rd_end_addr_2(ddr3_addr_max[27:0]*6),    // è¯»ç»ˆæ­¢åœ°å? 2
    .rd_burst_len (H_CMOS_DISP[10:4]    ),      // è¯»çªå‘é•¿åº?
    .rd_en(rdata_req),                // è¯»FIFOè¯»è¯·æ±? 1
    //.rd_en_2(rd_en_2),                // è¯»FIFOè¯»è¯·æ±? 2
    .rd_valid(rd_valid),          // è¯»FIFOæœ‰æ•ˆæ ‡å¿— 2
    .ui_clk(ui_clk),                  // MIG IPæ ¸è¾“å‡ºçš„ç”¨æˆ·æ—¶é’Ÿ
    .ui_rst(ui_rst),                  // MIG IPæ ¸è¾“å‡ºçš„å¤ä½ä¿¡å·
    .calib_done(init_calib_complete),          // DDR3åˆå§‹åŒ–å®Œæˆæ ‡å¿?
    .pic_data(rd_data),          // è¾“å‡ºæœ‰æ•ˆæ•°æ® 
    .h_disp  (h_disp),          //HDMIå±æ°´å¹³åˆ†è¾¨ç‡
    
    .ddr3_addr(ddr3_addr),            // DDR3 åœ°å€
    .ddr3_ba(ddr3_ba),                // DDR3 Bankåœ°å€
    .ddr3_cas_n(ddr3_cas_n),          // DDR3 CASä¿¡å·
    .ddr3_ck_n(ddr3_ck_n),            // DDR3 CKä¿¡å·ï¼ˆè´Ÿæï¼‰
    .ddr3_ck_p(ddr3_ck_p),            // DDR3 CKä¿¡å·ï¼ˆæ­£æï¼‰
    .ddr3_cke(ddr3_cke),              // DDR3 CKEä¿¡å·
    .ddr3_ras_n(ddr3_ras_n),          // DDR3 RASä¿¡å·
    .ddr3_reset_n(ddr3_reset_n),      // DDR3å¤ä½ä¿¡å·
    .ddr3_we_n(ddr3_we_n),            // DDR3å†™ä½¿èƒ½ä¿¡å?
    .ddr3_dq(ddr3_dq),                // DDR3æ•°æ®æ€»çº¿
    .ddr3_dqs_n(ddr3_dqs_n),          // DDR3æ•°æ®é€‰é?šä¿¡å·ï¼ˆè´Ÿæï¼?
    .ddr3_dqs_p(ddr3_dqs_p),          // DDR3æ•°æ®é€‰é?šä¿¡å·ï¼ˆæ­£æï¼?
    .ddr3_cs_n(ddr3_cs_n),            // DDR3ç‰‡é?‰ä¿¡å?
    .ddr3_dm(ddr3_dm),                // DDR3æ•°æ®æ©ç 
    .ddr3_odt(ddr3_odt)               // DDR3ç»ˆç«¯ç”µé˜»
);

 clk_wiz_0 u_clk_wiz_0
   (
    // Clock out ports
    .clk_out1              (clk_200m),     
    .clk_out2              (clk_50m),
    .clk_out3              (pixel_clk_5x),
    .clk_out4              (pixel_clk),
    // Status and control signals
    .reset                 (1'b0), 
    .locked                (locked),       
   // Clock in ports
    .clk_in1               (sys_clk)
    );     
 
//HDMIé©±åŠ¨æ˜¾ç¤ºæ¨¡å—    
hdmi_top u_hdmi_top(
    .pixel_clk            (pixel_clk),
    .pixel_clk_5x         (pixel_clk_5x),    
    .sys_rst_n            (sys_init_done & rst_n),
    //hdmiæ¥å£                   
    .tmds_clk_p           (tmds_clk_p   ),   // TMDS æ—¶é’Ÿé€šé“
    .tmds_clk_n           (tmds_clk_n   ),
    .tmds_data_p          (tmds_data_p  ),   // TMDS æ•°æ®é€šé“
    .tmds_data_n          (tmds_data_n  ),
    //ç”¨æˆ·æ¥å£ 
    .video_vs             (rd_vsync     ),   //HDMIåœºä¿¡å?  
    .h_disp               (h_disp),          //HDMIå±æ°´å¹³åˆ†è¾¨ç‡
    .v_disp               (v_disp),          //HDMIå±å‚ç›´åˆ†è¾¨ç‡   
    .pixel_xpos           (pixel_xpos_w),
    .pixel_ypos           (pixel_ypos_w),      
    .data_in              (rd_data),         //æ•°æ®è¾“å…¥ 
    .data_req             (rdata_req)        //è¯·æ±‚æ•°æ®è¾“å…¥   
);  
    
endmodule