
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1364.250 ; gain = 159.062
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.ipdefs/digilent_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.cache/ip 
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/arduino_gpio'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_leds_gpio_0/design_1_leds_gpio_0.dcp' for cell 'design_1_i/btns_switches_inputs'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/leds_outputs'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.dcp' for cell 'design_1_i/raspi_pmod_gpio'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_audio_codec_ctrl_0_0/design_1_audio_codec_ctrl_0_0.dcp' for cell 'design_1_i/audio/audio_codec_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/audio/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1873.699 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/audio/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/audio/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/leds_outputs/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/leds_outputs/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/leds_outputs/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/leds_outputs/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_leds_gpio_0/design_1_leds_gpio_0_board.xdc] for cell 'design_1_i/btns_switches_inputs/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_leds_gpio_0/design_1_leds_gpio_0_board.xdc] for cell 'design_1_i/btns_switches_inputs/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_leds_gpio_0/design_1_leds_gpio_0.xdc] for cell 'design_1_i/btns_switches_inputs/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_leds_gpio_0/design_1_leds_gpio_0.xdc] for cell 'design_1_i/btns_switches_inputs/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/arduino_gpio/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/arduino_gpio/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/arduino_gpio/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/arduino_gpio/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/raspi_pmod_gpio/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/raspi_pmod_gpio/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/raspi_pmod_gpio/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/raspi_pmod_gpio/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/audio/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/audio/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/audio/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2590.352 ; gain = 575.039
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/audio/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_audio_codec_ctrl_0_0/src/fifo/fifo.xdc] for cell 'design_1_i/audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_fifo_tx_l/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_audio_codec_ctrl_0_0/src/fifo/fifo.xdc] for cell 'design_1_i/audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_fifo_tx_l/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_audio_codec_ctrl_0_0/src/fifo/fifo.xdc] for cell 'design_1_i/audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_fifo_tx_r/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.gen/sources_1/bd/design_1/ip/design_1_audio_codec_ctrl_0_0/src/fifo/fifo.xdc] for cell 'design_1_i/audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_fifo_tx_r/U0'
Parsing XDC File [C:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.srcs/constrs_1/new/constraints.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port rgb_led_tri_io[0] can not be placed on PACKAGE_PIN N15 because the PACKAGE_PIN is occupied by port rgb_led_tri_io[2]. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [C:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.srcs/constrs_1/new/constraints.xdc:40]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port rgb_led_tri_io[2] can not be placed on PACKAGE_PIN L15 because the PACKAGE_PIN is occupied by port rgb_led_tri_io[0]. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [C:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.srcs/constrs_1/new/constraints.xdc:42]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port rgb_led_tri_io[3] can not be placed on PACKAGE_PIN M15 because the PACKAGE_PIN is occupied by port rgb_led_tri_io[5]. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [C:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.srcs/constrs_1/new/constraints.xdc:43]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port rgb_led_tri_io[5] can not be placed on PACKAGE_PIN G14 because the PACKAGE_PIN is occupied by port rgb_led_tri_io[3]. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [C:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.srcs/constrs_1/new/constraints.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'raspberry_pi_tri_io[27]'. [C:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.srcs/constrs_1/new/constraints.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.srcs/constrs_1/new/constraints.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'raspberry_pi_tri_io[27]'. [C:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.srcs/constrs_1/new/constraints.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.srcs/constrs_1/new/constraints.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2590.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 69 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 69 instances

22 Infos, 5 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2590.352 ; gain = 1168.867
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2590.352 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17e6a6c6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 2607.301 ; gain = 16.949

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14a5cb2d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.287 . Memory (MB): peak = 2945.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 70 cells and removed 124 cells
INFO: [Opt 31-1021] In phase Retarget, 76 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c90a4ab7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.317 . Memory (MB): peak = 2945.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 10 cells
INFO: [Opt 31-1021] In phase Constant propagation, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1495927c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.504 . Memory (MB): peak = 2945.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 89 cells
INFO: [Opt 31-1021] In phase Sweep, 21 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1495927c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.571 . Memory (MB): peak = 2945.738 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17eb91157

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.698 . Memory (MB): peak = 2945.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 197c0d0a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.728 . Memory (MB): peak = 2945.738 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              70  |             124  |                                             76  |
|  Constant propagation         |               3  |              10  |                                              4  |
|  Sweep                        |               0  |              89  |                                             21  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              8  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2945.738 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1c73e72a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.747 . Memory (MB): peak = 2945.738 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1c73e72a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3022.801 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1c73e72a8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3022.801 ; gain = 77.062

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c73e72a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3022.801 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3022.801 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1c73e72a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3022.801 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 5 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3022.801 ; gain = 432.449
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 3022.801 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3022.801 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c906458e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3022.801 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3022.801 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5cffabd2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.636 . Memory (MB): peak = 3022.801 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ba00eb9f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3022.801 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ba00eb9f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3022.801 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: ba00eb9f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3022.801 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 74eeae9a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 3022.801 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: ec547691

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 3022.801 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: ec547691

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 3022.801 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 130173d6f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3022.801 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 90 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 34 nets or LUTs. Breaked 0 LUT, combined 34 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3022.801 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             34  |                    34  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             34  |                    34  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: a9d020d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3022.801 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: e5fb46c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3022.801 ; gain = 0.000
Phase 2 Global Placement | Checksum: e5fb46c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3022.801 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1154dce45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3022.801 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 178c85fc4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3022.801 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f4f82078

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3022.801 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19267785f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3022.801 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15bb62571

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3022.801 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: acbb6584

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3022.801 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10f4c0da3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3022.801 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 10f4c0da3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3022.801 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d0f9ec36

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.658 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 21741cdaa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.206 . Memory (MB): peak = 3022.801 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 21741cdaa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.241 . Memory (MB): peak = 3022.801 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d0f9ec36

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3022.801 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.658. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ae5ce003

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3022.801 ; gain = 0.000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3022.801 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1ae5ce003

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3022.801 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ae5ce003

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3022.801 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ae5ce003

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3022.801 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1ae5ce003

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3022.801 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3022.801 ; gain = 0.000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3022.801 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 191bcb1f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3022.801 ; gain = 0.000
Ending Placer Task | Checksum: fc697282

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3022.801 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 5 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3022.801 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 3022.801 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3022.801 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.502 . Memory (MB): peak = 3022.801 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.547 . Memory (MB): peak = 3022.801 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 5 Warnings, 6 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.519 . Memory (MB): peak = 3022.801 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 22ca9a52 ConstDB: 0 ShapeSum: d99ed830 RouteDB: 0
Post Restoration Checksum: NetGraph: 85194ba9 | NumContArr: f052ad43 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 18e764e99

Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 3081.785 ; gain = 58.984

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 18e764e99

Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 3081.785 ; gain = 58.984

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 18e764e99

Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 3081.785 ; gain = 58.984
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1173164a4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 3095.957 ; gain = 73.156
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.871  | TNS=0.000  | WHS=-0.325 | THS=-66.365|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3307
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3307
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: f9771551

Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 3096.504 ; gain = 73.703

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: f9771551

Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 3096.504 ; gain = 73.703
Phase 3 Initial Routing | Checksum: 1d81673f4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 3096.504 ; gain = 73.703

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 190
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.296  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bf30ee21

Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 3096.504 ; gain = 73.703

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.296  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 13a6fd02a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 3096.504 ; gain = 73.703
Phase 4 Rip-up And Reroute | Checksum: 13a6fd02a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 3096.504 ; gain = 73.703

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13a6fd02a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 3096.504 ; gain = 73.703

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13a6fd02a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 3096.504 ; gain = 73.703
Phase 5 Delay and Skew Optimization | Checksum: 13a6fd02a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 3096.504 ; gain = 73.703

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15307ddf0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 3096.504 ; gain = 73.703
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.310  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 69f61cce

Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 3096.504 ; gain = 73.703
Phase 6 Post Hold Fix | Checksum: 69f61cce

Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 3096.504 ; gain = 73.703

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.915916 %
  Global Horizontal Routing Utilization  = 1.18619 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11035847a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 3096.504 ; gain = 73.703

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11035847a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 3097.195 ; gain = 74.395

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d9e66de4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 3097.195 ; gain = 74.395

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.310  | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d9e66de4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 3097.195 ; gain = 74.395
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 13bbb5008

Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 3097.195 ; gain = 74.395

Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 3097.195 ; gain = 74.395

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 5 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 3097.195 ; gain = 74.395
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
117 Infos, 5 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.972 . Memory (MB): peak = 3143.254 ; gain = 8.199
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jochem/GitHub/Fontys/mo7-embedded-wrapper/mo7-embedded-wrapper/mo7-embedded-wrapper.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 8 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_fifo_tx_r/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_fifo_tx_l/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_fifo_tx_r/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_fifo_tx_l/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_fifo_tx_l/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_fifo_tx_r/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_fifo_tx_r/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i, and design_1_i/audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_fifo_tx_l/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 3705.883 ; gain = 562.629
INFO: [Common 17-206] Exiting Vivado at Tue Mar  5 13:13:23 2024...
