// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pt_kernel0_inner_11 #(
    parameter C_S_AXI_CONTROL_DATA_WIDTH  = 32,
    parameter C_S_AXI_CONTROL_ADDR_WIDTH  = 6,
    parameter C_S_AXI_DATA_WIDTH          = 32,
    parameter C_S_AXI_CONTROL_WSTRB_WIDTH = 4,
    parameter C_S_AXI_WSTRB_WIDTH         = 4
) (
    output wire [511:0] __rs_pt_m_axi_B_RDATA,
    output wire [  0:0] __rs_pt_m_axi_B_RID,
    output wire         __rs_pt_m_axi_B_RLAST,
    input wire          __rs_pt_m_axi_B_RREADY,
    output wire [  1:0] __rs_pt_m_axi_B_RRESP,
    output wire         __rs_pt_m_axi_B_RVALID,
    input wire          ap_clk,
    input wire          ap_rst_n,
    input wire  [511:0] m_axi_B_RDATA,
    input wire  [  0:0] m_axi_B_RID,
    input wire          m_axi_B_RLAST,
    output wire         m_axi_B_RREADY,
    input wire  [  1:0] m_axi_B_RRESP,
    input wire          m_axi_B_RVALID
);




__rs_pass_through #(
    .WIDTH (512)
) __rs_pt_kernel0_inner_m_axi_B_RDATA_inst /**   Generated by RapidStream   **/ (
    .din  (m_axi_B_RDATA),
    .dout (__rs_pt_m_axi_B_RDATA)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt_kernel0_inner_m_axi_B_RID_inst /**   Generated by RapidStream   **/ (
    .din  (m_axi_B_RID),
    .dout (__rs_pt_m_axi_B_RID)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt_kernel0_inner_m_axi_B_RLAST_inst /**   Generated by RapidStream   **/ (
    .din  (m_axi_B_RLAST),
    .dout (__rs_pt_m_axi_B_RLAST)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt_kernel0_inner_m_axi_B_RREADY_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_m_axi_B_RREADY),
    .dout (m_axi_B_RREADY)
);


__rs_pass_through #(
    .WIDTH (2)
) __rs_pt_kernel0_inner_m_axi_B_RRESP_inst /**   Generated by RapidStream   **/ (
    .din  (m_axi_B_RRESP),
    .dout (__rs_pt_m_axi_B_RRESP)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt_kernel0_inner_m_axi_B_RVALID_inst /**   Generated by RapidStream   **/ (
    .din  (m_axi_B_RVALID),
    .dout (__rs_pt_m_axi_B_RVALID)
);

endmodule  // __rs_pt_kernel0_inner_11