// Seed: 633963434
module module_0 (
    output supply0 id_0,
    output tri id_1,
    input uwire id_2,
    output uwire id_3
);
  assign id_3 = 1;
  assign module_1.id_3 = 0;
  wire [-1 : 1] id_5;
  parameter id_6 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input supply1 id_2,
    input wire id_3,
    output logic id_4
);
  initial begin : LABEL_0
    id_4 <= 1;
  end
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_1
  );
  wire id_7;
endmodule
module module_2 #(
    parameter id_6 = 32'd99,
    parameter id_7 = 32'd97
) (
    output uwire id_0,
    input uwire id_1,
    input tri0 id_2,
    input wor id_3,
    input wor id_4,
    output supply0 id_5,
    input supply0 _id_6,
    input tri0 _id_7
);
  assign id_0 = -1;
  wire [id_7 : id_6  -  1] id_9;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_4,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
