============================================================
   Tang Dynasty, V4.6.14756
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.3/bin/td.exe
   Built at =   17:01:29 Oct 21 2019
   Run by =     fumi
   Run Date =   Sun Mar 29 15:03:09 2020

   Run on =     FUMIMAKER6BEE
============================================================
RUN-1002 : start command "open_project test_camera.al"
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
RUN-1002 : start command "elaborate -top test_cmera"
HDL-1007 : elaborate module test_cmera in ../src/test_cmera.v(2)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=5,FBCLK_DIV=7,CLKC0_DIV=14,CLKC1_DIV=39,CLKC2_DIV=117,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=14,CLKC1_CPHASE=39,CLKC2_CPHASE=117,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../src/sccb_v1/camera_init.v(1)
HDL-1007 : elaborate module i2c_module in ../src/sccb_v1/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50) in ../src/lcd_sync.v(2)
HDL-1007 : elaborate module cameraReader in ../src/cameraReader.v(1)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../src/test_cmera.v(124)
HDL-1200 : Current top model is test_cmera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraints/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment CSI_D[0]  LOCATION = L16; "
RUN-1002 : start command "set_pin_assignment CSI_D[1]  LOCATION = L14; "
RUN-1002 : start command "set_pin_assignment CSI_D[2]  LOCATION = M14; "
RUN-1002 : start command "set_pin_assignment CSI_D[3]  LOCATION = M16; "
RUN-1002 : start command "set_pin_assignment CSI_D[4]  LOCATION = M15; "
RUN-1002 : start command "set_pin_assignment CSI_D[5]  LOCATION = K15; "
RUN-1002 : start command "set_pin_assignment CSI_D[6]  LOCATION = H16; "
RUN-1002 : start command "set_pin_assignment CSI_D[7]  LOCATION = G16; "
RUN-1002 : start command "set_pin_assignment CSI_PCLK  LOCATION = K12; "
RUN-1002 : start command "set_pin_assignment CSI_XCLK  LOCATION = J12; "
RUN-1002 : start command "set_pin_assignment CSI_HREF  LOCATION = H15; "
RUN-1002 : start command "set_pin_assignment CSI_VSYNC  LOCATION = F15; "
RUN-1002 : start command "set_pin_assignment CSI_PWDN  LOCATION = G14; "
RUN-1002 : start command "set_pin_assignment CSI_RST  LOCATION = E15; "
RUN-1002 : start command "set_pin_assignment CSI_SOIC  LOCATION = D16; "
RUN-1002 : start command "set_pin_assignment CSI_SOID  LOCATION = D14; "
RUN-1002 : start command "set_pin_assignment R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1"
RUN-1002 : start command "set_pin_assignment LCD_HSYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_VSYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_PWM  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment TESTA  LOCATION = A10; "
RUN-1002 : start command "set_pin_assignment TESTB  LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment TESTC  LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment TESTD  LOCATION = C9; "
RUN-1002 : start command "set_pin_assignment TESTE  LOCATION = B6; "
RUN-1002 : start command "set_pin_assignment TESTF  LOCATION = C5; "
RUN-1002 : start command "set_pin_assignment OD[0]  LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment OD[1]  LOCATION = T8; "
RUN-1002 : start command "set_pin_assignment OD[2]  LOCATION = R7; "
RUN-1002 : start command "set_pin_assignment OD[3]  LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment OD[4]  LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment OD[5]  LOCATION = N5; "
RUN-1002 : start command "set_pin_assignment OD[6]  LOCATION = R2; "
RUN-1002 : start command "set_pin_assignment OD[7]  LOCATION = P2; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_cmera"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "cameraReader"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[0]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[0]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[1]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[1]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[2]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[2]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[3]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[3]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[4]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[4]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[5]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[5]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[6]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[6]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[7]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[7]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTA" in ../src/test_cmera.v(26)
SYN-5014 WARNING: the net's pin: pin "TESTA" in ../src/test_cmera.v(26)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTB" in ../src/test_cmera.v(27)
SYN-5014 WARNING: the net's pin: pin "TESTB" in ../src/test_cmera.v(27)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTC" in ../src/test_cmera.v(28)
SYN-5014 WARNING: the net's pin: pin "TESTC" in ../src/test_cmera.v(28)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTD" in ../src/test_cmera.v(29)
SYN-5014 WARNING: the net's pin: pin "TESTD" in ../src/test_cmera.v(29)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTE" in ../src/test_cmera.v(30)
SYN-5014 WARNING: the net's pin: pin "TESTE" in ../src/test_cmera.v(30)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTF" in ../src/test_cmera.v(31)
SYN-5014 WARNING: the net's pin: pin "TESTF" in ../src/test_cmera.v(31)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 63 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_cmera
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model cameraReader
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)
SYN-1011 : Flatten model img_cache
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4490/158 useful/useless nets, 4288/56 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 11 onehot mux instances.
SYN-1020 : Optimized 1100 distributor mux.
SYN-1016 : Merged 3852 instances.
SYN-1015 : Optimize round 1, 5297 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4499/293 useful/useless nets, 4303/2257 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2338 better
SYN-1014 : Optimize round 3
SYN-1032 : 4498/0 useful/useless nets, 4302/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.495823s wall, 1.453125s user + 0.078125s system = 1.531250s CPU (102.4%)

RUN-1004 : used memory is 182 MB, reserved memory is 157 MB, peak memory is 182 MB
RUN-1002 : start command "report_area -file test_camera_rtl.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Gate Statistics
#Basic gates         3380
  #and               1771
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                222
  #bufif1               1
  #MX21               611
  #FADD                 0
  #DFF                195
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ             258
#MACRO_MULT             1
#MACRO_MUX            632

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |test_cmera |3184   |195    |287    |
+---------------------------------------------+

RUN-1002 : start command "export_db test_camera_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea test_camera_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 61 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "uimg/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5149/8 useful/useless nets, 4697/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4933/0 useful/useless nets, 4481/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7485/0 useful/useless nets, 7067/0 useful/useless insts
SYN-1016 : Merged 2194 instances.
SYN-2501 : Optimize round 1, 4189 better
SYN-2501 : Optimize round 2
SYN-1032 : 5291/0 useful/useless nets, 4873/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7605/13 useful/useless nets, 7187/13 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1281 (3.22), #lev = 18 (4.21)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.49 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6522 instances into 1147 LUTs, name keeping = 28%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "test_cmera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2212/0 useful/useless nets, 1794/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2209/0 useful/useless nets, 1791/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 198 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1141 LUT to BLE ...
SYN-4008 : Packed 1141 LUT and 77 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 54 SEQ (1205 nodes)...
SYN-4005 : Packed 54 SEQ with LUT/SLICE
SYN-4006 : 1022 single LUT's are left
SYN-4006 : 67 single SEQ's are left
SYN-4011 : Packing model "test_cmera" (AL_USER_NORMAL) with 1208/1471 primitive instances ...
RUN-1002 : start command "report_area -file test_camera_gate.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1411   out of  19600    7.20%
#reg                  198   out of  19600    1.01%
#le                  1478
  #lut only          1280   out of   1478   86.60%
  #reg only            67   out of   1478    4.53%
  #lut&reg            131   out of   1478    8.86%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |test_cmera |1478  |1411  |198   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea test_camera_gate.area" in  2.957528s wall, 3.328125s user + 0.468750s system = 3.796875s CPU (128.4%)

RUN-1004 : used memory is 222 MB, reserved memory is 196 MB, peak memory is 226 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_cmera
RUN-1002 : start command "export_db test_camera_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_gate.db" in  1.133382s wall, 1.015625s user + 0.046875s system = 1.062500s CPU (93.7%)

RUN-1004 : used memory is 239 MB, reserved memory is 216 MB, peak memory is 244 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (87 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll pll/pll_inst.
SYN-4019 : Net CLK_IN_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net CLK_IN_pad is fbclk of pll pll/pll_inst.
SYN-4024 : Net "CSI_PCLK_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/i2c_write_module/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4025 : Tag rtl::Net CSI_PCLK_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/i2c_write_module/divider2[7] as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/i2c_write_module/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 873 instances
RUN-1001 : 371 mslices, 372 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1945 nets
RUN-1001 : 1395 nets have 2 pins
RUN-1001 : 343 nets have [3 - 5] pins
RUN-1001 : 91 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 871 instances, 743 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9039, tnet num: 1943, tinst num: 871, tnode num: 9882, tedge num: 15019.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1943 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 504 clock pins, and constraint 841 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.208270s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (105.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 617158
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 454810, overlap = 139.5
PHY-3002 : Step(2): len = 365681, overlap = 139.5
PHY-3002 : Step(3): len = 318149, overlap = 139.5
PHY-3002 : Step(4): len = 283051, overlap = 139.5
PHY-3002 : Step(5): len = 253293, overlap = 140
PHY-3002 : Step(6): len = 228862, overlap = 144
PHY-3002 : Step(7): len = 206347, overlap = 151
PHY-3002 : Step(8): len = 188543, overlap = 152.5
PHY-3002 : Step(9): len = 171594, overlap = 166
PHY-3002 : Step(10): len = 156380, overlap = 182
PHY-3002 : Step(11): len = 141253, overlap = 192.5
PHY-3002 : Step(12): len = 126965, overlap = 199.75
PHY-3002 : Step(13): len = 112511, overlap = 205
PHY-3002 : Step(14): len = 103094, overlap = 203.75
PHY-3002 : Step(15): len = 90335.2, overlap = 208.75
PHY-3002 : Step(16): len = 79220, overlap = 208.75
PHY-3002 : Step(17): len = 70663.4, overlap = 211.5
PHY-3002 : Step(18): len = 59481.2, overlap = 212.75
PHY-3002 : Step(19): len = 49947.1, overlap = 210.5
PHY-3002 : Step(20): len = 45478.5, overlap = 207.75
PHY-3002 : Step(21): len = 39500.8, overlap = 213
PHY-3002 : Step(22): len = 35082.2, overlap = 213.5
PHY-3002 : Step(23): len = 33802.3, overlap = 217.25
PHY-3002 : Step(24): len = 31276.9, overlap = 224.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.61416e-07
PHY-3002 : Step(25): len = 31897.4, overlap = 222.5
PHY-3002 : Step(26): len = 46228.3, overlap = 220.5
PHY-3002 : Step(27): len = 51197.1, overlap = 207.25
PHY-3002 : Step(28): len = 49703.4, overlap = 209.5
PHY-3002 : Step(29): len = 46533.8, overlap = 214.25
PHY-3002 : Step(30): len = 43460.6, overlap = 212.75
PHY-3002 : Step(31): len = 42122.1, overlap = 214.5
PHY-3002 : Step(32): len = 41524.4, overlap = 214
PHY-3002 : Step(33): len = 40760.7, overlap = 211.25
PHY-3002 : Step(34): len = 40272.7, overlap = 210
PHY-3002 : Step(35): len = 39909.7, overlap = 206.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.92283e-06
PHY-3002 : Step(36): len = 41773.9, overlap = 208.75
PHY-3002 : Step(37): len = 46108.3, overlap = 209.25
PHY-3002 : Step(38): len = 45970.9, overlap = 202
PHY-3002 : Step(39): len = 46176, overlap = 201.25
PHY-3002 : Step(40): len = 45645, overlap = 194.75
PHY-3002 : Step(41): len = 45375.1, overlap = 181
PHY-3002 : Step(42): len = 45417.7, overlap = 180.5
PHY-3002 : Step(43): len = 45089.6, overlap = 180.5
PHY-3002 : Step(44): len = 45509.2, overlap = 180.25
PHY-3002 : Step(45): len = 45107.9, overlap = 180
PHY-3002 : Step(46): len = 44684.1, overlap = 180
PHY-3002 : Step(47): len = 44422.5, overlap = 179.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.84566e-06
PHY-3002 : Step(48): len = 48737.2, overlap = 184.25
PHY-3002 : Step(49): len = 50309.7, overlap = 188.75
PHY-3002 : Step(50): len = 49770.8, overlap = 182
PHY-3002 : Step(51): len = 49429.8, overlap = 177.5
PHY-3002 : Step(52): len = 48971.8, overlap = 182
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.69133e-06
PHY-3002 : Step(53): len = 53925.1, overlap = 182.25
PHY-3002 : Step(54): len = 57631.9, overlap = 179
PHY-3002 : Step(55): len = 59173.8, overlap = 183.5
PHY-3002 : Step(56): len = 57908.2, overlap = 183
PHY-3002 : Step(57): len = 56597.5, overlap = 177.5
PHY-3002 : Step(58): len = 56417.9, overlap = 176.25
PHY-3002 : Step(59): len = 57200.8, overlap = 165.75
PHY-3002 : Step(60): len = 58252.6, overlap = 171.5
PHY-3002 : Step(61): len = 57764.6, overlap = 171.25
PHY-3002 : Step(62): len = 56533.7, overlap = 162.75
PHY-3002 : Step(63): len = 57254.8, overlap = 158.75
PHY-3002 : Step(64): len = 58085.5, overlap = 156.25
PHY-3002 : Step(65): len = 57482.9, overlap = 156
PHY-3002 : Step(66): len = 56587.3, overlap = 156
PHY-3002 : Step(67): len = 56404.3, overlap = 164.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.53827e-05
PHY-3002 : Step(68): len = 59640.1, overlap = 162.5
PHY-3002 : Step(69): len = 62629.9, overlap = 150.5
PHY-3002 : Step(70): len = 64653.7, overlap = 149.75
PHY-3002 : Step(71): len = 64729.5, overlap = 141.75
PHY-3002 : Step(72): len = 64646.3, overlap = 145.25
PHY-3002 : Step(73): len = 64697.2, overlap = 143.5
PHY-3002 : Step(74): len = 64979.6, overlap = 141.75
PHY-3002 : Step(75): len = 65128, overlap = 152.25
PHY-3002 : Step(76): len = 64883.7, overlap = 160.25
PHY-3002 : Step(77): len = 64545.5, overlap = 171.5
PHY-3002 : Step(78): len = 64102.2, overlap = 166.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.07653e-05
PHY-3002 : Step(79): len = 65884.3, overlap = 161.5
PHY-3002 : Step(80): len = 67584.9, overlap = 163.25
PHY-3002 : Step(81): len = 68439.9, overlap = 163
PHY-3002 : Step(82): len = 68675.1, overlap = 163.75
PHY-3002 : Step(83): len = 69109, overlap = 171.75
PHY-3002 : Step(84): len = 69771.5, overlap = 171.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.74753e-05
PHY-3002 : Step(85): len = 70930.1, overlap = 171.75
PHY-3002 : Step(86): len = 72160.1, overlap = 171.5
PHY-3002 : Step(87): len = 72377.6, overlap = 171.75
PHY-3002 : Step(88): len = 72846, overlap = 172.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 8.26364e-05
PHY-3002 : Step(89): len = 73444.4, overlap = 172.25
PHY-3002 : Step(90): len = 74459, overlap = 167.75
PHY-3002 : Step(91): len = 75321.1, overlap = 171
PHY-3002 : Step(92): len = 75279.8, overlap = 168.75
PHY-3002 : Step(93): len = 75462.1, overlap = 166.25
PHY-3002 : Step(94): len = 75967.3, overlap = 162.75
PHY-3002 : Step(95): len = 76288, overlap = 161
PHY-3002 : Step(96): len = 76596.4, overlap = 158.75
PHY-3002 : Step(97): len = 76807.9, overlap = 158.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000145673
PHY-3002 : Step(98): len = 77244.5, overlap = 154.25
PHY-3002 : Step(99): len = 77778.6, overlap = 154
PHY-3002 : Step(100): len = 77937.5, overlap = 154
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000196478
PHY-3002 : Step(101): len = 78245.4, overlap = 154
PHY-3002 : Step(102): len = 79198.1, overlap = 152.5
PHY-3002 : Step(103): len = 79866.9, overlap = 150.5
PHY-3002 : Step(104): len = 79961.3, overlap = 150
PHY-3002 : Step(105): len = 80046.7, overlap = 151.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000257838
PHY-3002 : Step(106): len = 80179.8, overlap = 149.5
PHY-3002 : Step(107): len = 80722.4, overlap = 146.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000311983
PHY-3002 : Step(108): len = 80794.5, overlap = 146.5
PHY-3002 : Step(109): len = 81173, overlap = 145.5
PHY-3002 : Step(110): len = 81954.5, overlap = 147.5
PHY-3002 : Step(111): len = 82126, overlap = 147.25
PHY-3002 : Step(112): len = 82326.8, overlap = 147
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000367174
PHY-3002 : Step(113): len = 82465.6, overlap = 147
PHY-3002 : Step(114): len = 83503.6, overlap = 140.75
PHY-3002 : Step(115): len = 83851.7, overlap = 140.5
PHY-3002 : Step(116): len = 83931.3, overlap = 140.5
PHY-3002 : Step(117): len = 84066.4, overlap = 140
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.198995s wall, 0.031250s user + 0.406250s system = 0.437500s CPU (219.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.28856e-06
PHY-3002 : Step(118): len = 107674, overlap = 74
PHY-3002 : Step(119): len = 106068, overlap = 76
PHY-3002 : Step(120): len = 104013, overlap = 75
PHY-3002 : Step(121): len = 102900, overlap = 75
PHY-3002 : Step(122): len = 102237, overlap = 75
PHY-3002 : Step(123): len = 101609, overlap = 74.75
PHY-3002 : Step(124): len = 101506, overlap = 73.75
PHY-3002 : Step(125): len = 100605, overlap = 74.5
PHY-3002 : Step(126): len = 100622, overlap = 75
PHY-3002 : Step(127): len = 100539, overlap = 75.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.05771e-05
PHY-3002 : Step(128): len = 99922, overlap = 77.25
PHY-3002 : Step(129): len = 100011, overlap = 77
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.11542e-05
PHY-3002 : Step(130): len = 100242, overlap = 73.75
PHY-3002 : Step(131): len = 100582, overlap = 72.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.23085e-05
PHY-3002 : Step(132): len = 101017, overlap = 71.75
PHY-3002 : Step(133): len = 103117, overlap = 69.75
PHY-3002 : Step(134): len = 103516, overlap = 69.75
PHY-3002 : Step(135): len = 103987, overlap = 69.5
PHY-3002 : Step(136): len = 104406, overlap = 70
PHY-3002 : Step(137): len = 104027, overlap = 71
PHY-3002 : Step(138): len = 104415, overlap = 71.5
PHY-3002 : Step(139): len = 105531, overlap = 71.5
PHY-3002 : Step(140): len = 105783, overlap = 71.5
PHY-3002 : Step(141): len = 105912, overlap = 70.5
PHY-3002 : Step(142): len = 106201, overlap = 70
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.4617e-05
PHY-3002 : Step(143): len = 107059, overlap = 69
PHY-3002 : Step(144): len = 108676, overlap = 67.75
PHY-3002 : Step(145): len = 109300, overlap = 66.25
PHY-3002 : Step(146): len = 109987, overlap = 66
PHY-3002 : Step(147): len = 110733, overlap = 65.25
PHY-3002 : Step(148): len = 110918, overlap = 65
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000169234
PHY-3002 : Step(149): len = 113534, overlap = 63.25
PHY-3002 : Step(150): len = 115242, overlap = 61.25
PHY-3002 : Step(151): len = 114910, overlap = 61.75
PHY-3002 : Step(152): len = 114847, overlap = 61.75
PHY-3002 : Step(153): len = 114644, overlap = 61.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.71977e-05
PHY-3002 : Step(154): len = 115033, overlap = 68.75
PHY-3002 : Step(155): len = 115373, overlap = 63.5
PHY-3002 : Step(156): len = 114864, overlap = 62.5
PHY-3002 : Step(157): len = 114853, overlap = 59.75
PHY-3002 : Step(158): len = 114805, overlap = 59.25
PHY-3002 : Step(159): len = 114842, overlap = 58.25
PHY-3002 : Step(160): len = 114469, overlap = 58
PHY-3002 : Step(161): len = 114276, overlap = 58
PHY-3002 : Step(162): len = 114049, overlap = 58.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.43955e-05
PHY-3002 : Step(163): len = 116933, overlap = 52
PHY-3002 : Step(164): len = 117597, overlap = 49.75
PHY-3002 : Step(165): len = 118269, overlap = 46.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000148791
PHY-3002 : Step(166): len = 120420, overlap = 40
PHY-3002 : Step(167): len = 121727, overlap = 36.75
PHY-3002 : Step(168): len = 122125, overlap = 35
PHY-3002 : Step(169): len = 122206, overlap = 36.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.753422s wall, 0.156250s user + 4.250000s system = 4.406250s CPU (251.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000445273
PHY-3002 : Step(170): len = 129528, overlap = 13.25
PHY-3002 : Step(171): len = 129022, overlap = 16.25
PHY-3002 : Step(172): len = 128587, overlap = 18
PHY-3002 : Step(173): len = 127992, overlap = 20.5
PHY-3002 : Step(174): len = 127218, overlap = 21.25
PHY-3002 : Step(175): len = 126834, overlap = 23.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000850839
PHY-3002 : Step(176): len = 128221, overlap = 21.75
PHY-3002 : Step(177): len = 128462, overlap = 22.25
PHY-3002 : Step(178): len = 128571, overlap = 21.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00168588
PHY-3002 : Step(179): len = 129232, overlap = 20.75
PHY-3002 : Step(180): len = 129498, overlap = 19.5
PHY-3002 : Step(181): len = 129653, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011801s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (132.4%)

PHY-3001 : Legalized: Len = 131869, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 2.
PHY-3001 : Final: Len = 131941, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 433120, over cnt = 46(0%), over = 49, worst = 2
PHY-1002 : len = 433224, over cnt = 37(0%), over = 39, worst = 2
PHY-1002 : len = 433392, over cnt = 21(0%), over = 22, worst = 2
PHY-1002 : len = 432720, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 428104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.149880s wall, 0.125000s user + 0.250000s system = 0.375000s CPU (250.2%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 61 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 804 has valid locations, 5 needs to be replaced
PHY-3001 : design contains 875 instances, 747 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9067, tnet num: 1947, tinst num: 875, tnode num: 9910, tedge num: 15051.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1947 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 504 clock pins, and constraint 841 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.253258s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (117.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 133225
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(182): len = 132850, overlap = 0
PHY-3002 : Step(183): len = 132850, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003580s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (436.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.53537e-05
PHY-3002 : Step(184): len = 132757, overlap = 0
PHY-3002 : Step(185): len = 132757, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.78267e-05
PHY-3002 : Step(186): len = 132777, overlap = 0
PHY-3002 : Step(187): len = 132777, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.058728s wall, 0.031250s user + 0.078125s system = 0.109375s CPU (186.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000233885
PHY-3002 : Step(188): len = 132771, overlap = 0
PHY-3002 : Step(189): len = 132771, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005595s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 132818, Over = 0
PHY-3001 : Final: Len = 132818, Over = 0
RUN-1003 : finish command "place -eco" in  1.551122s wall, 0.890625s user + 2.484375s system = 3.375000s CPU (217.6%)

RUN-1004 : used memory is 302 MB, reserved memory is 277 MB, peak memory is 304 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  41.687919s wall, 16.375000s user + 92.921875s system = 109.296875s CPU (262.2%)

RUN-1004 : used memory is 272 MB, reserved memory is 253 MB, peak memory is 304 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 709 to 499
PHY-1001 : Pin misalignment score is improved from 499 to 488
PHY-1001 : Pin misalignment score is improved from 488 to 485
PHY-1001 : Pin misalignment score is improved from 485 to 485
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 877 instances
RUN-1001 : 375 mslices, 372 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1949 nets
RUN-1001 : 1390 nets have 2 pins
RUN-1001 : 342 nets have [3 - 5] pins
RUN-1001 : 99 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 433016, over cnt = 49(0%), over = 52, worst = 2
PHY-1002 : len = 433080, over cnt = 35(0%), over = 35, worst = 1
PHY-1002 : len = 433280, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 432616, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 424544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.198813s wall, 0.093750s user + 0.281250s system = 0.375000s CPU (188.6%)

PHY-1001 : End global routing;  0.356473s wall, 0.234375s user + 0.296875s system = 0.531250s CPU (149.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 31952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.594736s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 31952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 607576, over cnt = 56(0%), over = 56, worst = 1
PHY-1001 : End Routed; 12.352562s wall, 12.078125s user + 4.875000s system = 16.953125s CPU (137.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 605816, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 1; 0.157798s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (99.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 605680, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.037795s wall, 0.062500s user + 0.062500s system = 0.125000s CPU (330.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 605656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 605656
PHY-1001 : End DR Iter 3; 0.026672s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (175.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  19.092717s wall, 18.687500s user + 5.140625s system = 23.828125s CPU (124.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  19.739755s wall, 19.203125s user + 5.437500s system = 24.640625s CPU (124.8%)

RUN-1004 : used memory is 378 MB, reserved memory is 364 MB, peak memory is 928 MB
RUN-1002 : start command "report_area -io_info -file test_camera_phy.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1419   out of  19600    7.24%
#reg                  198   out of  19600    1.01%
#le                  1486
  #lut only          1288   out of   1486   86.68%
  #reg only            67   out of   1486    4.51%
  #lut&reg            131   out of   1486    8.82%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db test_camera_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 877
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1949, pip num: 28509
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1804 valid insts, and 70514 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file test_camera.bit.
RUN-1003 : finish command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000" in  3.584090s wall, 29.234375s user + 0.531250s system = 29.765625s CPU (830.5%)

RUN-1004 : used memory is 381 MB, reserved memory is 362 MB, peak memory is 928 MB
RUN-1002 : start command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit" in  1.392652s wall, 1.343750s user + 0.046875s system = 1.390625s CPU (99.9%)

RUN-1004 : used memory is 509 MB, reserved memory is 504 MB, peak memory is 928 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  9.706662s wall, 0.328125s user + 0.218750s system = 0.546875s CPU (5.6%)

RUN-1004 : used memory is 538 MB, reserved memory is 534 MB, peak memory is 928 MB
RUN-1003 : finish command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.170458s wall, 1.828125s user + 0.296875s system = 2.125000s CPU (17.5%)

RUN-1004 : used memory is 400 MB, reserved memory is 390 MB, peak memory is 928 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
RUN-1002 : start command "elaborate -top test_cmera"
HDL-1007 : elaborate module test_cmera in ../src/test_cmera.v(2)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=5,FBCLK_DIV=7,CLKC0_DIV=14,CLKC1_DIV=39,CLKC2_DIV=117,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=14,CLKC1_CPHASE=39,CLKC2_CPHASE=117,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../src/sccb_v1/camera_init.v(1)
HDL-1007 : elaborate module i2c_module in ../src/sccb_v1/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50) in ../src/lcd_sync.v(2)
HDL-1007 : elaborate module cameraReader in ../src/cameraReader.v(1)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../src/test_cmera.v(124)
HDL-1200 : Current top model is test_cmera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraints/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment CSI_D[0]  LOCATION = L16; "
RUN-1002 : start command "set_pin_assignment CSI_D[1]  LOCATION = L14; "
RUN-1002 : start command "set_pin_assignment CSI_D[2]  LOCATION = M14; "
RUN-1002 : start command "set_pin_assignment CSI_D[3]  LOCATION = M16; "
RUN-1002 : start command "set_pin_assignment CSI_D[4]  LOCATION = M15; "
RUN-1002 : start command "set_pin_assignment CSI_D[5]  LOCATION = K15; "
RUN-1002 : start command "set_pin_assignment CSI_D[6]  LOCATION = H16; "
RUN-1002 : start command "set_pin_assignment CSI_D[7]  LOCATION = G16; "
RUN-1002 : start command "set_pin_assignment CSI_PCLK  LOCATION = K12; "
RUN-1002 : start command "set_pin_assignment CSI_XCLK  LOCATION = J12; "
RUN-1002 : start command "set_pin_assignment CSI_HREF  LOCATION = H15; "
RUN-1002 : start command "set_pin_assignment CSI_VSYNC  LOCATION = F15; "
RUN-1002 : start command "set_pin_assignment CSI_PWDN  LOCATION = G14; "
RUN-1002 : start command "set_pin_assignment CSI_RST  LOCATION = E15; "
RUN-1002 : start command "set_pin_assignment CSI_SOIC  LOCATION = D16; "
RUN-1002 : start command "set_pin_assignment CSI_SOID  LOCATION = D14; "
RUN-1002 : start command "set_pin_assignment R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1"
RUN-1002 : start command "set_pin_assignment LCD_HSYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_VSYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_PWM  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment TESTA  LOCATION = A10; "
RUN-1002 : start command "set_pin_assignment TESTB  LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment TESTC  LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment TESTD  LOCATION = C9; "
RUN-1002 : start command "set_pin_assignment TESTE  LOCATION = B6; "
RUN-1002 : start command "set_pin_assignment TESTF  LOCATION = C5; "
RUN-1002 : start command "set_pin_assignment OD[0]  LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment OD[1]  LOCATION = T8; "
RUN-1002 : start command "set_pin_assignment OD[2]  LOCATION = R7; "
RUN-1002 : start command "set_pin_assignment OD[3]  LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment OD[4]  LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment OD[5]  LOCATION = N5; "
RUN-1002 : start command "set_pin_assignment OD[6]  LOCATION = R2; "
RUN-1002 : start command "set_pin_assignment OD[7]  LOCATION = P2; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_cmera"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "cameraReader"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[0]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[0]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[1]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[1]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[2]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[2]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[3]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[3]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[4]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[4]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[5]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[5]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[6]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[6]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[7]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[7]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTA" in ../src/test_cmera.v(26)
SYN-5014 WARNING: the net's pin: pin "TESTA" in ../src/test_cmera.v(26)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTB" in ../src/test_cmera.v(27)
SYN-5014 WARNING: the net's pin: pin "TESTB" in ../src/test_cmera.v(27)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTC" in ../src/test_cmera.v(28)
SYN-5014 WARNING: the net's pin: pin "TESTC" in ../src/test_cmera.v(28)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTD" in ../src/test_cmera.v(29)
SYN-5014 WARNING: the net's pin: pin "TESTD" in ../src/test_cmera.v(29)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTE" in ../src/test_cmera.v(30)
SYN-5014 WARNING: the net's pin: pin "TESTE" in ../src/test_cmera.v(30)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTF" in ../src/test_cmera.v(31)
SYN-5014 WARNING: the net's pin: pin "TESTF" in ../src/test_cmera.v(31)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 63 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_cmera
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model cameraReader
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)
SYN-1011 : Flatten model img_cache
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4490/158 useful/useless nets, 4288/56 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 11 onehot mux instances.
SYN-1020 : Optimized 1100 distributor mux.
SYN-1016 : Merged 3852 instances.
SYN-1015 : Optimize round 1, 5297 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4498/293 useful/useless nets, 4302/2257 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2338 better
SYN-1014 : Optimize round 3
SYN-1032 : 4497/0 useful/useless nets, 4301/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.842750s wall, 2.078125s user + 0.093750s system = 2.171875s CPU (117.9%)

RUN-1004 : used memory is 394 MB, reserved memory is 379 MB, peak memory is 928 MB
RUN-1002 : start command "report_area -file test_camera_rtl.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Gate Statistics
#Basic gates         3378
  #and               1770
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                222
  #bufif1               1
  #MX21               610
  #FADD                 0
  #DFF                195
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ             258
#MACRO_MULT             1
#MACRO_MUX            633

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |test_cmera |3182   |195    |287    |
+---------------------------------------------+

RUN-1002 : start command "export_db test_camera_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_rtl.db" in  1.007375s wall, 0.812500s user + 0.109375s system = 0.921875s CPU (91.5%)

RUN-1004 : used memory is 400 MB, reserved memory is 385 MB, peak memory is 928 MB
RUN-1002 : start command "optimize_gate -packarea test_camera_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 61 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "uimg/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5148/8 useful/useless nets, 4696/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4932/0 useful/useless nets, 4480/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7484/0 useful/useless nets, 7066/0 useful/useless insts
SYN-1016 : Merged 2194 instances.
SYN-2501 : Optimize round 1, 4189 better
SYN-2501 : Optimize round 2
SYN-1032 : 5290/0 useful/useless nets, 4872/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7604/13 useful/useless nets, 7186/13 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1278 (3.23), #lev = 17 (4.19)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.54 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6521 instances into 1141 LUTs, name keeping = 25%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "test_cmera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2206/0 useful/useless nets, 1788/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2203/0 useful/useless nets, 1785/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 198 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1135 LUT to BLE ...
SYN-4008 : Packed 1135 LUT and 77 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 51 SEQ (1236 nodes)...
SYN-4005 : Packed 51 SEQ with LUT/SLICE
SYN-4006 : 1018 single LUT's are left
SYN-4006 : 70 single SEQ's are left
SYN-4011 : Packing model "test_cmera" (AL_USER_NORMAL) with 1205/1468 primitive instances ...
RUN-1002 : start command "report_area -file test_camera_gate.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1405   out of  19600    7.17%
#reg                  198   out of  19600    1.01%
#le                  1475
  #lut only          1277   out of   1475   86.58%
  #reg only            70   out of   1475    4.75%
  #lut&reg            128   out of   1475    8.68%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |test_cmera |1475  |1405  |198   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea test_camera_gate.area" in  3.190605s wall, 3.390625s user + 0.156250s system = 3.546875s CPU (111.2%)

RUN-1004 : used memory is 413 MB, reserved memory is 396 MB, peak memory is 928 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_cmera
RUN-1002 : start command "export_db test_camera_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_gate.db" in  1.193917s wall, 1.062500s user + 0.062500s system = 1.125000s CPU (94.2%)

RUN-1004 : used memory is 433 MB, reserved memory is 415 MB, peak memory is 928 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (87 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll pll/pll_inst.
SYN-4019 : Net CLK_IN_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net CLK_IN_pad is fbclk of pll pll/pll_inst.
SYN-4024 : Net "CSI_PCLK_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/i2c_write_module/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4025 : Tag rtl::Net CSI_PCLK_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/i2c_write_module/divider2[7] as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/i2c_write_module/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 872 instances
RUN-1001 : 371 mslices, 371 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1939 nets
RUN-1001 : 1420 nets have 2 pins
RUN-1001 : 308 nets have [3 - 5] pins
RUN-1001 : 99 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 870 instances, 742 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9007, tnet num: 1937, tinst num: 870, tnode num: 9849, tedge num: 14967.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1937 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 504 clock pins, and constraint 840 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.259667s wall, 0.281250s user + 0.046875s system = 0.328125s CPU (126.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 595588
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(190): len = 435202, overlap = 139.5
PHY-3002 : Step(191): len = 333064, overlap = 139.5
PHY-3002 : Step(192): len = 285429, overlap = 139.5
PHY-3002 : Step(193): len = 250839, overlap = 139.5
PHY-3002 : Step(194): len = 224648, overlap = 139.5
PHY-3002 : Step(195): len = 203991, overlap = 142.5
PHY-3002 : Step(196): len = 187436, overlap = 145.75
PHY-3002 : Step(197): len = 169893, overlap = 153.75
PHY-3002 : Step(198): len = 154802, overlap = 164
PHY-3002 : Step(199): len = 144658, overlap = 169
PHY-3002 : Step(200): len = 131858, overlap = 174.5
PHY-3002 : Step(201): len = 119950, overlap = 181
PHY-3002 : Step(202): len = 111381, overlap = 185.75
PHY-3002 : Step(203): len = 102568, overlap = 187
PHY-3002 : Step(204): len = 95518.7, overlap = 185.5
PHY-3002 : Step(205): len = 85525.5, overlap = 187.5
PHY-3002 : Step(206): len = 77510.6, overlap = 184.25
PHY-3002 : Step(207): len = 71240.6, overlap = 187
PHY-3002 : Step(208): len = 62900, overlap = 185.75
PHY-3002 : Step(209): len = 53024.9, overlap = 188.5
PHY-3002 : Step(210): len = 49477.8, overlap = 187
PHY-3002 : Step(211): len = 47581.9, overlap = 185
PHY-3002 : Step(212): len = 39421.4, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.03638e-06
PHY-3002 : Step(213): len = 38903.2, overlap = 190.25
PHY-3002 : Step(214): len = 46413.1, overlap = 192.25
PHY-3002 : Step(215): len = 45707.9, overlap = 196.5
PHY-3002 : Step(216): len = 46220.6, overlap = 193.25
PHY-3002 : Step(217): len = 46081.3, overlap = 194.75
PHY-3002 : Step(218): len = 47567, overlap = 185.75
PHY-3002 : Step(219): len = 46721.4, overlap = 188.25
PHY-3002 : Step(220): len = 46309.8, overlap = 185.5
PHY-3002 : Step(221): len = 45162.3, overlap = 185.25
PHY-3002 : Step(222): len = 44503.5, overlap = 191
PHY-3002 : Step(223): len = 43690.7, overlap = 190.5
PHY-3002 : Step(224): len = 43004, overlap = 193
PHY-3002 : Step(225): len = 42179.3, overlap = 191
PHY-3002 : Step(226): len = 41952.7, overlap = 181.75
PHY-3002 : Step(227): len = 41375.8, overlap = 184.75
PHY-3002 : Step(228): len = 41395.1, overlap = 185.75
PHY-3002 : Step(229): len = 41410.9, overlap = 195
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.07276e-06
PHY-3002 : Step(230): len = 45442.2, overlap = 193.25
PHY-3002 : Step(231): len = 48257.3, overlap = 184.75
PHY-3002 : Step(232): len = 47145.7, overlap = 192.75
PHY-3002 : Step(233): len = 46840, overlap = 192
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.14552e-06
PHY-3002 : Step(234): len = 51844.1, overlap = 192.25
PHY-3002 : Step(235): len = 56183.5, overlap = 186.25
PHY-3002 : Step(236): len = 54919, overlap = 187
PHY-3002 : Step(237): len = 54397.7, overlap = 186
PHY-3002 : Step(238): len = 54062.8, overlap = 188.25
PHY-3002 : Step(239): len = 54440.3, overlap = 189.75
PHY-3002 : Step(240): len = 54844.3, overlap = 191.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.29104e-06
PHY-3002 : Step(241): len = 59370.7, overlap = 183.25
PHY-3002 : Step(242): len = 61559.6, overlap = 188.5
PHY-3002 : Step(243): len = 63944.1, overlap = 177.75
PHY-3002 : Step(244): len = 64516.5, overlap = 171.75
PHY-3002 : Step(245): len = 64356.1, overlap = 178.75
PHY-3002 : Step(246): len = 63842.5, overlap = 177.5
PHY-3002 : Step(247): len = 63683.9, overlap = 172.25
PHY-3002 : Step(248): len = 63502.5, overlap = 174
PHY-3002 : Step(249): len = 63021.4, overlap = 177.25
PHY-3002 : Step(250): len = 62746.3, overlap = 181.5
PHY-3002 : Step(251): len = 62804.7, overlap = 183.5
PHY-3002 : Step(252): len = 62858.1, overlap = 180.5
PHY-3002 : Step(253): len = 62705.5, overlap = 180
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.65821e-05
PHY-3002 : Step(254): len = 66771.5, overlap = 172.75
PHY-3002 : Step(255): len = 68713.7, overlap = 168
PHY-3002 : Step(256): len = 69194.2, overlap = 165.75
PHY-3002 : Step(257): len = 69768.9, overlap = 169.5
PHY-3002 : Step(258): len = 70451.1, overlap = 174.5
PHY-3002 : Step(259): len = 70514.5, overlap = 170.25
PHY-3002 : Step(260): len = 70355.3, overlap = 158.75
PHY-3002 : Step(261): len = 69610.9, overlap = 158.5
PHY-3002 : Step(262): len = 69014.4, overlap = 158.25
PHY-3002 : Step(263): len = 68430.2, overlap = 160.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.30859e-05
PHY-3002 : Step(264): len = 71285, overlap = 160
PHY-3002 : Step(265): len = 73537, overlap = 157
PHY-3002 : Step(266): len = 75971.3, overlap = 149.5
PHY-3002 : Step(267): len = 76541.9, overlap = 151
PHY-3002 : Step(268): len = 76231.2, overlap = 141
PHY-3002 : Step(269): len = 76246, overlap = 137.25
PHY-3002 : Step(270): len = 76759.4, overlap = 134
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.37795e-05
PHY-3002 : Step(271): len = 78239.8, overlap = 134
PHY-3002 : Step(272): len = 79872.4, overlap = 134.75
PHY-3002 : Step(273): len = 81206.5, overlap = 139.75
PHY-3002 : Step(274): len = 83086.3, overlap = 154.5
PHY-3002 : Step(275): len = 83536.9, overlap = 148.5
PHY-3002 : Step(276): len = 83682.2, overlap = 156
PHY-3002 : Step(277): len = 83546.7, overlap = 156
PHY-3002 : Step(278): len = 83560.2, overlap = 156.25
PHY-3002 : Step(279): len = 83744.1, overlap = 158.75
PHY-3002 : Step(280): len = 83523.1, overlap = 149.75
PHY-3002 : Step(281): len = 83103.5, overlap = 156.5
PHY-3002 : Step(282): len = 83024.9, overlap = 158.25
PHY-3002 : Step(283): len = 83139.1, overlap = 156
PHY-3002 : Step(284): len = 83017.6, overlap = 155.75
PHY-3002 : Step(285): len = 82791.7, overlap = 153.75
PHY-3002 : Step(286): len = 82785.8, overlap = 154
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000127559
PHY-3002 : Step(287): len = 84139.3, overlap = 156.25
PHY-3002 : Step(288): len = 85518.6, overlap = 150.75
PHY-3002 : Step(289): len = 86448.7, overlap = 148.25
PHY-3002 : Step(290): len = 87112.8, overlap = 149
PHY-3002 : Step(291): len = 87826.2, overlap = 147.5
PHY-3002 : Step(292): len = 88330.8, overlap = 147
PHY-3002 : Step(293): len = 88884.9, overlap = 142
PHY-3002 : Step(294): len = 89046.3, overlap = 141.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00025317
PHY-3002 : Step(295): len = 89298, overlap = 141.25
PHY-3002 : Step(296): len = 89876.8, overlap = 140.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000325533
PHY-3002 : Step(297): len = 89951.2, overlap = 138.25
PHY-3002 : Step(298): len = 90388.9, overlap = 137.25
PHY-3002 : Step(299): len = 91441.5, overlap = 129.25
PHY-3002 : Step(300): len = 91982.4, overlap = 131.25
PHY-3002 : Step(301): len = 92032.5, overlap = 131.25
PHY-3002 : Step(302): len = 92269.2, overlap = 126.75
PHY-3002 : Step(303): len = 92618.5, overlap = 122.25
PHY-3002 : Step(304): len = 92975, overlap = 122.25
PHY-3002 : Step(305): len = 93220, overlap = 122.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000401992
PHY-3002 : Step(306): len = 93368.3, overlap = 122
PHY-3002 : Step(307): len = 94146.3, overlap = 116.5
PHY-3002 : Step(308): len = 95842.9, overlap = 102.75
PHY-3002 : Step(309): len = 95993.8, overlap = 102.75
PHY-3002 : Step(310): len = 96035.2, overlap = 102.75
PHY-3002 : Step(311): len = 96004.8, overlap = 102.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000476966
PHY-3002 : Step(312): len = 96130.3, overlap = 107
PHY-3002 : Step(313): len = 96740.4, overlap = 101
PHY-3002 : Step(314): len = 97527.8, overlap = 90.25
PHY-3002 : Step(315): len = 97665.1, overlap = 94.25
PHY-3002 : Step(316): len = 97748.8, overlap = 94.25
PHY-3002 : Step(317): len = 97938.2, overlap = 93.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.185342s wall, 0.046875s user + 0.421875s system = 0.468750s CPU (252.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.73041e-06
PHY-3002 : Step(318): len = 108134, overlap = 56.75
PHY-3002 : Step(319): len = 103823, overlap = 63.5
PHY-3002 : Step(320): len = 102719, overlap = 62
PHY-3002 : Step(321): len = 101853, overlap = 62.75
PHY-3002 : Step(322): len = 101356, overlap = 61.5
PHY-3002 : Step(323): len = 100052, overlap = 67
PHY-3002 : Step(324): len = 98844.1, overlap = 71.5
PHY-3002 : Step(325): len = 98368.7, overlap = 74.25
PHY-3002 : Step(326): len = 97943.7, overlap = 76
PHY-3002 : Step(327): len = 97307.3, overlap = 77.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.46083e-06
PHY-3002 : Step(328): len = 96925.5, overlap = 78
PHY-3002 : Step(329): len = 96900.6, overlap = 78.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.89217e-05
PHY-3002 : Step(330): len = 96810.5, overlap = 78.25
PHY-3002 : Step(331): len = 96881.8, overlap = 78.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.46863e-05
PHY-3002 : Step(332): len = 97196.7, overlap = 77.25
PHY-3002 : Step(333): len = 98264.5, overlap = 74.5
PHY-3002 : Step(334): len = 99491, overlap = 76.75
PHY-3002 : Step(335): len = 99929.7, overlap = 76.75
PHY-3002 : Step(336): len = 100720, overlap = 75.75
PHY-3002 : Step(337): len = 100799, overlap = 73
PHY-3002 : Step(338): len = 100962, overlap = 70.5
PHY-3002 : Step(339): len = 101073, overlap = 69.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.93726e-05
PHY-3002 : Step(340): len = 101390, overlap = 68.25
PHY-3002 : Step(341): len = 102283, overlap = 67.75
PHY-3002 : Step(342): len = 104828, overlap = 66.5
PHY-3002 : Step(343): len = 104952, overlap = 66.75
PHY-3002 : Step(344): len = 105410, overlap = 66.5
PHY-3002 : Step(345): len = 105462, overlap = 66
PHY-3002 : Step(346): len = 105956, overlap = 66.25
PHY-3002 : Step(347): len = 106425, overlap = 64.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000138745
PHY-3002 : Step(348): len = 110100, overlap = 62
PHY-3002 : Step(349): len = 113480, overlap = 51
PHY-3002 : Step(350): len = 113000, overlap = 51
PHY-3002 : Step(351): len = 113376, overlap = 50.5
PHY-3002 : Step(352): len = 113353, overlap = 49.25
PHY-3002 : Step(353): len = 113822, overlap = 47.75
PHY-3002 : Step(354): len = 113958, overlap = 47.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000277491
PHY-3002 : Step(355): len = 117139, overlap = 34.75
PHY-3002 : Step(356): len = 118083, overlap = 30.75
PHY-3002 : Step(357): len = 118824, overlap = 27.75
PHY-3002 : Step(358): len = 118728, overlap = 26.75
PHY-3002 : Step(359): len = 118181, overlap = 27.25
PHY-3002 : Step(360): len = 117916, overlap = 26.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000521605
PHY-3002 : Step(361): len = 119740, overlap = 22.25
PHY-3002 : Step(362): len = 119773, overlap = 21.25
PHY-3002 : Step(363): len = 119839, overlap = 21.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00104321
PHY-3002 : Step(364): len = 120656, overlap = 18.75
PHY-3002 : Step(365): len = 120682, overlap = 17
PHY-3002 : Step(366): len = 120685, overlap = 17.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00014017
PHY-3002 : Step(367): len = 119403, overlap = 42.75
PHY-3002 : Step(368): len = 119566, overlap = 42.25
PHY-3002 : Step(369): len = 119826, overlap = 39.75
PHY-3002 : Step(370): len = 119776, overlap = 38.5
PHY-3002 : Step(371): len = 119822, overlap = 36.75
PHY-3002 : Step(372): len = 119776, overlap = 33
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00028034
PHY-3002 : Step(373): len = 121920, overlap = 31.25
PHY-3002 : Step(374): len = 122488, overlap = 28.75
PHY-3002 : Step(375): len = 122937, overlap = 26
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00056068
PHY-3002 : Step(376): len = 124366, overlap = 24.25
PHY-3002 : Step(377): len = 125218, overlap = 22.25
PHY-3002 : Step(378): len = 125595, overlap = 21.5
PHY-3002 : Step(379): len = 125574, overlap = 21.25
PHY-3002 : Step(380): len = 124915, overlap = 23
PHY-3002 : Step(381): len = 124400, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.563914s wall, 0.515625s user + 3.281250s system = 3.796875s CPU (242.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000435302
PHY-3002 : Step(382): len = 128204, overlap = 10.25
PHY-3002 : Step(383): len = 127428, overlap = 11.25
PHY-3002 : Step(384): len = 126774, overlap = 15
PHY-3002 : Step(385): len = 126117, overlap = 19
PHY-3002 : Step(386): len = 125563, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000870605
PHY-3002 : Step(387): len = 126944, overlap = 17
PHY-3002 : Step(388): len = 127137, overlap = 16
PHY-3002 : Step(389): len = 127270, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00174121
PHY-3002 : Step(390): len = 127862, overlap = 14.5
PHY-3002 : Step(391): len = 128028, overlap = 14.5
PHY-3002 : Step(392): len = 128151, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013331s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (117.2%)

PHY-3001 : Legalized: Len = 130548, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 130572, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 444824, over cnt = 51(0%), over = 61, worst = 2
PHY-1002 : len = 445192, over cnt = 29(0%), over = 36, worst = 2
PHY-1002 : len = 444712, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 444784, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 433512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.183895s wall, 0.218750s user + 0.109375s system = 0.328125s CPU (178.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 61 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 802 has valid locations, 9 needs to be replaced
PHY-3001 : design contains 877 instances, 749 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9062, tnet num: 1944, tinst num: 877, tnode num: 9910, tedge num: 15035.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1944 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 510 clock pins, and constraint 846 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.274805s wall, 0.328125s user + 0.046875s system = 0.375000s CPU (136.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 132752
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(393): len = 132302, overlap = 0
PHY-3002 : Step(394): len = 132302, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005173s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (302.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.04942e-05
PHY-3002 : Step(395): len = 132153, overlap = 0
PHY-3002 : Step(396): len = 132153, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000132282
PHY-3002 : Step(397): len = 132147, overlap = 0.5
PHY-3002 : Step(398): len = 132147, overlap = 0.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000264564
PHY-3002 : Step(399): len = 132018, overlap = 0.25
PHY-3002 : Step(400): len = 132018, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035970s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (130.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000269233
PHY-3002 : Step(401): len = 132040, overlap = 0.25
PHY-3002 : Step(402): len = 132040, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008695s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 132111, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 132187, Over = 0
RUN-1003 : finish command "place -eco" in  1.383872s wall, 1.453125s user + 1.562500s system = 3.015625s CPU (217.9%)

RUN-1004 : used memory is 473 MB, reserved memory is 451 MB, peak memory is 928 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  38.624928s wall, 20.750000s user + 71.562500s system = 92.312500s CPU (239.0%)

RUN-1004 : used memory is 473 MB, reserved memory is 451 MB, peak memory is 928 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 699 to 496
PHY-1001 : Pin misalignment score is improved from 496 to 479
PHY-1001 : Pin misalignment score is improved from 479 to 478
PHY-1001 : Pin misalignment score is improved from 478 to 478
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 879 instances
RUN-1001 : 374 mslices, 375 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1946 nets
RUN-1001 : 1412 nets have 2 pins
RUN-1001 : 307 nets have [3 - 5] pins
RUN-1001 : 111 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 440608, over cnt = 55(0%), over = 66, worst = 2
PHY-1002 : len = 440960, over cnt = 33(0%), over = 41, worst = 2
PHY-1002 : len = 440480, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 440496, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 437992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.167963s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (139.5%)

PHY-1001 : End global routing;  0.384333s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (117.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 24304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.362424s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (103.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 24304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 635176, over cnt = 56(0%), over = 56, worst = 1
PHY-1001 : End Routed; 14.603106s wall, 15.843750s user + 3.906250s system = 19.750000s CPU (135.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 633760, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.123016s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (127.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 633688, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 633688
PHY-1001 : End DR Iter 2; 0.034604s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (180.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  17.908119s wall, 18.984375s user + 4.265625s system = 23.250000s CPU (129.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  18.656263s wall, 19.859375s user + 4.296875s system = 24.156250s CPU (129.5%)

RUN-1004 : used memory is 490 MB, reserved memory is 471 MB, peak memory is 1011 MB
RUN-1002 : start command "report_area -io_info -file test_camera_phy.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1419   out of  19600    7.24%
#reg                  198   out of  19600    1.01%
#le                  1489
  #lut only          1291   out of   1489   86.70%
  #reg only            70   out of   1489    4.70%
  #lut&reg            128   out of   1489    8.60%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db test_camera_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_pr.db" in  1.281945s wall, 1.140625s user + 0.140625s system = 1.281250s CPU (99.9%)

RUN-1004 : used memory is 490 MB, reserved memory is 471 MB, peak memory is 1011 MB
RUN-1002 : start command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 879
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1946, pip num: 29142
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1809 valid insts, and 72030 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file test_camera.bit.
RUN-1003 : finish command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000" in  3.915443s wall, 33.390625s user + 0.328125s system = 33.718750s CPU (861.2%)

RUN-1004 : used memory is 500 MB, reserved memory is 479 MB, peak memory is 1011 MB
RUN-1002 : start command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit" in  1.518696s wall, 1.484375s user + 0.031250s system = 1.515625s CPU (99.8%)

RUN-1004 : used memory is 582 MB, reserved memory is 563 MB, peak memory is 1011 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  9.295592s wall, 0.265625s user + 0.062500s system = 0.328125s CPU (3.5%)

RUN-1004 : used memory is 611 MB, reserved memory is 594 MB, peak memory is 1011 MB
RUN-1003 : finish command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.902022s wall, 1.906250s user + 0.125000s system = 2.031250s CPU (17.1%)

RUN-1004 : used memory is 491 MB, reserved memory is 468 MB, peak memory is 1011 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
RUN-1002 : start command "elaborate -top test_cmera"
HDL-1007 : elaborate module test_cmera in ../src/test_cmera.v(2)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=5,FBCLK_DIV=7,CLKC0_DIV=14,CLKC1_DIV=39,CLKC2_DIV=117,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=14,CLKC1_CPHASE=39,CLKC2_CPHASE=117,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../src/sccb_v1/camera_init.v(1)
HDL-1007 : elaborate module i2c_module in ../src/sccb_v1/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50) in ../src/lcd_sync.v(2)
HDL-1007 : elaborate module cameraReader in ../src/cameraReader.v(1)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../src/test_cmera.v(124)
HDL-1200 : Current top model is test_cmera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraints/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment CSI_D[0]  LOCATION = L16; "
RUN-1002 : start command "set_pin_assignment CSI_D[1]  LOCATION = L14; "
RUN-1002 : start command "set_pin_assignment CSI_D[2]  LOCATION = M14; "
RUN-1002 : start command "set_pin_assignment CSI_D[3]  LOCATION = M16; "
RUN-1002 : start command "set_pin_assignment CSI_D[4]  LOCATION = M15; "
RUN-1002 : start command "set_pin_assignment CSI_D[5]  LOCATION = K15; "
RUN-1002 : start command "set_pin_assignment CSI_D[6]  LOCATION = H16; "
RUN-1002 : start command "set_pin_assignment CSI_D[7]  LOCATION = G16; "
RUN-1002 : start command "set_pin_assignment CSI_PCLK  LOCATION = K12; "
RUN-1002 : start command "set_pin_assignment CSI_XCLK  LOCATION = J12; "
RUN-1002 : start command "set_pin_assignment CSI_HREF  LOCATION = H15; "
RUN-1002 : start command "set_pin_assignment CSI_VSYNC  LOCATION = F15; "
RUN-1002 : start command "set_pin_assignment CSI_PWDN  LOCATION = G14; "
RUN-1002 : start command "set_pin_assignment CSI_RST  LOCATION = E15; "
RUN-1002 : start command "set_pin_assignment CSI_SOIC  LOCATION = D16; "
RUN-1002 : start command "set_pin_assignment CSI_SOID  LOCATION = D14; "
RUN-1002 : start command "set_pin_assignment R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1"
RUN-1002 : start command "set_pin_assignment LCD_HSYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_VSYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_PWM  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment TESTA  LOCATION = A10; "
RUN-1002 : start command "set_pin_assignment TESTB  LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment TESTC  LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment TESTD  LOCATION = C9; "
RUN-1002 : start command "set_pin_assignment TESTE  LOCATION = B6; "
RUN-1002 : start command "set_pin_assignment TESTF  LOCATION = C5; "
RUN-1002 : start command "set_pin_assignment OD[0]  LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment OD[1]  LOCATION = T8; "
RUN-1002 : start command "set_pin_assignment OD[2]  LOCATION = R7; "
RUN-1002 : start command "set_pin_assignment OD[3]  LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment OD[4]  LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment OD[5]  LOCATION = N5; "
RUN-1002 : start command "set_pin_assignment OD[6]  LOCATION = R2; "
RUN-1002 : start command "set_pin_assignment OD[7]  LOCATION = P2; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_cmera"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "cameraReader"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[0]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[0]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[1]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[1]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[2]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[2]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[3]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[3]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[4]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[4]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[5]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[5]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[6]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[6]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[7]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[7]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTA" in ../src/test_cmera.v(26)
SYN-5014 WARNING: the net's pin: pin "TESTA" in ../src/test_cmera.v(26)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTB" in ../src/test_cmera.v(27)
SYN-5014 WARNING: the net's pin: pin "TESTB" in ../src/test_cmera.v(27)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTC" in ../src/test_cmera.v(28)
SYN-5014 WARNING: the net's pin: pin "TESTC" in ../src/test_cmera.v(28)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTD" in ../src/test_cmera.v(29)
SYN-5014 WARNING: the net's pin: pin "TESTD" in ../src/test_cmera.v(29)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTE" in ../src/test_cmera.v(30)
SYN-5014 WARNING: the net's pin: pin "TESTE" in ../src/test_cmera.v(30)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTF" in ../src/test_cmera.v(31)
SYN-5014 WARNING: the net's pin: pin "TESTF" in ../src/test_cmera.v(31)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 63 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_cmera
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model cameraReader
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)
SYN-1011 : Flatten model img_cache
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4490/158 useful/useless nets, 4288/56 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 11 onehot mux instances.
SYN-1020 : Optimized 1100 distributor mux.
SYN-1016 : Merged 3852 instances.
SYN-1015 : Optimize round 1, 5297 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4498/293 useful/useless nets, 4302/2257 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2338 better
SYN-1014 : Optimize round 3
SYN-1032 : 4497/0 useful/useless nets, 4301/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.366939s wall, 2.703125s user + 0.046875s system = 2.750000s CPU (116.2%)

RUN-1004 : used memory is 443 MB, reserved memory is 425 MB, peak memory is 1011 MB
RUN-1002 : start command "report_area -file test_camera_rtl.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Gate Statistics
#Basic gates         3378
  #and               1770
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                222
  #bufif1               1
  #MX21               610
  #FADD                 0
  #DFF                195
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ             258
#MACRO_MULT             1
#MACRO_MUX            633

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |test_cmera |3182   |195    |287    |
+---------------------------------------------+

RUN-1002 : start command "export_db test_camera_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea test_camera_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 61 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "uimg/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5148/8 useful/useless nets, 4696/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4932/0 useful/useless nets, 4480/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7484/0 useful/useless nets, 7066/0 useful/useless insts
SYN-1016 : Merged 2194 instances.
SYN-2501 : Optimize round 1, 4189 better
SYN-2501 : Optimize round 2
SYN-1032 : 5290/0 useful/useless nets, 4872/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7604/13 useful/useless nets, 7186/13 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1278 (3.23), #lev = 17 (4.19)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.69 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6521 instances into 1141 LUTs, name keeping = 25%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "test_cmera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2206/0 useful/useless nets, 1788/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2203/0 useful/useless nets, 1785/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 198 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1135 LUT to BLE ...
SYN-4008 : Packed 1135 LUT and 77 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 51 SEQ (1236 nodes)...
SYN-4005 : Packed 51 SEQ with LUT/SLICE
SYN-4006 : 1018 single LUT's are left
SYN-4006 : 70 single SEQ's are left
SYN-4011 : Packing model "test_cmera" (AL_USER_NORMAL) with 1205/1468 primitive instances ...
RUN-1002 : start command "report_area -file test_camera_gate.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1405   out of  19600    7.17%
#reg                  198   out of  19600    1.01%
#le                  1475
  #lut only          1277   out of   1475   86.58%
  #reg only            70   out of   1475    4.75%
  #lut&reg            128   out of   1475    8.68%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |test_cmera |1475  |1405  |198   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea test_camera_gate.area" in  3.458404s wall, 3.500000s user + 0.171875s system = 3.671875s CPU (106.2%)

RUN-1004 : used memory is 461 MB, reserved memory is 444 MB, peak memory is 1011 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_cmera
RUN-1002 : start command "export_db test_camera_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_gate.db" in  1.201281s wall, 1.078125s user + 0.062500s system = 1.140625s CPU (95.0%)

RUN-1004 : used memory is 474 MB, reserved memory is 456 MB, peak memory is 1011 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (87 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll pll/pll_inst.
SYN-4019 : Net CLK_IN_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net CLK_IN_pad is fbclk of pll pll/pll_inst.
SYN-4024 : Net "CSI_PCLK_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/i2c_write_module/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4025 : Tag rtl::Net CSI_PCLK_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/i2c_write_module/divider2[7] as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/i2c_write_module/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 872 instances
RUN-1001 : 371 mslices, 371 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1939 nets
RUN-1001 : 1420 nets have 2 pins
RUN-1001 : 308 nets have [3 - 5] pins
RUN-1001 : 99 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 870 instances, 742 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9007, tnet num: 1937, tinst num: 870, tnode num: 9849, tedge num: 14967.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1937 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 504 clock pins, and constraint 840 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.249656s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (118.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 595588
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(403): len = 435202, overlap = 139.5
PHY-3002 : Step(404): len = 333064, overlap = 139.5
PHY-3002 : Step(405): len = 285429, overlap = 139.5
PHY-3002 : Step(406): len = 250839, overlap = 139.5
PHY-3002 : Step(407): len = 224648, overlap = 139.5
PHY-3002 : Step(408): len = 203991, overlap = 142.5
PHY-3002 : Step(409): len = 187436, overlap = 145.75
PHY-3002 : Step(410): len = 169893, overlap = 153.75
PHY-3002 : Step(411): len = 154802, overlap = 164
PHY-3002 : Step(412): len = 144658, overlap = 169
PHY-3002 : Step(413): len = 131858, overlap = 174.5
PHY-3002 : Step(414): len = 119950, overlap = 181
PHY-3002 : Step(415): len = 111381, overlap = 185.75
PHY-3002 : Step(416): len = 102568, overlap = 187
PHY-3002 : Step(417): len = 95518.7, overlap = 185.5
PHY-3002 : Step(418): len = 85525.5, overlap = 187.5
PHY-3002 : Step(419): len = 77510.6, overlap = 184.25
PHY-3002 : Step(420): len = 71240.6, overlap = 187
PHY-3002 : Step(421): len = 62900, overlap = 185.75
PHY-3002 : Step(422): len = 53024.9, overlap = 188.5
PHY-3002 : Step(423): len = 49477.8, overlap = 187
PHY-3002 : Step(424): len = 47581.9, overlap = 185
PHY-3002 : Step(425): len = 39421.4, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.03638e-06
PHY-3002 : Step(426): len = 38903.2, overlap = 190.25
PHY-3002 : Step(427): len = 46413.1, overlap = 192.25
PHY-3002 : Step(428): len = 45707.9, overlap = 196.5
PHY-3002 : Step(429): len = 46220.6, overlap = 193.25
PHY-3002 : Step(430): len = 46081.3, overlap = 194.75
PHY-3002 : Step(431): len = 47567, overlap = 185.75
PHY-3002 : Step(432): len = 46721.4, overlap = 188.25
PHY-3002 : Step(433): len = 46309.8, overlap = 185.5
PHY-3002 : Step(434): len = 45162.3, overlap = 185.25
PHY-3002 : Step(435): len = 44503.5, overlap = 191
PHY-3002 : Step(436): len = 43690.7, overlap = 190.5
PHY-3002 : Step(437): len = 43004, overlap = 193
PHY-3002 : Step(438): len = 42179.3, overlap = 191
PHY-3002 : Step(439): len = 41952.7, overlap = 181.75
PHY-3002 : Step(440): len = 41375.8, overlap = 184.75
PHY-3002 : Step(441): len = 41395.1, overlap = 185.75
PHY-3002 : Step(442): len = 41410.9, overlap = 195
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.07276e-06
PHY-3002 : Step(443): len = 45442.2, overlap = 193.25
PHY-3002 : Step(444): len = 48257.3, overlap = 184.75
PHY-3002 : Step(445): len = 47145.7, overlap = 192.75
PHY-3002 : Step(446): len = 46840, overlap = 192
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.14552e-06
PHY-3002 : Step(447): len = 51844.1, overlap = 192.25
PHY-3002 : Step(448): len = 56183.5, overlap = 186.25
PHY-3002 : Step(449): len = 54919, overlap = 187
PHY-3002 : Step(450): len = 54397.7, overlap = 186
PHY-3002 : Step(451): len = 54062.8, overlap = 188.25
PHY-3002 : Step(452): len = 54440.3, overlap = 189.75
PHY-3002 : Step(453): len = 54844.3, overlap = 191.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.29104e-06
PHY-3002 : Step(454): len = 59370.7, overlap = 183.25
PHY-3002 : Step(455): len = 61559.6, overlap = 188.5
PHY-3002 : Step(456): len = 63944.1, overlap = 177.75
PHY-3002 : Step(457): len = 64516.5, overlap = 171.75
PHY-3002 : Step(458): len = 64356.1, overlap = 178.75
PHY-3002 : Step(459): len = 63842.5, overlap = 177.5
PHY-3002 : Step(460): len = 63683.9, overlap = 172.25
PHY-3002 : Step(461): len = 63502.5, overlap = 174
PHY-3002 : Step(462): len = 63021.4, overlap = 177.25
PHY-3002 : Step(463): len = 62746.3, overlap = 181.5
PHY-3002 : Step(464): len = 62804.7, overlap = 183.5
PHY-3002 : Step(465): len = 62858.1, overlap = 180.5
PHY-3002 : Step(466): len = 62705.5, overlap = 180
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.65821e-05
PHY-3002 : Step(467): len = 66771.5, overlap = 172.75
PHY-3002 : Step(468): len = 68713.7, overlap = 168
PHY-3002 : Step(469): len = 69194.2, overlap = 165.75
PHY-3002 : Step(470): len = 69768.9, overlap = 169.5
PHY-3002 : Step(471): len = 70451.1, overlap = 174.5
PHY-3002 : Step(472): len = 70514.5, overlap = 170.25
PHY-3002 : Step(473): len = 70355.3, overlap = 158.75
PHY-3002 : Step(474): len = 69610.9, overlap = 158.5
PHY-3002 : Step(475): len = 69014.4, overlap = 158.25
PHY-3002 : Step(476): len = 68430.2, overlap = 160.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.30859e-05
PHY-3002 : Step(477): len = 71285, overlap = 160
PHY-3002 : Step(478): len = 73537, overlap = 157
PHY-3002 : Step(479): len = 75971.3, overlap = 149.5
PHY-3002 : Step(480): len = 76541.9, overlap = 151
PHY-3002 : Step(481): len = 76231.2, overlap = 141
PHY-3002 : Step(482): len = 76246, overlap = 137.25
PHY-3002 : Step(483): len = 76759.4, overlap = 134
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.37795e-05
PHY-3002 : Step(484): len = 78239.8, overlap = 134
PHY-3002 : Step(485): len = 79872.4, overlap = 134.75
PHY-3002 : Step(486): len = 81206.5, overlap = 139.75
PHY-3002 : Step(487): len = 83086.3, overlap = 154.5
PHY-3002 : Step(488): len = 83536.9, overlap = 148.5
PHY-3002 : Step(489): len = 83682.2, overlap = 156
PHY-3002 : Step(490): len = 83546.7, overlap = 156
PHY-3002 : Step(491): len = 83560.2, overlap = 156.25
PHY-3002 : Step(492): len = 83744.1, overlap = 158.75
PHY-3002 : Step(493): len = 83523.1, overlap = 149.75
PHY-3002 : Step(494): len = 83103.5, overlap = 156.5
PHY-3002 : Step(495): len = 83024.9, overlap = 158.25
PHY-3002 : Step(496): len = 83139.1, overlap = 156
PHY-3002 : Step(497): len = 83017.6, overlap = 155.75
PHY-3002 : Step(498): len = 82791.7, overlap = 153.75
PHY-3002 : Step(499): len = 82785.8, overlap = 154
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000127559
PHY-3002 : Step(500): len = 84139.3, overlap = 156.25
PHY-3002 : Step(501): len = 85518.6, overlap = 150.75
PHY-3002 : Step(502): len = 86448.7, overlap = 148.25
PHY-3002 : Step(503): len = 87112.8, overlap = 149
PHY-3002 : Step(504): len = 87826.2, overlap = 147.5
PHY-3002 : Step(505): len = 88330.8, overlap = 147
PHY-3002 : Step(506): len = 88884.9, overlap = 142
PHY-3002 : Step(507): len = 89046.3, overlap = 141.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00025317
PHY-3002 : Step(508): len = 89298, overlap = 141.25
PHY-3002 : Step(509): len = 89876.8, overlap = 140.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000325533
PHY-3002 : Step(510): len = 89951.2, overlap = 138.25
PHY-3002 : Step(511): len = 90388.9, overlap = 137.25
PHY-3002 : Step(512): len = 91441.5, overlap = 129.25
PHY-3002 : Step(513): len = 91982.4, overlap = 131.25
PHY-3002 : Step(514): len = 92032.5, overlap = 131.25
PHY-3002 : Step(515): len = 92269.2, overlap = 126.75
PHY-3002 : Step(516): len = 92618.5, overlap = 122.25
PHY-3002 : Step(517): len = 92975, overlap = 122.25
PHY-3002 : Step(518): len = 93220, overlap = 122.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000401992
PHY-3002 : Step(519): len = 93368.3, overlap = 122
PHY-3002 : Step(520): len = 94146.3, overlap = 116.5
PHY-3002 : Step(521): len = 95842.9, overlap = 102.75
PHY-3002 : Step(522): len = 95993.8, overlap = 102.75
PHY-3002 : Step(523): len = 96035.2, overlap = 102.75
PHY-3002 : Step(524): len = 96004.8, overlap = 102.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000476966
PHY-3002 : Step(525): len = 96130.3, overlap = 107
PHY-3002 : Step(526): len = 96740.4, overlap = 101
PHY-3002 : Step(527): len = 97527.8, overlap = 90.25
PHY-3002 : Step(528): len = 97665.1, overlap = 94.25
PHY-3002 : Step(529): len = 97748.8, overlap = 94.25
PHY-3002 : Step(530): len = 97938.2, overlap = 93.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.169445s wall, 0.046875s user + 0.312500s system = 0.359375s CPU (212.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.73041e-06
PHY-3002 : Step(531): len = 108134, overlap = 56.75
PHY-3002 : Step(532): len = 103823, overlap = 63.5
PHY-3002 : Step(533): len = 102719, overlap = 62
PHY-3002 : Step(534): len = 101853, overlap = 62.75
PHY-3002 : Step(535): len = 101356, overlap = 61.5
PHY-3002 : Step(536): len = 100052, overlap = 67
PHY-3002 : Step(537): len = 98844.1, overlap = 71.5
PHY-3002 : Step(538): len = 98368.7, overlap = 74.25
PHY-3002 : Step(539): len = 97943.7, overlap = 76
PHY-3002 : Step(540): len = 97307.3, overlap = 77.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.46083e-06
PHY-3002 : Step(541): len = 96925.5, overlap = 78
PHY-3002 : Step(542): len = 96900.6, overlap = 78.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.89217e-05
PHY-3002 : Step(543): len = 96810.5, overlap = 78.25
PHY-3002 : Step(544): len = 96881.8, overlap = 78.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.46863e-05
PHY-3002 : Step(545): len = 97196.7, overlap = 77.25
PHY-3002 : Step(546): len = 98264.5, overlap = 74.5
PHY-3002 : Step(547): len = 99491, overlap = 76.75
PHY-3002 : Step(548): len = 99929.7, overlap = 76.75
PHY-3002 : Step(549): len = 100720, overlap = 75.75
PHY-3002 : Step(550): len = 100799, overlap = 73
PHY-3002 : Step(551): len = 100962, overlap = 70.5
PHY-3002 : Step(552): len = 101073, overlap = 69.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.93726e-05
PHY-3002 : Step(553): len = 101390, overlap = 68.25
PHY-3002 : Step(554): len = 102283, overlap = 67.75
PHY-3002 : Step(555): len = 104828, overlap = 66.5
PHY-3002 : Step(556): len = 104952, overlap = 66.75
PHY-3002 : Step(557): len = 105410, overlap = 66.5
PHY-3002 : Step(558): len = 105462, overlap = 66
PHY-3002 : Step(559): len = 105956, overlap = 66.25
PHY-3002 : Step(560): len = 106425, overlap = 64.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000138745
PHY-3002 : Step(561): len = 110100, overlap = 62
PHY-3002 : Step(562): len = 113480, overlap = 51
PHY-3002 : Step(563): len = 113000, overlap = 51
PHY-3002 : Step(564): len = 113376, overlap = 50.5
PHY-3002 : Step(565): len = 113353, overlap = 49.25
PHY-3002 : Step(566): len = 113822, overlap = 47.75
PHY-3002 : Step(567): len = 113958, overlap = 47.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000277491
PHY-3002 : Step(568): len = 117139, overlap = 34.75
PHY-3002 : Step(569): len = 118083, overlap = 30.75
PHY-3002 : Step(570): len = 118824, overlap = 27.75
PHY-3002 : Step(571): len = 118728, overlap = 26.75
PHY-3002 : Step(572): len = 118181, overlap = 27.25
PHY-3002 : Step(573): len = 117916, overlap = 26.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000521605
PHY-3002 : Step(574): len = 119740, overlap = 22.25
PHY-3002 : Step(575): len = 119773, overlap = 21.25
PHY-3002 : Step(576): len = 119839, overlap = 21.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00104321
PHY-3002 : Step(577): len = 120656, overlap = 18.75
PHY-3002 : Step(578): len = 120682, overlap = 17
PHY-3002 : Step(579): len = 120685, overlap = 17.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00014017
PHY-3002 : Step(580): len = 119403, overlap = 42.75
PHY-3002 : Step(581): len = 119566, overlap = 42.25
PHY-3002 : Step(582): len = 119826, overlap = 39.75
PHY-3002 : Step(583): len = 119776, overlap = 38.5
PHY-3002 : Step(584): len = 119822, overlap = 36.75
PHY-3002 : Step(585): len = 119776, overlap = 33
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00028034
PHY-3002 : Step(586): len = 121920, overlap = 31.25
PHY-3002 : Step(587): len = 122488, overlap = 28.75
PHY-3002 : Step(588): len = 122937, overlap = 26
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00056068
PHY-3002 : Step(589): len = 124366, overlap = 24.25
PHY-3002 : Step(590): len = 125218, overlap = 22.25
PHY-3002 : Step(591): len = 125595, overlap = 21.5
PHY-3002 : Step(592): len = 125574, overlap = 21.25
PHY-3002 : Step(593): len = 124915, overlap = 23
PHY-3002 : Step(594): len = 124400, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.507256s wall, 0.515625s user + 3.093750s system = 3.609375s CPU (239.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000435302
PHY-3002 : Step(595): len = 128204, overlap = 10.25
PHY-3002 : Step(596): len = 127428, overlap = 11.25
PHY-3002 : Step(597): len = 126774, overlap = 15
PHY-3002 : Step(598): len = 126117, overlap = 19
PHY-3002 : Step(599): len = 125563, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000870605
PHY-3002 : Step(600): len = 126944, overlap = 17
PHY-3002 : Step(601): len = 127137, overlap = 16
PHY-3002 : Step(602): len = 127270, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00174121
PHY-3002 : Step(603): len = 127862, overlap = 14.5
PHY-3002 : Step(604): len = 128028, overlap = 14.5
PHY-3002 : Step(605): len = 128151, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012914s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (242.0%)

PHY-3001 : Legalized: Len = 130548, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 130572, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 444824, over cnt = 51(0%), over = 61, worst = 2
PHY-1002 : len = 445192, over cnt = 29(0%), over = 36, worst = 2
PHY-1002 : len = 444712, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 444784, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 433512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.177973s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (158.0%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 61 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 802 has valid locations, 9 needs to be replaced
PHY-3001 : design contains 877 instances, 749 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9062, tnet num: 1944, tinst num: 877, tnode num: 9910, tedge num: 15035.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1944 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 510 clock pins, and constraint 846 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.272431s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (126.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 132752
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(606): len = 132302, overlap = 0
PHY-3002 : Step(607): len = 132302, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005030s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.04942e-05
PHY-3002 : Step(608): len = 132153, overlap = 0
PHY-3002 : Step(609): len = 132153, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000132282
PHY-3002 : Step(610): len = 132147, overlap = 0.5
PHY-3002 : Step(611): len = 132147, overlap = 0.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000264564
PHY-3002 : Step(612): len = 132018, overlap = 0.25
PHY-3002 : Step(613): len = 132018, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.050086s wall, 0.031250s user + 0.125000s system = 0.156250s CPU (312.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000269233
PHY-3002 : Step(614): len = 132040, overlap = 0.25
PHY-3002 : Step(615): len = 132040, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007980s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (391.6%)

PHY-3001 : Legalized: Len = 132111, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 132187, Over = 0
RUN-1003 : finish command "place -eco" in  1.855128s wall, 1.656250s user + 2.375000s system = 4.031250s CPU (217.3%)

RUN-1004 : used memory is 506 MB, reserved memory is 490 MB, peak memory is 1011 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  34.154733s wall, 24.812500s user + 61.437500s system = 86.250000s CPU (252.5%)

RUN-1004 : used memory is 506 MB, reserved memory is 490 MB, peak memory is 1011 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 699 to 496
PHY-1001 : Pin misalignment score is improved from 496 to 479
PHY-1001 : Pin misalignment score is improved from 479 to 478
PHY-1001 : Pin misalignment score is improved from 478 to 478
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 879 instances
RUN-1001 : 374 mslices, 375 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1946 nets
RUN-1001 : 1412 nets have 2 pins
RUN-1001 : 307 nets have [3 - 5] pins
RUN-1001 : 111 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 440608, over cnt = 55(0%), over = 66, worst = 2
PHY-1002 : len = 440960, over cnt = 33(0%), over = 41, worst = 2
PHY-1002 : len = 440480, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 440496, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 437992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.148091s wall, 0.218750s user + 0.078125s system = 0.296875s CPU (200.5%)

PHY-1001 : End global routing;  0.322619s wall, 0.390625s user + 0.109375s system = 0.500000s CPU (155.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 24304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.360968s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (103.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 24304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 635176, over cnt = 56(0%), over = 56, worst = 1
PHY-1001 : End Routed; 15.403700s wall, 17.140625s user + 3.015625s system = 20.156250s CPU (130.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 633760, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.124502s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 633688, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 633688
PHY-1001 : End DR Iter 2; 0.039914s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (117.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  18.948328s wall, 20.437500s user + 3.421875s system = 23.859375s CPU (125.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  19.638652s wall, 21.203125s user + 3.562500s system = 24.765625s CPU (126.1%)

RUN-1004 : used memory is 510 MB, reserved memory is 493 MB, peak memory is 1055 MB
RUN-1002 : start command "report_area -io_info -file test_camera_phy.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1419   out of  19600    7.24%
#reg                  198   out of  19600    1.01%
#le                  1489
  #lut only          1291   out of   1489   86.70%
  #reg only            70   out of   1489    4.70%
  #lut&reg            128   out of   1489    8.60%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db test_camera_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_pr.db" in  1.285829s wall, 1.140625s user + 0.031250s system = 1.171875s CPU (91.1%)

RUN-1004 : used memory is 510 MB, reserved memory is 493 MB, peak memory is 1055 MB
RUN-1002 : start command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 879
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1946, pip num: 29142
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1809 valid insts, and 72030 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file test_camera.bit.
RUN-1003 : finish command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000" in  4.213121s wall, 34.421875s user + 0.562500s system = 34.984375s CPU (830.4%)

RUN-1004 : used memory is 530 MB, reserved memory is 515 MB, peak memory is 1055 MB
RUN-1002 : start command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit" in  2.019650s wall, 1.968750s user + 0.078125s system = 2.046875s CPU (101.3%)

RUN-1004 : used memory is 606 MB, reserved memory is 589 MB, peak memory is 1055 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  9.336863s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (4.2%)

RUN-1004 : used memory is 635 MB, reserved memory is 620 MB, peak memory is 1055 MB
RUN-1003 : finish command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.449736s wall, 2.578125s user + 0.187500s system = 2.765625s CPU (22.2%)

RUN-1004 : used memory is 524 MB, reserved memory is 503 MB, peak memory is 1055 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
RUN-1002 : start command "elaborate -top test_cmera"
HDL-1007 : elaborate module test_cmera in ../src/test_cmera.v(2)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=5,FBCLK_DIV=7,CLKC0_DIV=14,CLKC1_DIV=39,CLKC2_DIV=117,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=14,CLKC1_CPHASE=39,CLKC2_CPHASE=117,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../src/sccb_v1/camera_init.v(1)
HDL-1007 : elaborate module i2c_module in ../src/sccb_v1/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50) in ../src/lcd_sync.v(2)
HDL-1007 : elaborate module cameraReader in ../src/cameraReader.v(1)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../src/test_cmera.v(124)
HDL-1200 : Current top model is test_cmera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraints/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment CSI_D[0]  LOCATION = L16; "
RUN-1002 : start command "set_pin_assignment CSI_D[1]  LOCATION = L14; "
RUN-1002 : start command "set_pin_assignment CSI_D[2]  LOCATION = M14; "
RUN-1002 : start command "set_pin_assignment CSI_D[3]  LOCATION = M16; "
RUN-1002 : start command "set_pin_assignment CSI_D[4]  LOCATION = M15; "
RUN-1002 : start command "set_pin_assignment CSI_D[5]  LOCATION = K15; "
RUN-1002 : start command "set_pin_assignment CSI_D[6]  LOCATION = H16; "
RUN-1002 : start command "set_pin_assignment CSI_D[7]  LOCATION = G16; "
RUN-1002 : start command "set_pin_assignment CSI_PCLK  LOCATION = K12; "
RUN-1002 : start command "set_pin_assignment CSI_XCLK  LOCATION = J12; "
RUN-1002 : start command "set_pin_assignment CSI_HREF  LOCATION = H15; "
RUN-1002 : start command "set_pin_assignment CSI_VSYNC  LOCATION = F15; "
RUN-1002 : start command "set_pin_assignment CSI_PWDN  LOCATION = G14; "
RUN-1002 : start command "set_pin_assignment CSI_RST  LOCATION = E15; "
RUN-1002 : start command "set_pin_assignment CSI_SOIC  LOCATION = D16; "
RUN-1002 : start command "set_pin_assignment CSI_SOID  LOCATION = D14; "
RUN-1002 : start command "set_pin_assignment R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1"
RUN-1002 : start command "set_pin_assignment LCD_HSYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_VSYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_PWM  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment TESTA  LOCATION = A10; "
RUN-1002 : start command "set_pin_assignment TESTB  LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment TESTC  LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment TESTD  LOCATION = C9; "
RUN-1002 : start command "set_pin_assignment TESTE  LOCATION = B6; "
RUN-1002 : start command "set_pin_assignment TESTF  LOCATION = C5; "
RUN-1002 : start command "set_pin_assignment OD[0]  LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment OD[1]  LOCATION = T8; "
RUN-1002 : start command "set_pin_assignment OD[2]  LOCATION = R7; "
RUN-1002 : start command "set_pin_assignment OD[3]  LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment OD[4]  LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment OD[5]  LOCATION = N5; "
RUN-1002 : start command "set_pin_assignment OD[6]  LOCATION = R2; "
RUN-1002 : start command "set_pin_assignment OD[7]  LOCATION = P2; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_cmera"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "cameraReader"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[0]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[0]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[1]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[1]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[2]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[2]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[3]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[3]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[4]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[4]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[5]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[5]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[6]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[6]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[7]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[7]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTA" in ../src/test_cmera.v(26)
SYN-5014 WARNING: the net's pin: pin "TESTA" in ../src/test_cmera.v(26)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTB" in ../src/test_cmera.v(27)
SYN-5014 WARNING: the net's pin: pin "TESTB" in ../src/test_cmera.v(27)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTC" in ../src/test_cmera.v(28)
SYN-5014 WARNING: the net's pin: pin "TESTC" in ../src/test_cmera.v(28)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTD" in ../src/test_cmera.v(29)
SYN-5014 WARNING: the net's pin: pin "TESTD" in ../src/test_cmera.v(29)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTE" in ../src/test_cmera.v(30)
SYN-5014 WARNING: the net's pin: pin "TESTE" in ../src/test_cmera.v(30)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTF" in ../src/test_cmera.v(31)
SYN-5014 WARNING: the net's pin: pin "TESTF" in ../src/test_cmera.v(31)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 63 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_cmera
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model cameraReader
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)
SYN-1011 : Flatten model img_cache
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4490/158 useful/useless nets, 4288/56 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 11 onehot mux instances.
SYN-1020 : Optimized 1100 distributor mux.
SYN-1016 : Merged 3852 instances.
SYN-1015 : Optimize round 1, 5297 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4498/293 useful/useless nets, 4302/2257 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2338 better
SYN-1014 : Optimize round 3
SYN-1032 : 4497/0 useful/useless nets, 4301/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.930988s wall, 2.000000s user + 0.093750s system = 2.093750s CPU (108.4%)

RUN-1004 : used memory is 494 MB, reserved memory is 481 MB, peak memory is 1055 MB
RUN-1002 : start command "report_area -file test_camera_rtl.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Gate Statistics
#Basic gates         3378
  #and               1770
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                222
  #bufif1               1
  #MX21               610
  #FADD                 0
  #DFF                195
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ             258
#MACRO_MULT             1
#MACRO_MUX            633

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |test_cmera |3182   |195    |287    |
+---------------------------------------------+

RUN-1002 : start command "export_db test_camera_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_rtl.db" in  1.032868s wall, 0.859375s user + 0.078125s system = 0.937500s CPU (90.8%)

RUN-1004 : used memory is 497 MB, reserved memory is 484 MB, peak memory is 1055 MB
RUN-1002 : start command "optimize_gate -packarea test_camera_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 61 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "uimg/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5148/8 useful/useless nets, 4696/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4932/0 useful/useless nets, 4480/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7484/0 useful/useless nets, 7066/0 useful/useless insts
SYN-1016 : Merged 2194 instances.
SYN-2501 : Optimize round 1, 4189 better
SYN-2501 : Optimize round 2
SYN-1032 : 5290/0 useful/useless nets, 4872/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7604/13 useful/useless nets, 7186/13 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1278 (3.23), #lev = 17 (4.19)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.73 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6521 instances into 1141 LUTs, name keeping = 25%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "test_cmera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2206/0 useful/useless nets, 1788/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2203/0 useful/useless nets, 1785/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 198 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1135 LUT to BLE ...
SYN-4008 : Packed 1135 LUT and 77 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 51 SEQ (1236 nodes)...
SYN-4005 : Packed 51 SEQ with LUT/SLICE
SYN-4006 : 1018 single LUT's are left
SYN-4006 : 70 single SEQ's are left
SYN-4011 : Packing model "test_cmera" (AL_USER_NORMAL) with 1205/1468 primitive instances ...
RUN-1002 : start command "report_area -file test_camera_gate.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1405   out of  19600    7.17%
#reg                  198   out of  19600    1.01%
#le                  1475
  #lut only          1277   out of   1475   86.58%
  #reg only            70   out of   1475    4.75%
  #lut&reg            128   out of   1475    8.68%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |test_cmera |1475  |1405  |198   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea test_camera_gate.area" in  3.460714s wall, 3.625000s user + 0.046875s system = 3.671875s CPU (106.1%)

RUN-1004 : used memory is 507 MB, reserved memory is 494 MB, peak memory is 1055 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_cmera
RUN-1002 : start command "export_db test_camera_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_gate.db" in  1.189890s wall, 1.031250s user + 0.078125s system = 1.109375s CPU (93.2%)

RUN-1004 : used memory is 510 MB, reserved memory is 497 MB, peak memory is 1055 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (87 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll pll/pll_inst.
SYN-4019 : Net CLK_IN_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net CLK_IN_pad is fbclk of pll pll/pll_inst.
SYN-4024 : Net "CSI_PCLK_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/i2c_write_module/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4025 : Tag rtl::Net CSI_PCLK_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/i2c_write_module/divider2[7] as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/i2c_write_module/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 872 instances
RUN-1001 : 371 mslices, 371 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1939 nets
RUN-1001 : 1420 nets have 2 pins
RUN-1001 : 308 nets have [3 - 5] pins
RUN-1001 : 99 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 870 instances, 742 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9007, tnet num: 1937, tinst num: 870, tnode num: 9849, tedge num: 14967.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1937 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 504 clock pins, and constraint 840 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.252584s wall, 0.250000s user + 0.046875s system = 0.296875s CPU (117.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 595588
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(616): len = 435202, overlap = 139.5
PHY-3002 : Step(617): len = 333064, overlap = 139.5
PHY-3002 : Step(618): len = 285429, overlap = 139.5
PHY-3002 : Step(619): len = 250839, overlap = 139.5
PHY-3002 : Step(620): len = 224648, overlap = 139.5
PHY-3002 : Step(621): len = 203991, overlap = 142.5
PHY-3002 : Step(622): len = 187436, overlap = 145.75
PHY-3002 : Step(623): len = 169893, overlap = 153.75
PHY-3002 : Step(624): len = 154802, overlap = 164
PHY-3002 : Step(625): len = 144658, overlap = 169
PHY-3002 : Step(626): len = 131858, overlap = 174.5
PHY-3002 : Step(627): len = 119950, overlap = 181
PHY-3002 : Step(628): len = 111381, overlap = 185.75
PHY-3002 : Step(629): len = 102568, overlap = 187
PHY-3002 : Step(630): len = 95518.7, overlap = 185.5
PHY-3002 : Step(631): len = 85525.5, overlap = 187.5
PHY-3002 : Step(632): len = 77510.6, overlap = 184.25
PHY-3002 : Step(633): len = 71240.6, overlap = 187
PHY-3002 : Step(634): len = 62900, overlap = 185.75
PHY-3002 : Step(635): len = 53024.9, overlap = 188.5
PHY-3002 : Step(636): len = 49477.8, overlap = 187
PHY-3002 : Step(637): len = 47581.9, overlap = 185
PHY-3002 : Step(638): len = 39421.4, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.03638e-06
PHY-3002 : Step(639): len = 38903.2, overlap = 190.25
PHY-3002 : Step(640): len = 46413.1, overlap = 192.25
PHY-3002 : Step(641): len = 45707.9, overlap = 196.5
PHY-3002 : Step(642): len = 46220.6, overlap = 193.25
PHY-3002 : Step(643): len = 46081.3, overlap = 194.75
PHY-3002 : Step(644): len = 47567, overlap = 185.75
PHY-3002 : Step(645): len = 46721.4, overlap = 188.25
PHY-3002 : Step(646): len = 46309.8, overlap = 185.5
PHY-3002 : Step(647): len = 45162.3, overlap = 185.25
PHY-3002 : Step(648): len = 44503.5, overlap = 191
PHY-3002 : Step(649): len = 43690.7, overlap = 190.5
PHY-3002 : Step(650): len = 43004, overlap = 193
PHY-3002 : Step(651): len = 42179.3, overlap = 191
PHY-3002 : Step(652): len = 41952.7, overlap = 181.75
PHY-3002 : Step(653): len = 41375.8, overlap = 184.75
PHY-3002 : Step(654): len = 41395.1, overlap = 185.75
PHY-3002 : Step(655): len = 41410.9, overlap = 195
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.07276e-06
PHY-3002 : Step(656): len = 45442.2, overlap = 193.25
PHY-3002 : Step(657): len = 48257.3, overlap = 184.75
PHY-3002 : Step(658): len = 47145.7, overlap = 192.75
PHY-3002 : Step(659): len = 46840, overlap = 192
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.14552e-06
PHY-3002 : Step(660): len = 51844.1, overlap = 192.25
PHY-3002 : Step(661): len = 56183.5, overlap = 186.25
PHY-3002 : Step(662): len = 54919, overlap = 187
PHY-3002 : Step(663): len = 54397.7, overlap = 186
PHY-3002 : Step(664): len = 54062.8, overlap = 188.25
PHY-3002 : Step(665): len = 54440.3, overlap = 189.75
PHY-3002 : Step(666): len = 54844.3, overlap = 191.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.29104e-06
PHY-3002 : Step(667): len = 59370.7, overlap = 183.25
PHY-3002 : Step(668): len = 61559.6, overlap = 188.5
PHY-3002 : Step(669): len = 63944.1, overlap = 177.75
PHY-3002 : Step(670): len = 64516.5, overlap = 171.75
PHY-3002 : Step(671): len = 64356.1, overlap = 178.75
PHY-3002 : Step(672): len = 63842.5, overlap = 177.5
PHY-3002 : Step(673): len = 63683.9, overlap = 172.25
PHY-3002 : Step(674): len = 63502.5, overlap = 174
PHY-3002 : Step(675): len = 63021.4, overlap = 177.25
PHY-3002 : Step(676): len = 62746.3, overlap = 181.5
PHY-3002 : Step(677): len = 62804.7, overlap = 183.5
PHY-3002 : Step(678): len = 62858.1, overlap = 180.5
PHY-3002 : Step(679): len = 62705.5, overlap = 180
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.65821e-05
PHY-3002 : Step(680): len = 66771.5, overlap = 172.75
PHY-3002 : Step(681): len = 68713.7, overlap = 168
PHY-3002 : Step(682): len = 69194.2, overlap = 165.75
PHY-3002 : Step(683): len = 69768.9, overlap = 169.5
PHY-3002 : Step(684): len = 70451.1, overlap = 174.5
PHY-3002 : Step(685): len = 70514.5, overlap = 170.25
PHY-3002 : Step(686): len = 70355.3, overlap = 158.75
PHY-3002 : Step(687): len = 69610.9, overlap = 158.5
PHY-3002 : Step(688): len = 69014.4, overlap = 158.25
PHY-3002 : Step(689): len = 68430.2, overlap = 160.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.30859e-05
PHY-3002 : Step(690): len = 71285, overlap = 160
PHY-3002 : Step(691): len = 73537, overlap = 157
PHY-3002 : Step(692): len = 75971.3, overlap = 149.5
PHY-3002 : Step(693): len = 76541.9, overlap = 151
PHY-3002 : Step(694): len = 76231.2, overlap = 141
PHY-3002 : Step(695): len = 76246, overlap = 137.25
PHY-3002 : Step(696): len = 76759.4, overlap = 134
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.37795e-05
PHY-3002 : Step(697): len = 78239.8, overlap = 134
PHY-3002 : Step(698): len = 79872.4, overlap = 134.75
PHY-3002 : Step(699): len = 81206.5, overlap = 139.75
PHY-3002 : Step(700): len = 83086.3, overlap = 154.5
PHY-3002 : Step(701): len = 83536.9, overlap = 148.5
PHY-3002 : Step(702): len = 83682.2, overlap = 156
PHY-3002 : Step(703): len = 83546.7, overlap = 156
PHY-3002 : Step(704): len = 83560.2, overlap = 156.25
PHY-3002 : Step(705): len = 83744.1, overlap = 158.75
PHY-3002 : Step(706): len = 83523.1, overlap = 149.75
PHY-3002 : Step(707): len = 83103.5, overlap = 156.5
PHY-3002 : Step(708): len = 83024.9, overlap = 158.25
PHY-3002 : Step(709): len = 83139.1, overlap = 156
PHY-3002 : Step(710): len = 83017.6, overlap = 155.75
PHY-3002 : Step(711): len = 82791.7, overlap = 153.75
PHY-3002 : Step(712): len = 82785.8, overlap = 154
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000127559
PHY-3002 : Step(713): len = 84139.3, overlap = 156.25
PHY-3002 : Step(714): len = 85518.6, overlap = 150.75
PHY-3002 : Step(715): len = 86448.7, overlap = 148.25
PHY-3002 : Step(716): len = 87112.8, overlap = 149
PHY-3002 : Step(717): len = 87826.2, overlap = 147.5
PHY-3002 : Step(718): len = 88330.8, overlap = 147
PHY-3002 : Step(719): len = 88884.9, overlap = 142
PHY-3002 : Step(720): len = 89046.3, overlap = 141.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00025317
PHY-3002 : Step(721): len = 89298, overlap = 141.25
PHY-3002 : Step(722): len = 89876.8, overlap = 140.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000325533
PHY-3002 : Step(723): len = 89951.2, overlap = 138.25
PHY-3002 : Step(724): len = 90388.9, overlap = 137.25
PHY-3002 : Step(725): len = 91441.5, overlap = 129.25
PHY-3002 : Step(726): len = 91982.4, overlap = 131.25
PHY-3002 : Step(727): len = 92032.5, overlap = 131.25
PHY-3002 : Step(728): len = 92269.2, overlap = 126.75
PHY-3002 : Step(729): len = 92618.5, overlap = 122.25
PHY-3002 : Step(730): len = 92975, overlap = 122.25
PHY-3002 : Step(731): len = 93220, overlap = 122.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000401992
PHY-3002 : Step(732): len = 93368.3, overlap = 122
PHY-3002 : Step(733): len = 94146.3, overlap = 116.5
PHY-3002 : Step(734): len = 95842.9, overlap = 102.75
PHY-3002 : Step(735): len = 95993.8, overlap = 102.75
PHY-3002 : Step(736): len = 96035.2, overlap = 102.75
PHY-3002 : Step(737): len = 96004.8, overlap = 102.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000476966
PHY-3002 : Step(738): len = 96130.3, overlap = 107
PHY-3002 : Step(739): len = 96740.4, overlap = 101
PHY-3002 : Step(740): len = 97527.8, overlap = 90.25
PHY-3002 : Step(741): len = 97665.1, overlap = 94.25
PHY-3002 : Step(742): len = 97748.8, overlap = 94.25
PHY-3002 : Step(743): len = 97938.2, overlap = 93.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.141569s wall, 0.062500s user + 0.265625s system = 0.328125s CPU (231.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.73041e-06
PHY-3002 : Step(744): len = 108134, overlap = 56.75
PHY-3002 : Step(745): len = 103823, overlap = 63.5
PHY-3002 : Step(746): len = 102719, overlap = 62
PHY-3002 : Step(747): len = 101853, overlap = 62.75
PHY-3002 : Step(748): len = 101356, overlap = 61.5
PHY-3002 : Step(749): len = 100052, overlap = 67
PHY-3002 : Step(750): len = 98844.1, overlap = 71.5
PHY-3002 : Step(751): len = 98368.7, overlap = 74.25
PHY-3002 : Step(752): len = 97943.7, overlap = 76
PHY-3002 : Step(753): len = 97307.3, overlap = 77.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.46083e-06
PHY-3002 : Step(754): len = 96925.5, overlap = 78
PHY-3002 : Step(755): len = 96900.6, overlap = 78.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.89217e-05
PHY-3002 : Step(756): len = 96810.5, overlap = 78.25
PHY-3002 : Step(757): len = 96881.8, overlap = 78.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.46863e-05
PHY-3002 : Step(758): len = 97196.7, overlap = 77.25
PHY-3002 : Step(759): len = 98264.5, overlap = 74.5
PHY-3002 : Step(760): len = 99491, overlap = 76.75
PHY-3002 : Step(761): len = 99929.7, overlap = 76.75
PHY-3002 : Step(762): len = 100720, overlap = 75.75
PHY-3002 : Step(763): len = 100799, overlap = 73
PHY-3002 : Step(764): len = 100962, overlap = 70.5
PHY-3002 : Step(765): len = 101073, overlap = 69.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.93726e-05
PHY-3002 : Step(766): len = 101390, overlap = 68.25
PHY-3002 : Step(767): len = 102283, overlap = 67.75
PHY-3002 : Step(768): len = 104828, overlap = 66.5
PHY-3002 : Step(769): len = 104952, overlap = 66.75
PHY-3002 : Step(770): len = 105410, overlap = 66.5
PHY-3002 : Step(771): len = 105462, overlap = 66
PHY-3002 : Step(772): len = 105956, overlap = 66.25
PHY-3002 : Step(773): len = 106425, overlap = 64.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000138745
PHY-3002 : Step(774): len = 110100, overlap = 62
PHY-3002 : Step(775): len = 113480, overlap = 51
PHY-3002 : Step(776): len = 113000, overlap = 51
PHY-3002 : Step(777): len = 113376, overlap = 50.5
PHY-3002 : Step(778): len = 113353, overlap = 49.25
PHY-3002 : Step(779): len = 113822, overlap = 47.75
PHY-3002 : Step(780): len = 113958, overlap = 47.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000277491
PHY-3002 : Step(781): len = 117139, overlap = 34.75
PHY-3002 : Step(782): len = 118083, overlap = 30.75
PHY-3002 : Step(783): len = 118824, overlap = 27.75
PHY-3002 : Step(784): len = 118728, overlap = 26.75
PHY-3002 : Step(785): len = 118181, overlap = 27.25
PHY-3002 : Step(786): len = 117916, overlap = 26.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000521605
PHY-3002 : Step(787): len = 119740, overlap = 22.25
PHY-3002 : Step(788): len = 119773, overlap = 21.25
PHY-3002 : Step(789): len = 119839, overlap = 21.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00104321
PHY-3002 : Step(790): len = 120656, overlap = 18.75
PHY-3002 : Step(791): len = 120682, overlap = 17
PHY-3002 : Step(792): len = 120685, overlap = 17.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00014017
PHY-3002 : Step(793): len = 119403, overlap = 42.75
PHY-3002 : Step(794): len = 119566, overlap = 42.25
PHY-3002 : Step(795): len = 119826, overlap = 39.75
PHY-3002 : Step(796): len = 119776, overlap = 38.5
PHY-3002 : Step(797): len = 119822, overlap = 36.75
PHY-3002 : Step(798): len = 119776, overlap = 33
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00028034
PHY-3002 : Step(799): len = 121920, overlap = 31.25
PHY-3002 : Step(800): len = 122488, overlap = 28.75
PHY-3002 : Step(801): len = 122937, overlap = 26
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00056068
PHY-3002 : Step(802): len = 124366, overlap = 24.25
PHY-3002 : Step(803): len = 125218, overlap = 22.25
PHY-3002 : Step(804): len = 125595, overlap = 21.5
PHY-3002 : Step(805): len = 125574, overlap = 21.25
PHY-3002 : Step(806): len = 124915, overlap = 23
PHY-3002 : Step(807): len = 124400, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.780373s wall, 0.484375s user + 1.031250s system = 1.515625s CPU (194.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000435302
PHY-3002 : Step(808): len = 128204, overlap = 10.25
PHY-3002 : Step(809): len = 127428, overlap = 11.25
PHY-3002 : Step(810): len = 126774, overlap = 15
PHY-3002 : Step(811): len = 126117, overlap = 19
PHY-3002 : Step(812): len = 125563, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000870605
PHY-3002 : Step(813): len = 126944, overlap = 17
PHY-3002 : Step(814): len = 127137, overlap = 16
PHY-3002 : Step(815): len = 127270, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00174121
PHY-3002 : Step(816): len = 127862, overlap = 14.5
PHY-3002 : Step(817): len = 128028, overlap = 14.5
PHY-3002 : Step(818): len = 128151, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014518s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (107.6%)

PHY-3001 : Legalized: Len = 130548, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 130572, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 444824, over cnt = 51(0%), over = 61, worst = 2
PHY-1002 : len = 445192, over cnt = 29(0%), over = 36, worst = 2
PHY-1002 : len = 444712, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 444784, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 433512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.206050s wall, 0.265625s user + 0.187500s system = 0.453125s CPU (219.9%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 61 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 802 has valid locations, 9 needs to be replaced
PHY-3001 : design contains 877 instances, 749 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9062, tnet num: 1944, tinst num: 877, tnode num: 9910, tedge num: 15035.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1944 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 510 clock pins, and constraint 846 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.277809s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (118.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 132752
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(819): len = 132302, overlap = 0
PHY-3002 : Step(820): len = 132302, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005831s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.04942e-05
PHY-3002 : Step(821): len = 132153, overlap = 0
PHY-3002 : Step(822): len = 132153, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000132282
PHY-3002 : Step(823): len = 132147, overlap = 0.5
PHY-3002 : Step(824): len = 132147, overlap = 0.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000264564
PHY-3002 : Step(825): len = 132018, overlap = 0.25
PHY-3002 : Step(826): len = 132018, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039103s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (319.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000269233
PHY-3002 : Step(827): len = 132040, overlap = 0.25
PHY-3002 : Step(828): len = 132040, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008149s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (191.7%)

PHY-3001 : Legalized: Len = 132111, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 132187, Over = 0
RUN-1003 : finish command "place -eco" in  1.788388s wall, 1.328125s user + 2.203125s system = 3.531250s CPU (197.5%)

RUN-1004 : used memory is 534 MB, reserved memory is 520 MB, peak memory is 1055 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  32.138262s wall, 22.828125s user + 56.531250s system = 79.359375s CPU (246.9%)

RUN-1004 : used memory is 534 MB, reserved memory is 520 MB, peak memory is 1055 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 699 to 496
PHY-1001 : Pin misalignment score is improved from 496 to 479
PHY-1001 : Pin misalignment score is improved from 479 to 478
PHY-1001 : Pin misalignment score is improved from 478 to 478
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 879 instances
RUN-1001 : 374 mslices, 375 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1946 nets
RUN-1001 : 1412 nets have 2 pins
RUN-1001 : 307 nets have [3 - 5] pins
RUN-1001 : 111 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 440608, over cnt = 55(0%), over = 66, worst = 2
PHY-1002 : len = 440960, over cnt = 33(0%), over = 41, worst = 2
PHY-1002 : len = 440480, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 440496, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 437992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.156555s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (119.8%)

PHY-1001 : End global routing;  0.338068s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (106.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 24304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.358199s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (100.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 24304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 635176, over cnt = 56(0%), over = 56, worst = 1
PHY-1001 : End Routed; 14.524517s wall, 16.203125s user + 1.937500s system = 18.140625s CPU (124.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 633760, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.114661s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (122.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 633688, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 633688
PHY-1001 : End DR Iter 2; 0.037537s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (166.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  17.930695s wall, 19.328125s user + 2.375000s system = 21.703125s CPU (121.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  18.636693s wall, 20.093750s user + 2.390625s system = 22.484375s CPU (120.6%)

RUN-1004 : used memory is 589 MB, reserved memory is 570 MB, peak memory is 1064 MB
RUN-1002 : start command "report_area -io_info -file test_camera_phy.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1419   out of  19600    7.24%
#reg                  198   out of  19600    1.01%
#le                  1489
  #lut only          1291   out of   1489   86.70%
  #reg only            70   out of   1489    4.70%
  #lut&reg            128   out of   1489    8.60%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db test_camera_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_pr.db" in  1.201724s wall, 1.109375s user + 0.078125s system = 1.187500s CPU (98.8%)

RUN-1004 : used memory is 589 MB, reserved memory is 570 MB, peak memory is 1064 MB
RUN-1002 : start command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 879
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1946, pip num: 29142
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1809 valid insts, and 72030 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file test_camera.bit.
RUN-1003 : finish command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000" in  3.901263s wall, 31.937500s user + 0.531250s system = 32.468750s CPU (832.3%)

RUN-1004 : used memory is 590 MB, reserved memory is 571 MB, peak memory is 1064 MB
RUN-1002 : start command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit" in  1.911032s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (100.6%)

RUN-1004 : used memory is 638 MB, reserved memory is 621 MB, peak memory is 1064 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  9.278724s wall, 0.187500s user + 0.093750s system = 0.281250s CPU (3.0%)

RUN-1004 : used memory is 667 MB, reserved memory is 652 MB, peak memory is 1064 MB
RUN-1003 : finish command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.268379s wall, 2.281250s user + 0.109375s system = 2.390625s CPU (19.5%)

RUN-1004 : used memory is 608 MB, reserved memory is 592 MB, peak memory is 1064 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
RUN-1002 : start command "elaborate -top test_cmera"
HDL-1007 : elaborate module test_cmera in ../src/test_cmera.v(2)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=5,FBCLK_DIV=7,CLKC0_DIV=14,CLKC1_DIV=39,CLKC2_DIV=117,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=14,CLKC1_CPHASE=39,CLKC2_CPHASE=117,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../src/sccb_v1/camera_init.v(1)
HDL-1007 : elaborate module i2c_module in ../src/sccb_v1/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50) in ../src/lcd_sync.v(2)
HDL-1007 : elaborate module cameraReader in ../src/cameraReader.v(1)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../src/test_cmera.v(124)
HDL-1200 : Current top model is test_cmera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraints/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment CSI_D[0]  LOCATION = L16; "
RUN-1002 : start command "set_pin_assignment CSI_D[1]  LOCATION = L14; "
RUN-1002 : start command "set_pin_assignment CSI_D[2]  LOCATION = M14; "
RUN-1002 : start command "set_pin_assignment CSI_D[3]  LOCATION = M16; "
RUN-1002 : start command "set_pin_assignment CSI_D[4]  LOCATION = M15; "
RUN-1002 : start command "set_pin_assignment CSI_D[5]  LOCATION = K15; "
RUN-1002 : start command "set_pin_assignment CSI_D[6]  LOCATION = H16; "
RUN-1002 : start command "set_pin_assignment CSI_D[7]  LOCATION = G16; "
RUN-1002 : start command "set_pin_assignment CSI_PCLK  LOCATION = K12; "
RUN-1002 : start command "set_pin_assignment CSI_XCLK  LOCATION = J12; "
RUN-1002 : start command "set_pin_assignment CSI_HREF  LOCATION = H15; "
RUN-1002 : start command "set_pin_assignment CSI_VSYNC  LOCATION = F15; "
RUN-1002 : start command "set_pin_assignment CSI_PWDN  LOCATION = G14; "
RUN-1002 : start command "set_pin_assignment CSI_RST  LOCATION = E15; "
RUN-1002 : start command "set_pin_assignment CSI_SOIC  LOCATION = D16; "
RUN-1002 : start command "set_pin_assignment CSI_SOID  LOCATION = D14; "
RUN-1002 : start command "set_pin_assignment R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1"
RUN-1002 : start command "set_pin_assignment LCD_HSYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_VSYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_PWM  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment TESTA  LOCATION = A10; "
RUN-1002 : start command "set_pin_assignment TESTB  LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment TESTC  LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment TESTD  LOCATION = C9; "
RUN-1002 : start command "set_pin_assignment TESTE  LOCATION = B6; "
RUN-1002 : start command "set_pin_assignment TESTF  LOCATION = C5; "
RUN-1002 : start command "set_pin_assignment OD[0]  LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment OD[1]  LOCATION = T8; "
RUN-1002 : start command "set_pin_assignment OD[2]  LOCATION = R7; "
RUN-1002 : start command "set_pin_assignment OD[3]  LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment OD[4]  LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment OD[5]  LOCATION = N5; "
RUN-1002 : start command "set_pin_assignment OD[6]  LOCATION = R2; "
RUN-1002 : start command "set_pin_assignment OD[7]  LOCATION = P2; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_cmera"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "cameraReader"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[0]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[0]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[1]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[1]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[2]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[2]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[3]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[3]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[4]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[4]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[5]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[5]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[6]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[6]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[7]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[7]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTA" in ../src/test_cmera.v(26)
SYN-5014 WARNING: the net's pin: pin "TESTA" in ../src/test_cmera.v(26)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTB" in ../src/test_cmera.v(27)
SYN-5014 WARNING: the net's pin: pin "TESTB" in ../src/test_cmera.v(27)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTC" in ../src/test_cmera.v(28)
SYN-5014 WARNING: the net's pin: pin "TESTC" in ../src/test_cmera.v(28)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTD" in ../src/test_cmera.v(29)
SYN-5014 WARNING: the net's pin: pin "TESTD" in ../src/test_cmera.v(29)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTE" in ../src/test_cmera.v(30)
SYN-5014 WARNING: the net's pin: pin "TESTE" in ../src/test_cmera.v(30)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTF" in ../src/test_cmera.v(31)
SYN-5014 WARNING: the net's pin: pin "TESTF" in ../src/test_cmera.v(31)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 63 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_cmera
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model cameraReader
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)
SYN-1011 : Flatten model img_cache
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4486/158 useful/useless nets, 4284/56 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 11 onehot mux instances.
SYN-1020 : Optimized 1100 distributor mux.
SYN-1016 : Merged 3852 instances.
SYN-1015 : Optimize round 1, 5297 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4494/293 useful/useless nets, 4298/2257 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2338 better
SYN-1014 : Optimize round 3
SYN-1032 : 4493/0 useful/useless nets, 4297/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.811587s wall, 1.875000s user + 0.078125s system = 1.953125s CPU (107.8%)

RUN-1004 : used memory is 520 MB, reserved memory is 500 MB, peak memory is 1064 MB
RUN-1002 : start command "report_area -file test_camera_rtl.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Gate Statistics
#Basic gates         3376
  #and               1768
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                222
  #bufif1               1
  #MX21               610
  #FADD                 0
  #DFF                195
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ             258
#MACRO_MULT             1
#MACRO_MUX            633

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |test_cmera |3180   |195    |285    |
+---------------------------------------------+

RUN-1002 : start command "export_db test_camera_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea test_camera_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 61 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "uimg/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5144/8 useful/useless nets, 4692/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4928/0 useful/useless nets, 4476/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7458/0 useful/useless nets, 7058/0 useful/useless insts
SYN-1016 : Merged 2194 instances.
SYN-2501 : Optimize round 1, 4189 better
SYN-2501 : Optimize round 2
SYN-1032 : 5264/0 useful/useless nets, 4864/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1032 : 7532/13 useful/useless nets, 7132/13 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1300 (3.18), #lev = 18 (4.42)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.50 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6517 instances into 1146 LUTs, name keeping = 25%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "test_cmera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2145/0 useful/useless nets, 1745/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2142/0 useful/useless nets, 1742/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 198 DFF/LATCH to SEQ ...
SYN-4009 : Pack 9 carry chain into lslice
SYN-4007 : Packing 156 adder to BLE ...
SYN-4008 : Packed 156 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1140 LUT to BLE ...
SYN-4008 : Packed 1140 LUT and 77 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 49 SEQ (1272 nodes)...
SYN-4005 : Packed 49 SEQ with LUT/SLICE
SYN-4006 : 1023 single LUT's are left
SYN-4006 : 72 single SEQ's are left
SYN-4011 : Packing model "test_cmera" (AL_USER_NORMAL) with 1212/1454 primitive instances ...
RUN-1002 : start command "report_area -file test_camera_gate.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1368   out of  19600    6.98%
#reg                  198   out of  19600    1.01%
#le                  1440
  #lut only          1242   out of   1440   86.25%
  #reg only            72   out of   1440    5.00%
  #lut&reg            126   out of   1440    8.75%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |test_cmera |1440  |1368  |198   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea test_camera_gate.area" in  2.996058s wall, 3.031250s user + 0.015625s system = 3.046875s CPU (101.7%)

RUN-1004 : used memory is 535 MB, reserved memory is 517 MB, peak memory is 1064 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_cmera
RUN-1002 : start command "export_db test_camera_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_gate.db" in  1.143161s wall, 1.046875s user + 0.031250s system = 1.078125s CPU (94.3%)

RUN-1004 : used memory is 536 MB, reserved memory is 518 MB, peak memory is 1064 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (87 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll pll/pll_inst.
SYN-4019 : Net CLK_IN_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net CLK_IN_pad is fbclk of pll pll/pll_inst.
SYN-4024 : Net "CSI_PCLK_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/i2c_write_module/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4025 : Tag rtl::Net CSI_PCLK_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/i2c_write_module/divider2[7] as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/i2c_write_module/divider2[7] to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 855 instances
RUN-1001 : 363 mslices, 362 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1905 nets
RUN-1001 : 1391 nets have 2 pins
RUN-1001 : 315 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 34 nets have [11 - 20] pins
RUN-1001 : 74 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 853 instances, 725 slices, 20 macros(114 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 8981, tnet num: 1903, tinst num: 853, tnode num: 9830, tedge num: 14918.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1903 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 510 clock pins, and constraint 847 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.234237s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (120.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 599159
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.955612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(829): len = 461468, overlap = 139.5
PHY-3002 : Step(830): len = 365250, overlap = 139.5
PHY-3002 : Step(831): len = 324793, overlap = 139.5
PHY-3002 : Step(832): len = 288882, overlap = 139.5
PHY-3002 : Step(833): len = 257793, overlap = 137.25
PHY-3002 : Step(834): len = 246105, overlap = 143
PHY-3002 : Step(835): len = 199978, overlap = 165.75
PHY-3002 : Step(836): len = 164793, overlap = 170.75
PHY-3002 : Step(837): len = 154765, overlap = 181.5
PHY-3002 : Step(838): len = 150967, overlap = 180
PHY-3002 : Step(839): len = 142517, overlap = 187.75
PHY-3002 : Step(840): len = 133463, overlap = 192.25
PHY-3002 : Step(841): len = 128338, overlap = 193.5
PHY-3002 : Step(842): len = 123053, overlap = 196.5
PHY-3002 : Step(843): len = 115768, overlap = 195.25
PHY-3002 : Step(844): len = 108256, overlap = 197.75
PHY-3002 : Step(845): len = 103560, overlap = 195.25
PHY-3002 : Step(846): len = 98211.7, overlap = 197.75
PHY-3002 : Step(847): len = 88337, overlap = 195.25
PHY-3002 : Step(848): len = 82069, overlap = 198.25
PHY-3002 : Step(849): len = 79018.1, overlap = 196.75
PHY-3002 : Step(850): len = 71634.3, overlap = 199
PHY-3002 : Step(851): len = 58264.2, overlap = 196.25
PHY-3002 : Step(852): len = 55464.4, overlap = 198.5
PHY-3002 : Step(853): len = 52833, overlap = 196.25
PHY-3002 : Step(854): len = 50634.3, overlap = 194.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10698e-06
PHY-3002 : Step(855): len = 49896.9, overlap = 198.5
PHY-3002 : Step(856): len = 52103.5, overlap = 197.5
PHY-3002 : Step(857): len = 52666, overlap = 200.5
PHY-3002 : Step(858): len = 55421.7, overlap = 196.5
PHY-3002 : Step(859): len = 58806.6, overlap = 189.75
PHY-3002 : Step(860): len = 57851, overlap = 186.75
PHY-3002 : Step(861): len = 57303.5, overlap = 186
PHY-3002 : Step(862): len = 55051.7, overlap = 186
PHY-3002 : Step(863): len = 53775.2, overlap = 186
PHY-3002 : Step(864): len = 52513.6, overlap = 188.75
PHY-3002 : Step(865): len = 51483.8, overlap = 194
PHY-3002 : Step(866): len = 50726.5, overlap = 191.5
PHY-3002 : Step(867): len = 50640.6, overlap = 193.25
PHY-3002 : Step(868): len = 49316.9, overlap = 192.25
PHY-3002 : Step(869): len = 48478.5, overlap = 194.5
PHY-3002 : Step(870): len = 47115.2, overlap = 193.5
PHY-3002 : Step(871): len = 46000.5, overlap = 194.5
PHY-3002 : Step(872): len = 45710, overlap = 196.75
PHY-3002 : Step(873): len = 44367.5, overlap = 196
PHY-3002 : Step(874): len = 44147.6, overlap = 189.25
PHY-3002 : Step(875): len = 43598.4, overlap = 189.25
PHY-3002 : Step(876): len = 43828, overlap = 188.5
PHY-3002 : Step(877): len = 43426.8, overlap = 189
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.21397e-06
PHY-3002 : Step(878): len = 45608.9, overlap = 194
PHY-3002 : Step(879): len = 49160.6, overlap = 192
PHY-3002 : Step(880): len = 49343, overlap = 190
PHY-3002 : Step(881): len = 49704.6, overlap = 190
PHY-3002 : Step(882): len = 50503.3, overlap = 185.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.42793e-06
PHY-3002 : Step(883): len = 51673.1, overlap = 185.25
PHY-3002 : Step(884): len = 55840.6, overlap = 185.25
PHY-3002 : Step(885): len = 56350.8, overlap = 178.25
PHY-3002 : Step(886): len = 56397.1, overlap = 177.25
PHY-3002 : Step(887): len = 56615.5, overlap = 167
PHY-3002 : Step(888): len = 58013.4, overlap = 170
PHY-3002 : Step(889): len = 58383.6, overlap = 172.25
PHY-3002 : Step(890): len = 58684.7, overlap = 182.25
PHY-3002 : Step(891): len = 57688.5, overlap = 181.25
PHY-3002 : Step(892): len = 57086.8, overlap = 181.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.85587e-06
PHY-3002 : Step(893): len = 58584.5, overlap = 180.5
PHY-3002 : Step(894): len = 61391, overlap = 178.5
PHY-3002 : Step(895): len = 64975.9, overlap = 170
PHY-3002 : Step(896): len = 65962.9, overlap = 179.25
PHY-3002 : Step(897): len = 65994, overlap = 181.75
PHY-3002 : Step(898): len = 65726.6, overlap = 182.25
PHY-3002 : Step(899): len = 65506.9, overlap = 177.25
PHY-3002 : Step(900): len = 64821.6, overlap = 181
PHY-3002 : Step(901): len = 64490.1, overlap = 178.75
PHY-3002 : Step(902): len = 64374.4, overlap = 172.25
PHY-3002 : Step(903): len = 64682.3, overlap = 169.5
PHY-3002 : Step(904): len = 64505.7, overlap = 168.5
PHY-3002 : Step(905): len = 64443.1, overlap = 174
PHY-3002 : Step(906): len = 64268.9, overlap = 171.5
PHY-3002 : Step(907): len = 64217, overlap = 171.25
PHY-3002 : Step(908): len = 64271.8, overlap = 170.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.77117e-05
PHY-3002 : Step(909): len = 67365.5, overlap = 177
PHY-3002 : Step(910): len = 70201.9, overlap = 158.75
PHY-3002 : Step(911): len = 71394.7, overlap = 154.25
PHY-3002 : Step(912): len = 70797.2, overlap = 156.75
PHY-3002 : Step(913): len = 70256.5, overlap = 157
PHY-3002 : Step(914): len = 70099.7, overlap = 159.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.54235e-05
PHY-3002 : Step(915): len = 72542.4, overlap = 162
PHY-3002 : Step(916): len = 74390.5, overlap = 164.5
PHY-3002 : Step(917): len = 75242.6, overlap = 162.25
PHY-3002 : Step(918): len = 75887.8, overlap = 155.75
PHY-3002 : Step(919): len = 76563.2, overlap = 166.5
PHY-3002 : Step(920): len = 76788.3, overlap = 171.5
PHY-3002 : Step(921): len = 76547.2, overlap = 169
PHY-3002 : Step(922): len = 76057.9, overlap = 162.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.81382e-05
PHY-3002 : Step(923): len = 77376.2, overlap = 162.25
PHY-3002 : Step(924): len = 78420.9, overlap = 163.25
PHY-3002 : Step(925): len = 78742.3, overlap = 159.75
PHY-3002 : Step(926): len = 79414.6, overlap = 161.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000107625
PHY-3002 : Step(927): len = 80126.6, overlap = 161.25
PHY-3002 : Step(928): len = 81484.2, overlap = 153
PHY-3002 : Step(929): len = 82897, overlap = 142.75
PHY-3002 : Step(930): len = 82786.6, overlap = 147.25
PHY-3002 : Step(931): len = 82837.1, overlap = 151.5
PHY-3002 : Step(932): len = 83430.3, overlap = 151.5
PHY-3002 : Step(933): len = 84612.6, overlap = 154.5
PHY-3002 : Step(934): len = 85000.9, overlap = 152.25
PHY-3002 : Step(935): len = 85250, overlap = 147
PHY-3002 : Step(936): len = 85188.2, overlap = 149
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000211923
PHY-3002 : Step(937): len = 85577.9, overlap = 147
PHY-3002 : Step(938): len = 86719.7, overlap = 144
PHY-3002 : Step(939): len = 87379.8, overlap = 135
PHY-3002 : Step(940): len = 87826.6, overlap = 130
PHY-3002 : Step(941): len = 88512.5, overlap = 127.5
PHY-3002 : Step(942): len = 89082.5, overlap = 122.75
PHY-3002 : Step(943): len = 89409, overlap = 126
PHY-3002 : Step(944): len = 90309.8, overlap = 125.25
PHY-3002 : Step(945): len = 91008.9, overlap = 123
PHY-3002 : Step(946): len = 91244.8, overlap = 124.75
PHY-3002 : Step(947): len = 91404.5, overlap = 124.75
PHY-3002 : Step(948): len = 92049.3, overlap = 123.25
PHY-3002 : Step(949): len = 92704, overlap = 118.75
PHY-3002 : Step(950): len = 92905.3, overlap = 118.25
PHY-3002 : Step(951): len = 93592.2, overlap = 120
PHY-3002 : Step(952): len = 94232.5, overlap = 110.25
PHY-3002 : Step(953): len = 94486, overlap = 108.5
PHY-3002 : Step(954): len = 94920.3, overlap = 108
PHY-3002 : Step(955): len = 95403.1, overlap = 107.25
PHY-3002 : Step(956): len = 95764.6, overlap = 107
PHY-3002 : Step(957): len = 95901.1, overlap = 106.75
PHY-3002 : Step(958): len = 96133, overlap = 106
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00035658
PHY-3002 : Step(959): len = 96444.1, overlap = 101.25
PHY-3002 : Step(960): len = 96965.6, overlap = 101.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000405155
PHY-3002 : Step(961): len = 97088, overlap = 101.25
PHY-3002 : Step(962): len = 97656.6, overlap = 101
PHY-3002 : Step(963): len = 98423.8, overlap = 102.75
PHY-3002 : Step(964): len = 98832.8, overlap = 102.5
PHY-3002 : Step(965): len = 99067.2, overlap = 102
PHY-3002 : Step(966): len = 99808.9, overlap = 101
PHY-3002 : Step(967): len = 100129, overlap = 100.25
PHY-3002 : Step(968): len = 100242, overlap = 100.25
PHY-3002 : Step(969): len = 100504, overlap = 99.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.102230s wall, 0.078125s user + 0.171875s system = 0.250000s CPU (244.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.955612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.25601e-06
PHY-3002 : Step(970): len = 121611, overlap = 62.75
PHY-3002 : Step(971): len = 114885, overlap = 66
PHY-3002 : Step(972): len = 112035, overlap = 66
PHY-3002 : Step(973): len = 109726, overlap = 69
PHY-3002 : Step(974): len = 108805, overlap = 68
PHY-3002 : Step(975): len = 107300, overlap = 68.5
PHY-3002 : Step(976): len = 104757, overlap = 71
PHY-3002 : Step(977): len = 103975, overlap = 70
PHY-3002 : Step(978): len = 102595, overlap = 70.5
PHY-3002 : Step(979): len = 101492, overlap = 72.25
PHY-3002 : Step(980): len = 101292, overlap = 72.25
PHY-3002 : Step(981): len = 100425, overlap = 75.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.0512e-05
PHY-3002 : Step(982): len = 99904.7, overlap = 75.5
PHY-3002 : Step(983): len = 99880.5, overlap = 75.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.1024e-05
PHY-3002 : Step(984): len = 100017, overlap = 74
PHY-3002 : Step(985): len = 100747, overlap = 73.5
PHY-3002 : Step(986): len = 101731, overlap = 72.75
PHY-3002 : Step(987): len = 102619, overlap = 72.75
PHY-3002 : Step(988): len = 102292, overlap = 72.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.20481e-05
PHY-3002 : Step(989): len = 104267, overlap = 70.5
PHY-3002 : Step(990): len = 105458, overlap = 69.5
PHY-3002 : Step(991): len = 105085, overlap = 69.5
PHY-3002 : Step(992): len = 105625, overlap = 69.5
PHY-3002 : Step(993): len = 106539, overlap = 69.25
PHY-3002 : Step(994): len = 106149, overlap = 69.5
PHY-3002 : Step(995): len = 106173, overlap = 69.5
PHY-3002 : Step(996): len = 106049, overlap = 70.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.40962e-05
PHY-3002 : Step(997): len = 108023, overlap = 68.75
PHY-3002 : Step(998): len = 109516, overlap = 68.25
PHY-3002 : Step(999): len = 109827, overlap = 67
PHY-3002 : Step(1000): len = 111641, overlap = 63.75
PHY-3002 : Step(1001): len = 113975, overlap = 58.5
PHY-3002 : Step(1002): len = 113754, overlap = 57.25
PHY-3002 : Step(1003): len = 114071, overlap = 55
PHY-3002 : Step(1004): len = 114109, overlap = 53.75
PHY-3002 : Step(1005): len = 114223, overlap = 52.25
PHY-3002 : Step(1006): len = 114233, overlap = 51.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000168192
PHY-3002 : Step(1007): len = 118522, overlap = 45.25
PHY-3002 : Step(1008): len = 119635, overlap = 44
PHY-3002 : Step(1009): len = 119942, overlap = 42.75
PHY-3002 : Step(1010): len = 119218, overlap = 43.75
PHY-3002 : Step(1011): len = 118390, overlap = 43.75
PHY-3002 : Step(1012): len = 117863, overlap = 43.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000320588
PHY-3002 : Step(1013): len = 120454, overlap = 38.25
PHY-3002 : Step(1014): len = 120720, overlap = 36
PHY-3002 : Step(1015): len = 120945, overlap = 34.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000641177
PHY-3002 : Step(1016): len = 122221, overlap = 31.75
PHY-3002 : Step(1017): len = 122551, overlap = 29.75
PHY-3002 : Step(1018): len = 122645, overlap = 31.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.955612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000114849
PHY-3002 : Step(1019): len = 121738, overlap = 43.25
PHY-3002 : Step(1020): len = 120985, overlap = 42.5
PHY-3002 : Step(1021): len = 121017, overlap = 42.75
PHY-3002 : Step(1022): len = 121044, overlap = 41
PHY-3002 : Step(1023): len = 121033, overlap = 41.75
PHY-3002 : Step(1024): len = 121145, overlap = 38.5
PHY-3002 : Step(1025): len = 121187, overlap = 37.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000229699
PHY-3002 : Step(1026): len = 123357, overlap = 33.5
PHY-3002 : Step(1027): len = 124048, overlap = 30.75
PHY-3002 : Step(1028): len = 124759, overlap = 29.25
PHY-3002 : Step(1029): len = 125175, overlap = 28.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000459397
PHY-3002 : Step(1030): len = 126465, overlap = 27
PHY-3002 : Step(1031): len = 126981, overlap = 26.25
PHY-3002 : Step(1032): len = 127038, overlap = 26
PHY-3002 : Step(1033): len = 126633, overlap = 25.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.897287s wall, 0.625000s user + 1.453125s system = 2.078125s CPU (231.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.955612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000515229
PHY-3002 : Step(1034): len = 130905, overlap = 10.75
PHY-3002 : Step(1035): len = 129864, overlap = 13.5
PHY-3002 : Step(1036): len = 129164, overlap = 16.75
PHY-3002 : Step(1037): len = 128521, overlap = 20.25
PHY-3002 : Step(1038): len = 128088, overlap = 22.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00101905
PHY-3002 : Step(1039): len = 129201, overlap = 21
PHY-3002 : Step(1040): len = 129364, overlap = 20
PHY-3002 : Step(1041): len = 129432, overlap = 19.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00203811
PHY-3002 : Step(1042): len = 129895, overlap = 20.25
PHY-3002 : Step(1043): len = 130078, overlap = 19.25
PHY-3002 : Step(1044): len = 130252, overlap = 18
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015099s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (103.5%)

PHY-3001 : Legalized: Len = 132729, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 2.
PHY-3001 : Final: Len = 132763, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 444208, over cnt = 68(0%), over = 84, worst = 4
PHY-1002 : len = 444368, over cnt = 53(0%), over = 65, worst = 4
PHY-1002 : len = 444448, over cnt = 38(0%), over = 39, worst = 2
PHY-1002 : len = 444576, over cnt = 29(0%), over = 30, worst = 2
PHY-1002 : len = 413632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.247475s wall, 0.203125s user + 0.312500s system = 0.515625s CPU (208.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 61 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 785 has valid locations, 9 needs to be replaced
PHY-3001 : design contains 860 instances, 732 slices, 20 macros(114 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9036, tnet num: 1910, tinst num: 860, tnode num: 9891, tedge num: 14986.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1910 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 516 clock pins, and constraint 853 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.291108s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (107.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 135062
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.955184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1045): len = 134542, overlap = 0
PHY-3002 : Step(1046): len = 134542, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008871s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (352.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.955184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.57588e-05
PHY-3002 : Step(1047): len = 134491, overlap = 0
PHY-3002 : Step(1048): len = 134491, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.955184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00017404
PHY-3002 : Step(1049): len = 134455, overlap = 1
PHY-3002 : Step(1050): len = 134480, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.159342s wall, 0.093750s user + 0.125000s system = 0.218750s CPU (137.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.955184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000317417
PHY-3002 : Step(1051): len = 134404, overlap = 0.5
PHY-3002 : Step(1052): len = 134404, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010668s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (292.9%)

PHY-3001 : Legalized: Len = 134418, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 134362, Over = 0
RUN-1003 : finish command "place -eco" in  1.958967s wall, 1.640625s user + 2.671875s system = 4.312500s CPU (220.1%)

RUN-1004 : used memory is 556 MB, reserved memory is 541 MB, peak memory is 1064 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  42.387483s wall, 23.187500s user + 78.515625s system = 101.703125s CPU (239.9%)

RUN-1004 : used memory is 556 MB, reserved memory is 541 MB, peak memory is 1064 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 695 to 473
PHY-1001 : Pin misalignment score is improved from 473 to 459
PHY-1001 : Pin misalignment score is improved from 459 to 458
PHY-1001 : Pin misalignment score is improved from 458 to 458
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 862 instances
RUN-1001 : 363 mslices, 369 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1912 nets
RUN-1001 : 1383 nets have 2 pins
RUN-1001 : 314 nets have [3 - 5] pins
RUN-1001 : 95 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 75 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 440992, over cnt = 73(0%), over = 89, worst = 4
PHY-1002 : len = 441152, over cnt = 58(0%), over = 70, worst = 4
PHY-1002 : len = 441232, over cnt = 42(0%), over = 43, worst = 2
PHY-1002 : len = 441360, over cnt = 30(0%), over = 31, worst = 2
PHY-1002 : len = 418304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.202913s wall, 0.234375s user + 0.093750s system = 0.328125s CPU (161.7%)

PHY-1001 : End global routing;  0.660021s wall, 0.734375s user + 0.093750s system = 0.828125s CPU (125.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.599982s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (106.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 91% nets.
PHY-1002 : len = 638152, over cnt = 52(0%), over = 52, worst = 1
PHY-1001 : End Routed; 12.913875s wall, 14.187500s user + 2.093750s system = 16.281250s CPU (126.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 635672, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 1; 0.305480s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (107.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 635384, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 635384
PHY-1001 : End DR Iter 2; 0.063696s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (147.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  16.470256s wall, 17.515625s user + 2.468750s system = 19.984375s CPU (121.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  17.514287s wall, 18.687500s user + 2.578125s system = 21.265625s CPU (121.4%)

RUN-1004 : used memory is 603 MB, reserved memory is 590 MB, peak memory is 1090 MB
RUN-1002 : start command "report_area -io_info -file test_camera_phy.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1382   out of  19600    7.05%
#reg                  198   out of  19600    1.01%
#le                  1454
  #lut only          1256   out of   1454   86.38%
  #reg only            72   out of   1454    4.95%
  #lut&reg            126   out of   1454    8.67%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db test_camera_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_pr.db" in  1.029140s wall, 0.890625s user + 0.078125s system = 0.968750s CPU (94.1%)

RUN-1004 : used memory is 603 MB, reserved memory is 590 MB, peak memory is 1090 MB
RUN-1002 : start command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 862
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1912, pip num: 29334
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1878 valid insts, and 72026 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file test_camera.bit.
RUN-1003 : finish command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000" in  3.760690s wall, 32.718750s user + 0.546875s system = 33.265625s CPU (884.6%)

RUN-1004 : used memory is 610 MB, reserved memory is 595 MB, peak memory is 1090 MB
RUN-1002 : start command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit" in  1.409394s wall, 1.328125s user + 0.078125s system = 1.406250s CPU (99.8%)

RUN-1004 : used memory is 665 MB, reserved memory is 651 MB, peak memory is 1090 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  9.532209s wall, 0.234375s user + 0.203125s system = 0.437500s CPU (4.6%)

RUN-1004 : used memory is 685 MB, reserved memory is 672 MB, peak memory is 1090 MB
RUN-1003 : finish command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.010324s wall, 1.734375s user + 0.281250s system = 2.015625s CPU (16.8%)

RUN-1004 : used memory is 634 MB, reserved memory is 621 MB, peak memory is 1090 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
RUN-1002 : start command "elaborate -top test_cmera"
HDL-1007 : elaborate module test_cmera in ../src/test_cmera.v(2)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=5,FBCLK_DIV=7,CLKC0_DIV=14,CLKC1_DIV=39,CLKC2_DIV=117,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=14,CLKC1_CPHASE=39,CLKC2_CPHASE=117,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../src/sccb_v1/camera_init.v(1)
HDL-1007 : elaborate module i2c_module in ../src/sccb_v1/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50) in ../src/lcd_sync.v(2)
HDL-1007 : elaborate module cameraReader in ../src/cameraReader.v(1)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../src/test_cmera.v(124)
HDL-1200 : Current top model is test_cmera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraints/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment CSI_D[0]  LOCATION = L16; "
RUN-1002 : start command "set_pin_assignment CSI_D[1]  LOCATION = L14; "
RUN-1002 : start command "set_pin_assignment CSI_D[2]  LOCATION = M14; "
RUN-1002 : start command "set_pin_assignment CSI_D[3]  LOCATION = M16; "
RUN-1002 : start command "set_pin_assignment CSI_D[4]  LOCATION = M15; "
RUN-1002 : start command "set_pin_assignment CSI_D[5]  LOCATION = K15; "
RUN-1002 : start command "set_pin_assignment CSI_D[6]  LOCATION = H16; "
RUN-1002 : start command "set_pin_assignment CSI_D[7]  LOCATION = G16; "
RUN-1002 : start command "set_pin_assignment CSI_PCLK  LOCATION = K12; "
RUN-1002 : start command "set_pin_assignment CSI_XCLK  LOCATION = J12; "
RUN-1002 : start command "set_pin_assignment CSI_HREF  LOCATION = H15; "
RUN-1002 : start command "set_pin_assignment CSI_VSYNC  LOCATION = F15; "
RUN-1002 : start command "set_pin_assignment CSI_PWDN  LOCATION = G14; "
RUN-1002 : start command "set_pin_assignment CSI_RST  LOCATION = E15; "
RUN-1002 : start command "set_pin_assignment CSI_SOIC  LOCATION = D16; "
RUN-1002 : start command "set_pin_assignment CSI_SOID  LOCATION = D14; "
RUN-1002 : start command "set_pin_assignment R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1"
RUN-1002 : start command "set_pin_assignment LCD_HSYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_VSYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_PWM  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment TESTA  LOCATION = A10; "
RUN-1002 : start command "set_pin_assignment TESTB  LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment TESTC  LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment TESTD  LOCATION = C9; "
RUN-1002 : start command "set_pin_assignment TESTE  LOCATION = B6; "
RUN-1002 : start command "set_pin_assignment TESTF  LOCATION = C5; "
RUN-1002 : start command "set_pin_assignment OD[0]  LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment OD[1]  LOCATION = T8; "
RUN-1002 : start command "set_pin_assignment OD[2]  LOCATION = R7; "
RUN-1002 : start command "set_pin_assignment OD[3]  LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment OD[4]  LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment OD[5]  LOCATION = N5; "
RUN-1002 : start command "set_pin_assignment OD[6]  LOCATION = R2; "
RUN-1002 : start command "set_pin_assignment OD[7]  LOCATION = P2; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_cmera"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "cameraReader"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[0]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[0]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[1]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[1]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[2]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[2]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[3]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[3]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[4]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[4]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[5]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[5]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[6]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[6]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[7]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[7]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTA" in ../src/test_cmera.v(26)
SYN-5014 WARNING: the net's pin: pin "TESTA" in ../src/test_cmera.v(26)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTB" in ../src/test_cmera.v(27)
SYN-5014 WARNING: the net's pin: pin "TESTB" in ../src/test_cmera.v(27)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTC" in ../src/test_cmera.v(28)
SYN-5014 WARNING: the net's pin: pin "TESTC" in ../src/test_cmera.v(28)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTD" in ../src/test_cmera.v(29)
SYN-5014 WARNING: the net's pin: pin "TESTD" in ../src/test_cmera.v(29)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTE" in ../src/test_cmera.v(30)
SYN-5014 WARNING: the net's pin: pin "TESTE" in ../src/test_cmera.v(30)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTF" in ../src/test_cmera.v(31)
SYN-5014 WARNING: the net's pin: pin "TESTF" in ../src/test_cmera.v(31)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 63 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_cmera
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model cameraReader
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)
SYN-1011 : Flatten model img_cache
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4490/158 useful/useless nets, 4288/56 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 11 onehot mux instances.
SYN-1020 : Optimized 1100 distributor mux.
SYN-1016 : Merged 3852 instances.
SYN-1015 : Optimize round 1, 5297 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4498/293 useful/useless nets, 4302/2257 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2338 better
SYN-1014 : Optimize round 3
SYN-1032 : 4497/0 useful/useless nets, 4301/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.612314s wall, 1.750000s user + 0.015625s system = 1.765625s CPU (109.5%)

RUN-1004 : used memory is 623 MB, reserved memory is 609 MB, peak memory is 1090 MB
RUN-1002 : start command "report_area -file test_camera_rtl.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Gate Statistics
#Basic gates         3378
  #and               1770
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                222
  #bufif1               1
  #MX21               610
  #FADD                 0
  #DFF                195
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ             258
#MACRO_MULT             1
#MACRO_MUX            633

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |test_cmera |3182   |195    |287    |
+---------------------------------------------+

RUN-1002 : start command "export_db test_camera_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea test_camera_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 61 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "uimg/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5148/8 useful/useless nets, 4696/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4932/0 useful/useless nets, 4480/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7484/0 useful/useless nets, 7066/0 useful/useless insts
SYN-1016 : Merged 2194 instances.
SYN-2501 : Optimize round 1, 4189 better
SYN-2501 : Optimize round 2
SYN-1032 : 5290/0 useful/useless nets, 4872/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7604/13 useful/useless nets, 7186/13 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1278 (3.23), #lev = 17 (4.19)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.47 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6521 instances into 1141 LUTs, name keeping = 25%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "test_cmera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2206/0 useful/useless nets, 1788/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2203/0 useful/useless nets, 1785/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 198 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1135 LUT to BLE ...
SYN-4008 : Packed 1135 LUT and 77 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 51 SEQ (1236 nodes)...
SYN-4005 : Packed 51 SEQ with LUT/SLICE
SYN-4006 : 1018 single LUT's are left
SYN-4006 : 70 single SEQ's are left
SYN-4011 : Packing model "test_cmera" (AL_USER_NORMAL) with 1205/1468 primitive instances ...
RUN-1002 : start command "report_area -file test_camera_gate.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1405   out of  19600    7.17%
#reg                  198   out of  19600    1.01%
#le                  1475
  #lut only          1277   out of   1475   86.58%
  #reg only            70   out of   1475    4.75%
  #lut&reg            128   out of   1475    8.68%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |test_cmera |1475  |1405  |198   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea test_camera_gate.area" in  2.937933s wall, 3.031250s user + 0.109375s system = 3.140625s CPU (106.9%)

RUN-1004 : used memory is 624 MB, reserved memory is 609 MB, peak memory is 1090 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_cmera
RUN-1002 : start command "export_db test_camera_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_gate.db" in  1.211774s wall, 1.062500s user + 0.078125s system = 1.140625s CPU (94.1%)

RUN-1004 : used memory is 624 MB, reserved memory is 609 MB, peak memory is 1090 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (87 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll pll/pll_inst.
SYN-4019 : Net CLK_IN_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net CLK_IN_pad is fbclk of pll pll/pll_inst.
SYN-4024 : Net "CSI_PCLK_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/i2c_write_module/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4025 : Tag rtl::Net CSI_PCLK_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/i2c_write_module/divider2[7] as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/i2c_write_module/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 872 instances
RUN-1001 : 371 mslices, 371 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1939 nets
RUN-1001 : 1420 nets have 2 pins
RUN-1001 : 308 nets have [3 - 5] pins
RUN-1001 : 99 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 870 instances, 742 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9007, tnet num: 1937, tinst num: 870, tnode num: 9849, tedge num: 14967.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1937 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 504 clock pins, and constraint 840 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.249893s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (118.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 595588
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1053): len = 435202, overlap = 139.5
PHY-3002 : Step(1054): len = 333064, overlap = 139.5
PHY-3002 : Step(1055): len = 285429, overlap = 139.5
PHY-3002 : Step(1056): len = 250839, overlap = 139.5
PHY-3002 : Step(1057): len = 224648, overlap = 139.5
PHY-3002 : Step(1058): len = 203991, overlap = 142.5
PHY-3002 : Step(1059): len = 187436, overlap = 145.75
PHY-3002 : Step(1060): len = 169893, overlap = 153.75
PHY-3002 : Step(1061): len = 154802, overlap = 164
PHY-3002 : Step(1062): len = 144658, overlap = 169
PHY-3002 : Step(1063): len = 131858, overlap = 174.5
PHY-3002 : Step(1064): len = 119950, overlap = 181
PHY-3002 : Step(1065): len = 111381, overlap = 185.75
PHY-3002 : Step(1066): len = 102568, overlap = 187
PHY-3002 : Step(1067): len = 95518.7, overlap = 185.5
PHY-3002 : Step(1068): len = 85525.5, overlap = 187.5
PHY-3002 : Step(1069): len = 77510.6, overlap = 184.25
PHY-3002 : Step(1070): len = 71240.6, overlap = 187
PHY-3002 : Step(1071): len = 62900, overlap = 185.75
PHY-3002 : Step(1072): len = 53024.9, overlap = 188.5
PHY-3002 : Step(1073): len = 49477.8, overlap = 187
PHY-3002 : Step(1074): len = 47581.9, overlap = 185
PHY-3002 : Step(1075): len = 39421.4, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.03638e-06
PHY-3002 : Step(1076): len = 38903.2, overlap = 190.25
PHY-3002 : Step(1077): len = 46413.1, overlap = 192.25
PHY-3002 : Step(1078): len = 45707.9, overlap = 196.5
PHY-3002 : Step(1079): len = 46220.6, overlap = 193.25
PHY-3002 : Step(1080): len = 46081.3, overlap = 194.75
PHY-3002 : Step(1081): len = 47567, overlap = 185.75
PHY-3002 : Step(1082): len = 46721.4, overlap = 188.25
PHY-3002 : Step(1083): len = 46309.8, overlap = 185.5
PHY-3002 : Step(1084): len = 45162.3, overlap = 185.25
PHY-3002 : Step(1085): len = 44503.5, overlap = 191
PHY-3002 : Step(1086): len = 43690.7, overlap = 190.5
PHY-3002 : Step(1087): len = 43004, overlap = 193
PHY-3002 : Step(1088): len = 42179.3, overlap = 191
PHY-3002 : Step(1089): len = 41952.7, overlap = 181.75
PHY-3002 : Step(1090): len = 41375.8, overlap = 184.75
PHY-3002 : Step(1091): len = 41395.1, overlap = 185.75
PHY-3002 : Step(1092): len = 41410.9, overlap = 195
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.07276e-06
PHY-3002 : Step(1093): len = 45442.2, overlap = 193.25
PHY-3002 : Step(1094): len = 48257.3, overlap = 184.75
PHY-3002 : Step(1095): len = 47145.7, overlap = 192.75
PHY-3002 : Step(1096): len = 46840, overlap = 192
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.14552e-06
PHY-3002 : Step(1097): len = 51844.1, overlap = 192.25
PHY-3002 : Step(1098): len = 56183.5, overlap = 186.25
PHY-3002 : Step(1099): len = 54919, overlap = 187
PHY-3002 : Step(1100): len = 54397.7, overlap = 186
PHY-3002 : Step(1101): len = 54062.8, overlap = 188.25
PHY-3002 : Step(1102): len = 54440.3, overlap = 189.75
PHY-3002 : Step(1103): len = 54844.3, overlap = 191.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.29104e-06
PHY-3002 : Step(1104): len = 59370.7, overlap = 183.25
PHY-3002 : Step(1105): len = 61559.6, overlap = 188.5
PHY-3002 : Step(1106): len = 63944.1, overlap = 177.75
PHY-3002 : Step(1107): len = 64516.5, overlap = 171.75
PHY-3002 : Step(1108): len = 64356.1, overlap = 178.75
PHY-3002 : Step(1109): len = 63842.5, overlap = 177.5
PHY-3002 : Step(1110): len = 63683.9, overlap = 172.25
PHY-3002 : Step(1111): len = 63502.5, overlap = 174
PHY-3002 : Step(1112): len = 63021.4, overlap = 177.25
PHY-3002 : Step(1113): len = 62746.3, overlap = 181.5
PHY-3002 : Step(1114): len = 62804.7, overlap = 183.5
PHY-3002 : Step(1115): len = 62858.1, overlap = 180.5
PHY-3002 : Step(1116): len = 62705.5, overlap = 180
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.65821e-05
PHY-3002 : Step(1117): len = 66771.5, overlap = 172.75
PHY-3002 : Step(1118): len = 68713.7, overlap = 168
PHY-3002 : Step(1119): len = 69194.2, overlap = 165.75
PHY-3002 : Step(1120): len = 69768.9, overlap = 169.5
PHY-3002 : Step(1121): len = 70451.1, overlap = 174.5
PHY-3002 : Step(1122): len = 70514.5, overlap = 170.25
PHY-3002 : Step(1123): len = 70355.3, overlap = 158.75
PHY-3002 : Step(1124): len = 69610.9, overlap = 158.5
PHY-3002 : Step(1125): len = 69014.4, overlap = 158.25
PHY-3002 : Step(1126): len = 68430.2, overlap = 160.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.30859e-05
PHY-3002 : Step(1127): len = 71285, overlap = 160
PHY-3002 : Step(1128): len = 73537, overlap = 157
PHY-3002 : Step(1129): len = 75971.3, overlap = 149.5
PHY-3002 : Step(1130): len = 76541.9, overlap = 151
PHY-3002 : Step(1131): len = 76231.2, overlap = 141
PHY-3002 : Step(1132): len = 76246, overlap = 137.25
PHY-3002 : Step(1133): len = 76759.4, overlap = 134
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.37795e-05
PHY-3002 : Step(1134): len = 78239.8, overlap = 134
PHY-3002 : Step(1135): len = 79872.4, overlap = 134.75
PHY-3002 : Step(1136): len = 81206.5, overlap = 139.75
PHY-3002 : Step(1137): len = 83086.3, overlap = 154.5
PHY-3002 : Step(1138): len = 83536.9, overlap = 148.5
PHY-3002 : Step(1139): len = 83682.2, overlap = 156
PHY-3002 : Step(1140): len = 83546.7, overlap = 156
PHY-3002 : Step(1141): len = 83560.2, overlap = 156.25
PHY-3002 : Step(1142): len = 83744.1, overlap = 158.75
PHY-3002 : Step(1143): len = 83523.1, overlap = 149.75
PHY-3002 : Step(1144): len = 83103.5, overlap = 156.5
PHY-3002 : Step(1145): len = 83024.9, overlap = 158.25
PHY-3002 : Step(1146): len = 83139.1, overlap = 156
PHY-3002 : Step(1147): len = 83017.6, overlap = 155.75
PHY-3002 : Step(1148): len = 82791.7, overlap = 153.75
PHY-3002 : Step(1149): len = 82785.8, overlap = 154
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000127559
PHY-3002 : Step(1150): len = 84139.3, overlap = 156.25
PHY-3002 : Step(1151): len = 85518.6, overlap = 150.75
PHY-3002 : Step(1152): len = 86448.7, overlap = 148.25
PHY-3002 : Step(1153): len = 87112.8, overlap = 149
PHY-3002 : Step(1154): len = 87826.2, overlap = 147.5
PHY-3002 : Step(1155): len = 88330.8, overlap = 147
PHY-3002 : Step(1156): len = 88884.9, overlap = 142
PHY-3002 : Step(1157): len = 89046.3, overlap = 141.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00025317
PHY-3002 : Step(1158): len = 89298, overlap = 141.25
PHY-3002 : Step(1159): len = 89876.8, overlap = 140.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000325533
PHY-3002 : Step(1160): len = 89951.2, overlap = 138.25
PHY-3002 : Step(1161): len = 90388.9, overlap = 137.25
PHY-3002 : Step(1162): len = 91441.5, overlap = 129.25
PHY-3002 : Step(1163): len = 91982.4, overlap = 131.25
PHY-3002 : Step(1164): len = 92032.5, overlap = 131.25
PHY-3002 : Step(1165): len = 92269.2, overlap = 126.75
PHY-3002 : Step(1166): len = 92618.5, overlap = 122.25
PHY-3002 : Step(1167): len = 92975, overlap = 122.25
PHY-3002 : Step(1168): len = 93220, overlap = 122.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000401992
PHY-3002 : Step(1169): len = 93368.3, overlap = 122
PHY-3002 : Step(1170): len = 94146.3, overlap = 116.5
PHY-3002 : Step(1171): len = 95842.9, overlap = 102.75
PHY-3002 : Step(1172): len = 95993.8, overlap = 102.75
PHY-3002 : Step(1173): len = 96035.2, overlap = 102.75
PHY-3002 : Step(1174): len = 96004.8, overlap = 102.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000476966
PHY-3002 : Step(1175): len = 96130.3, overlap = 107
PHY-3002 : Step(1176): len = 96740.4, overlap = 101
PHY-3002 : Step(1177): len = 97527.8, overlap = 90.25
PHY-3002 : Step(1178): len = 97665.1, overlap = 94.25
PHY-3002 : Step(1179): len = 97748.8, overlap = 94.25
PHY-3002 : Step(1180): len = 97938.2, overlap = 93.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.398803s wall, 0.062500s user + 1.000000s system = 1.062500s CPU (266.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.73041e-06
PHY-3002 : Step(1181): len = 108134, overlap = 56.75
PHY-3002 : Step(1182): len = 103823, overlap = 63.5
PHY-3002 : Step(1183): len = 102719, overlap = 62
PHY-3002 : Step(1184): len = 101853, overlap = 62.75
PHY-3002 : Step(1185): len = 101356, overlap = 61.5
PHY-3002 : Step(1186): len = 100052, overlap = 67
PHY-3002 : Step(1187): len = 98844.1, overlap = 71.5
PHY-3002 : Step(1188): len = 98368.7, overlap = 74.25
PHY-3002 : Step(1189): len = 97943.7, overlap = 76
PHY-3002 : Step(1190): len = 97307.3, overlap = 77.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.46083e-06
PHY-3002 : Step(1191): len = 96925.5, overlap = 78
PHY-3002 : Step(1192): len = 96900.6, overlap = 78.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.89217e-05
PHY-3002 : Step(1193): len = 96810.5, overlap = 78.25
PHY-3002 : Step(1194): len = 96881.8, overlap = 78.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.46863e-05
PHY-3002 : Step(1195): len = 97196.7, overlap = 77.25
PHY-3002 : Step(1196): len = 98264.5, overlap = 74.5
PHY-3002 : Step(1197): len = 99491, overlap = 76.75
PHY-3002 : Step(1198): len = 99929.7, overlap = 76.75
PHY-3002 : Step(1199): len = 100720, overlap = 75.75
PHY-3002 : Step(1200): len = 100799, overlap = 73
PHY-3002 : Step(1201): len = 100962, overlap = 70.5
PHY-3002 : Step(1202): len = 101073, overlap = 69.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.93726e-05
PHY-3002 : Step(1203): len = 101390, overlap = 68.25
PHY-3002 : Step(1204): len = 102283, overlap = 67.75
PHY-3002 : Step(1205): len = 104828, overlap = 66.5
PHY-3002 : Step(1206): len = 104952, overlap = 66.75
PHY-3002 : Step(1207): len = 105410, overlap = 66.5
PHY-3002 : Step(1208): len = 105462, overlap = 66
PHY-3002 : Step(1209): len = 105956, overlap = 66.25
PHY-3002 : Step(1210): len = 106425, overlap = 64.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000138745
PHY-3002 : Step(1211): len = 110100, overlap = 62
PHY-3002 : Step(1212): len = 113480, overlap = 51
PHY-3002 : Step(1213): len = 113000, overlap = 51
PHY-3002 : Step(1214): len = 113376, overlap = 50.5
PHY-3002 : Step(1215): len = 113353, overlap = 49.25
PHY-3002 : Step(1216): len = 113822, overlap = 47.75
PHY-3002 : Step(1217): len = 113958, overlap = 47.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000277491
PHY-3002 : Step(1218): len = 117139, overlap = 34.75
PHY-3002 : Step(1219): len = 118083, overlap = 30.75
PHY-3002 : Step(1220): len = 118824, overlap = 27.75
PHY-3002 : Step(1221): len = 118728, overlap = 26.75
PHY-3002 : Step(1222): len = 118181, overlap = 27.25
PHY-3002 : Step(1223): len = 117916, overlap = 26.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000521605
PHY-3002 : Step(1224): len = 119740, overlap = 22.25
PHY-3002 : Step(1225): len = 119773, overlap = 21.25
PHY-3002 : Step(1226): len = 119839, overlap = 21.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00104321
PHY-3002 : Step(1227): len = 120656, overlap = 18.75
PHY-3002 : Step(1228): len = 120682, overlap = 17
PHY-3002 : Step(1229): len = 120685, overlap = 17.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00014017
PHY-3002 : Step(1230): len = 119403, overlap = 42.75
PHY-3002 : Step(1231): len = 119566, overlap = 42.25
PHY-3002 : Step(1232): len = 119826, overlap = 39.75
PHY-3002 : Step(1233): len = 119776, overlap = 38.5
PHY-3002 : Step(1234): len = 119822, overlap = 36.75
PHY-3002 : Step(1235): len = 119776, overlap = 33
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00028034
PHY-3002 : Step(1236): len = 121920, overlap = 31.25
PHY-3002 : Step(1237): len = 122488, overlap = 28.75
PHY-3002 : Step(1238): len = 122937, overlap = 26
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00056068
PHY-3002 : Step(1239): len = 124366, overlap = 24.25
PHY-3002 : Step(1240): len = 125218, overlap = 22.25
PHY-3002 : Step(1241): len = 125595, overlap = 21.5
PHY-3002 : Step(1242): len = 125574, overlap = 21.25
PHY-3002 : Step(1243): len = 124915, overlap = 23
PHY-3002 : Step(1244): len = 124400, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.433609s wall, 0.500000s user + 2.937500s system = 3.437500s CPU (239.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000435302
PHY-3002 : Step(1245): len = 128204, overlap = 10.25
PHY-3002 : Step(1246): len = 127428, overlap = 11.25
PHY-3002 : Step(1247): len = 126774, overlap = 15
PHY-3002 : Step(1248): len = 126117, overlap = 19
PHY-3002 : Step(1249): len = 125563, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000870605
PHY-3002 : Step(1250): len = 126944, overlap = 17
PHY-3002 : Step(1251): len = 127137, overlap = 16
PHY-3002 : Step(1252): len = 127270, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00174121
PHY-3002 : Step(1253): len = 127862, overlap = 14.5
PHY-3002 : Step(1254): len = 128028, overlap = 14.5
PHY-3002 : Step(1255): len = 128151, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008826s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (177.0%)

PHY-3001 : Legalized: Len = 130548, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 130572, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 444824, over cnt = 51(0%), over = 61, worst = 2
PHY-1002 : len = 445192, over cnt = 29(0%), over = 36, worst = 2
PHY-1002 : len = 444712, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 444784, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 433512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.200505s wall, 0.171875s user + 0.234375s system = 0.406250s CPU (202.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 61 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 802 has valid locations, 9 needs to be replaced
PHY-3001 : design contains 877 instances, 749 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9062, tnet num: 1944, tinst num: 877, tnode num: 9910, tedge num: 15035.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1944 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 510 clock pins, and constraint 846 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.262457s wall, 0.250000s user + 0.062500s system = 0.312500s CPU (119.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 132752
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1256): len = 132302, overlap = 0
PHY-3002 : Step(1257): len = 132302, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003960s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (394.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.04942e-05
PHY-3002 : Step(1258): len = 132153, overlap = 0
PHY-3002 : Step(1259): len = 132153, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000132282
PHY-3002 : Step(1260): len = 132147, overlap = 0.5
PHY-3002 : Step(1261): len = 132147, overlap = 0.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000264564
PHY-3002 : Step(1262): len = 132018, overlap = 0.25
PHY-3002 : Step(1263): len = 132018, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.078255s wall, 0.046875s user + 0.203125s system = 0.250000s CPU (319.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000269233
PHY-3002 : Step(1264): len = 132040, overlap = 0.25
PHY-3002 : Step(1265): len = 132040, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006461s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 132111, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 132187, Over = 0
RUN-1003 : finish command "place -eco" in  3.127624s wall, 1.265625s user + 6.046875s system = 7.312500s CPU (233.8%)

RUN-1004 : used memory is 625 MB, reserved memory is 609 MB, peak memory is 1090 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  44.421635s wall, 22.125000s user + 87.796875s system = 109.921875s CPU (247.5%)

RUN-1004 : used memory is 625 MB, reserved memory is 609 MB, peak memory is 1090 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 699 to 496
PHY-1001 : Pin misalignment score is improved from 496 to 479
PHY-1001 : Pin misalignment score is improved from 479 to 478
PHY-1001 : Pin misalignment score is improved from 478 to 478
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 879 instances
RUN-1001 : 374 mslices, 375 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1946 nets
RUN-1001 : 1412 nets have 2 pins
RUN-1001 : 307 nets have [3 - 5] pins
RUN-1001 : 111 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 440608, over cnt = 55(0%), over = 66, worst = 2
PHY-1002 : len = 440960, over cnt = 33(0%), over = 41, worst = 2
PHY-1002 : len = 440480, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 440496, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 437992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.132973s wall, 0.125000s user + 0.062500s system = 0.187500s CPU (141.0%)

PHY-1001 : End global routing;  0.295018s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (132.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 24304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.311648s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (110.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 24304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 635176, over cnt = 56(0%), over = 56, worst = 1
PHY-1001 : End Routed; 12.095931s wall, 13.093750s user + 2.046875s system = 15.140625s CPU (125.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 633760, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.102415s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (122.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 633688, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 633688
PHY-1001 : End DR Iter 2; 0.031284s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (149.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.910341s wall, 15.640625s user + 2.390625s system = 18.031250s CPU (120.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.533371s wall, 16.328125s user + 2.468750s system = 18.796875s CPU (121.0%)

RUN-1004 : used memory is 628 MB, reserved memory is 615 MB, peak memory is 1129 MB
RUN-1002 : start command "report_area -io_info -file test_camera_phy.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1419   out of  19600    7.24%
#reg                  198   out of  19600    1.01%
#le                  1489
  #lut only          1291   out of   1489   86.70%
  #reg only            70   out of   1489    4.70%
  #lut&reg            128   out of   1489    8.60%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db test_camera_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_pr.db" in  1.027699s wall, 0.937500s user + 0.062500s system = 1.000000s CPU (97.3%)

RUN-1004 : used memory is 628 MB, reserved memory is 615 MB, peak memory is 1129 MB
RUN-1002 : start command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 879
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1946, pip num: 29142
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1809 valid insts, and 72030 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file test_camera.bit.
RUN-1003 : finish command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000" in  3.601903s wall, 30.187500s user + 0.687500s system = 30.875000s CPU (857.2%)

RUN-1004 : used memory is 635 MB, reserved memory is 622 MB, peak memory is 1129 MB
RUN-1002 : start command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit" in  1.436294s wall, 1.359375s user + 0.062500s system = 1.421875s CPU (99.0%)

RUN-1004 : used memory is 683 MB, reserved memory is 670 MB, peak memory is 1129 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  9.738325s wall, 0.265625s user + 0.234375s system = 0.500000s CPU (5.1%)

RUN-1004 : used memory is 712 MB, reserved memory is 700 MB, peak memory is 1129 MB
RUN-1003 : finish command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.259123s wall, 1.812500s user + 0.375000s system = 2.187500s CPU (17.8%)

RUN-1004 : used memory is 654 MB, reserved memory is 640 MB, peak memory is 1129 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
RUN-1002 : start command "elaborate -top test_cmera"
HDL-1007 : elaborate module test_cmera in ../src/test_cmera.v(2)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=5,FBCLK_DIV=7,CLKC0_DIV=14,CLKC1_DIV=39,CLKC2_DIV=117,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=14,CLKC1_CPHASE=39,CLKC2_CPHASE=117,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../src/sccb_v1/camera_init.v(1)
HDL-1007 : elaborate module i2c_module in ../src/sccb_v1/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50) in ../src/lcd_sync.v(2)
HDL-1007 : elaborate module cameraReader in ../src/cameraReader.v(1)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../src/test_cmera.v(124)
HDL-1200 : Current top model is test_cmera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraints/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment CSI_D[0]  LOCATION = L16; "
RUN-1002 : start command "set_pin_assignment CSI_D[1]  LOCATION = L14; "
RUN-1002 : start command "set_pin_assignment CSI_D[2]  LOCATION = M14; "
RUN-1002 : start command "set_pin_assignment CSI_D[3]  LOCATION = M16; "
RUN-1002 : start command "set_pin_assignment CSI_D[4]  LOCATION = M15; "
RUN-1002 : start command "set_pin_assignment CSI_D[5]  LOCATION = K15; "
RUN-1002 : start command "set_pin_assignment CSI_D[6]  LOCATION = H16; "
RUN-1002 : start command "set_pin_assignment CSI_D[7]  LOCATION = G16; "
RUN-1002 : start command "set_pin_assignment CSI_PCLK  LOCATION = K12; "
RUN-1002 : start command "set_pin_assignment CSI_XCLK  LOCATION = J12; "
RUN-1002 : start command "set_pin_assignment CSI_HREF  LOCATION = H15; "
RUN-1002 : start command "set_pin_assignment CSI_VSYNC  LOCATION = F15; "
RUN-1002 : start command "set_pin_assignment CSI_PWDN  LOCATION = G14; "
RUN-1002 : start command "set_pin_assignment CSI_RST  LOCATION = E15; "
RUN-1002 : start command "set_pin_assignment CSI_SOIC  LOCATION = D16; "
RUN-1002 : start command "set_pin_assignment CSI_SOID  LOCATION = D14; "
RUN-1002 : start command "set_pin_assignment R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1"
RUN-1002 : start command "set_pin_assignment LCD_HSYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_VSYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_PWM  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment TESTA  LOCATION = A10; "
RUN-1002 : start command "set_pin_assignment TESTB  LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment TESTC  LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment TESTD  LOCATION = C9; "
RUN-1002 : start command "set_pin_assignment TESTE  LOCATION = B6; "
RUN-1002 : start command "set_pin_assignment TESTF  LOCATION = C5; "
RUN-1002 : start command "set_pin_assignment OD[0]  LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment OD[1]  LOCATION = T8; "
RUN-1002 : start command "set_pin_assignment OD[2]  LOCATION = R7; "
RUN-1002 : start command "set_pin_assignment OD[3]  LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment OD[4]  LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment OD[5]  LOCATION = N5; "
RUN-1002 : start command "set_pin_assignment OD[6]  LOCATION = R2; "
RUN-1002 : start command "set_pin_assignment OD[7]  LOCATION = P2; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_cmera"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "cameraReader"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[0]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[0]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[1]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[1]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[2]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[2]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[3]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[3]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[4]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[4]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[5]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[5]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[6]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[6]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[7]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[7]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTA" in ../src/test_cmera.v(26)
SYN-5014 WARNING: the net's pin: pin "TESTA" in ../src/test_cmera.v(26)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTB" in ../src/test_cmera.v(27)
SYN-5014 WARNING: the net's pin: pin "TESTB" in ../src/test_cmera.v(27)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTC" in ../src/test_cmera.v(28)
SYN-5014 WARNING: the net's pin: pin "TESTC" in ../src/test_cmera.v(28)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTD" in ../src/test_cmera.v(29)
SYN-5014 WARNING: the net's pin: pin "TESTD" in ../src/test_cmera.v(29)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTE" in ../src/test_cmera.v(30)
SYN-5014 WARNING: the net's pin: pin "TESTE" in ../src/test_cmera.v(30)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTF" in ../src/test_cmera.v(31)
SYN-5014 WARNING: the net's pin: pin "TESTF" in ../src/test_cmera.v(31)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 63 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_cmera
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model cameraReader
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)
SYN-1011 : Flatten model img_cache
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4490/158 useful/useless nets, 4288/56 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 11 onehot mux instances.
SYN-1020 : Optimized 1096 distributor mux.
SYN-1016 : Merged 3842 instances.
SYN-1015 : Optimize round 1, 5283 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4502/293 useful/useless nets, 4306/2253 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2334 better
SYN-1014 : Optimize round 3
SYN-1032 : 4501/0 useful/useless nets, 4305/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.613850s wall, 1.734375s user + 0.062500s system = 1.796875s CPU (111.3%)

RUN-1004 : used memory is 649 MB, reserved memory is 634 MB, peak memory is 1129 MB
RUN-1002 : start command "report_area -file test_camera_rtl.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Gate Statistics
#Basic gates         3376
  #and               1770
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                222
  #bufif1               1
  #MX21               608
  #FADD                 0
  #DFF                195
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ             258
#MACRO_MULT             1
#MACRO_MUX            639

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |test_cmera |3180   |195    |287    |
+---------------------------------------------+

RUN-1002 : start command "export_db test_camera_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea test_camera_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 61 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "uimg/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5152/8 useful/useless nets, 4700/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4936/0 useful/useless nets, 4484/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7488/0 useful/useless nets, 7070/0 useful/useless insts
SYN-1016 : Merged 2194 instances.
SYN-2501 : Optimize round 1, 4189 better
SYN-2501 : Optimize round 2
SYN-1032 : 5294/0 useful/useless nets, 4876/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7608/13 useful/useless nets, 7190/13 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1273 (3.24), #lev = 18 (4.14)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.52 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6525 instances into 1166 LUTs, name keeping = 25%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "test_cmera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2231/0 useful/useless nets, 1813/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2228/0 useful/useless nets, 1810/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 198 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1160 LUT to BLE ...
SYN-4008 : Packed 1160 LUT and 77 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 49 SEQ (1258 nodes)...
SYN-4005 : Packed 49 SEQ with LUT/SLICE
SYN-4006 : 1045 single LUT's are left
SYN-4006 : 72 single SEQ's are left
SYN-4011 : Packing model "test_cmera" (AL_USER_NORMAL) with 1232/1495 primitive instances ...
RUN-1002 : start command "report_area -file test_camera_gate.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1430   out of  19600    7.30%
#reg                  198   out of  19600    1.01%
#le                  1502
  #lut only          1304   out of   1502   86.82%
  #reg only            72   out of   1502    4.79%
  #lut&reg            126   out of   1502    8.39%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |test_cmera |1502  |1430  |198   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea test_camera_gate.area" in  2.864361s wall, 2.921875s user + 0.000000s system = 2.921875s CPU (102.0%)

RUN-1004 : used memory is 640 MB, reserved memory is 625 MB, peak memory is 1129 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_cmera
RUN-1002 : start command "export_db test_camera_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_gate.db" in  1.172625s wall, 1.078125s user + 0.046875s system = 1.125000s CPU (95.9%)

RUN-1004 : used memory is 641 MB, reserved memory is 625 MB, peak memory is 1129 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (87 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll pll/pll_inst.
SYN-4019 : Net CLK_IN_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net CLK_IN_pad is fbclk of pll pll/pll_inst.
SYN-4024 : Net "CSI_PCLK_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/i2c_write_module/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4025 : Tag rtl::Net CSI_PCLK_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/i2c_write_module/divider2[7] as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/i2c_write_module/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 885 instances
RUN-1001 : 377 mslices, 378 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1964 nets
RUN-1001 : 1442 nets have 2 pins
RUN-1001 : 323 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 73 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 883 instances, 755 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9200, tnet num: 1962, tinst num: 883, tnode num: 10040, tedge num: 15304.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1962 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 502 clock pins, and constraint 838 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.230456s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (122.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 599172
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.953776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1266): len = 453558, overlap = 139.5
PHY-3002 : Step(1267): len = 367737, overlap = 139.5
PHY-3002 : Step(1268): len = 320741, overlap = 139.5
PHY-3002 : Step(1269): len = 279398, overlap = 137.25
PHY-3002 : Step(1270): len = 267781, overlap = 135
PHY-3002 : Step(1271): len = 218878, overlap = 145.5
PHY-3002 : Step(1272): len = 181976, overlap = 159.5
PHY-3002 : Step(1273): len = 174413, overlap = 163.5
PHY-3002 : Step(1274): len = 166454, overlap = 166.25
PHY-3002 : Step(1275): len = 160677, overlap = 173.25
PHY-3002 : Step(1276): len = 155872, overlap = 175
PHY-3002 : Step(1277): len = 149642, overlap = 179.5
PHY-3002 : Step(1278): len = 142431, overlap = 180.5
PHY-3002 : Step(1279): len = 137325, overlap = 187.75
PHY-3002 : Step(1280): len = 133572, overlap = 186.75
PHY-3002 : Step(1281): len = 125747, overlap = 193.25
PHY-3002 : Step(1282): len = 117189, overlap = 193.5
PHY-3002 : Step(1283): len = 114076, overlap = 195.75
PHY-3002 : Step(1284): len = 108919, overlap = 194.5
PHY-3002 : Step(1285): len = 98506.2, overlap = 201.25
PHY-3002 : Step(1286): len = 93950.4, overlap = 201.5
PHY-3002 : Step(1287): len = 91222.7, overlap = 206
PHY-3002 : Step(1288): len = 82020, overlap = 208.5
PHY-3002 : Step(1289): len = 73549.1, overlap = 213.5
PHY-3002 : Step(1290): len = 71481.4, overlap = 212
PHY-3002 : Step(1291): len = 68454.5, overlap = 214.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.09018e-06
PHY-3002 : Step(1292): len = 68185.8, overlap = 212.25
PHY-3002 : Step(1293): len = 69265.7, overlap = 214.5
PHY-3002 : Step(1294): len = 69141.6, overlap = 212
PHY-3002 : Step(1295): len = 69148.3, overlap = 211.75
PHY-3002 : Step(1296): len = 70939.5, overlap = 204.25
PHY-3002 : Step(1297): len = 69596.7, overlap = 203
PHY-3002 : Step(1298): len = 67841.4, overlap = 205
PHY-3002 : Step(1299): len = 65724, overlap = 207
PHY-3002 : Step(1300): len = 59460.9, overlap = 202.75
PHY-3002 : Step(1301): len = 57993.3, overlap = 203
PHY-3002 : Step(1302): len = 56728.1, overlap = 203
PHY-3002 : Step(1303): len = 55504.5, overlap = 205.75
PHY-3002 : Step(1304): len = 54977.2, overlap = 205.5
PHY-3002 : Step(1305): len = 54265.4, overlap = 202.75
PHY-3002 : Step(1306): len = 53153.2, overlap = 202.25
PHY-3002 : Step(1307): len = 52740.7, overlap = 202
PHY-3002 : Step(1308): len = 50507.7, overlap = 197.5
PHY-3002 : Step(1309): len = 49540.5, overlap = 196.75
PHY-3002 : Step(1310): len = 46988.2, overlap = 196.25
PHY-3002 : Step(1311): len = 46305.7, overlap = 196.75
PHY-3002 : Step(1312): len = 44712.2, overlap = 198.25
PHY-3002 : Step(1313): len = 44042.5, overlap = 197.75
PHY-3002 : Step(1314): len = 43202.2, overlap = 198
PHY-3002 : Step(1315): len = 42712.3, overlap = 196.75
PHY-3002 : Step(1316): len = 42522.7, overlap = 196.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.18036e-06
PHY-3002 : Step(1317): len = 47301.9, overlap = 200.25
PHY-3002 : Step(1318): len = 49854, overlap = 195.75
PHY-3002 : Step(1319): len = 49456, overlap = 195.75
PHY-3002 : Step(1320): len = 49295, overlap = 195.5
PHY-3002 : Step(1321): len = 48650.9, overlap = 195.75
PHY-3002 : Step(1322): len = 48794.3, overlap = 196
PHY-3002 : Step(1323): len = 48185.1, overlap = 198.25
PHY-3002 : Step(1324): len = 47553.9, overlap = 193.75
PHY-3002 : Step(1325): len = 47302, overlap = 193.75
PHY-3002 : Step(1326): len = 46595.9, overlap = 193
PHY-3002 : Step(1327): len = 46631.9, overlap = 193
PHY-3002 : Step(1328): len = 46320.5, overlap = 189.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.36072e-06
PHY-3002 : Step(1329): len = 50586.6, overlap = 191.5
PHY-3002 : Step(1330): len = 52805.6, overlap = 184.75
PHY-3002 : Step(1331): len = 52069.1, overlap = 184.75
PHY-3002 : Step(1332): len = 52002.6, overlap = 184.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.72144e-06
PHY-3002 : Step(1333): len = 55142.2, overlap = 184.25
PHY-3002 : Step(1334): len = 59900.9, overlap = 179.75
PHY-3002 : Step(1335): len = 60212.7, overlap = 179.5
PHY-3002 : Step(1336): len = 60624.4, overlap = 172.75
PHY-3002 : Step(1337): len = 62039.2, overlap = 175
PHY-3002 : Step(1338): len = 62988, overlap = 177
PHY-3002 : Step(1339): len = 63560.9, overlap = 181.25
PHY-3002 : Step(1340): len = 63657.6, overlap = 178.75
PHY-3002 : Step(1341): len = 62562.5, overlap = 178.5
PHY-3002 : Step(1342): len = 61459.5, overlap = 176.5
PHY-3002 : Step(1343): len = 61846.3, overlap = 171.5
PHY-3002 : Step(1344): len = 62078.8, overlap = 175
PHY-3002 : Step(1345): len = 62529.8, overlap = 170.25
PHY-3002 : Step(1346): len = 62542.2, overlap = 175.25
PHY-3002 : Step(1347): len = 61920.8, overlap = 178
PHY-3002 : Step(1348): len = 61484.8, overlap = 176
PHY-3002 : Step(1349): len = 61274.8, overlap = 178.25
PHY-3002 : Step(1350): len = 60981.2, overlap = 180.25
PHY-3002 : Step(1351): len = 61206.8, overlap = 181.25
PHY-3002 : Step(1352): len = 61835.2, overlap = 172.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.74429e-05
PHY-3002 : Step(1353): len = 64778.5, overlap = 166
PHY-3002 : Step(1354): len = 68035.5, overlap = 169
PHY-3002 : Step(1355): len = 68758.7, overlap = 161.25
PHY-3002 : Step(1356): len = 69340.8, overlap = 155
PHY-3002 : Step(1357): len = 69558.3, overlap = 153.75
PHY-3002 : Step(1358): len = 69186.1, overlap = 169.75
PHY-3002 : Step(1359): len = 68894.5, overlap = 167.25
PHY-3002 : Step(1360): len = 68206, overlap = 161.75
PHY-3002 : Step(1361): len = 67781.6, overlap = 150.5
PHY-3002 : Step(1362): len = 67909.8, overlap = 161
PHY-3002 : Step(1363): len = 68337.2, overlap = 162
PHY-3002 : Step(1364): len = 68639.4, overlap = 161.25
PHY-3002 : Step(1365): len = 68795.6, overlap = 163.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.48858e-05
PHY-3002 : Step(1366): len = 70547.7, overlap = 163.75
PHY-3002 : Step(1367): len = 72775.5, overlap = 157
PHY-3002 : Step(1368): len = 73989.3, overlap = 152.75
PHY-3002 : Step(1369): len = 74668.3, overlap = 152.75
PHY-3002 : Step(1370): len = 74912.4, overlap = 148.5
PHY-3002 : Step(1371): len = 75077.5, overlap = 157.5
PHY-3002 : Step(1372): len = 75073.5, overlap = 155.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.67553e-05
PHY-3002 : Step(1373): len = 76142.8, overlap = 159.75
PHY-3002 : Step(1374): len = 77896.1, overlap = 159.5
PHY-3002 : Step(1375): len = 78689.9, overlap = 155
PHY-3002 : Step(1376): len = 79509.1, overlap = 158.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000107329
PHY-3002 : Step(1377): len = 80042.8, overlap = 160.75
PHY-3002 : Step(1378): len = 80585.7, overlap = 158.25
PHY-3002 : Step(1379): len = 81832.3, overlap = 153.25
PHY-3002 : Step(1380): len = 82266.8, overlap = 151.75
PHY-3002 : Step(1381): len = 82770.8, overlap = 146.5
PHY-3002 : Step(1382): len = 83616.1, overlap = 142.5
PHY-3002 : Step(1383): len = 84921.3, overlap = 135.25
PHY-3002 : Step(1384): len = 85163.7, overlap = 130.75
PHY-3002 : Step(1385): len = 85254.9, overlap = 123.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000190223
PHY-3002 : Step(1386): len = 85742, overlap = 125.5
PHY-3002 : Step(1387): len = 87008.2, overlap = 129.75
PHY-3002 : Step(1388): len = 88335.5, overlap = 127
PHY-3002 : Step(1389): len = 88403.4, overlap = 124.5
PHY-3002 : Step(1390): len = 88413.8, overlap = 124
PHY-3002 : Step(1391): len = 88571.4, overlap = 123
PHY-3002 : Step(1392): len = 89023.6, overlap = 121
PHY-3002 : Step(1393): len = 89282.3, overlap = 119.5
PHY-3002 : Step(1394): len = 89707.3, overlap = 118.75
PHY-3002 : Step(1395): len = 90484.3, overlap = 115.25
PHY-3002 : Step(1396): len = 91019.3, overlap = 110.75
PHY-3002 : Step(1397): len = 91170.8, overlap = 105.5
PHY-3002 : Step(1398): len = 91368, overlap = 104.75
PHY-3002 : Step(1399): len = 91601.2, overlap = 100.75
PHY-3002 : Step(1400): len = 92527.1, overlap = 102.25
PHY-3002 : Step(1401): len = 92534.6, overlap = 101.5
PHY-3002 : Step(1402): len = 92614.3, overlap = 101.5
PHY-3002 : Step(1403): len = 92881, overlap = 100.5
PHY-3002 : Step(1404): len = 93332.7, overlap = 98
PHY-3002 : Step(1405): len = 93377.1, overlap = 102.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000334856
PHY-3002 : Step(1406): len = 93632.4, overlap = 101.5
PHY-3002 : Step(1407): len = 94373.5, overlap = 103.75
PHY-3002 : Step(1408): len = 95215.9, overlap = 102.5
PHY-3002 : Step(1409): len = 95433.5, overlap = 102.25
PHY-3002 : Step(1410): len = 95611, overlap = 99.75
PHY-3002 : Step(1411): len = 96035.7, overlap = 98.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00041785
PHY-3002 : Step(1412): len = 96151.2, overlap = 98.75
PHY-3002 : Step(1413): len = 96454.5, overlap = 99.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.158116s wall, 0.078125s user + 0.281250s system = 0.359375s CPU (227.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.57554e-06
PHY-3002 : Step(1414): len = 115555, overlap = 54
PHY-3002 : Step(1415): len = 110507, overlap = 53.75
PHY-3002 : Step(1416): len = 106401, overlap = 57.25
PHY-3002 : Step(1417): len = 103501, overlap = 61.75
PHY-3002 : Step(1418): len = 101694, overlap = 62.75
PHY-3002 : Step(1419): len = 99876.9, overlap = 63.25
PHY-3002 : Step(1420): len = 98140.8, overlap = 63.5
PHY-3002 : Step(1421): len = 96310.6, overlap = 61.75
PHY-3002 : Step(1422): len = 94985.8, overlap = 60
PHY-3002 : Step(1423): len = 94460.9, overlap = 60.5
PHY-3002 : Step(1424): len = 93509.4, overlap = 59.5
PHY-3002 : Step(1425): len = 92721.6, overlap = 59.75
PHY-3002 : Step(1426): len = 92053, overlap = 58.5
PHY-3002 : Step(1427): len = 91665.2, overlap = 60.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.11511e-05
PHY-3002 : Step(1428): len = 91329.7, overlap = 60.5
PHY-3002 : Step(1429): len = 91344.2, overlap = 60.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.23021e-05
PHY-3002 : Step(1430): len = 91553.2, overlap = 59.25
PHY-3002 : Step(1431): len = 92394.6, overlap = 58.75
PHY-3002 : Step(1432): len = 93631.1, overlap = 58.5
PHY-3002 : Step(1433): len = 94208.2, overlap = 58
PHY-3002 : Step(1434): len = 94864.6, overlap = 60.75
PHY-3002 : Step(1435): len = 95429.5, overlap = 62.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.46043e-05
PHY-3002 : Step(1436): len = 95915.3, overlap = 63.75
PHY-3002 : Step(1437): len = 96924.8, overlap = 63.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.92086e-05
PHY-3002 : Step(1438): len = 98824.8, overlap = 63
PHY-3002 : Step(1439): len = 103788, overlap = 61.25
PHY-3002 : Step(1440): len = 105418, overlap = 60
PHY-3002 : Step(1441): len = 106922, overlap = 56
PHY-3002 : Step(1442): len = 107819, overlap = 51.5
PHY-3002 : Step(1443): len = 107573, overlap = 51.5
PHY-3002 : Step(1444): len = 107134, overlap = 51.75
PHY-3002 : Step(1445): len = 106904, overlap = 51
PHY-3002 : Step(1446): len = 106633, overlap = 51
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000178417
PHY-3002 : Step(1447): len = 109473, overlap = 46.5
PHY-3002 : Step(1448): len = 110325, overlap = 42
PHY-3002 : Step(1449): len = 110974, overlap = 38
PHY-3002 : Step(1450): len = 111214, overlap = 33.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000356834
PHY-3002 : Step(1451): len = 112777, overlap = 28.5
PHY-3002 : Step(1452): len = 113181, overlap = 25.75
PHY-3002 : Step(1453): len = 113445, overlap = 25.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.35492e-05
PHY-3002 : Step(1454): len = 112275, overlap = 48.25
PHY-3002 : Step(1455): len = 111636, overlap = 46
PHY-3002 : Step(1456): len = 111847, overlap = 44.25
PHY-3002 : Step(1457): len = 111941, overlap = 42
PHY-3002 : Step(1458): len = 111910, overlap = 42.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000167098
PHY-3002 : Step(1459): len = 114425, overlap = 38.5
PHY-3002 : Step(1460): len = 114835, overlap = 34.25
PHY-3002 : Step(1461): len = 115126, overlap = 32.5
PHY-3002 : Step(1462): len = 115311, overlap = 31.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000334197
PHY-3002 : Step(1463): len = 116823, overlap = 27
PHY-3002 : Step(1464): len = 117371, overlap = 27
PHY-3002 : Step(1465): len = 117653, overlap = 25.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.559581s wall, 0.390625s user + 0.890625s system = 1.281250s CPU (229.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.953776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000486192
PHY-3002 : Step(1466): len = 121769, overlap = 11
PHY-3002 : Step(1467): len = 121070, overlap = 13.75
PHY-3002 : Step(1468): len = 120364, overlap = 17
PHY-3002 : Step(1469): len = 119795, overlap = 18
PHY-3002 : Step(1470): len = 119524, overlap = 19.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000972384
PHY-3002 : Step(1471): len = 120431, overlap = 19.25
PHY-3002 : Step(1472): len = 120546, overlap = 19.5
PHY-3002 : Step(1473): len = 120584, overlap = 19.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00194477
PHY-3002 : Step(1474): len = 120929, overlap = 19
PHY-3002 : Step(1475): len = 121016, overlap = 19
PHY-3002 : Step(1476): len = 121057, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008710s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (358.8%)

PHY-3001 : Legalized: Len = 123827, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 3.
PHY-3001 : Final: Len = 123963, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 462128, over cnt = 65(0%), over = 70, worst = 2
PHY-1002 : len = 462192, over cnt = 55(0%), over = 57, worst = 2
PHY-1002 : len = 462328, over cnt = 30(0%), over = 32, worst = 2
PHY-1002 : len = 461312, over cnt = 22(0%), over = 24, worst = 2
PHY-1002 : len = 418832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.152120s wall, 0.187500s user + 0.093750s system = 0.281250s CPU (184.9%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 61 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 814 has valid locations, 16 needs to be replaced
PHY-3001 : design contains 896 instances, 768 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9315, tnet num: 1975, tinst num: 896, tnode num: 10197, tedge num: 15456.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1975 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 520 clock pins, and constraint 880 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.254592s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (116.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 126372
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.952980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1477): len = 125854, overlap = 0
PHY-3002 : Step(1478): len = 125843, overlap = 0
PHY-3002 : Step(1479): len = 125870, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003716s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.952980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000171088
PHY-3002 : Step(1480): len = 125737, overlap = 1.25
PHY-3002 : Step(1481): len = 125737, overlap = 1.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000342177
PHY-3002 : Step(1482): len = 125763, overlap = 1.5
PHY-3002 : Step(1483): len = 125763, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000684353
PHY-3002 : Step(1484): len = 125731, overlap = 1.5
PHY-3002 : Step(1485): len = 125731, overlap = 1.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.952980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000116778
PHY-3002 : Step(1486): len = 125746, overlap = 2.5
PHY-3002 : Step(1487): len = 125746, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000233557
PHY-3002 : Step(1488): len = 125785, overlap = 2.25
PHY-3002 : Step(1489): len = 125785, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.181704s wall, 0.000000s user + 0.406250s system = 0.406250s CPU (223.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.952980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000361169
PHY-3002 : Step(1490): len = 126081, overlap = 0.5
PHY-3002 : Step(1491): len = 126081, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008157s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 126159, Over = 0
PHY-3001 : Final: Len = 126159, Over = 0
RUN-1003 : finish command "place -eco" in  3.663100s wall, 1.609375s user + 6.843750s system = 8.453125s CPU (230.8%)

RUN-1004 : used memory is 648 MB, reserved memory is 635 MB, peak memory is 1129 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  33.997522s wall, 21.343750s user + 62.953125s system = 84.296875s CPU (248.0%)

RUN-1004 : used memory is 644 MB, reserved memory is 628 MB, peak memory is 1129 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 705 to 504
PHY-1001 : Pin misalignment score is improved from 504 to 500
PHY-1001 : Pin misalignment score is improved from 500 to 495
PHY-1001 : Pin misalignment score is improved from 495 to 495
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 898 instances
RUN-1001 : 381 mslices, 387 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1977 nets
RUN-1001 : 1434 nets have 2 pins
RUN-1001 : 322 nets have [3 - 5] pins
RUN-1001 : 90 nets have [6 - 10] pins
RUN-1001 : 49 nets have [11 - 20] pins
RUN-1001 : 77 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 461824, over cnt = 69(0%), over = 74, worst = 2
PHY-1002 : len = 461944, over cnt = 54(0%), over = 56, worst = 2
PHY-1002 : len = 461888, over cnt = 35(0%), over = 36, worst = 2
PHY-1002 : len = 461664, over cnt = 25(0%), over = 26, worst = 2
PHY-1002 : len = 427776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.144093s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (119.3%)

PHY-1001 : End global routing;  0.426139s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (110.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.591803s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (100.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 91% nets.
PHY-1002 : len = 667024, over cnt = 100(0%), over = 100, worst = 1
PHY-1001 : End Routed; 11.839994s wall, 12.453125s user + 4.046875s system = 16.500000s CPU (139.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 661320, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End DR Iter 1; 0.227964s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (102.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 660680, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.046973s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (133.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 660696, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 660696
PHY-1001 : End DR Iter 3; 0.031892s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (49.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  15.175612s wall, 15.484375s user + 4.421875s system = 19.906250s CPU (131.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.912014s wall, 16.250000s user + 4.468750s system = 20.718750s CPU (130.2%)

RUN-1004 : used memory is 639 MB, reserved memory is 629 MB, peak memory is 1144 MB
RUN-1002 : start command "report_area -io_info -file test_camera_phy.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1450   out of  19600    7.40%
#reg                  207   out of  19600    1.06%
#le                  1525
  #lut only          1318   out of   1525   86.43%
  #reg only            75   out of   1525    4.92%
  #lut&reg            132   out of   1525    8.66%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db test_camera_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_pr.db" in  1.078360s wall, 1.000000s user + 0.031250s system = 1.031250s CPU (95.6%)

RUN-1004 : used memory is 639 MB, reserved memory is 629 MB, peak memory is 1144 MB
RUN-1002 : start command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 898
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1977, pip num: 30253
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1890 valid insts, and 74572 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file test_camera.bit.
RUN-1003 : finish command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000" in  3.857329s wall, 32.593750s user + 0.421875s system = 33.015625s CPU (855.9%)

RUN-1004 : used memory is 649 MB, reserved memory is 639 MB, peak memory is 1144 MB
RUN-1002 : start command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit" in  1.527591s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (101.3%)

RUN-1004 : used memory is 701 MB, reserved memory is 689 MB, peak memory is 1144 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  9.590905s wall, 0.359375s user + 0.093750s system = 0.453125s CPU (4.7%)

RUN-1004 : used memory is 730 MB, reserved memory is 719 MB, peak memory is 1144 MB
RUN-1003 : finish command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.197786s wall, 2.015625s user + 0.156250s system = 2.171875s CPU (17.8%)

RUN-1004 : used memory is 674 MB, reserved memory is 663 MB, peak memory is 1144 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
RUN-1002 : start command "elaborate -top test_cmera"
HDL-1007 : elaborate module test_cmera in ../src/test_cmera.v(2)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=5,FBCLK_DIV=7,CLKC0_DIV=14,CLKC1_DIV=39,CLKC2_DIV=117,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=14,CLKC1_CPHASE=39,CLKC2_CPHASE=117,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../src/sccb_v1/camera_init.v(1)
HDL-1007 : elaborate module i2c_module in ../src/sccb_v1/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50) in ../src/lcd_sync.v(2)
HDL-1007 : elaborate module cameraReader in ../src/cameraReader.v(1)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../src/test_cmera.v(124)
HDL-1200 : Current top model is test_cmera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraints/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment CSI_D[0]  LOCATION = L16; "
RUN-1002 : start command "set_pin_assignment CSI_D[1]  LOCATION = L14; "
RUN-1002 : start command "set_pin_assignment CSI_D[2]  LOCATION = M14; "
RUN-1002 : start command "set_pin_assignment CSI_D[3]  LOCATION = M16; "
RUN-1002 : start command "set_pin_assignment CSI_D[4]  LOCATION = M15; "
RUN-1002 : start command "set_pin_assignment CSI_D[5]  LOCATION = K15; "
RUN-1002 : start command "set_pin_assignment CSI_D[6]  LOCATION = H16; "
RUN-1002 : start command "set_pin_assignment CSI_D[7]  LOCATION = G16; "
RUN-1002 : start command "set_pin_assignment CSI_PCLK  LOCATION = K12; "
RUN-1002 : start command "set_pin_assignment CSI_XCLK  LOCATION = J12; "
RUN-1002 : start command "set_pin_assignment CSI_HREF  LOCATION = H15; "
RUN-1002 : start command "set_pin_assignment CSI_VSYNC  LOCATION = F15; "
RUN-1002 : start command "set_pin_assignment CSI_PWDN  LOCATION = G14; "
RUN-1002 : start command "set_pin_assignment CSI_RST  LOCATION = E15; "
RUN-1002 : start command "set_pin_assignment CSI_SOIC  LOCATION = D16; "
RUN-1002 : start command "set_pin_assignment CSI_SOID  LOCATION = D14; "
RUN-1002 : start command "set_pin_assignment R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1"
RUN-1002 : start command "set_pin_assignment LCD_HSYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_VSYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_PWM  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment TESTA  LOCATION = A10; "
RUN-1002 : start command "set_pin_assignment TESTB  LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment TESTC  LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment TESTD  LOCATION = C9; "
RUN-1002 : start command "set_pin_assignment TESTE  LOCATION = B6; "
RUN-1002 : start command "set_pin_assignment TESTF  LOCATION = C5; "
RUN-1002 : start command "set_pin_assignment OD[0]  LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment OD[1]  LOCATION = T8; "
RUN-1002 : start command "set_pin_assignment OD[2]  LOCATION = R7; "
RUN-1002 : start command "set_pin_assignment OD[3]  LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment OD[4]  LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment OD[5]  LOCATION = N5; "
RUN-1002 : start command "set_pin_assignment OD[6]  LOCATION = R2; "
RUN-1002 : start command "set_pin_assignment OD[7]  LOCATION = P2; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_cmera"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "cameraReader"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[0]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[0]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[1]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[1]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[2]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[2]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[3]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[3]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[4]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[4]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[5]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[5]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[6]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[6]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[7]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[7]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTA" in ../src/test_cmera.v(26)
SYN-5014 WARNING: the net's pin: pin "TESTA" in ../src/test_cmera.v(26)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTB" in ../src/test_cmera.v(27)
SYN-5014 WARNING: the net's pin: pin "TESTB" in ../src/test_cmera.v(27)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTC" in ../src/test_cmera.v(28)
SYN-5014 WARNING: the net's pin: pin "TESTC" in ../src/test_cmera.v(28)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTD" in ../src/test_cmera.v(29)
SYN-5014 WARNING: the net's pin: pin "TESTD" in ../src/test_cmera.v(29)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTE" in ../src/test_cmera.v(30)
SYN-5014 WARNING: the net's pin: pin "TESTE" in ../src/test_cmera.v(30)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTF" in ../src/test_cmera.v(31)
SYN-5014 WARNING: the net's pin: pin "TESTF" in ../src/test_cmera.v(31)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 63 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_cmera
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model cameraReader
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)
SYN-1011 : Flatten model img_cache
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4490/158 useful/useless nets, 4288/56 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 11 onehot mux instances.
SYN-1020 : Optimized 1096 distributor mux.
SYN-1016 : Merged 3842 instances.
SYN-1015 : Optimize round 1, 5283 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4502/293 useful/useless nets, 4306/2253 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2334 better
SYN-1014 : Optimize round 3
SYN-1032 : 4501/0 useful/useless nets, 4305/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.947774s wall, 1.953125s user + 0.125000s system = 2.078125s CPU (106.7%)

RUN-1004 : used memory is 667 MB, reserved memory is 655 MB, peak memory is 1144 MB
RUN-1002 : start command "report_area -file test_camera_rtl.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Gate Statistics
#Basic gates         3376
  #and               1770
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                222
  #bufif1               1
  #MX21               608
  #FADD                 0
  #DFF                195
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ             258
#MACRO_MULT             1
#MACRO_MUX            639

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |test_cmera |3180   |195    |287    |
+---------------------------------------------+

RUN-1002 : start command "export_db test_camera_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea test_camera_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 61 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "uimg/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5152/8 useful/useless nets, 4700/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4936/0 useful/useless nets, 4484/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7488/0 useful/useless nets, 7070/0 useful/useless insts
SYN-1016 : Merged 2194 instances.
SYN-2501 : Optimize round 1, 4189 better
SYN-2501 : Optimize round 2
SYN-1032 : 5294/0 useful/useless nets, 4876/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7608/13 useful/useless nets, 7190/13 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1273 (3.24), #lev = 18 (4.14)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.45 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6525 instances into 1166 LUTs, name keeping = 25%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "test_cmera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2231/0 useful/useless nets, 1813/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2228/0 useful/useless nets, 1810/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 198 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1160 LUT to BLE ...
SYN-4008 : Packed 1160 LUT and 77 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 49 SEQ (1258 nodes)...
SYN-4005 : Packed 49 SEQ with LUT/SLICE
SYN-4006 : 1045 single LUT's are left
SYN-4006 : 72 single SEQ's are left
SYN-4011 : Packing model "test_cmera" (AL_USER_NORMAL) with 1232/1495 primitive instances ...
RUN-1002 : start command "report_area -file test_camera_gate.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1430   out of  19600    7.30%
#reg                  198   out of  19600    1.01%
#le                  1502
  #lut only          1304   out of   1502   86.82%
  #reg only            72   out of   1502    4.79%
  #lut&reg            126   out of   1502    8.39%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |test_cmera |1502  |1430  |198   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea test_camera_gate.area" in  2.976440s wall, 2.984375s user + 0.093750s system = 3.078125s CPU (103.4%)

RUN-1004 : used memory is 671 MB, reserved memory is 657 MB, peak memory is 1144 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_cmera
RUN-1002 : start command "export_db test_camera_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_gate.db" in  1.112195s wall, 1.062500s user + 0.031250s system = 1.093750s CPU (98.3%)

RUN-1004 : used memory is 671 MB, reserved memory is 657 MB, peak memory is 1144 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (87 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll pll/pll_inst.
SYN-4019 : Net CLK_IN_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net CLK_IN_pad is fbclk of pll pll/pll_inst.
SYN-4024 : Net "CSI_PCLK_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/i2c_write_module/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4025 : Tag rtl::Net CSI_PCLK_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/i2c_write_module/divider2[7] as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/i2c_write_module/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 885 instances
RUN-1001 : 377 mslices, 378 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1964 nets
RUN-1001 : 1442 nets have 2 pins
RUN-1001 : 323 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 73 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 883 instances, 755 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9200, tnet num: 1962, tinst num: 883, tnode num: 10040, tedge num: 15304.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1962 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 502 clock pins, and constraint 838 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.242945s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (109.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 599172
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.953776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1492): len = 453558, overlap = 139.5
PHY-3002 : Step(1493): len = 367737, overlap = 139.5
PHY-3002 : Step(1494): len = 320741, overlap = 139.5
PHY-3002 : Step(1495): len = 279398, overlap = 137.25
PHY-3002 : Step(1496): len = 267781, overlap = 135
PHY-3002 : Step(1497): len = 218878, overlap = 145.5
PHY-3002 : Step(1498): len = 181976, overlap = 159.5
PHY-3002 : Step(1499): len = 174413, overlap = 163.5
PHY-3002 : Step(1500): len = 166454, overlap = 166.25
PHY-3002 : Step(1501): len = 160677, overlap = 173.25
PHY-3002 : Step(1502): len = 155872, overlap = 175
PHY-3002 : Step(1503): len = 149642, overlap = 179.5
PHY-3002 : Step(1504): len = 142431, overlap = 180.5
PHY-3002 : Step(1505): len = 137325, overlap = 187.75
PHY-3002 : Step(1506): len = 133572, overlap = 186.75
PHY-3002 : Step(1507): len = 125747, overlap = 193.25
PHY-3002 : Step(1508): len = 117189, overlap = 193.5
PHY-3002 : Step(1509): len = 114076, overlap = 195.75
PHY-3002 : Step(1510): len = 108919, overlap = 194.5
PHY-3002 : Step(1511): len = 98506.2, overlap = 201.25
PHY-3002 : Step(1512): len = 93950.4, overlap = 201.5
PHY-3002 : Step(1513): len = 91222.7, overlap = 206
PHY-3002 : Step(1514): len = 82020, overlap = 208.5
PHY-3002 : Step(1515): len = 73549.1, overlap = 213.5
PHY-3002 : Step(1516): len = 71481.4, overlap = 212
PHY-3002 : Step(1517): len = 68454.5, overlap = 214.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.09018e-06
PHY-3002 : Step(1518): len = 68185.8, overlap = 212.25
PHY-3002 : Step(1519): len = 69265.7, overlap = 214.5
PHY-3002 : Step(1520): len = 69141.6, overlap = 212
PHY-3002 : Step(1521): len = 69148.3, overlap = 211.75
PHY-3002 : Step(1522): len = 70939.5, overlap = 204.25
PHY-3002 : Step(1523): len = 69596.7, overlap = 203
PHY-3002 : Step(1524): len = 67841.4, overlap = 205
PHY-3002 : Step(1525): len = 65724, overlap = 207
PHY-3002 : Step(1526): len = 59460.9, overlap = 202.75
PHY-3002 : Step(1527): len = 57993.3, overlap = 203
PHY-3002 : Step(1528): len = 56728.1, overlap = 203
PHY-3002 : Step(1529): len = 55504.5, overlap = 205.75
PHY-3002 : Step(1530): len = 54977.2, overlap = 205.5
PHY-3002 : Step(1531): len = 54265.4, overlap = 202.75
PHY-3002 : Step(1532): len = 53153.2, overlap = 202.25
PHY-3002 : Step(1533): len = 52740.7, overlap = 202
PHY-3002 : Step(1534): len = 50507.7, overlap = 197.5
PHY-3002 : Step(1535): len = 49540.5, overlap = 196.75
PHY-3002 : Step(1536): len = 46988.2, overlap = 196.25
PHY-3002 : Step(1537): len = 46305.7, overlap = 196.75
PHY-3002 : Step(1538): len = 44712.2, overlap = 198.25
PHY-3002 : Step(1539): len = 44042.5, overlap = 197.75
PHY-3002 : Step(1540): len = 43202.2, overlap = 198
PHY-3002 : Step(1541): len = 42712.3, overlap = 196.75
PHY-3002 : Step(1542): len = 42522.7, overlap = 196.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.18036e-06
PHY-3002 : Step(1543): len = 47301.9, overlap = 200.25
PHY-3002 : Step(1544): len = 49854, overlap = 195.75
PHY-3002 : Step(1545): len = 49456, overlap = 195.75
PHY-3002 : Step(1546): len = 49295, overlap = 195.5
PHY-3002 : Step(1547): len = 48650.9, overlap = 195.75
PHY-3002 : Step(1548): len = 48794.3, overlap = 196
PHY-3002 : Step(1549): len = 48185.1, overlap = 198.25
PHY-3002 : Step(1550): len = 47553.9, overlap = 193.75
PHY-3002 : Step(1551): len = 47302, overlap = 193.75
PHY-3002 : Step(1552): len = 46595.9, overlap = 193
PHY-3002 : Step(1553): len = 46631.9, overlap = 193
PHY-3002 : Step(1554): len = 46320.5, overlap = 189.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.36072e-06
PHY-3002 : Step(1555): len = 50586.6, overlap = 191.5
PHY-3002 : Step(1556): len = 52805.6, overlap = 184.75
PHY-3002 : Step(1557): len = 52069.1, overlap = 184.75
PHY-3002 : Step(1558): len = 52002.6, overlap = 184.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.72144e-06
PHY-3002 : Step(1559): len = 55142.2, overlap = 184.25
PHY-3002 : Step(1560): len = 59900.9, overlap = 179.75
PHY-3002 : Step(1561): len = 60212.7, overlap = 179.5
PHY-3002 : Step(1562): len = 60624.4, overlap = 172.75
PHY-3002 : Step(1563): len = 62039.2, overlap = 175
PHY-3002 : Step(1564): len = 62988, overlap = 177
PHY-3002 : Step(1565): len = 63560.9, overlap = 181.25
PHY-3002 : Step(1566): len = 63657.6, overlap = 178.75
PHY-3002 : Step(1567): len = 62562.5, overlap = 178.5
PHY-3002 : Step(1568): len = 61459.5, overlap = 176.5
PHY-3002 : Step(1569): len = 61846.3, overlap = 171.5
PHY-3002 : Step(1570): len = 62078.8, overlap = 175
PHY-3002 : Step(1571): len = 62529.8, overlap = 170.25
PHY-3002 : Step(1572): len = 62542.2, overlap = 175.25
PHY-3002 : Step(1573): len = 61920.8, overlap = 178
PHY-3002 : Step(1574): len = 61484.8, overlap = 176
PHY-3002 : Step(1575): len = 61274.8, overlap = 178.25
PHY-3002 : Step(1576): len = 60981.2, overlap = 180.25
PHY-3002 : Step(1577): len = 61206.8, overlap = 181.25
PHY-3002 : Step(1578): len = 61835.2, overlap = 172.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.74429e-05
PHY-3002 : Step(1579): len = 64778.5, overlap = 166
PHY-3002 : Step(1580): len = 68035.5, overlap = 169
PHY-3002 : Step(1581): len = 68758.7, overlap = 161.25
PHY-3002 : Step(1582): len = 69340.8, overlap = 155
PHY-3002 : Step(1583): len = 69558.3, overlap = 153.75
PHY-3002 : Step(1584): len = 69186.1, overlap = 169.75
PHY-3002 : Step(1585): len = 68894.5, overlap = 167.25
PHY-3002 : Step(1586): len = 68206, overlap = 161.75
PHY-3002 : Step(1587): len = 67781.6, overlap = 150.5
PHY-3002 : Step(1588): len = 67909.8, overlap = 161
PHY-3002 : Step(1589): len = 68337.2, overlap = 162
PHY-3002 : Step(1590): len = 68639.4, overlap = 161.25
PHY-3002 : Step(1591): len = 68795.6, overlap = 163.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.48858e-05
PHY-3002 : Step(1592): len = 70547.7, overlap = 163.75
PHY-3002 : Step(1593): len = 72775.5, overlap = 157
PHY-3002 : Step(1594): len = 73989.3, overlap = 152.75
PHY-3002 : Step(1595): len = 74668.3, overlap = 152.75
PHY-3002 : Step(1596): len = 74912.4, overlap = 148.5
PHY-3002 : Step(1597): len = 75077.5, overlap = 157.5
PHY-3002 : Step(1598): len = 75073.5, overlap = 155.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.67553e-05
PHY-3002 : Step(1599): len = 76142.8, overlap = 159.75
PHY-3002 : Step(1600): len = 77896.1, overlap = 159.5
PHY-3002 : Step(1601): len = 78689.9, overlap = 155
PHY-3002 : Step(1602): len = 79509.1, overlap = 158.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000107329
PHY-3002 : Step(1603): len = 80042.8, overlap = 160.75
PHY-3002 : Step(1604): len = 80585.7, overlap = 158.25
PHY-3002 : Step(1605): len = 81832.3, overlap = 153.25
PHY-3002 : Step(1606): len = 82266.8, overlap = 151.75
PHY-3002 : Step(1607): len = 82770.8, overlap = 146.5
PHY-3002 : Step(1608): len = 83616.1, overlap = 142.5
PHY-3002 : Step(1609): len = 84921.3, overlap = 135.25
PHY-3002 : Step(1610): len = 85163.7, overlap = 130.75
PHY-3002 : Step(1611): len = 85254.9, overlap = 123.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000190223
PHY-3002 : Step(1612): len = 85742, overlap = 125.5
PHY-3002 : Step(1613): len = 87008.2, overlap = 129.75
PHY-3002 : Step(1614): len = 88335.5, overlap = 127
PHY-3002 : Step(1615): len = 88403.4, overlap = 124.5
PHY-3002 : Step(1616): len = 88413.8, overlap = 124
PHY-3002 : Step(1617): len = 88571.4, overlap = 123
PHY-3002 : Step(1618): len = 89023.6, overlap = 121
PHY-3002 : Step(1619): len = 89282.3, overlap = 119.5
PHY-3002 : Step(1620): len = 89707.3, overlap = 118.75
PHY-3002 : Step(1621): len = 90484.3, overlap = 115.25
PHY-3002 : Step(1622): len = 91019.3, overlap = 110.75
PHY-3002 : Step(1623): len = 91170.8, overlap = 105.5
PHY-3002 : Step(1624): len = 91368, overlap = 104.75
PHY-3002 : Step(1625): len = 91601.2, overlap = 100.75
PHY-3002 : Step(1626): len = 92527.1, overlap = 102.25
PHY-3002 : Step(1627): len = 92534.6, overlap = 101.5
PHY-3002 : Step(1628): len = 92614.3, overlap = 101.5
PHY-3002 : Step(1629): len = 92881, overlap = 100.5
PHY-3002 : Step(1630): len = 93332.7, overlap = 98
PHY-3002 : Step(1631): len = 93377.1, overlap = 102.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000334856
PHY-3002 : Step(1632): len = 93632.4, overlap = 101.5
PHY-3002 : Step(1633): len = 94373.5, overlap = 103.75
PHY-3002 : Step(1634): len = 95215.9, overlap = 102.5
PHY-3002 : Step(1635): len = 95433.5, overlap = 102.25
PHY-3002 : Step(1636): len = 95611, overlap = 99.75
PHY-3002 : Step(1637): len = 96035.7, overlap = 98.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00041785
PHY-3002 : Step(1638): len = 96151.2, overlap = 98.75
PHY-3002 : Step(1639): len = 96454.5, overlap = 99.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.379739s wall, 0.156250s user + 0.906250s system = 1.062500s CPU (279.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.57554e-06
PHY-3002 : Step(1640): len = 115555, overlap = 54
PHY-3002 : Step(1641): len = 110507, overlap = 53.75
PHY-3002 : Step(1642): len = 106401, overlap = 57.25
PHY-3002 : Step(1643): len = 103501, overlap = 61.75
PHY-3002 : Step(1644): len = 101694, overlap = 62.75
PHY-3002 : Step(1645): len = 99876.9, overlap = 63.25
PHY-3002 : Step(1646): len = 98140.8, overlap = 63.5
PHY-3002 : Step(1647): len = 96310.6, overlap = 61.75
PHY-3002 : Step(1648): len = 94985.8, overlap = 60
PHY-3002 : Step(1649): len = 94460.9, overlap = 60.5
PHY-3002 : Step(1650): len = 93509.4, overlap = 59.5
PHY-3002 : Step(1651): len = 92721.6, overlap = 59.75
PHY-3002 : Step(1652): len = 92053, overlap = 58.5
PHY-3002 : Step(1653): len = 91665.2, overlap = 60.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.11511e-05
PHY-3002 : Step(1654): len = 91329.7, overlap = 60.5
PHY-3002 : Step(1655): len = 91344.2, overlap = 60.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.23021e-05
PHY-3002 : Step(1656): len = 91553.2, overlap = 59.25
PHY-3002 : Step(1657): len = 92394.6, overlap = 58.75
PHY-3002 : Step(1658): len = 93631.1, overlap = 58.5
PHY-3002 : Step(1659): len = 94208.2, overlap = 58
PHY-3002 : Step(1660): len = 94864.6, overlap = 60.75
PHY-3002 : Step(1661): len = 95429.5, overlap = 62.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.46043e-05
PHY-3002 : Step(1662): len = 95915.3, overlap = 63.75
PHY-3002 : Step(1663): len = 96924.8, overlap = 63.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.92086e-05
PHY-3002 : Step(1664): len = 98824.8, overlap = 63
PHY-3002 : Step(1665): len = 103788, overlap = 61.25
PHY-3002 : Step(1666): len = 105418, overlap = 60
PHY-3002 : Step(1667): len = 106922, overlap = 56
PHY-3002 : Step(1668): len = 107819, overlap = 51.5
PHY-3002 : Step(1669): len = 107573, overlap = 51.5
PHY-3002 : Step(1670): len = 107134, overlap = 51.75
PHY-3002 : Step(1671): len = 106904, overlap = 51
PHY-3002 : Step(1672): len = 106633, overlap = 51
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000178417
PHY-3002 : Step(1673): len = 109473, overlap = 46.5
PHY-3002 : Step(1674): len = 110325, overlap = 42
PHY-3002 : Step(1675): len = 110974, overlap = 38
PHY-3002 : Step(1676): len = 111214, overlap = 33.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000356834
PHY-3002 : Step(1677): len = 112777, overlap = 28.5
PHY-3002 : Step(1678): len = 113181, overlap = 25.75
PHY-3002 : Step(1679): len = 113445, overlap = 25.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.35492e-05
PHY-3002 : Step(1680): len = 112275, overlap = 48.25
PHY-3002 : Step(1681): len = 111636, overlap = 46
PHY-3002 : Step(1682): len = 111847, overlap = 44.25
PHY-3002 : Step(1683): len = 111941, overlap = 42
PHY-3002 : Step(1684): len = 111910, overlap = 42.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000167098
PHY-3002 : Step(1685): len = 114425, overlap = 38.5
PHY-3002 : Step(1686): len = 114835, overlap = 34.25
PHY-3002 : Step(1687): len = 115126, overlap = 32.5
PHY-3002 : Step(1688): len = 115311, overlap = 31.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000334197
PHY-3002 : Step(1689): len = 116823, overlap = 27
PHY-3002 : Step(1690): len = 117371, overlap = 27
PHY-3002 : Step(1691): len = 117653, overlap = 25.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.166786s wall, 0.687500s user + 2.171875s system = 2.859375s CPU (245.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.953776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000486192
PHY-3002 : Step(1692): len = 121769, overlap = 11
PHY-3002 : Step(1693): len = 121070, overlap = 13.75
PHY-3002 : Step(1694): len = 120364, overlap = 17
PHY-3002 : Step(1695): len = 119795, overlap = 18
PHY-3002 : Step(1696): len = 119524, overlap = 19.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000972384
PHY-3002 : Step(1697): len = 120431, overlap = 19.25
PHY-3002 : Step(1698): len = 120546, overlap = 19.5
PHY-3002 : Step(1699): len = 120584, overlap = 19.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00194477
PHY-3002 : Step(1700): len = 120929, overlap = 19
PHY-3002 : Step(1701): len = 121016, overlap = 19
PHY-3002 : Step(1702): len = 121057, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010530s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 123827, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 3.
PHY-3001 : Final: Len = 123963, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 462128, over cnt = 65(0%), over = 70, worst = 2
PHY-1002 : len = 462192, over cnt = 55(0%), over = 57, worst = 2
PHY-1002 : len = 462328, over cnt = 30(0%), over = 32, worst = 2
PHY-1002 : len = 461312, over cnt = 22(0%), over = 24, worst = 2
PHY-1002 : len = 418832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.230438s wall, 0.234375s user + 0.171875s system = 0.406250s CPU (176.3%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 61 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 814 has valid locations, 16 needs to be replaced
PHY-3001 : design contains 896 instances, 768 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9315, tnet num: 1975, tinst num: 896, tnode num: 10197, tedge num: 15456.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1975 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 520 clock pins, and constraint 880 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.273329s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (114.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 126372
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.952980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1703): len = 125854, overlap = 0
PHY-3002 : Step(1704): len = 125843, overlap = 0
PHY-3002 : Step(1705): len = 125870, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005118s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.952980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000171088
PHY-3002 : Step(1706): len = 125737, overlap = 1.25
PHY-3002 : Step(1707): len = 125737, overlap = 1.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000342177
PHY-3002 : Step(1708): len = 125763, overlap = 1.5
PHY-3002 : Step(1709): len = 125763, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000684353
PHY-3002 : Step(1710): len = 125731, overlap = 1.5
PHY-3002 : Step(1711): len = 125731, overlap = 1.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.952980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000116778
PHY-3002 : Step(1712): len = 125746, overlap = 2.5
PHY-3002 : Step(1713): len = 125746, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000233557
PHY-3002 : Step(1714): len = 125785, overlap = 2.25
PHY-3002 : Step(1715): len = 125785, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035230s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (221.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.952980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000361169
PHY-3002 : Step(1716): len = 126081, overlap = 0.5
PHY-3002 : Step(1717): len = 126081, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006225s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 126159, Over = 0
PHY-3001 : Final: Len = 126159, Over = 0
RUN-1003 : finish command "place -eco" in  3.329074s wall, 1.796875s user + 5.875000s system = 7.671875s CPU (230.5%)

RUN-1004 : used memory is 671 MB, reserved memory is 657 MB, peak memory is 1144 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  42.382220s wall, 24.125000s user + 82.062500s system = 106.187500s CPU (250.5%)

RUN-1004 : used memory is 670 MB, reserved memory is 655 MB, peak memory is 1144 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 705 to 504
PHY-1001 : Pin misalignment score is improved from 504 to 500
PHY-1001 : Pin misalignment score is improved from 500 to 495
PHY-1001 : Pin misalignment score is improved from 495 to 495
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 898 instances
RUN-1001 : 381 mslices, 387 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1977 nets
RUN-1001 : 1434 nets have 2 pins
RUN-1001 : 322 nets have [3 - 5] pins
RUN-1001 : 90 nets have [6 - 10] pins
RUN-1001 : 49 nets have [11 - 20] pins
RUN-1001 : 77 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 461824, over cnt = 69(0%), over = 74, worst = 2
PHY-1002 : len = 461944, over cnt = 54(0%), over = 56, worst = 2
PHY-1002 : len = 461888, over cnt = 35(0%), over = 36, worst = 2
PHY-1002 : len = 461664, over cnt = 25(0%), over = 26, worst = 2
PHY-1002 : len = 427776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.168857s wall, 0.234375s user + 0.109375s system = 0.343750s CPU (203.6%)

PHY-1001 : End global routing;  0.476799s wall, 0.578125s user + 0.109375s system = 0.687500s CPU (144.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.760298s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (100.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 91% nets.
PHY-1002 : len = 667024, over cnt = 100(0%), over = 100, worst = 1
PHY-1001 : End Routed; 12.728906s wall, 13.000000s user + 4.343750s system = 17.343750s CPU (136.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 661320, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End DR Iter 1; 0.195468s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (103.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 660680, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.046150s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (135.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 660696, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 660696
PHY-1001 : End DR Iter 3; 0.034095s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (91.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  16.301665s wall, 16.265625s user + 4.734375s system = 21.000000s CPU (128.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  17.176323s wall, 17.265625s user + 4.875000s system = 22.140625s CPU (128.9%)

RUN-1004 : used memory is 692 MB, reserved memory is 679 MB, peak memory is 1175 MB
RUN-1002 : start command "report_area -io_info -file test_camera_phy.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1450   out of  19600    7.40%
#reg                  207   out of  19600    1.06%
#le                  1525
  #lut only          1318   out of   1525   86.43%
  #reg only            75   out of   1525    4.92%
  #lut&reg            132   out of   1525    8.66%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db test_camera_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_pr.db" in  1.005215s wall, 0.875000s user + 0.093750s system = 0.968750s CPU (96.4%)

RUN-1004 : used memory is 692 MB, reserved memory is 679 MB, peak memory is 1175 MB
RUN-1002 : start command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 898
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1977, pip num: 30253
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1890 valid insts, and 74572 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file test_camera.bit.
RUN-1003 : finish command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000" in  3.726153s wall, 32.312500s user + 0.453125s system = 32.765625s CPU (879.3%)

RUN-1004 : used memory is 695 MB, reserved memory is 680 MB, peak memory is 1175 MB
RUN-1002 : start command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit" in  1.674924s wall, 1.625000s user + 0.046875s system = 1.671875s CPU (99.8%)

RUN-1004 : used memory is 721 MB, reserved memory is 708 MB, peak memory is 1175 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
RUN-1002 : start command "elaborate -top test_cmera"
HDL-1007 : elaborate module test_cmera in ../src/test_cmera.v(2)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=5,FBCLK_DIV=7,CLKC0_DIV=14,CLKC1_DIV=39,CLKC2_DIV=117,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=14,CLKC1_CPHASE=39,CLKC2_CPHASE=117,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../src/sccb_v1/camera_init.v(1)
HDL-1007 : elaborate module i2c_module in ../src/sccb_v1/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50) in ../src/lcd_sync.v(2)
HDL-1007 : elaborate module cameraReader in ../src/cameraReader.v(1)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../src/test_cmera.v(124)
HDL-1200 : Current top model is test_cmera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraints/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment CSI_D[0]  LOCATION = L16; "
RUN-1002 : start command "set_pin_assignment CSI_D[1]  LOCATION = L14; "
RUN-1002 : start command "set_pin_assignment CSI_D[2]  LOCATION = M14; "
RUN-1002 : start command "set_pin_assignment CSI_D[3]  LOCATION = M16; "
RUN-1002 : start command "set_pin_assignment CSI_D[4]  LOCATION = M15; "
RUN-1002 : start command "set_pin_assignment CSI_D[5]  LOCATION = K15; "
RUN-1002 : start command "set_pin_assignment CSI_D[6]  LOCATION = H16; "
RUN-1002 : start command "set_pin_assignment CSI_D[7]  LOCATION = G16; "
RUN-1002 : start command "set_pin_assignment CSI_PCLK  LOCATION = K12; "
RUN-1002 : start command "set_pin_assignment CSI_XCLK  LOCATION = J12; "
RUN-1002 : start command "set_pin_assignment CSI_HREF  LOCATION = H15; "
RUN-1002 : start command "set_pin_assignment CSI_VSYNC  LOCATION = F15; "
RUN-1002 : start command "set_pin_assignment CSI_PWDN  LOCATION = G14; "
RUN-1002 : start command "set_pin_assignment CSI_RST  LOCATION = E15; "
RUN-1002 : start command "set_pin_assignment CSI_SOIC  LOCATION = D16; "
RUN-1002 : start command "set_pin_assignment CSI_SOID  LOCATION = D14; "
RUN-1002 : start command "set_pin_assignment R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1"
RUN-1002 : start command "set_pin_assignment LCD_HSYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_VSYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_PWM  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment TESTA  LOCATION = A10; "
RUN-1002 : start command "set_pin_assignment TESTB  LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment TESTC  LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment TESTD  LOCATION = C9; "
RUN-1002 : start command "set_pin_assignment TESTE  LOCATION = B6; "
RUN-1002 : start command "set_pin_assignment TESTF  LOCATION = C5; "
RUN-1002 : start command "set_pin_assignment OD[0]  LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment OD[1]  LOCATION = T8; "
RUN-1002 : start command "set_pin_assignment OD[2]  LOCATION = R7; "
RUN-1002 : start command "set_pin_assignment OD[3]  LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment OD[4]  LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment OD[5]  LOCATION = N5; "
RUN-1002 : start command "set_pin_assignment OD[6]  LOCATION = R2; "
RUN-1002 : start command "set_pin_assignment OD[7]  LOCATION = P2; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_cmera"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "cameraReader"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[0]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[0]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[1]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[1]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[2]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[2]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[3]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[3]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[4]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[4]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[5]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[5]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[6]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[6]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[7]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[7]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTA" in ../src/test_cmera.v(26)
SYN-5014 WARNING: the net's pin: pin "TESTA" in ../src/test_cmera.v(26)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTB" in ../src/test_cmera.v(27)
SYN-5014 WARNING: the net's pin: pin "TESTB" in ../src/test_cmera.v(27)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTC" in ../src/test_cmera.v(28)
SYN-5014 WARNING: the net's pin: pin "TESTC" in ../src/test_cmera.v(28)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTD" in ../src/test_cmera.v(29)
SYN-5014 WARNING: the net's pin: pin "TESTD" in ../src/test_cmera.v(29)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTE" in ../src/test_cmera.v(30)
SYN-5014 WARNING: the net's pin: pin "TESTE" in ../src/test_cmera.v(30)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTF" in ../src/test_cmera.v(31)
SYN-5014 WARNING: the net's pin: pin "TESTF" in ../src/test_cmera.v(31)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 63 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_cmera
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model cameraReader
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)
SYN-1011 : Flatten model img_cache
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4506/158 useful/useless nets, 4304/56 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 11 onehot mux instances.
SYN-1020 : Optimized 1108 distributor mux.
SYN-1016 : Merged 3872 instances.
SYN-1015 : Optimize round 1, 5325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4509/293 useful/useless nets, 4313/2265 useful/useless insts
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  9.766060s wall, 2.500000s user + 0.265625s system = 2.765625s CPU (28.3%)

RUN-1004 : used memory is 747 MB, reserved memory is 736 MB, peak memory is 1175 MB
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2346 better
SYN-1014 : Optimize round 3
SYN-1032 : 4508/0 useful/useless nets, 4312/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.504081s wall, 4.921875s user + 0.375000s system = 5.296875s CPU (42.4%)

RUN-1004 : used memory is 695 MB, reserved memory is 683 MB, peak memory is 1175 MB
GUI-1001 : Download success!
RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |test_cmera |3192   |195    |287    |
+---------------------------------------------+

RUN-1002 : start command "export_db test_camera_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea test_camera_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 61 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "uimg/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5159/8 useful/useless nets, 4707/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4943/0 useful/useless nets, 4491/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7495/0 useful/useless nets, 7077/0 useful/useless insts
SYN-1016 : Merged 2194 instances.
SYN-2501 : Optimize round 1, 4189 better
SYN-2501 : Optimize round 2
SYN-1032 : 5301/0 useful/useless nets, 4883/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7615/13 useful/useless nets, 7197/13 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1266 (3.23), #lev = 18 (4.21)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.41 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6532 instances into 1157 LUTs, name keeping = 27%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "test_cmera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2222/0 useful/useless nets, 1804/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2219/0 useful/useless nets, 1801/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 198 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1151 LUT to BLE ...
SYN-4008 : Packed 1151 LUT and 77 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 50 SEQ (1246 nodes)...
SYN-4005 : Packed 50 SEQ with LUT/SLICE
SYN-4006 : 1036 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "test_cmera" (AL_USER_NORMAL) with 1222/1485 primitive instances ...
RUN-1002 : start command "report_area -file test_camera_gate.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1421   out of  19600    7.25%
#reg                  198   out of  19600    1.01%
#le                  1492
  #lut only          1294   out of   1492   86.73%
  #reg only            71   out of   1492    4.76%
  #lut&reg            127   out of   1492    8.51%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |test_cmera |1492  |1421  |198   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea test_camera_gate.area" in  2.529234s wall, 2.562500s user + 0.078125s system = 2.640625s CPU (104.4%)

RUN-1004 : used memory is 696 MB, reserved memory is 683 MB, peak memory is 1175 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_cmera
RUN-1002 : start command "export_db test_camera_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_gate.db" in  1.009473s wall, 0.875000s user + 0.078125s system = 0.953125s CPU (94.4%)

RUN-1004 : used memory is 696 MB, reserved memory is 683 MB, peak memory is 1175 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (87 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll pll/pll_inst.
SYN-4019 : Net CLK_IN_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net CLK_IN_pad is fbclk of pll pll/pll_inst.
SYN-4024 : Net "CSI_PCLK_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/i2c_write_module/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4025 : Tag rtl::Net CSI_PCLK_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/i2c_write_module/divider2[7] as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/i2c_write_module/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 880 instances
RUN-1001 : 375 mslices, 375 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1955 nets
RUN-1001 : 1420 nets have 2 pins
RUN-1001 : 328 nets have [3 - 5] pins
RUN-1001 : 92 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 878 instances, 750 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9100, tnet num: 1953, tinst num: 878, tnode num: 9945, tedge num: 15120.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1953 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 506 clock pins, and constraint 843 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.213231s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (124.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 608781
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1718): len = 461819, overlap = 139.5
PHY-3002 : Step(1719): len = 366765, overlap = 137.25
PHY-3002 : Step(1720): len = 322409, overlap = 137.25
PHY-3002 : Step(1721): len = 285948, overlap = 139.5
PHY-3002 : Step(1722): len = 256038, overlap = 139.5
PHY-3002 : Step(1723): len = 227028, overlap = 139.75
PHY-3002 : Step(1724): len = 205978, overlap = 146.75
PHY-3002 : Step(1725): len = 186543, overlap = 151.5
PHY-3002 : Step(1726): len = 168463, overlap = 162.75
PHY-3002 : Step(1727): len = 151966, overlap = 171.5
PHY-3002 : Step(1728): len = 137209, overlap = 181.5
PHY-3002 : Step(1729): len = 122813, overlap = 186.75
PHY-3002 : Step(1730): len = 109819, overlap = 193.25
PHY-3002 : Step(1731): len = 96909.6, overlap = 200.75
PHY-3002 : Step(1732): len = 83871.3, overlap = 206.5
PHY-3002 : Step(1733): len = 77074.7, overlap = 203.75
PHY-3002 : Step(1734): len = 66349.2, overlap = 206.5
PHY-3002 : Step(1735): len = 58120.7, overlap = 206.25
PHY-3002 : Step(1736): len = 54732, overlap = 208.5
PHY-3002 : Step(1737): len = 48783, overlap = 209.25
PHY-3002 : Step(1738): len = 43488.3, overlap = 212.75
PHY-3002 : Step(1739): len = 41690.6, overlap = 215.5
PHY-3002 : Step(1740): len = 38213, overlap = 218.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.20279e-06
PHY-3002 : Step(1741): len = 42281.7, overlap = 219.25
PHY-3002 : Step(1742): len = 52525.5, overlap = 219.25
PHY-3002 : Step(1743): len = 49656.1, overlap = 217
PHY-3002 : Step(1744): len = 50274.3, overlap = 213
PHY-3002 : Step(1745): len = 51309.3, overlap = 208
PHY-3002 : Step(1746): len = 50354.7, overlap = 209
PHY-3002 : Step(1747): len = 48811.4, overlap = 197.75
PHY-3002 : Step(1748): len = 47024.2, overlap = 194
PHY-3002 : Step(1749): len = 45603.5, overlap = 195
PHY-3002 : Step(1750): len = 44292.5, overlap = 197.25
PHY-3002 : Step(1751): len = 43189.1, overlap = 195.75
PHY-3002 : Step(1752): len = 43620.9, overlap = 195
PHY-3002 : Step(1753): len = 44745.8, overlap = 190
PHY-3002 : Step(1754): len = 43844, overlap = 189
PHY-3002 : Step(1755): len = 43653.1, overlap = 196.25
PHY-3002 : Step(1756): len = 42953.8, overlap = 198.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.40559e-06
PHY-3002 : Step(1757): len = 46426.4, overlap = 184
PHY-3002 : Step(1758): len = 48784.4, overlap = 175.25
PHY-3002 : Step(1759): len = 48962.4, overlap = 171.25
PHY-3002 : Step(1760): len = 49152.4, overlap = 170.25
PHY-3002 : Step(1761): len = 48383.5, overlap = 171
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.81118e-06
PHY-3002 : Step(1762): len = 52715.8, overlap = 189.75
PHY-3002 : Step(1763): len = 55014, overlap = 187.75
PHY-3002 : Step(1764): len = 55857.7, overlap = 197
PHY-3002 : Step(1765): len = 54908.2, overlap = 196.75
PHY-3002 : Step(1766): len = 53891.6, overlap = 192
PHY-3002 : Step(1767): len = 53665.7, overlap = 185
PHY-3002 : Step(1768): len = 54770.3, overlap = 178.5
PHY-3002 : Step(1769): len = 54889.9, overlap = 180.25
PHY-3002 : Step(1770): len = 54258, overlap = 176.5
PHY-3002 : Step(1771): len = 53725.4, overlap = 178.5
PHY-3002 : Step(1772): len = 53841.7, overlap = 176.5
PHY-3002 : Step(1773): len = 54325.5, overlap = 183.25
PHY-3002 : Step(1774): len = 54311.5, overlap = 183.5
PHY-3002 : Step(1775): len = 54368.9, overlap = 181.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.62235e-06
PHY-3002 : Step(1776): len = 58240.7, overlap = 174.25
PHY-3002 : Step(1777): len = 61677.7, overlap = 184.5
PHY-3002 : Step(1778): len = 63185.9, overlap = 181.5
PHY-3002 : Step(1779): len = 63055.2, overlap = 173.25
PHY-3002 : Step(1780): len = 63171.7, overlap = 175.5
PHY-3002 : Step(1781): len = 63292.3, overlap = 179.25
PHY-3002 : Step(1782): len = 63239.3, overlap = 177.5
PHY-3002 : Step(1783): len = 63470.2, overlap = 175.75
PHY-3002 : Step(1784): len = 63352.3, overlap = 172.75
PHY-3002 : Step(1785): len = 62952, overlap = 157.25
PHY-3002 : Step(1786): len = 63413.2, overlap = 167
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.89547e-05
PHY-3002 : Step(1787): len = 66213.8, overlap = 151.75
PHY-3002 : Step(1788): len = 67464.9, overlap = 157.25
PHY-3002 : Step(1789): len = 68264, overlap = 156.25
PHY-3002 : Step(1790): len = 69003.8, overlap = 161.75
PHY-3002 : Step(1791): len = 69532.9, overlap = 166.5
PHY-3002 : Step(1792): len = 70189.6, overlap = 162.75
PHY-3002 : Step(1793): len = 70391.3, overlap = 157.25
PHY-3002 : Step(1794): len = 70419.9, overlap = 150.5
PHY-3002 : Step(1795): len = 70296.1, overlap = 152
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.79095e-05
PHY-3002 : Step(1796): len = 72191.1, overlap = 156.5
PHY-3002 : Step(1797): len = 74315.5, overlap = 152
PHY-3002 : Step(1798): len = 74358.9, overlap = 152
PHY-3002 : Step(1799): len = 74418.7, overlap = 154
PHY-3002 : Step(1800): len = 75113.5, overlap = 153.5
PHY-3002 : Step(1801): len = 76192.3, overlap = 157.75
PHY-3002 : Step(1802): len = 76470.9, overlap = 157.75
PHY-3002 : Step(1803): len = 76218.1, overlap = 160
PHY-3002 : Step(1804): len = 75979.5, overlap = 160
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 7.215e-05
PHY-3002 : Step(1805): len = 77366.6, overlap = 160
PHY-3002 : Step(1806): len = 78463.5, overlap = 157.5
PHY-3002 : Step(1807): len = 79581.6, overlap = 155
PHY-3002 : Step(1808): len = 79855, overlap = 157.25
PHY-3002 : Step(1809): len = 80121, overlap = 152.75
PHY-3002 : Step(1810): len = 80590.3, overlap = 152.75
PHY-3002 : Step(1811): len = 81083.1, overlap = 154.5
PHY-3002 : Step(1812): len = 81404.1, overlap = 145.25
PHY-3002 : Step(1813): len = 81244.3, overlap = 143
PHY-3002 : Step(1814): len = 80656.1, overlap = 138.25
PHY-3002 : Step(1815): len = 80739.2, overlap = 138
PHY-3002 : Step(1816): len = 80918.2, overlap = 130.75
PHY-3002 : Step(1817): len = 80903.3, overlap = 134.5
PHY-3002 : Step(1818): len = 80980.8, overlap = 134.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0001443
PHY-3002 : Step(1819): len = 81251.1, overlap = 130
PHY-3002 : Step(1820): len = 82048.8, overlap = 130
PHY-3002 : Step(1821): len = 82541.5, overlap = 130
PHY-3002 : Step(1822): len = 82245.1, overlap = 129.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00023133
PHY-3002 : Step(1823): len = 82577, overlap = 134
PHY-3002 : Step(1824): len = 83637.3, overlap = 134
PHY-3002 : Step(1825): len = 85119.9, overlap = 128.5
PHY-3002 : Step(1826): len = 85394.7, overlap = 130.5
PHY-3002 : Step(1827): len = 85382.6, overlap = 130.5
PHY-3002 : Step(1828): len = 85916.9, overlap = 130.5
PHY-3002 : Step(1829): len = 86852.3, overlap = 130.25
PHY-3002 : Step(1830): len = 86970.4, overlap = 130.25
PHY-3002 : Step(1831): len = 87459.5, overlap = 130
PHY-3002 : Step(1832): len = 87811.4, overlap = 132
PHY-3002 : Step(1833): len = 88159.4, overlap = 129.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000354752
PHY-3002 : Step(1834): len = 88334.5, overlap = 129.5
PHY-3002 : Step(1835): len = 88951.5, overlap = 129
PHY-3002 : Step(1836): len = 89761.5, overlap = 128
PHY-3002 : Step(1837): len = 90296.2, overlap = 136.25
PHY-3002 : Step(1838): len = 90325.9, overlap = 133.25
PHY-3002 : Step(1839): len = 90521.2, overlap = 132
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000399511
PHY-3002 : Step(1840): len = 90571.3, overlap = 131.5
PHY-3002 : Step(1841): len = 91254.4, overlap = 124
PHY-3002 : Step(1842): len = 92560.5, overlap = 117.25
PHY-3002 : Step(1843): len = 92535.3, overlap = 120.75
PHY-3002 : Step(1844): len = 92466.8, overlap = 120.25
PHY-3002 : Step(1845): len = 92495.5, overlap = 119.75
PHY-3002 : Step(1846): len = 92782.2, overlap = 122.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000435765
PHY-3002 : Step(1847): len = 92870.5, overlap = 117.75
PHY-3002 : Step(1848): len = 93243.6, overlap = 116.25
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000504464
PHY-3002 : Step(1849): len = 93317.6, overlap = 116.25
PHY-3002 : Step(1850): len = 93571.2, overlap = 116
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.000512958
PHY-3002 : Step(1851): len = 93631.2, overlap = 115.75
PHY-3002 : Step(1852): len = 93824, overlap = 114.5
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.000525364
PHY-3002 : Step(1853): len = 93910.1, overlap = 113.75
PHY-3002 : Step(1854): len = 94126.2, overlap = 113.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.114893s wall, 0.015625s user + 0.171875s system = 0.187500s CPU (163.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.46205e-06
PHY-3002 : Step(1855): len = 108376, overlap = 66.75
PHY-3002 : Step(1856): len = 105442, overlap = 76
PHY-3002 : Step(1857): len = 104773, overlap = 77.5
PHY-3002 : Step(1858): len = 103279, overlap = 78.5
PHY-3002 : Step(1859): len = 102949, overlap = 78.25
PHY-3002 : Step(1860): len = 101853, overlap = 78.5
PHY-3002 : Step(1861): len = 101830, overlap = 76.75
PHY-3002 : Step(1862): len = 101185, overlap = 76
PHY-3002 : Step(1863): len = 100953, overlap = 76.25
PHY-3002 : Step(1864): len = 100435, overlap = 76.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.9241e-06
PHY-3002 : Step(1865): len = 99652.2, overlap = 76.25
PHY-3002 : Step(1866): len = 99542.2, overlap = 75.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.38482e-05
PHY-3002 : Step(1867): len = 99628.8, overlap = 75.5
PHY-3002 : Step(1868): len = 100254, overlap = 75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.76964e-05
PHY-3002 : Step(1869): len = 99850.8, overlap = 75
PHY-3002 : Step(1870): len = 101380, overlap = 70.5
PHY-3002 : Step(1871): len = 101020, overlap = 68.25
PHY-3002 : Step(1872): len = 101187, overlap = 69.75
PHY-3002 : Step(1873): len = 101544, overlap = 70.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.53928e-05
PHY-3002 : Step(1874): len = 101389, overlap = 71.25
PHY-3002 : Step(1875): len = 102411, overlap = 72.75
PHY-3002 : Step(1876): len = 103264, overlap = 73.25
PHY-3002 : Step(1877): len = 103083, overlap = 73.25
PHY-3002 : Step(1878): len = 103478, overlap = 72.75
PHY-3002 : Step(1879): len = 103711, overlap = 73
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000110786
PHY-3002 : Step(1880): len = 105173, overlap = 71.75
PHY-3002 : Step(1881): len = 107115, overlap = 67.75
PHY-3002 : Step(1882): len = 109514, overlap = 63.5
PHY-3002 : Step(1883): len = 112175, overlap = 54
PHY-3002 : Step(1884): len = 113121, overlap = 48.75
PHY-3002 : Step(1885): len = 113785, overlap = 45.75
PHY-3002 : Step(1886): len = 113998, overlap = 44.25
PHY-3002 : Step(1887): len = 114150, overlap = 45.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000221571
PHY-3002 : Step(1888): len = 116778, overlap = 37.25
PHY-3002 : Step(1889): len = 118112, overlap = 33.5
PHY-3002 : Step(1890): len = 118800, overlap = 30.5
PHY-3002 : Step(1891): len = 118717, overlap = 30.25
PHY-3002 : Step(1892): len = 117704, overlap = 34.75
PHY-3002 : Step(1893): len = 116890, overlap = 37
PHY-3002 : Step(1894): len = 117220, overlap = 37.5
PHY-3002 : Step(1895): len = 117567, overlap = 36.5
PHY-3002 : Step(1896): len = 117681, overlap = 37
PHY-3002 : Step(1897): len = 117148, overlap = 37.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000443142
PHY-3002 : Step(1898): len = 118787, overlap = 35
PHY-3002 : Step(1899): len = 118856, overlap = 34.25
PHY-3002 : Step(1900): len = 118873, overlap = 33.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000886285
PHY-3002 : Step(1901): len = 119665, overlap = 31
PHY-3002 : Step(1902): len = 119831, overlap = 30.25
PHY-3002 : Step(1903): len = 119831, overlap = 30.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000101011
PHY-3002 : Step(1904): len = 119216, overlap = 45.25
PHY-3002 : Step(1905): len = 119598, overlap = 44
PHY-3002 : Step(1906): len = 120384, overlap = 43.25
PHY-3002 : Step(1907): len = 120630, overlap = 41.5
PHY-3002 : Step(1908): len = 120488, overlap = 42.25
PHY-3002 : Step(1909): len = 119995, overlap = 42.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000202022
PHY-3002 : Step(1910): len = 122277, overlap = 38.25
PHY-3002 : Step(1911): len = 122967, overlap = 34
PHY-3002 : Step(1912): len = 123153, overlap = 33
PHY-3002 : Step(1913): len = 122976, overlap = 34.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000404043
PHY-3002 : Step(1914): len = 124715, overlap = 30.5
PHY-3002 : Step(1915): len = 125355, overlap = 28.5
PHY-3002 : Step(1916): len = 125605, overlap = 27.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.241726s wall, 0.687500s user + 2.078125s system = 2.765625s CPU (222.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000493889
PHY-3002 : Step(1917): len = 130082, overlap = 11.25
PHY-3002 : Step(1918): len = 128829, overlap = 14.5
PHY-3002 : Step(1919): len = 127907, overlap = 16.25
PHY-3002 : Step(1920): len = 127009, overlap = 19.5
PHY-3002 : Step(1921): len = 126627, overlap = 20.5
PHY-3002 : Step(1922): len = 126564, overlap = 23.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000983683
PHY-3002 : Step(1923): len = 127513, overlap = 21.25
PHY-3002 : Step(1924): len = 127603, overlap = 20
PHY-3002 : Step(1925): len = 127700, overlap = 19.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00196737
PHY-3002 : Step(1926): len = 128184, overlap = 17
PHY-3002 : Step(1927): len = 128261, overlap = 17.25
PHY-3002 : Step(1928): len = 128292, overlap = 17
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008813s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (354.6%)

PHY-3001 : Legalized: Len = 131195, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 0.
PHY-3001 : Final: Len = 131245, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 450896, over cnt = 62(0%), over = 69, worst = 2
PHY-1002 : len = 451176, over cnt = 39(0%), over = 42, worst = 2
PHY-1002 : len = 450888, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 449968, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 431176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.136426s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (160.3%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 61 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 810 has valid locations, 9 needs to be replaced
PHY-3001 : design contains 885 instances, 757 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9155, tnet num: 1960, tinst num: 885, tnode num: 10006, tedge num: 15188.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1960 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 512 clock pins, and constraint 849 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.246494s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (114.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 134021
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.953653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1929): len = 133559, overlap = 0
PHY-3002 : Step(1930): len = 133559, overlap = 0
PHY-3002 : Step(1931): len = 133249, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003928s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1932): len = 133121, overlap = 0
PHY-3002 : Step(1933): len = 133121, overlap = 0
PHY-3002 : Step(1934): len = 133003, overlap = 0
PHY-3002 : Step(1935): len = 133003, overlap = 0
PHY-3002 : Step(1936): len = 132967, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000977237
PHY-3002 : Step(1937): len = 133017, overlap = 0.25
PHY-3002 : Step(1938): len = 133017, overlap = 0.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00195447
PHY-3002 : Step(1939): len = 132981, overlap = 0
PHY-3002 : Step(1940): len = 132981, overlap = 0
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00387141
PHY-3002 : Step(1941): len = 132990, overlap = 0
PHY-3002 : Step(1942): len = 132990, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.086692s wall, 0.078125s user + 0.125000s system = 0.203125s CPU (234.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000933387
PHY-3002 : Step(1943): len = 132979, overlap = 0
PHY-3002 : Step(1944): len = 132979, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006449s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 133012, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 133058, Over = 0
RUN-1003 : finish command "place -eco" in  2.853057s wall, 2.015625s user + 4.750000s system = 6.765625s CPU (237.1%)

RUN-1004 : used memory is 696 MB, reserved memory is 682 MB, peak memory is 1175 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  34.450524s wall, 26.437500s user + 61.078125s system = 87.515625s CPU (254.0%)

RUN-1004 : used memory is 696 MB, reserved memory is 682 MB, peak memory is 1175 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 688 to 482
PHY-1001 : Pin misalignment score is improved from 482 to 466
PHY-1001 : Pin misalignment score is improved from 466 to 464
PHY-1001 : Pin misalignment score is improved from 464 to 464
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 887 instances
RUN-1001 : 382 mslices, 375 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1962 nets
RUN-1001 : 1412 nets have 2 pins
RUN-1001 : 327 nets have [3 - 5] pins
RUN-1001 : 102 nets have [6 - 10] pins
RUN-1001 : 47 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 448912, over cnt = 62(0%), over = 69, worst = 2
PHY-1002 : len = 449192, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 449232, over cnt = 29(0%), over = 32, worst = 2
PHY-1002 : len = 447352, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 433640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.166868s wall, 0.187500s user + 0.156250s system = 0.343750s CPU (206.0%)

PHY-1001 : End global routing;  0.369876s wall, 0.390625s user + 0.171875s system = 0.562500s CPU (152.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq_placeOpt_1
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.673466s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 643416, over cnt = 88(0%), over = 88, worst = 1
PHY-1001 : End Routed; 13.253064s wall, 13.859375s user + 4.234375s system = 18.093750s CPU (136.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 641024, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : End DR Iter 1; 0.118573s wall, 0.109375s user + 0.078125s system = 0.187500s CPU (158.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 640664, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.091045s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (103.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 640488, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.038156s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (204.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 640536, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 640536
PHY-1001 : End DR Iter 4; 0.032400s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (144.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq_placeOpt_1
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  16.837833s wall, 17.203125s user + 4.671875s system = 21.875000s CPU (129.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  17.526808s wall, 17.937500s user + 4.843750s system = 22.781250s CPU (130.0%)

RUN-1004 : used memory is 723 MB, reserved memory is 710 MB, peak memory is 1209 MB
RUN-1002 : start command "report_area -io_info -file test_camera_phy.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1435   out of  19600    7.32%
#reg                  198   out of  19600    1.01%
#le                  1506
  #lut only          1308   out of   1506   86.85%
  #reg only            71   out of   1506    4.71%
  #lut&reg            127   out of   1506    8.43%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db test_camera_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_pr.db" in  1.090255s wall, 1.015625s user + 0.031250s system = 1.046875s CPU (96.0%)

RUN-1004 : used memory is 723 MB, reserved memory is 710 MB, peak memory is 1209 MB
RUN-1002 : start command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 887
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1962, pip num: 29358
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1835 valid insts, and 72572 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file test_camera.bit.
RUN-1003 : finish command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000" in  3.757171s wall, 31.562500s user + 0.484375s system = 32.046875s CPU (853.0%)

RUN-1004 : used memory is 725 MB, reserved memory is 712 MB, peak memory is 1209 MB
RUN-1002 : start command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit" in  1.745018s wall, 1.703125s user + 0.046875s system = 1.750000s CPU (100.3%)

RUN-1004 : used memory is 756 MB, reserved memory is 744 MB, peak memory is 1209 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  9.549204s wall, 0.250000s user + 0.093750s system = 0.343750s CPU (3.6%)

RUN-1004 : used memory is 784 MB, reserved memory is 775 MB, peak memory is 1209 MB
RUN-1003 : finish command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.385600s wall, 2.078125s user + 0.171875s system = 2.250000s CPU (18.2%)

RUN-1004 : used memory is 728 MB, reserved memory is 717 MB, peak memory is 1209 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
RUN-1002 : start command "elaborate -top test_cmera"
HDL-1007 : elaborate module test_cmera in ../src/test_cmera.v(2)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=5,FBCLK_DIV=7,CLKC0_DIV=14,CLKC1_DIV=39,CLKC2_DIV=117,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=14,CLKC1_CPHASE=39,CLKC2_CPHASE=117,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../src/sccb_v1/camera_init.v(1)
HDL-1007 : elaborate module i2c_module in ../src/sccb_v1/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50) in ../src/lcd_sync.v(2)
HDL-1007 : elaborate module cameraReader in ../src/cameraReader.v(1)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../src/test_cmera.v(124)
HDL-1200 : Current top model is test_cmera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraints/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment CSI_D[0]  LOCATION = L16; "
RUN-1002 : start command "set_pin_assignment CSI_D[1]  LOCATION = L14; "
RUN-1002 : start command "set_pin_assignment CSI_D[2]  LOCATION = M14; "
RUN-1002 : start command "set_pin_assignment CSI_D[3]  LOCATION = M16; "
RUN-1002 : start command "set_pin_assignment CSI_D[4]  LOCATION = M15; "
RUN-1002 : start command "set_pin_assignment CSI_D[5]  LOCATION = K15; "
RUN-1002 : start command "set_pin_assignment CSI_D[6]  LOCATION = H16; "
RUN-1002 : start command "set_pin_assignment CSI_D[7]  LOCATION = G16; "
RUN-1002 : start command "set_pin_assignment CSI_PCLK  LOCATION = K12; "
RUN-1002 : start command "set_pin_assignment CSI_XCLK  LOCATION = J12; "
RUN-1002 : start command "set_pin_assignment CSI_HREF  LOCATION = H15; "
RUN-1002 : start command "set_pin_assignment CSI_VSYNC  LOCATION = F15; "
RUN-1002 : start command "set_pin_assignment CSI_PWDN  LOCATION = G14; "
RUN-1002 : start command "set_pin_assignment CSI_RST  LOCATION = E15; "
RUN-1002 : start command "set_pin_assignment CSI_SOIC  LOCATION = D16; "
RUN-1002 : start command "set_pin_assignment CSI_SOID  LOCATION = D14; "
RUN-1002 : start command "set_pin_assignment R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1"
RUN-1002 : start command "set_pin_assignment LCD_HSYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_VSYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_PWM  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment TESTA  LOCATION = A10; "
RUN-1002 : start command "set_pin_assignment TESTB  LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment TESTC  LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment TESTD  LOCATION = C9; "
RUN-1002 : start command "set_pin_assignment TESTE  LOCATION = B6; "
RUN-1002 : start command "set_pin_assignment TESTF  LOCATION = C5; "
RUN-1002 : start command "set_pin_assignment OD[0]  LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment OD[1]  LOCATION = T8; "
RUN-1002 : start command "set_pin_assignment OD[2]  LOCATION = R7; "
RUN-1002 : start command "set_pin_assignment OD[3]  LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment OD[4]  LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment OD[5]  LOCATION = N5; "
RUN-1002 : start command "set_pin_assignment OD[6]  LOCATION = R2; "
RUN-1002 : start command "set_pin_assignment OD[7]  LOCATION = P2; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_cmera"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "cameraReader"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[0]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[0]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[1]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[1]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[2]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[2]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[3]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[3]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[4]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[4]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[5]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[5]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[6]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[6]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[7]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[7]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTA" in ../src/test_cmera.v(26)
SYN-5014 WARNING: the net's pin: pin "TESTA" in ../src/test_cmera.v(26)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTB" in ../src/test_cmera.v(27)
SYN-5014 WARNING: the net's pin: pin "TESTB" in ../src/test_cmera.v(27)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTC" in ../src/test_cmera.v(28)
SYN-5014 WARNING: the net's pin: pin "TESTC" in ../src/test_cmera.v(28)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTD" in ../src/test_cmera.v(29)
SYN-5014 WARNING: the net's pin: pin "TESTD" in ../src/test_cmera.v(29)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTE" in ../src/test_cmera.v(30)
SYN-5014 WARNING: the net's pin: pin "TESTE" in ../src/test_cmera.v(30)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTF" in ../src/test_cmera.v(31)
SYN-5014 WARNING: the net's pin: pin "TESTF" in ../src/test_cmera.v(31)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 63 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_cmera
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model cameraReader
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)
SYN-1011 : Flatten model img_cache
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4490/158 useful/useless nets, 4288/56 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 11 onehot mux instances.
SYN-1020 : Optimized 1094 distributor mux.
SYN-1016 : Merged 3837 instances.
SYN-1015 : Optimize round 1, 5276 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4504/293 useful/useless nets, 4308/2251 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2332 better
SYN-1014 : Optimize round 3
SYN-1032 : 4503/0 useful/useless nets, 4307/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.659337s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (98.9%)

RUN-1004 : used memory is 721 MB, reserved memory is 710 MB, peak memory is 1209 MB
RUN-1002 : start command "report_area -file test_camera_rtl.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Gate Statistics
#Basic gates         3375
  #and               1770
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                222
  #bufif1               1
  #MX21               607
  #FADD                 0
  #DFF                195
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ             258
#MACRO_MULT             1
#MACRO_MUX            642

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |test_cmera |3179   |195    |287    |
+---------------------------------------------+

RUN-1002 : start command "export_db test_camera_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea test_camera_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 61 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "uimg/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5154/8 useful/useless nets, 4702/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4938/0 useful/useless nets, 4486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7490/0 useful/useless nets, 7072/0 useful/useless insts
SYN-1016 : Merged 2194 instances.
SYN-2501 : Optimize round 1, 4189 better
SYN-2501 : Optimize round 2
SYN-1032 : 5296/0 useful/useless nets, 4878/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7610/13 useful/useless nets, 7192/13 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1282 (3.19), #lev = 18 (4.22)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.45 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6527 instances into 1171 LUTs, name keeping = 27%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "test_cmera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2236/0 useful/useless nets, 1818/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2233/0 useful/useless nets, 1815/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 198 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1165 LUT to BLE ...
SYN-4008 : Packed 1165 LUT and 77 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 50 SEQ (1247 nodes)...
SYN-4005 : Packed 50 SEQ with LUT/SLICE
SYN-4006 : 1049 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "test_cmera" (AL_USER_NORMAL) with 1236/1499 primitive instances ...
RUN-1002 : start command "report_area -file test_camera_gate.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1435   out of  19600    7.32%
#reg                  198   out of  19600    1.01%
#le                  1506
  #lut only          1308   out of   1506   86.85%
  #reg only            71   out of   1506    4.71%
  #lut&reg            127   out of   1506    8.43%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |test_cmera |1506  |1435  |198   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea test_camera_gate.area" in  2.857852s wall, 2.890625s user + 0.031250s system = 2.921875s CPU (102.2%)

RUN-1004 : used memory is 722 MB, reserved memory is 710 MB, peak memory is 1209 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_cmera
RUN-1002 : start command "export_db test_camera_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_gate.db" in  1.061794s wall, 0.968750s user + 0.046875s system = 1.015625s CPU (95.7%)

RUN-1004 : used memory is 722 MB, reserved memory is 710 MB, peak memory is 1209 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (87 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll pll/pll_inst.
SYN-4019 : Net CLK_IN_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net CLK_IN_pad is fbclk of pll pll/pll_inst.
SYN-4024 : Net "CSI_PCLK_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/i2c_write_module/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4025 : Tag rtl::Net CSI_PCLK_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/i2c_write_module/divider2[7] as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/i2c_write_module/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 888 instances
RUN-1001 : 379 mslices, 379 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1969 nets
RUN-1001 : 1445 nets have 2 pins
RUN-1001 : 320 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 886 instances, 758 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9197, tnet num: 1967, tinst num: 886, tnode num: 10039, tedge num: 15287.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1967 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 504 clock pins, and constraint 840 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.233153s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (120.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 607668
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.953592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1945): len = 460238, overlap = 139.5
PHY-3002 : Step(1946): len = 375612, overlap = 139.5
PHY-3002 : Step(1947): len = 351848, overlap = 139.5
PHY-3002 : Step(1948): len = 305013, overlap = 139.5
PHY-3002 : Step(1949): len = 276679, overlap = 137.25
PHY-3002 : Step(1950): len = 241124, overlap = 139
PHY-3002 : Step(1951): len = 205189, overlap = 147.5
PHY-3002 : Step(1952): len = 188544, overlap = 153.5
PHY-3002 : Step(1953): len = 183999, overlap = 155
PHY-3002 : Step(1954): len = 178372, overlap = 158.75
PHY-3002 : Step(1955): len = 172742, overlap = 154
PHY-3002 : Step(1956): len = 167658, overlap = 158.5
PHY-3002 : Step(1957): len = 163017, overlap = 158.25
PHY-3002 : Step(1958): len = 156642, overlap = 167.75
PHY-3002 : Step(1959): len = 150751, overlap = 169.25
PHY-3002 : Step(1960): len = 146750, overlap = 171.5
PHY-3002 : Step(1961): len = 142275, overlap = 173.75
PHY-3002 : Step(1962): len = 134156, overlap = 179.25
PHY-3002 : Step(1963): len = 129063, overlap = 179.5
PHY-3002 : Step(1964): len = 126244, overlap = 180.5
PHY-3002 : Step(1965): len = 119352, overlap = 186.75
PHY-3002 : Step(1966): len = 109371, overlap = 192.75
PHY-3002 : Step(1967): len = 106228, overlap = 192.25
PHY-3002 : Step(1968): len = 102831, overlap = 197.25
PHY-3002 : Step(1969): len = 92568.9, overlap = 201.5
PHY-3002 : Step(1970): len = 87722.6, overlap = 205.5
PHY-3002 : Step(1971): len = 85905.1, overlap = 204.25
PHY-3002 : Step(1972): len = 76452.3, overlap = 211.25
PHY-3002 : Step(1973): len = 64405.8, overlap = 212.25
PHY-3002 : Step(1974): len = 62015.6, overlap = 212.75
PHY-3002 : Step(1975): len = 60220.5, overlap = 212.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.08137e-07
PHY-3002 : Step(1976): len = 60307.4, overlap = 215
PHY-3002 : Step(1977): len = 62431.7, overlap = 210.5
PHY-3002 : Step(1978): len = 61339.5, overlap = 210.5
PHY-3002 : Step(1979): len = 58290.4, overlap = 207.75
PHY-3002 : Step(1980): len = 56886.3, overlap = 208.25
PHY-3002 : Step(1981): len = 55276.8, overlap = 206.5
PHY-3002 : Step(1982): len = 54411.3, overlap = 206
PHY-3002 : Step(1983): len = 53425.3, overlap = 208.5
PHY-3002 : Step(1984): len = 52108.9, overlap = 209
PHY-3002 : Step(1985): len = 51728.6, overlap = 206.75
PHY-3002 : Step(1986): len = 50973.4, overlap = 207.5
PHY-3002 : Step(1987): len = 49908, overlap = 209.75
PHY-3002 : Step(1988): len = 49086.4, overlap = 208.5
PHY-3002 : Step(1989): len = 48576.5, overlap = 206.5
PHY-3002 : Step(1990): len = 48244.4, overlap = 203.75
PHY-3002 : Step(1991): len = 47332.9, overlap = 201.5
PHY-3002 : Step(1992): len = 47006.7, overlap = 200.5
PHY-3002 : Step(1993): len = 44727.7, overlap = 200.75
PHY-3002 : Step(1994): len = 43828.2, overlap = 202.25
PHY-3002 : Step(1995): len = 42357.3, overlap = 201
PHY-3002 : Step(1996): len = 41845.1, overlap = 198.75
PHY-3002 : Step(1997): len = 41357.5, overlap = 197.25
PHY-3002 : Step(1998): len = 41321.2, overlap = 197.25
PHY-3002 : Step(1999): len = 40670.3, overlap = 197.25
PHY-3002 : Step(2000): len = 40176.9, overlap = 197.5
PHY-3002 : Step(2001): len = 38794, overlap = 196.75
PHY-3002 : Step(2002): len = 38468.6, overlap = 196.75
PHY-3002 : Step(2003): len = 37863.4, overlap = 197
PHY-3002 : Step(2004): len = 37642, overlap = 198.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.61627e-06
PHY-3002 : Step(2005): len = 39561.9, overlap = 205.25
PHY-3002 : Step(2006): len = 42140.6, overlap = 205.25
PHY-3002 : Step(2007): len = 41924.8, overlap = 203
PHY-3002 : Step(2008): len = 42034.3, overlap = 203
PHY-3002 : Step(2009): len = 42216.3, overlap = 198.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.23255e-06
PHY-3002 : Step(2010): len = 45784.7, overlap = 200.5
PHY-3002 : Step(2011): len = 51262, overlap = 196
PHY-3002 : Step(2012): len = 50430.3, overlap = 193.75
PHY-3002 : Step(2013): len = 49733.9, overlap = 193.75
PHY-3002 : Step(2014): len = 49246.7, overlap = 195.75
PHY-3002 : Step(2015): len = 49205.4, overlap = 197.75
PHY-3002 : Step(2016): len = 49522.3, overlap = 191
PHY-3002 : Step(2017): len = 50592.2, overlap = 183.5
PHY-3002 : Step(2018): len = 50997.7, overlap = 184.75
PHY-3002 : Step(2019): len = 50633.8, overlap = 182.5
PHY-3002 : Step(2020): len = 50645.7, overlap = 188.25
PHY-3002 : Step(2021): len = 50344.7, overlap = 179
PHY-3002 : Step(2022): len = 50541.8, overlap = 181
PHY-3002 : Step(2023): len = 50505.3, overlap = 181
PHY-3002 : Step(2024): len = 50604.9, overlap = 180.75
PHY-3002 : Step(2025): len = 50087.6, overlap = 183.25
PHY-3002 : Step(2026): len = 49786.6, overlap = 183
PHY-3002 : Step(2027): len = 49457.3, overlap = 182.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.46509e-06
PHY-3002 : Step(2028): len = 51631.7, overlap = 182.25
PHY-3002 : Step(2029): len = 54623.7, overlap = 191
PHY-3002 : Step(2030): len = 54223.2, overlap = 186.5
PHY-3002 : Step(2031): len = 53985.2, overlap = 186.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.11029e-05
PHY-3002 : Step(2032): len = 55292.2, overlap = 186
PHY-3002 : Step(2033): len = 60813.8, overlap = 185.5
PHY-3002 : Step(2034): len = 61084.8, overlap = 185.5
PHY-3002 : Step(2035): len = 60227.8, overlap = 180.5
PHY-3002 : Step(2036): len = 60558.4, overlap = 177.25
PHY-3002 : Step(2037): len = 62290, overlap = 173.25
PHY-3002 : Step(2038): len = 63063.7, overlap = 173.75
PHY-3002 : Step(2039): len = 63487.5, overlap = 184
PHY-3002 : Step(2040): len = 63434.5, overlap = 185.75
PHY-3002 : Step(2041): len = 63491.7, overlap = 179
PHY-3002 : Step(2042): len = 63302.2, overlap = 183.75
PHY-3002 : Step(2043): len = 63296.7, overlap = 184.25
PHY-3002 : Step(2044): len = 63133.4, overlap = 187.25
PHY-3002 : Step(2045): len = 63093.2, overlap = 187
PHY-3002 : Step(2046): len = 63059.1, overlap = 189.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.2185e-05
PHY-3002 : Step(2047): len = 65006.7, overlap = 187.25
PHY-3002 : Step(2048): len = 67987.9, overlap = 171.25
PHY-3002 : Step(2049): len = 68589.1, overlap = 171.5
PHY-3002 : Step(2050): len = 69444.9, overlap = 168.75
PHY-3002 : Step(2051): len = 70619.2, overlap = 164.25
PHY-3002 : Step(2052): len = 70840.3, overlap = 163.75
PHY-3002 : Step(2053): len = 70794.7, overlap = 164
PHY-3002 : Step(2054): len = 70027, overlap = 164.25
PHY-3002 : Step(2055): len = 69726.4, overlap = 161.75
PHY-3002 : Step(2056): len = 69615.3, overlap = 159.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 3.6361e-05
PHY-3002 : Step(2057): len = 71425.4, overlap = 161.5
PHY-3002 : Step(2058): len = 72469.8, overlap = 154.75
PHY-3002 : Step(2059): len = 72884.5, overlap = 150.25
PHY-3002 : Step(2060): len = 73792.6, overlap = 156.5
PHY-3002 : Step(2061): len = 74459.7, overlap = 156.75
PHY-3002 : Step(2062): len = 74655.4, overlap = 156
PHY-3002 : Step(2063): len = 74748.2, overlap = 147.75
PHY-3002 : Step(2064): len = 75163.1, overlap = 147.25
PHY-3002 : Step(2065): len = 75354.8, overlap = 134.5
PHY-3002 : Step(2066): len = 75104.5, overlap = 128.25
PHY-3002 : Step(2067): len = 74949.1, overlap = 133
PHY-3002 : Step(2068): len = 75000.9, overlap = 128.25
PHY-3002 : Step(2069): len = 75159.4, overlap = 128.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 7.27219e-05
PHY-3002 : Step(2070): len = 76199, overlap = 128.5
PHY-3002 : Step(2071): len = 77501.4, overlap = 124
PHY-3002 : Step(2072): len = 78247.1, overlap = 126.25
PHY-3002 : Step(2073): len = 79158.5, overlap = 124.75
PHY-3002 : Step(2074): len = 80074.9, overlap = 130.5
PHY-3002 : Step(2075): len = 81209.7, overlap = 132.75
PHY-3002 : Step(2076): len = 83310.4, overlap = 128.5
PHY-3002 : Step(2077): len = 84179.4, overlap = 127
PHY-3002 : Step(2078): len = 84244.6, overlap = 126.75
PHY-3002 : Step(2079): len = 84169.6, overlap = 125.75
PHY-3002 : Step(2080): len = 83764.5, overlap = 121.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000140764
PHY-3002 : Step(2081): len = 84464.2, overlap = 120.5
PHY-3002 : Step(2082): len = 85480.2, overlap = 122.25
PHY-3002 : Step(2083): len = 86413.5, overlap = 129.25
PHY-3002 : Step(2084): len = 87277, overlap = 128.75
PHY-3002 : Step(2085): len = 87566.2, overlap = 125.75
PHY-3002 : Step(2086): len = 87793.5, overlap = 123.25
PHY-3002 : Step(2087): len = 87849.1, overlap = 123.5
PHY-3002 : Step(2088): len = 88200.7, overlap = 123
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000229708
PHY-3002 : Step(2089): len = 88669, overlap = 120.25
PHY-3002 : Step(2090): len = 89455.5, overlap = 119.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.263960s wall, 0.046875s user + 0.734375s system = 0.781250s CPU (296.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.04956e-06
PHY-3002 : Step(2091): len = 113699, overlap = 64.25
PHY-3002 : Step(2092): len = 112874, overlap = 63.75
PHY-3002 : Step(2093): len = 110992, overlap = 62
PHY-3002 : Step(2094): len = 109102, overlap = 63.5
PHY-3002 : Step(2095): len = 104755, overlap = 66.75
PHY-3002 : Step(2096): len = 103709, overlap = 69.5
PHY-3002 : Step(2097): len = 103358, overlap = 72.5
PHY-3002 : Step(2098): len = 102457, overlap = 72.75
PHY-3002 : Step(2099): len = 100640, overlap = 75.25
PHY-3002 : Step(2100): len = 99104, overlap = 78.25
PHY-3002 : Step(2101): len = 98410.7, overlap = 79.5
PHY-3002 : Step(2102): len = 97693.6, overlap = 81.5
PHY-3002 : Step(2103): len = 97004, overlap = 83.25
PHY-3002 : Step(2104): len = 96534.9, overlap = 83
PHY-3002 : Step(2105): len = 96117.4, overlap = 83.75
PHY-3002 : Step(2106): len = 95668.8, overlap = 83.5
PHY-3002 : Step(2107): len = 95358.3, overlap = 83.5
PHY-3002 : Step(2108): len = 95232.3, overlap = 83
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.09912e-06
PHY-3002 : Step(2109): len = 95149.5, overlap = 83
PHY-3002 : Step(2110): len = 95176.2, overlap = 82.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.61982e-05
PHY-3002 : Step(2111): len = 95134.1, overlap = 82.5
PHY-3002 : Step(2112): len = 95319.6, overlap = 82.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.31415e-05
PHY-3002 : Step(2113): len = 95562.2, overlap = 81.75
PHY-3002 : Step(2114): len = 96992.4, overlap = 81.25
PHY-3002 : Step(2115): len = 98428.5, overlap = 69.75
PHY-3002 : Step(2116): len = 98914.1, overlap = 65.75
PHY-3002 : Step(2117): len = 100382, overlap = 63.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.6283e-05
PHY-3002 : Step(2118): len = 100302, overlap = 64
PHY-3002 : Step(2119): len = 102134, overlap = 61
PHY-3002 : Step(2120): len = 104926, overlap = 54.5
PHY-3002 : Step(2121): len = 105612, overlap = 57
PHY-3002 : Step(2122): len = 106137, overlap = 58.25
PHY-3002 : Step(2123): len = 107316, overlap = 59.25
PHY-3002 : Step(2124): len = 107677, overlap = 60.25
PHY-3002 : Step(2125): len = 107483, overlap = 60
PHY-3002 : Step(2126): len = 107313, overlap = 59.75
PHY-3002 : Step(2127): len = 107572, overlap = 59.25
PHY-3002 : Step(2128): len = 107046, overlap = 60.25
PHY-3002 : Step(2129): len = 106268, overlap = 60.5
PHY-3002 : Step(2130): len = 105688, overlap = 60.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.2566e-05
PHY-3002 : Step(2131): len = 107952, overlap = 56.75
PHY-3002 : Step(2132): len = 110048, overlap = 54
PHY-3002 : Step(2133): len = 110892, overlap = 49.5
PHY-3002 : Step(2134): len = 111347, overlap = 45.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000185132
PHY-3002 : Step(2135): len = 113635, overlap = 37
PHY-3002 : Step(2136): len = 114725, overlap = 32.25
PHY-3002 : Step(2137): len = 115308, overlap = 30.75
PHY-3002 : Step(2138): len = 115304, overlap = 28.5
PHY-3002 : Step(2139): len = 114148, overlap = 31.5
PHY-3002 : Step(2140): len = 113113, overlap = 32.75
PHY-3002 : Step(2141): len = 112225, overlap = 32.5
PHY-3002 : Step(2142): len = 111876, overlap = 32.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000370264
PHY-3002 : Step(2143): len = 113568, overlap = 29.5
PHY-3002 : Step(2144): len = 113551, overlap = 28.75
PHY-3002 : Step(2145): len = 113534, overlap = 27.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000740528
PHY-3002 : Step(2146): len = 114147, overlap = 26.75
PHY-3002 : Step(2147): len = 114262, overlap = 27.5
PHY-3002 : Step(2148): len = 114236, overlap = 27
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.95516e-05
PHY-3002 : Step(2149): len = 113961, overlap = 39.5
PHY-3002 : Step(2150): len = 113834, overlap = 35.5
PHY-3002 : Step(2151): len = 113697, overlap = 35.5
PHY-3002 : Step(2152): len = 113797, overlap = 36.5
PHY-3002 : Step(2153): len = 113815, overlap = 35.75
PHY-3002 : Step(2154): len = 113491, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000139103
PHY-3002 : Step(2155): len = 115745, overlap = 32.25
PHY-3002 : Step(2156): len = 116223, overlap = 31.25
PHY-3002 : Step(2157): len = 116724, overlap = 30.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000278207
PHY-3002 : Step(2158): len = 118144, overlap = 28.25
PHY-3002 : Step(2159): len = 119094, overlap = 26
PHY-3002 : Step(2160): len = 119440, overlap = 25.25
PHY-3002 : Step(2161): len = 119161, overlap = 26.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  2.538965s wall, 0.750000s user + 5.015625s system = 5.765625s CPU (227.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.953592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000329205
PHY-3002 : Step(2162): len = 123634, overlap = 9.75
PHY-3002 : Step(2163): len = 121945, overlap = 16.25
PHY-3002 : Step(2164): len = 120885, overlap = 19
PHY-3002 : Step(2165): len = 120553, overlap = 18.5
PHY-3002 : Step(2166): len = 120418, overlap = 19
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00065841
PHY-3002 : Step(2167): len = 121437, overlap = 18.5
PHY-3002 : Step(2168): len = 121599, overlap = 18.75
PHY-3002 : Step(2169): len = 121551, overlap = 18
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00131682
PHY-3002 : Step(2170): len = 122041, overlap = 19.75
PHY-3002 : Step(2171): len = 122171, overlap = 19
PHY-3002 : Step(2172): len = 122134, overlap = 19.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008818s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (177.2%)

PHY-3001 : Legalized: Len = 124523, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 124533, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 439688, over cnt = 71(0%), over = 76, worst = 2
PHY-1002 : len = 439888, over cnt = 43(0%), over = 46, worst = 2
PHY-1002 : len = 438848, over cnt = 20(0%), over = 22, worst = 2
PHY-1002 : len = 438888, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 427848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.162171s wall, 0.187500s user + 0.265625s system = 0.453125s CPU (279.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 61 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 818 has valid locations, 9 needs to be replaced
PHY-3001 : design contains 893 instances, 765 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9261, tnet num: 1974, tinst num: 893, tnode num: 10118, tedge num: 15367.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1974 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 510 clock pins, and constraint 855 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.263544s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (118.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 125569
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.953163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2173): len = 125637, overlap = 0
PHY-3002 : Step(2174): len = 125637, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005279s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00012916
PHY-3002 : Step(2175): len = 125444, overlap = 0
PHY-3002 : Step(2176): len = 125444, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00019748
PHY-3002 : Step(2177): len = 125558, overlap = 0.5
PHY-3002 : Step(2178): len = 125558, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.075992s wall, 0.031250s user + 0.109375s system = 0.140625s CPU (185.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000472995
PHY-3002 : Step(2179): len = 125513, overlap = 0
PHY-3002 : Step(2180): len = 125513, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006941s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (225.1%)

PHY-3001 : Legalized: Len = 125654, Over = 0
PHY-3001 : Final: Len = 125654, Over = 0
RUN-1003 : finish command "place -eco" in  2.393430s wall, 1.250000s user + 3.984375s system = 5.234375s CPU (218.7%)

RUN-1004 : used memory is 729 MB, reserved memory is 718 MB, peak memory is 1209 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  50.626627s wall, 22.109375s user + 99.828125s system = 121.937500s CPU (240.9%)

RUN-1004 : used memory is 728 MB, reserved memory is 717 MB, peak memory is 1209 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 668 to 476
PHY-1001 : Pin misalignment score is improved from 476 to 467
PHY-1001 : Pin misalignment score is improved from 467 to 466
PHY-1001 : Pin misalignment score is improved from 466 to 466
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 895 instances
RUN-1001 : 379 mslices, 386 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1976 nets
RUN-1001 : 1440 nets have 2 pins
RUN-1001 : 321 nets have [3 - 5] pins
RUN-1001 : 91 nets have [6 - 10] pins
RUN-1001 : 46 nets have [11 - 20] pins
RUN-1001 : 73 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 439272, over cnt = 68(0%), over = 74, worst = 2
PHY-1002 : len = 439504, over cnt = 40(0%), over = 44, worst = 2
PHY-1002 : len = 437608, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 437648, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 429576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.160474s wall, 0.187500s user + 0.234375s system = 0.421875s CPU (262.9%)

PHY-1001 : End global routing;  0.385887s wall, 0.390625s user + 0.234375s system = 0.625000s CPU (162.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.577430s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 91% nets.
PHY-1002 : len = 630312, over cnt = 160(0%), over = 161, worst = 2
PHY-1001 : End Routed; 12.784252s wall, 13.250000s user + 4.625000s system = 17.875000s CPU (139.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 622352, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End DR Iter 1; 0.492941s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (101.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 621576, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 2; 0.097680s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (160.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 621704, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 621704
PHY-1001 : End DR Iter 3; 0.043359s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (108.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  16.440488s wall, 16.671875s user + 4.953125s system = 21.625000s CPU (131.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  17.194497s wall, 17.484375s user + 5.203125s system = 22.687500s CPU (131.9%)

RUN-1004 : used memory is 751 MB, reserved memory is 740 MB, peak memory is 1239 MB
RUN-1002 : start command "report_area -io_info -file test_camera_phy.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1449   out of  19600    7.39%
#reg                  201   out of  19600    1.03%
#le                  1520
  #lut only          1319   out of   1520   86.78%
  #reg only            71   out of   1520    4.67%
  #lut&reg            130   out of   1520    8.55%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db test_camera_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_pr.db" in  1.079725s wall, 0.968750s user + 0.062500s system = 1.031250s CPU (95.5%)

RUN-1004 : used memory is 751 MB, reserved memory is 740 MB, peak memory is 1239 MB
RUN-1002 : start command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 895
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1976, pip num: 29282
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1791 valid insts, and 72385 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file test_camera.bit.
RUN-1003 : finish command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000" in  3.685121s wall, 31.562500s user + 0.328125s system = 31.890625s CPU (865.4%)

RUN-1004 : used memory is 757 MB, reserved memory is 746 MB, peak memory is 1239 MB
RUN-1002 : start command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit" in  1.406122s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (101.1%)

RUN-1004 : used memory is 790 MB, reserved memory is 780 MB, peak memory is 1239 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  9.328871s wall, 0.109375s user + 0.078125s system = 0.187500s CPU (2.0%)

RUN-1004 : used memory is 804 MB, reserved memory is 796 MB, peak memory is 1239 MB
RUN-1003 : finish command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.826306s wall, 1.703125s user + 0.109375s system = 1.812500s CPU (15.3%)

RUN-1004 : used memory is 758 MB, reserved memory is 749 MB, peak memory is 1239 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
RUN-1002 : start command "elaborate -top test_cmera"
HDL-1007 : elaborate module test_cmera in ../src/test_cmera.v(2)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=5,FBCLK_DIV=7,CLKC0_DIV=14,CLKC1_DIV=39,CLKC2_DIV=117,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=14,CLKC1_CPHASE=39,CLKC2_CPHASE=117,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../src/sccb_v1/camera_init.v(1)
HDL-1007 : elaborate module i2c_module in ../src/sccb_v1/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50) in ../src/lcd_sync.v(2)
HDL-1007 : elaborate module cameraReader in ../src/cameraReader.v(1)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../src/test_cmera.v(124)
HDL-1200 : Current top model is test_cmera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraints/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment CSI_D[0]  LOCATION = L16; "
RUN-1002 : start command "set_pin_assignment CSI_D[1]  LOCATION = L14; "
RUN-1002 : start command "set_pin_assignment CSI_D[2]  LOCATION = M14; "
RUN-1002 : start command "set_pin_assignment CSI_D[3]  LOCATION = M16; "
RUN-1002 : start command "set_pin_assignment CSI_D[4]  LOCATION = M15; "
RUN-1002 : start command "set_pin_assignment CSI_D[5]  LOCATION = K15; "
RUN-1002 : start command "set_pin_assignment CSI_D[6]  LOCATION = H16; "
RUN-1002 : start command "set_pin_assignment CSI_D[7]  LOCATION = G16; "
RUN-1002 : start command "set_pin_assignment CSI_PCLK  LOCATION = K12; "
RUN-1002 : start command "set_pin_assignment CSI_XCLK  LOCATION = J12; "
RUN-1002 : start command "set_pin_assignment CSI_HREF  LOCATION = H15; "
RUN-1002 : start command "set_pin_assignment CSI_VSYNC  LOCATION = F15; "
RUN-1002 : start command "set_pin_assignment CSI_PWDN  LOCATION = G14; "
RUN-1002 : start command "set_pin_assignment CSI_RST  LOCATION = E15; "
RUN-1002 : start command "set_pin_assignment CSI_SOIC  LOCATION = D16; "
RUN-1002 : start command "set_pin_assignment CSI_SOID  LOCATION = D14; "
RUN-1002 : start command "set_pin_assignment R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1"
RUN-1002 : start command "set_pin_assignment LCD_HSYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_VSYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_PWM  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment TESTA  LOCATION = A10; "
RUN-1002 : start command "set_pin_assignment TESTB  LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment TESTC  LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment TESTD  LOCATION = C9; "
RUN-1002 : start command "set_pin_assignment TESTE  LOCATION = B6; "
RUN-1002 : start command "set_pin_assignment TESTF  LOCATION = C5; "
RUN-1002 : start command "set_pin_assignment OD[0]  LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment OD[1]  LOCATION = T8; "
RUN-1002 : start command "set_pin_assignment OD[2]  LOCATION = R7; "
RUN-1002 : start command "set_pin_assignment OD[3]  LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment OD[4]  LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment OD[5]  LOCATION = N5; "
RUN-1002 : start command "set_pin_assignment OD[6]  LOCATION = R2; "
RUN-1002 : start command "set_pin_assignment OD[7]  LOCATION = P2; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_cmera"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "cameraReader"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[0]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[0]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[1]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[1]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[2]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[2]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[3]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[3]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[4]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[4]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[5]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[5]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[6]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[6]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[7]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[7]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTA" in ../src/test_cmera.v(26)
SYN-5014 WARNING: the net's pin: pin "TESTA" in ../src/test_cmera.v(26)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTB" in ../src/test_cmera.v(27)
SYN-5014 WARNING: the net's pin: pin "TESTB" in ../src/test_cmera.v(27)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTC" in ../src/test_cmera.v(28)
SYN-5014 WARNING: the net's pin: pin "TESTC" in ../src/test_cmera.v(28)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTD" in ../src/test_cmera.v(29)
SYN-5014 WARNING: the net's pin: pin "TESTD" in ../src/test_cmera.v(29)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTE" in ../src/test_cmera.v(30)
SYN-5014 WARNING: the net's pin: pin "TESTE" in ../src/test_cmera.v(30)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTF" in ../src/test_cmera.v(31)
SYN-5014 WARNING: the net's pin: pin "TESTF" in ../src/test_cmera.v(31)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 63 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_cmera
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model cameraReader
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)
SYN-1011 : Flatten model img_cache
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4490/158 useful/useless nets, 4288/56 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 11 onehot mux instances.
SYN-1020 : Optimized 1100 distributor mux.
SYN-1016 : Merged 3852 instances.
SYN-1015 : Optimize round 1, 5297 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4498/293 useful/useless nets, 4302/2257 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2338 better
SYN-1014 : Optimize round 3
SYN-1032 : 4497/0 useful/useless nets, 4301/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.623569s wall, 1.640625s user + 0.015625s system = 1.656250s CPU (102.0%)

RUN-1004 : used memory is 743 MB, reserved memory is 734 MB, peak memory is 1239 MB
RUN-1002 : start command "report_area -file test_camera_rtl.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Gate Statistics
#Basic gates         3378
  #and               1770
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                222
  #bufif1               1
  #MX21               610
  #FADD                 0
  #DFF                195
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ             258
#MACRO_MULT             1
#MACRO_MUX            633

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |test_cmera |3182   |195    |287    |
+---------------------------------------------+

RUN-1002 : start command "export_db test_camera_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea test_camera_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 61 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "uimg/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5148/8 useful/useless nets, 4696/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4932/0 useful/useless nets, 4480/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7484/0 useful/useless nets, 7066/0 useful/useless insts
SYN-1016 : Merged 2194 instances.
SYN-2501 : Optimize round 1, 4189 better
SYN-2501 : Optimize round 2
SYN-1032 : 5290/0 useful/useless nets, 4872/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7604/13 useful/useless nets, 7186/13 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1278 (3.23), #lev = 17 (4.19)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.46 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6521 instances into 1141 LUTs, name keeping = 25%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "test_cmera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2206/0 useful/useless nets, 1788/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2203/0 useful/useless nets, 1785/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 198 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1135 LUT to BLE ...
SYN-4008 : Packed 1135 LUT and 77 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 51 SEQ (1236 nodes)...
SYN-4005 : Packed 51 SEQ with LUT/SLICE
SYN-4006 : 1018 single LUT's are left
SYN-4006 : 70 single SEQ's are left
SYN-4011 : Packing model "test_cmera" (AL_USER_NORMAL) with 1205/1468 primitive instances ...
RUN-1002 : start command "report_area -file test_camera_gate.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1405   out of  19600    7.17%
#reg                  198   out of  19600    1.01%
#le                  1475
  #lut only          1277   out of   1475   86.58%
  #reg only            70   out of   1475    4.75%
  #lut&reg            128   out of   1475    8.68%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |test_cmera |1475  |1405  |198   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea test_camera_gate.area" in  2.653910s wall, 2.718750s user + 0.062500s system = 2.781250s CPU (104.8%)

RUN-1004 : used memory is 744 MB, reserved memory is 734 MB, peak memory is 1239 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_cmera
RUN-1002 : start command "export_db test_camera_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_gate.db" in  1.095721s wall, 0.953125s user + 0.078125s system = 1.031250s CPU (94.1%)

RUN-1004 : used memory is 744 MB, reserved memory is 734 MB, peak memory is 1239 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (87 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll pll/pll_inst.
SYN-4019 : Net CLK_IN_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net CLK_IN_pad is fbclk of pll pll/pll_inst.
SYN-4024 : Net "CSI_PCLK_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/i2c_write_module/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4025 : Tag rtl::Net CSI_PCLK_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/i2c_write_module/divider2[7] as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/i2c_write_module/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 872 instances
RUN-1001 : 371 mslices, 371 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1939 nets
RUN-1001 : 1420 nets have 2 pins
RUN-1001 : 308 nets have [3 - 5] pins
RUN-1001 : 99 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 870 instances, 742 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9007, tnet num: 1937, tinst num: 870, tnode num: 9849, tedge num: 14967.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1937 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 504 clock pins, and constraint 840 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.210397s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (118.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 595588
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2181): len = 435202, overlap = 139.5
PHY-3002 : Step(2182): len = 333064, overlap = 139.5
PHY-3002 : Step(2183): len = 285429, overlap = 139.5
PHY-3002 : Step(2184): len = 250839, overlap = 139.5
PHY-3002 : Step(2185): len = 224648, overlap = 139.5
PHY-3002 : Step(2186): len = 203991, overlap = 142.5
PHY-3002 : Step(2187): len = 187436, overlap = 145.75
PHY-3002 : Step(2188): len = 169893, overlap = 153.75
PHY-3002 : Step(2189): len = 154802, overlap = 164
PHY-3002 : Step(2190): len = 144658, overlap = 169
PHY-3002 : Step(2191): len = 131858, overlap = 174.5
PHY-3002 : Step(2192): len = 119950, overlap = 181
PHY-3002 : Step(2193): len = 111381, overlap = 185.75
PHY-3002 : Step(2194): len = 102568, overlap = 187
PHY-3002 : Step(2195): len = 95518.7, overlap = 185.5
PHY-3002 : Step(2196): len = 85525.5, overlap = 187.5
PHY-3002 : Step(2197): len = 77510.6, overlap = 184.25
PHY-3002 : Step(2198): len = 71240.6, overlap = 187
PHY-3002 : Step(2199): len = 62900, overlap = 185.75
PHY-3002 : Step(2200): len = 53024.9, overlap = 188.5
PHY-3002 : Step(2201): len = 49477.8, overlap = 187
PHY-3002 : Step(2202): len = 47581.9, overlap = 185
PHY-3002 : Step(2203): len = 39421.4, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.03638e-06
PHY-3002 : Step(2204): len = 38903.2, overlap = 190.25
PHY-3002 : Step(2205): len = 46413.1, overlap = 192.25
PHY-3002 : Step(2206): len = 45707.9, overlap = 196.5
PHY-3002 : Step(2207): len = 46220.6, overlap = 193.25
PHY-3002 : Step(2208): len = 46081.3, overlap = 194.75
PHY-3002 : Step(2209): len = 47567, overlap = 185.75
PHY-3002 : Step(2210): len = 46721.4, overlap = 188.25
PHY-3002 : Step(2211): len = 46309.8, overlap = 185.5
PHY-3002 : Step(2212): len = 45162.3, overlap = 185.25
PHY-3002 : Step(2213): len = 44503.5, overlap = 191
PHY-3002 : Step(2214): len = 43690.7, overlap = 190.5
PHY-3002 : Step(2215): len = 43004, overlap = 193
PHY-3002 : Step(2216): len = 42179.3, overlap = 191
PHY-3002 : Step(2217): len = 41952.7, overlap = 181.75
PHY-3002 : Step(2218): len = 41375.8, overlap = 184.75
PHY-3002 : Step(2219): len = 41395.1, overlap = 185.75
PHY-3002 : Step(2220): len = 41410.9, overlap = 195
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.07276e-06
PHY-3002 : Step(2221): len = 45442.2, overlap = 193.25
PHY-3002 : Step(2222): len = 48257.3, overlap = 184.75
PHY-3002 : Step(2223): len = 47145.7, overlap = 192.75
PHY-3002 : Step(2224): len = 46840, overlap = 192
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.14552e-06
PHY-3002 : Step(2225): len = 51844.1, overlap = 192.25
PHY-3002 : Step(2226): len = 56183.5, overlap = 186.25
PHY-3002 : Step(2227): len = 54919, overlap = 187
PHY-3002 : Step(2228): len = 54397.7, overlap = 186
PHY-3002 : Step(2229): len = 54062.8, overlap = 188.25
PHY-3002 : Step(2230): len = 54440.3, overlap = 189.75
PHY-3002 : Step(2231): len = 54844.3, overlap = 191.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.29104e-06
PHY-3002 : Step(2232): len = 59370.7, overlap = 183.25
PHY-3002 : Step(2233): len = 61559.6, overlap = 188.5
PHY-3002 : Step(2234): len = 63944.1, overlap = 177.75
PHY-3002 : Step(2235): len = 64516.5, overlap = 171.75
PHY-3002 : Step(2236): len = 64356.1, overlap = 178.75
PHY-3002 : Step(2237): len = 63842.5, overlap = 177.5
PHY-3002 : Step(2238): len = 63683.9, overlap = 172.25
PHY-3002 : Step(2239): len = 63502.5, overlap = 174
PHY-3002 : Step(2240): len = 63021.4, overlap = 177.25
PHY-3002 : Step(2241): len = 62746.3, overlap = 181.5
PHY-3002 : Step(2242): len = 62804.7, overlap = 183.5
PHY-3002 : Step(2243): len = 62858.1, overlap = 180.5
PHY-3002 : Step(2244): len = 62705.5, overlap = 180
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.65821e-05
PHY-3002 : Step(2245): len = 66771.5, overlap = 172.75
PHY-3002 : Step(2246): len = 68713.7, overlap = 168
PHY-3002 : Step(2247): len = 69194.2, overlap = 165.75
PHY-3002 : Step(2248): len = 69768.9, overlap = 169.5
PHY-3002 : Step(2249): len = 70451.1, overlap = 174.5
PHY-3002 : Step(2250): len = 70514.5, overlap = 170.25
PHY-3002 : Step(2251): len = 70355.3, overlap = 158.75
PHY-3002 : Step(2252): len = 69610.9, overlap = 158.5
PHY-3002 : Step(2253): len = 69014.4, overlap = 158.25
PHY-3002 : Step(2254): len = 68430.2, overlap = 160.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.30859e-05
PHY-3002 : Step(2255): len = 71285, overlap = 160
PHY-3002 : Step(2256): len = 73537, overlap = 157
PHY-3002 : Step(2257): len = 75971.3, overlap = 149.5
PHY-3002 : Step(2258): len = 76541.9, overlap = 151
PHY-3002 : Step(2259): len = 76231.2, overlap = 141
PHY-3002 : Step(2260): len = 76246, overlap = 137.25
PHY-3002 : Step(2261): len = 76759.4, overlap = 134
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.37795e-05
PHY-3002 : Step(2262): len = 78239.8, overlap = 134
PHY-3002 : Step(2263): len = 79872.4, overlap = 134.75
PHY-3002 : Step(2264): len = 81206.5, overlap = 139.75
PHY-3002 : Step(2265): len = 83086.3, overlap = 154.5
PHY-3002 : Step(2266): len = 83536.9, overlap = 148.5
PHY-3002 : Step(2267): len = 83682.2, overlap = 156
PHY-3002 : Step(2268): len = 83546.7, overlap = 156
PHY-3002 : Step(2269): len = 83560.2, overlap = 156.25
PHY-3002 : Step(2270): len = 83744.1, overlap = 158.75
PHY-3002 : Step(2271): len = 83523.1, overlap = 149.75
PHY-3002 : Step(2272): len = 83103.5, overlap = 156.5
PHY-3002 : Step(2273): len = 83024.9, overlap = 158.25
PHY-3002 : Step(2274): len = 83139.1, overlap = 156
PHY-3002 : Step(2275): len = 83017.6, overlap = 155.75
PHY-3002 : Step(2276): len = 82791.7, overlap = 153.75
PHY-3002 : Step(2277): len = 82785.8, overlap = 154
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000127559
PHY-3002 : Step(2278): len = 84139.3, overlap = 156.25
PHY-3002 : Step(2279): len = 85518.6, overlap = 150.75
PHY-3002 : Step(2280): len = 86448.7, overlap = 148.25
PHY-3002 : Step(2281): len = 87112.8, overlap = 149
PHY-3002 : Step(2282): len = 87826.2, overlap = 147.5
PHY-3002 : Step(2283): len = 88330.8, overlap = 147
PHY-3002 : Step(2284): len = 88884.9, overlap = 142
PHY-3002 : Step(2285): len = 89046.3, overlap = 141.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00025317
PHY-3002 : Step(2286): len = 89298, overlap = 141.25
PHY-3002 : Step(2287): len = 89876.8, overlap = 140.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000325533
PHY-3002 : Step(2288): len = 89951.2, overlap = 138.25
PHY-3002 : Step(2289): len = 90388.9, overlap = 137.25
PHY-3002 : Step(2290): len = 91441.5, overlap = 129.25
PHY-3002 : Step(2291): len = 91982.4, overlap = 131.25
PHY-3002 : Step(2292): len = 92032.5, overlap = 131.25
PHY-3002 : Step(2293): len = 92269.2, overlap = 126.75
PHY-3002 : Step(2294): len = 92618.5, overlap = 122.25
PHY-3002 : Step(2295): len = 92975, overlap = 122.25
PHY-3002 : Step(2296): len = 93220, overlap = 122.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000401992
PHY-3002 : Step(2297): len = 93368.3, overlap = 122
PHY-3002 : Step(2298): len = 94146.3, overlap = 116.5
PHY-3002 : Step(2299): len = 95842.9, overlap = 102.75
PHY-3002 : Step(2300): len = 95993.8, overlap = 102.75
PHY-3002 : Step(2301): len = 96035.2, overlap = 102.75
PHY-3002 : Step(2302): len = 96004.8, overlap = 102.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000476966
PHY-3002 : Step(2303): len = 96130.3, overlap = 107
PHY-3002 : Step(2304): len = 96740.4, overlap = 101
PHY-3002 : Step(2305): len = 97527.8, overlap = 90.25
PHY-3002 : Step(2306): len = 97665.1, overlap = 94.25
PHY-3002 : Step(2307): len = 97748.8, overlap = 94.25
PHY-3002 : Step(2308): len = 97938.2, overlap = 93.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.852026s wall, 0.046875s user + 1.718750s system = 1.765625s CPU (207.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.73041e-06
PHY-3002 : Step(2309): len = 108134, overlap = 56.75
PHY-3002 : Step(2310): len = 103823, overlap = 63.5
PHY-3002 : Step(2311): len = 102719, overlap = 62
PHY-3002 : Step(2312): len = 101853, overlap = 62.75
PHY-3002 : Step(2313): len = 101356, overlap = 61.5
PHY-3002 : Step(2314): len = 100052, overlap = 67
PHY-3002 : Step(2315): len = 98844.1, overlap = 71.5
PHY-3002 : Step(2316): len = 98368.7, overlap = 74.25
PHY-3002 : Step(2317): len = 97943.7, overlap = 76
PHY-3002 : Step(2318): len = 97307.3, overlap = 77.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.46083e-06
PHY-3002 : Step(2319): len = 96925.5, overlap = 78
PHY-3002 : Step(2320): len = 96900.6, overlap = 78.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.89217e-05
PHY-3002 : Step(2321): len = 96810.5, overlap = 78.25
PHY-3002 : Step(2322): len = 96881.8, overlap = 78.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.46863e-05
PHY-3002 : Step(2323): len = 97196.7, overlap = 77.25
PHY-3002 : Step(2324): len = 98264.5, overlap = 74.5
PHY-3002 : Step(2325): len = 99491, overlap = 76.75
PHY-3002 : Step(2326): len = 99929.7, overlap = 76.75
PHY-3002 : Step(2327): len = 100720, overlap = 75.75
PHY-3002 : Step(2328): len = 100799, overlap = 73
PHY-3002 : Step(2329): len = 100962, overlap = 70.5
PHY-3002 : Step(2330): len = 101073, overlap = 69.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.93726e-05
PHY-3002 : Step(2331): len = 101390, overlap = 68.25
PHY-3002 : Step(2332): len = 102283, overlap = 67.75
PHY-3002 : Step(2333): len = 104828, overlap = 66.5
PHY-3002 : Step(2334): len = 104952, overlap = 66.75
PHY-3002 : Step(2335): len = 105410, overlap = 66.5
PHY-3002 : Step(2336): len = 105462, overlap = 66
PHY-3002 : Step(2337): len = 105956, overlap = 66.25
PHY-3002 : Step(2338): len = 106425, overlap = 64.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000138745
PHY-3002 : Step(2339): len = 110100, overlap = 62
PHY-3002 : Step(2340): len = 113480, overlap = 51
PHY-3002 : Step(2341): len = 113000, overlap = 51
PHY-3002 : Step(2342): len = 113376, overlap = 50.5
PHY-3002 : Step(2343): len = 113353, overlap = 49.25
PHY-3002 : Step(2344): len = 113822, overlap = 47.75
PHY-3002 : Step(2345): len = 113958, overlap = 47.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000277491
PHY-3002 : Step(2346): len = 117139, overlap = 34.75
PHY-3002 : Step(2347): len = 118083, overlap = 30.75
PHY-3002 : Step(2348): len = 118824, overlap = 27.75
PHY-3002 : Step(2349): len = 118728, overlap = 26.75
PHY-3002 : Step(2350): len = 118181, overlap = 27.25
PHY-3002 : Step(2351): len = 117916, overlap = 26.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000521605
PHY-3002 : Step(2352): len = 119740, overlap = 22.25
PHY-3002 : Step(2353): len = 119773, overlap = 21.25
PHY-3002 : Step(2354): len = 119839, overlap = 21.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00104321
PHY-3002 : Step(2355): len = 120656, overlap = 18.75
PHY-3002 : Step(2356): len = 120682, overlap = 17
PHY-3002 : Step(2357): len = 120685, overlap = 17.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00014017
PHY-3002 : Step(2358): len = 119403, overlap = 42.75
PHY-3002 : Step(2359): len = 119566, overlap = 42.25
PHY-3002 : Step(2360): len = 119826, overlap = 39.75
PHY-3002 : Step(2361): len = 119776, overlap = 38.5
PHY-3002 : Step(2362): len = 119822, overlap = 36.75
PHY-3002 : Step(2363): len = 119776, overlap = 33
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00028034
PHY-3002 : Step(2364): len = 121920, overlap = 31.25
PHY-3002 : Step(2365): len = 122488, overlap = 28.75
PHY-3002 : Step(2366): len = 122937, overlap = 26
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00056068
PHY-3002 : Step(2367): len = 124366, overlap = 24.25
PHY-3002 : Step(2368): len = 125218, overlap = 22.25
PHY-3002 : Step(2369): len = 125595, overlap = 21.5
PHY-3002 : Step(2370): len = 125574, overlap = 21.25
PHY-3002 : Step(2371): len = 124915, overlap = 23
PHY-3002 : Step(2372): len = 124400, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.183580s wall, 0.750000s user + 2.218750s system = 2.968750s CPU (250.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000435302
PHY-3002 : Step(2373): len = 128204, overlap = 10.25
PHY-3002 : Step(2374): len = 127428, overlap = 11.25
PHY-3002 : Step(2375): len = 126774, overlap = 15
PHY-3002 : Step(2376): len = 126117, overlap = 19
PHY-3002 : Step(2377): len = 125563, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000870605
PHY-3002 : Step(2378): len = 126944, overlap = 17
PHY-3002 : Step(2379): len = 127137, overlap = 16
PHY-3002 : Step(2380): len = 127270, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00174121
PHY-3002 : Step(2381): len = 127862, overlap = 14.5
PHY-3002 : Step(2382): len = 128028, overlap = 14.5
PHY-3002 : Step(2383): len = 128151, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014158s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (110.4%)

PHY-3001 : Legalized: Len = 130548, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 130572, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 444824, over cnt = 51(0%), over = 61, worst = 2
PHY-1002 : len = 445192, over cnt = 29(0%), over = 36, worst = 2
PHY-1002 : len = 444712, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 444784, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 433512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.197367s wall, 0.156250s user + 0.296875s system = 0.453125s CPU (229.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 61 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 802 has valid locations, 9 needs to be replaced
PHY-3001 : design contains 877 instances, 749 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9062, tnet num: 1944, tinst num: 877, tnode num: 9910, tedge num: 15035.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1944 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 510 clock pins, and constraint 846 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.264779s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (112.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 132752
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2384): len = 132302, overlap = 0
PHY-3002 : Step(2385): len = 132302, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005064s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.04942e-05
PHY-3002 : Step(2386): len = 132153, overlap = 0
PHY-3002 : Step(2387): len = 132153, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000132282
PHY-3002 : Step(2388): len = 132147, overlap = 0.5
PHY-3002 : Step(2389): len = 132147, overlap = 0.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000264564
PHY-3002 : Step(2390): len = 132018, overlap = 0.25
PHY-3002 : Step(2391): len = 132018, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.042166s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (148.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000269233
PHY-3002 : Step(2392): len = 132040, overlap = 0.25
PHY-3002 : Step(2393): len = 132040, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006194s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 132111, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 132187, Over = 0
RUN-1003 : finish command "place -eco" in  1.824469s wall, 1.375000s user + 2.609375s system = 3.984375s CPU (218.4%)

RUN-1004 : used memory is 746 MB, reserved memory is 735 MB, peak memory is 1239 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  59.546157s wall, 23.796875s user + 120.562500s system = 144.359375s CPU (242.4%)

RUN-1004 : used memory is 746 MB, reserved memory is 735 MB, peak memory is 1239 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 699 to 496
PHY-1001 : Pin misalignment score is improved from 496 to 479
PHY-1001 : Pin misalignment score is improved from 479 to 478
PHY-1001 : Pin misalignment score is improved from 478 to 478
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 879 instances
RUN-1001 : 374 mslices, 375 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1946 nets
RUN-1001 : 1412 nets have 2 pins
RUN-1001 : 307 nets have [3 - 5] pins
RUN-1001 : 111 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 440608, over cnt = 55(0%), over = 66, worst = 2
PHY-1002 : len = 440960, over cnt = 33(0%), over = 41, worst = 2
PHY-1002 : len = 440480, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 440496, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 437992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.159266s wall, 0.140625s user + 0.078125s system = 0.218750s CPU (137.3%)

PHY-1001 : End global routing;  0.322733s wall, 0.296875s user + 0.078125s system = 0.375000s CPU (116.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 24304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.312324s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 24304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 635176, over cnt = 56(0%), over = 56, worst = 1
PHY-1001 : End Routed; 14.398097s wall, 13.656250s user + 9.671875s system = 23.328125s CPU (162.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 633760, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.102937s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (106.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 633688, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 633688
PHY-1001 : End DR Iter 2; 0.030472s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (51.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  17.263789s wall, 16.234375s user + 10.031250s system = 26.265625s CPU (152.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  17.922739s wall, 16.843750s user + 10.156250s system = 27.000000s CPU (150.6%)

RUN-1004 : used memory is 746 MB, reserved memory is 739 MB, peak memory is 1261 MB
RUN-1002 : start command "report_area -io_info -file test_camera_phy.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1419   out of  19600    7.24%
#reg                  198   out of  19600    1.01%
#le                  1489
  #lut only          1291   out of   1489   86.70%
  #reg only            70   out of   1489    4.70%
  #lut&reg            128   out of   1489    8.60%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db test_camera_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_pr.db" in  1.026450s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (91.3%)

RUN-1004 : used memory is 746 MB, reserved memory is 739 MB, peak memory is 1261 MB
RUN-1002 : start command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 879
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1946, pip num: 29142
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1809 valid insts, and 72030 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file test_camera.bit.
RUN-1003 : finish command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000" in  3.637594s wall, 30.484375s user + 0.687500s system = 31.171875s CPU (856.9%)

RUN-1004 : used memory is 751 MB, reserved memory is 743 MB, peak memory is 1261 MB
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
RUN-1002 : start command "elaborate -top test_cmera"
HDL-1007 : elaborate module test_cmera in ../src/test_cmera.v(2)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=5,FBCLK_DIV=7,CLKC0_DIV=14,CLKC1_DIV=39,CLKC2_DIV=117,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=14,CLKC1_CPHASE=39,CLKC2_CPHASE=117,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../src/sccb_v1/camera_init.v(1)
HDL-1007 : elaborate module i2c_module in ../src/sccb_v1/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50) in ../src/lcd_sync.v(2)
HDL-1007 : elaborate module cameraReader in ../src/cameraReader.v(1)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../src/test_cmera.v(124)
HDL-1200 : Current top model is test_cmera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraints/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment CSI_D[0]  LOCATION = L16; "
RUN-1002 : start command "set_pin_assignment CSI_D[1]  LOCATION = L14; "
RUN-1002 : start command "set_pin_assignment CSI_D[2]  LOCATION = M14; "
RUN-1002 : start command "set_pin_assignment CSI_D[3]  LOCATION = M16; "
RUN-1002 : start command "set_pin_assignment CSI_D[4]  LOCATION = M15; "
RUN-1002 : start command "set_pin_assignment CSI_D[5]  LOCATION = K15; "
RUN-1002 : start command "set_pin_assignment CSI_D[6]  LOCATION = H16; "
RUN-1002 : start command "set_pin_assignment CSI_D[7]  LOCATION = G16; "
RUN-1002 : start command "set_pin_assignment CSI_PCLK  LOCATION = K12; "
RUN-1002 : start command "set_pin_assignment CSI_XCLK  LOCATION = J12; "
RUN-1002 : start command "set_pin_assignment CSI_HREF  LOCATION = H15; "
RUN-1002 : start command "set_pin_assignment CSI_VSYNC  LOCATION = F15; "
RUN-1002 : start command "set_pin_assignment CSI_PWDN  LOCATION = G14; "
RUN-1002 : start command "set_pin_assignment CSI_RST  LOCATION = E15; "
RUN-1002 : start command "set_pin_assignment CSI_SOIC  LOCATION = D16; "
RUN-1002 : start command "set_pin_assignment CSI_SOID  LOCATION = D14; "
RUN-1002 : start command "set_pin_assignment R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1"
RUN-1002 : start command "set_pin_assignment LCD_HSYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_VSYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_PWM  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment TESTA  LOCATION = A10; "
RUN-1002 : start command "set_pin_assignment TESTB  LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment TESTC  LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment TESTD  LOCATION = C9; "
RUN-1002 : start command "set_pin_assignment TESTE  LOCATION = B6; "
RUN-1002 : start command "set_pin_assignment TESTF  LOCATION = C5; "
RUN-1002 : start command "set_pin_assignment OD[0]  LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment OD[1]  LOCATION = T8; "
RUN-1002 : start command "set_pin_assignment OD[2]  LOCATION = R7; "
RUN-1002 : start command "set_pin_assignment OD[3]  LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment OD[4]  LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment OD[5]  LOCATION = N5; "
RUN-1002 : start command "set_pin_assignment OD[6]  LOCATION = R2; "
RUN-1002 : start command "set_pin_assignment OD[7]  LOCATION = P2; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_cmera"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "cameraReader"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[0]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[0]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[1]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[1]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[2]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[2]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[3]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[3]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[4]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[4]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[5]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[5]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[6]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[6]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[7]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[7]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTA" in ../src/test_cmera.v(26)
SYN-5014 WARNING: the net's pin: pin "TESTA" in ../src/test_cmera.v(26)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTB" in ../src/test_cmera.v(27)
SYN-5014 WARNING: the net's pin: pin "TESTB" in ../src/test_cmera.v(27)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTC" in ../src/test_cmera.v(28)
SYN-5014 WARNING: the net's pin: pin "TESTC" in ../src/test_cmera.v(28)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTD" in ../src/test_cmera.v(29)
SYN-5014 WARNING: the net's pin: pin "TESTD" in ../src/test_cmera.v(29)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTE" in ../src/test_cmera.v(30)
SYN-5014 WARNING: the net's pin: pin "TESTE" in ../src/test_cmera.v(30)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTF" in ../src/test_cmera.v(31)
SYN-5014 WARNING: the net's pin: pin "TESTF" in ../src/test_cmera.v(31)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 63 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_cmera
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model cameraReader
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)
SYN-1011 : Flatten model img_cache
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4490/158 useful/useless nets, 4288/56 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 11 onehot mux instances.
SYN-1020 : Optimized 1100 distributor mux.
SYN-1016 : Merged 3860 instances.
SYN-1015 : Optimize round 1, 5305 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4496/293 useful/useless nets, 4300/2265 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2346 better
SYN-1014 : Optimize round 3
SYN-1032 : 4495/0 useful/useless nets, 4299/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.742800s wall, 1.734375s user + 0.046875s system = 1.781250s CPU (102.2%)

RUN-1004 : used memory is 733 MB, reserved memory is 736 MB, peak memory is 1261 MB
RUN-1002 : start command "report_area -file test_camera_rtl.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Gate Statistics
#Basic gates         3382
  #and               1776
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                222
  #bufif1               1
  #MX21               608
  #FADD                 0
  #DFF                195
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ             258
#MACRO_MULT             1
#MACRO_MUX            627

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |test_cmera |3186   |195    |287    |
+---------------------------------------------+

RUN-1002 : start command "export_db test_camera_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea test_camera_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 61 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "uimg/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5146/8 useful/useless nets, 4694/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4930/0 useful/useless nets, 4478/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7482/0 useful/useless nets, 7064/0 useful/useless insts
SYN-1016 : Merged 2194 instances.
SYN-2501 : Optimize round 1, 4189 better
SYN-2501 : Optimize round 2
SYN-1032 : 5288/0 useful/useless nets, 4870/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7602/13 useful/useless nets, 7184/13 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1284 (3.19), #lev = 18 (4.14)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.42 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6519 instances into 1171 LUTs, name keeping = 24%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "test_cmera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2236/0 useful/useless nets, 1818/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2233/0 useful/useless nets, 1815/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 198 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1165 LUT to BLE ...
SYN-4008 : Packed 1165 LUT and 77 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 54 SEQ (1203 nodes)...
SYN-4005 : Packed 54 SEQ with LUT/SLICE
SYN-4006 : 1045 single LUT's are left
SYN-4006 : 67 single SEQ's are left
SYN-4011 : Packing model "test_cmera" (AL_USER_NORMAL) with 1232/1495 primitive instances ...
RUN-1002 : start command "report_area -file test_camera_gate.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1435   out of  19600    7.32%
#reg                  198   out of  19600    1.01%
#le                  1502
  #lut only          1304   out of   1502   86.82%
  #reg only            67   out of   1502    4.46%
  #lut&reg            131   out of   1502    8.72%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |test_cmera |1502  |1435  |198   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea test_camera_gate.area" in  2.610201s wall, 2.671875s user + 0.031250s system = 2.703125s CPU (103.6%)

RUN-1004 : used memory is 739 MB, reserved memory is 742 MB, peak memory is 1261 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_cmera
RUN-1002 : start command "export_db test_camera_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_gate.db" in  1.110558s wall, 0.984375s user + 0.062500s system = 1.046875s CPU (94.3%)

RUN-1004 : used memory is 739 MB, reserved memory is 742 MB, peak memory is 1261 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (87 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll pll/pll_inst.
SYN-4019 : Net CLK_IN_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net CLK_IN_pad is fbclk of pll pll/pll_inst.
SYN-4024 : Net "CSI_PCLK_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/i2c_write_module/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4025 : Tag rtl::Net CSI_PCLK_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/i2c_write_module/divider2[7] as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/i2c_write_module/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 885 instances
RUN-1001 : 377 mslices, 378 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1969 nets
RUN-1001 : 1443 nets have 2 pins
RUN-1001 : 324 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 73 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 883 instances, 755 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9225, tnet num: 1967, tinst num: 883, tnode num: 10074, tedge num: 15341.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1967 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 508 clock pins, and constraint 847 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.229950s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (108.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 610820
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.953776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2394): len = 478009, overlap = 139.5
PHY-3002 : Step(2395): len = 391452, overlap = 139.5
PHY-3002 : Step(2396): len = 369062, overlap = 139.5
PHY-3002 : Step(2397): len = 311880, overlap = 137.25
PHY-3002 : Step(2398): len = 270628, overlap = 139.5
PHY-3002 : Step(2399): len = 261495, overlap = 135
PHY-3002 : Step(2400): len = 255413, overlap = 137.25
PHY-3002 : Step(2401): len = 248089, overlap = 137.25
PHY-3002 : Step(2402): len = 239893, overlap = 137.75
PHY-3002 : Step(2403): len = 234692, overlap = 135
PHY-3002 : Step(2404): len = 227526, overlap = 140
PHY-3002 : Step(2405): len = 219239, overlap = 141.5
PHY-3002 : Step(2406): len = 214358, overlap = 145.25
PHY-3002 : Step(2407): len = 206938, overlap = 144.75
PHY-3002 : Step(2408): len = 199003, overlap = 150.25
PHY-3002 : Step(2409): len = 194167, overlap = 145.5
PHY-3002 : Step(2410): len = 188722, overlap = 149.5
PHY-3002 : Step(2411): len = 180019, overlap = 155.25
PHY-3002 : Step(2412): len = 174716, overlap = 159
PHY-3002 : Step(2413): len = 170045, overlap = 164.75
PHY-3002 : Step(2414): len = 161531, overlap = 168
PHY-3002 : Step(2415): len = 156149, overlap = 168
PHY-3002 : Step(2416): len = 152408, overlap = 171.25
PHY-3002 : Step(2417): len = 144927, overlap = 172.25
PHY-3002 : Step(2418): len = 138878, overlap = 176.5
PHY-3002 : Step(2419): len = 135176, overlap = 174.75
PHY-3002 : Step(2420): len = 127039, overlap = 178.5
PHY-3002 : Step(2421): len = 121764, overlap = 175.75
PHY-3002 : Step(2422): len = 119035, overlap = 178
PHY-3002 : Step(2423): len = 108589, overlap = 176
PHY-3002 : Step(2424): len = 99009.6, overlap = 178
PHY-3002 : Step(2425): len = 96926, overlap = 176
PHY-3002 : Step(2426): len = 90101, overlap = 179.75
PHY-3002 : Step(2427): len = 76660.1, overlap = 182
PHY-3002 : Step(2428): len = 73284.7, overlap = 186.5
PHY-3002 : Step(2429): len = 71652.4, overlap = 188.75
PHY-3002 : Step(2430): len = 50421.2, overlap = 182.25
PHY-3002 : Step(2431): len = 48861.4, overlap = 184.25
PHY-3002 : Step(2432): len = 46128.4, overlap = 185.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.92222e-07
PHY-3002 : Step(2433): len = 46828.3, overlap = 186.25
PHY-3002 : Step(2434): len = 48715.1, overlap = 187.75
PHY-3002 : Step(2435): len = 48475.1, overlap = 192
PHY-3002 : Step(2436): len = 49491.3, overlap = 194.5
PHY-3002 : Step(2437): len = 48889.2, overlap = 195.75
PHY-3002 : Step(2438): len = 47191.2, overlap = 201.5
PHY-3002 : Step(2439): len = 46554.4, overlap = 200
PHY-3002 : Step(2440): len = 44144, overlap = 194.75
PHY-3002 : Step(2441): len = 44236.3, overlap = 196
PHY-3002 : Step(2442): len = 43751.9, overlap = 197.75
PHY-3002 : Step(2443): len = 43268.4, overlap = 198.5
PHY-3002 : Step(2444): len = 43377.6, overlap = 196.25
PHY-3002 : Step(2445): len = 42660.1, overlap = 188.5
PHY-3002 : Step(2446): len = 42427.4, overlap = 190
PHY-3002 : Step(2447): len = 42555.3, overlap = 196.25
PHY-3002 : Step(2448): len = 42215.5, overlap = 196.5
PHY-3002 : Step(2449): len = 41754.1, overlap = 197.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.78444e-06
PHY-3002 : Step(2450): len = 42393.2, overlap = 197.5
PHY-3002 : Step(2451): len = 44423.9, overlap = 197.25
PHY-3002 : Step(2452): len = 46332.5, overlap = 198
PHY-3002 : Step(2453): len = 47121, overlap = 197.5
PHY-3002 : Step(2454): len = 48244.1, overlap = 201.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.56889e-06
PHY-3002 : Step(2455): len = 49026.4, overlap = 198.5
PHY-3002 : Step(2456): len = 52043.3, overlap = 191
PHY-3002 : Step(2457): len = 53240.4, overlap = 188.5
PHY-3002 : Step(2458): len = 53739.8, overlap = 183.5
PHY-3002 : Step(2459): len = 54501.3, overlap = 177.5
PHY-3002 : Step(2460): len = 53872.3, overlap = 179
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.13778e-06
PHY-3002 : Step(2461): len = 55400.4, overlap = 179
PHY-3002 : Step(2462): len = 59719.6, overlap = 176.25
PHY-3002 : Step(2463): len = 59642.9, overlap = 176.25
PHY-3002 : Step(2464): len = 59442.7, overlap = 180
PHY-3002 : Step(2465): len = 59680.2, overlap = 184.5
PHY-3002 : Step(2466): len = 61742.6, overlap = 185.5
PHY-3002 : Step(2467): len = 62221.9, overlap = 185
PHY-3002 : Step(2468): len = 62104.2, overlap = 193
PHY-3002 : Step(2469): len = 62155.9, overlap = 191.25
PHY-3002 : Step(2470): len = 61590, overlap = 191.25
PHY-3002 : Step(2471): len = 61514.2, overlap = 188.25
PHY-3002 : Step(2472): len = 60797.7, overlap = 187.75
PHY-3002 : Step(2473): len = 60739.5, overlap = 186.75
PHY-3002 : Step(2474): len = 60366.9, overlap = 186.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.42756e-05
PHY-3002 : Step(2475): len = 62891.4, overlap = 188.5
PHY-3002 : Step(2476): len = 66183.5, overlap = 185.75
PHY-3002 : Step(2477): len = 65782, overlap = 187
PHY-3002 : Step(2478): len = 65662.7, overlap = 185.5
PHY-3002 : Step(2479): len = 67180.7, overlap = 179.5
PHY-3002 : Step(2480): len = 68184.4, overlap = 177
PHY-3002 : Step(2481): len = 67902.3, overlap = 177
PHY-3002 : Step(2482): len = 67473.6, overlap = 159.25
PHY-3002 : Step(2483): len = 67615.2, overlap = 164.5
PHY-3002 : Step(2484): len = 67664.7, overlap = 169.25
PHY-3002 : Step(2485): len = 67015.1, overlap = 169.25
PHY-3002 : Step(2486): len = 66691, overlap = 171.25
PHY-3002 : Step(2487): len = 66523.8, overlap = 171.75
PHY-3002 : Step(2488): len = 66872.5, overlap = 171.75
PHY-3002 : Step(2489): len = 67178.3, overlap = 163.25
PHY-3002 : Step(2490): len = 66743.4, overlap = 165
PHY-3002 : Step(2491): len = 66484, overlap = 160.5
PHY-3002 : Step(2492): len = 66478.8, overlap = 158
PHY-3002 : Step(2493): len = 66602.4, overlap = 160.25
PHY-3002 : Step(2494): len = 66588.5, overlap = 158.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.85511e-05
PHY-3002 : Step(2495): len = 68634, overlap = 163.25
PHY-3002 : Step(2496): len = 70163.1, overlap = 161
PHY-3002 : Step(2497): len = 69986, overlap = 158.75
PHY-3002 : Step(2498): len = 69916.9, overlap = 158.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.74287e-05
PHY-3002 : Step(2499): len = 71290.6, overlap = 158.75
PHY-3002 : Step(2500): len = 73674.7, overlap = 158.25
PHY-3002 : Step(2501): len = 75589.9, overlap = 155.75
PHY-3002 : Step(2502): len = 75507.1, overlap = 158
PHY-3002 : Step(2503): len = 75335.9, overlap = 167.25
PHY-3002 : Step(2504): len = 75325.1, overlap = 163
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 7.93719e-05
PHY-3002 : Step(2505): len = 76320.8, overlap = 158.5
PHY-3002 : Step(2506): len = 77228.3, overlap = 161
PHY-3002 : Step(2507): len = 77568.1, overlap = 163.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000110078
PHY-3002 : Step(2508): len = 77920.9, overlap = 163.25
PHY-3002 : Step(2509): len = 79464.5, overlap = 159.5
PHY-3002 : Step(2510): len = 81717.1, overlap = 151.25
PHY-3002 : Step(2511): len = 81906.4, overlap = 148.5
PHY-3002 : Step(2512): len = 82023.8, overlap = 148
PHY-3002 : Step(2513): len = 82213.9, overlap = 144.5
PHY-3002 : Step(2514): len = 82125.8, overlap = 148.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000184054
PHY-3002 : Step(2515): len = 82467.9, overlap = 143
PHY-3002 : Step(2516): len = 83604.1, overlap = 144.5
PHY-3002 : Step(2517): len = 84640.1, overlap = 126.75
PHY-3002 : Step(2518): len = 84969.3, overlap = 122.75
PHY-3002 : Step(2519): len = 85003.1, overlap = 122.25
PHY-3002 : Step(2520): len = 84945.7, overlap = 115.5
PHY-3002 : Step(2521): len = 84917.2, overlap = 111
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000264289
PHY-3002 : Step(2522): len = 85221.4, overlap = 110.75
PHY-3002 : Step(2523): len = 85967.3, overlap = 112
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.119739s wall, 0.046875s user + 0.250000s system = 0.296875s CPU (247.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.80275e-06
PHY-3002 : Step(2524): len = 115184, overlap = 59.25
PHY-3002 : Step(2525): len = 114725, overlap = 59.5
PHY-3002 : Step(2526): len = 112917, overlap = 61.25
PHY-3002 : Step(2527): len = 110722, overlap = 62.75
PHY-3002 : Step(2528): len = 105904, overlap = 74.75
PHY-3002 : Step(2529): len = 104510, overlap = 74.5
PHY-3002 : Step(2530): len = 103409, overlap = 75.5
PHY-3002 : Step(2531): len = 102508, overlap = 77.5
PHY-3002 : Step(2532): len = 100704, overlap = 78
PHY-3002 : Step(2533): len = 97863.3, overlap = 78.25
PHY-3002 : Step(2534): len = 97146.1, overlap = 77.25
PHY-3002 : Step(2535): len = 96249.3, overlap = 75.25
PHY-3002 : Step(2536): len = 95265.8, overlap = 75.25
PHY-3002 : Step(2537): len = 94430.8, overlap = 75.25
PHY-3002 : Step(2538): len = 93834.5, overlap = 74
PHY-3002 : Step(2539): len = 93434.6, overlap = 73.75
PHY-3002 : Step(2540): len = 93298.6, overlap = 73.75
PHY-3002 : Step(2541): len = 92919, overlap = 74.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.6055e-06
PHY-3002 : Step(2542): len = 92768.6, overlap = 74.25
PHY-3002 : Step(2543): len = 92766.6, overlap = 74.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.39217e-05
PHY-3002 : Step(2544): len = 92961.4, overlap = 73.25
PHY-3002 : Step(2545): len = 93212.3, overlap = 73
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.93729e-05
PHY-3002 : Step(2546): len = 93162.7, overlap = 72.25
PHY-3002 : Step(2547): len = 93407, overlap = 72.5
PHY-3002 : Step(2548): len = 93792.1, overlap = 73.25
PHY-3002 : Step(2549): len = 94817.6, overlap = 72
PHY-3002 : Step(2550): len = 94607.7, overlap = 71.5
PHY-3002 : Step(2551): len = 94691.7, overlap = 70
PHY-3002 : Step(2552): len = 94890.1, overlap = 68.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.71572e-05
PHY-3002 : Step(2553): len = 95111.8, overlap = 67.75
PHY-3002 : Step(2554): len = 96146.8, overlap = 69
PHY-3002 : Step(2555): len = 96920.1, overlap = 70.5
PHY-3002 : Step(2556): len = 97568.3, overlap = 71.5
PHY-3002 : Step(2557): len = 97207.6, overlap = 71.5
PHY-3002 : Step(2558): len = 97142.6, overlap = 71.25
PHY-3002 : Step(2559): len = 96997.1, overlap = 70.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.43144e-05
PHY-3002 : Step(2560): len = 97525.1, overlap = 71.75
PHY-3002 : Step(2561): len = 98666.8, overlap = 70.5
PHY-3002 : Step(2562): len = 99303.9, overlap = 68.5
PHY-3002 : Step(2563): len = 100091, overlap = 69.25
PHY-3002 : Step(2564): len = 100793, overlap = 68.5
PHY-3002 : Step(2565): len = 102322, overlap = 69
PHY-3002 : Step(2566): len = 103064, overlap = 67.5
PHY-3002 : Step(2567): len = 103750, overlap = 65.75
PHY-3002 : Step(2568): len = 104149, overlap = 64
PHY-3002 : Step(2569): len = 104115, overlap = 62.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000148629
PHY-3002 : Step(2570): len = 105749, overlap = 59.5
PHY-3002 : Step(2571): len = 107750, overlap = 52.5
PHY-3002 : Step(2572): len = 108047, overlap = 50.5
PHY-3002 : Step(2573): len = 108503, overlap = 48
PHY-3002 : Step(2574): len = 108261, overlap = 48.25
PHY-3002 : Step(2575): len = 108086, overlap = 47.75
PHY-3002 : Step(2576): len = 107646, overlap = 48.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000297258
PHY-3002 : Step(2577): len = 109764, overlap = 44.25
PHY-3002 : Step(2578): len = 110246, overlap = 44.25
PHY-3002 : Step(2579): len = 111067, overlap = 41.75
PHY-3002 : Step(2580): len = 111530, overlap = 40.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.05535e-05
PHY-3002 : Step(2581): len = 111002, overlap = 55.75
PHY-3002 : Step(2582): len = 110901, overlap = 51.75
PHY-3002 : Step(2583): len = 110754, overlap = 49.75
PHY-3002 : Step(2584): len = 110675, overlap = 47.5
PHY-3002 : Step(2585): len = 110227, overlap = 45.5
PHY-3002 : Step(2586): len = 110067, overlap = 40.25
PHY-3002 : Step(2587): len = 110010, overlap = 40.75
PHY-3002 : Step(2588): len = 110004, overlap = 40.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000121107
PHY-3002 : Step(2589): len = 112279, overlap = 34.25
PHY-3002 : Step(2590): len = 113215, overlap = 30.5
PHY-3002 : Step(2591): len = 113790, overlap = 29
PHY-3002 : Step(2592): len = 113963, overlap = 28.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000242214
PHY-3002 : Step(2593): len = 115274, overlap = 23
PHY-3002 : Step(2594): len = 116000, overlap = 19.75
PHY-3002 : Step(2595): len = 116211, overlap = 19
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  2.344839s wall, 0.515625s user + 5.062500s system = 5.578125s CPU (237.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.953776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000287211
PHY-3002 : Step(2596): len = 120922, overlap = 8.25
PHY-3002 : Step(2597): len = 119263, overlap = 12
PHY-3002 : Step(2598): len = 118376, overlap = 15
PHY-3002 : Step(2599): len = 117923, overlap = 18.25
PHY-3002 : Step(2600): len = 117576, overlap = 19
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000574422
PHY-3002 : Step(2601): len = 118507, overlap = 18.25
PHY-3002 : Step(2602): len = 118811, overlap = 17.5
PHY-3002 : Step(2603): len = 118982, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00114884
PHY-3002 : Step(2604): len = 119411, overlap = 16
PHY-3002 : Step(2605): len = 119694, overlap = 15.25
PHY-3002 : Step(2606): len = 119787, overlap = 14.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010679s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (146.3%)

PHY-3001 : Legalized: Len = 122252, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 122252, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 455064, over cnt = 51(0%), over = 59, worst = 2
PHY-1002 : len = 455352, over cnt = 29(0%), over = 32, worst = 2
PHY-1002 : len = 454752, over cnt = 14(0%), over = 15, worst = 2
PHY-1002 : len = 454816, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 441896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.121278s wall, 0.140625s user + 0.078125s system = 0.218750s CPU (180.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 61 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 815 has valid locations, 12 needs to be replaced
PHY-3001 : design contains 893 instances, 765 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9325, tnet num: 1977, tinst num: 893, tnode num: 10204, tedge num: 15469.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1977 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 520 clock pins, and constraint 877 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.265381s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (111.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 124128
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.953163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2607): len = 123764, overlap = 0
PHY-3002 : Step(2608): len = 123793, overlap = 0
PHY-3002 : Step(2609): len = 123793, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004814s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (649.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000428593
PHY-3002 : Step(2610): len = 123709, overlap = 0
PHY-3002 : Step(2611): len = 123709, overlap = 0
PHY-3002 : Step(2612): len = 123661, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000632928
PHY-3002 : Step(2613): len = 123710, overlap = 1.75
PHY-3002 : Step(2614): len = 123710, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00126586
PHY-3002 : Step(2615): len = 123740, overlap = 2
PHY-3002 : Step(2616): len = 123722, overlap = 1.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00253171
PHY-3002 : Step(2617): len = 123739, overlap = 1.25
PHY-3002 : Step(2618): len = 123739, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035367s wall, 0.000000s user + 0.062500s system = 0.062500s CPU (176.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0170964
PHY-3002 : Step(2619): len = 123925, overlap = 0
PHY-3002 : Step(2620): len = 123925, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005972s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 124046, Over = 0
PHY-3001 : Final: Len = 124046, Over = 0
RUN-1003 : finish command "place -eco" in  3.365070s wall, 1.750000s user + 5.859375s system = 7.609375s CPU (226.1%)

RUN-1004 : used memory is 743 MB, reserved memory is 742 MB, peak memory is 1261 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  48.932950s wall, 23.781250s user + 95.609375s system = 119.390625s CPU (244.0%)

RUN-1004 : used memory is 743 MB, reserved memory is 742 MB, peak memory is 1261 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 685 to 487
PHY-1001 : Pin misalignment score is improved from 487 to 479
PHY-1001 : Pin misalignment score is improved from 479 to 475
PHY-1001 : Pin misalignment score is improved from 475 to 475
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 895 instances
RUN-1001 : 377 mslices, 388 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1979 nets
RUN-1001 : 1436 nets have 2 pins
RUN-1001 : 324 nets have [3 - 5] pins
RUN-1001 : 89 nets have [6 - 10] pins
RUN-1001 : 50 nets have [11 - 20] pins
RUN-1001 : 75 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 454000, over cnt = 45(0%), over = 53, worst = 2
PHY-1002 : len = 454264, over cnt = 26(0%), over = 30, worst = 2
PHY-1002 : len = 454072, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 454112, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 445112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.125297s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (99.8%)

PHY-1001 : End global routing;  0.301053s wall, 0.281250s user + 0.046875s system = 0.328125s CPU (109.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.438898s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (99.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 91% nets.
PHY-1002 : len = 645136, over cnt = 102(0%), over = 102, worst = 1
PHY-1001 : End Routed; 13.471835s wall, 10.812500s user + 12.609375s system = 23.421875s CPU (173.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 639112, over cnt = 29(0%), over = 29, worst = 1
PHY-1001 : End DR Iter 1; 0.116310s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (147.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 637792, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.065864s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (142.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 637808, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 637808
PHY-1001 : End DR Iter 3; 0.028616s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (163.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  16.525586s wall, 13.640625s user + 12.921875s system = 26.562500s CPU (160.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  17.146638s wall, 14.234375s user + 13.000000s system = 27.234375s CPU (158.8%)

RUN-1004 : used memory is 777 MB, reserved memory is 769 MB, peak memory is 1261 MB
RUN-1002 : start command "report_area -io_info -file test_camera_phy.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1455   out of  19600    7.42%
#reg                  204   out of  19600    1.04%
#le                  1522
  #lut only          1318   out of   1522   86.60%
  #reg only            67   out of   1522    4.40%
  #lut&reg            137   out of   1522    9.00%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db test_camera_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_pr.db" in  1.010697s wall, 0.859375s user + 0.062500s system = 0.921875s CPU (91.2%)

RUN-1004 : used memory is 777 MB, reserved memory is 769 MB, peak memory is 1261 MB
RUN-1002 : start command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 895
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1979, pip num: 29611
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1837 valid insts, and 73028 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file test_camera.bit.
RUN-1003 : finish command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000" in  3.704807s wall, 30.125000s user + 1.062500s system = 31.187500s CPU (841.8%)

RUN-1004 : used memory is 777 MB, reserved memory is 769 MB, peak memory is 1261 MB
RUN-1002 : start command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit" in  1.437245s wall, 1.359375s user + 0.078125s system = 1.437500s CPU (100.0%)

RUN-1004 : used memory is 812 MB, reserved memory is 805 MB, peak memory is 1261 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  9.384158s wall, 0.187500s user + 0.062500s system = 0.250000s CPU (2.7%)

RUN-1004 : used memory is 838 MB, reserved memory is 834 MB, peak memory is 1261 MB
RUN-1003 : finish command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.906813s wall, 1.671875s user + 0.156250s system = 1.828125s CPU (15.4%)

RUN-1004 : used memory is 787 MB, reserved memory is 782 MB, peak memory is 1261 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit" in  1.377747s wall, 1.359375s user + 0.046875s system = 1.406250s CPU (102.1%)

RUN-1004 : used memory is 822 MB, reserved memory is 816 MB, peak memory is 1261 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  9.669993s wall, 0.234375s user + 0.156250s system = 0.390625s CPU (4.0%)

RUN-1004 : used memory is 839 MB, reserved memory is 834 MB, peak memory is 1261 MB
RUN-1003 : finish command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.135316s wall, 1.781250s user + 0.203125s system = 1.984375s CPU (16.4%)

RUN-1004 : used memory is 789 MB, reserved memory is 783 MB, peak memory is 1261 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
RUN-1002 : start command "elaborate -top test_cmera"
HDL-1007 : elaborate module test_cmera in ../src/test_cmera.v(2)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=5,FBCLK_DIV=7,CLKC0_DIV=14,CLKC1_DIV=39,CLKC2_DIV=117,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=14,CLKC1_CPHASE=39,CLKC2_CPHASE=117,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../src/sccb_v1/camera_init.v(1)
HDL-1007 : elaborate module i2c_module in ../src/sccb_v1/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50) in ../src/lcd_sync.v(2)
HDL-1007 : elaborate module cameraReader in ../src/cameraReader.v(1)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../src/test_cmera.v(124)
HDL-1200 : Current top model is test_cmera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraints/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment CSI_D[0]  LOCATION = L16; "
RUN-1002 : start command "set_pin_assignment CSI_D[1]  LOCATION = L14; "
RUN-1002 : start command "set_pin_assignment CSI_D[2]  LOCATION = M14; "
RUN-1002 : start command "set_pin_assignment CSI_D[3]  LOCATION = M16; "
RUN-1002 : start command "set_pin_assignment CSI_D[4]  LOCATION = M15; "
RUN-1002 : start command "set_pin_assignment CSI_D[5]  LOCATION = K15; "
RUN-1002 : start command "set_pin_assignment CSI_D[6]  LOCATION = H16; "
RUN-1002 : start command "set_pin_assignment CSI_D[7]  LOCATION = G16; "
RUN-1002 : start command "set_pin_assignment CSI_PCLK  LOCATION = K12; "
RUN-1002 : start command "set_pin_assignment CSI_XCLK  LOCATION = J12; "
RUN-1002 : start command "set_pin_assignment CSI_HREF  LOCATION = H15; "
RUN-1002 : start command "set_pin_assignment CSI_VSYNC  LOCATION = F15; "
RUN-1002 : start command "set_pin_assignment CSI_PWDN  LOCATION = G14; "
RUN-1002 : start command "set_pin_assignment CSI_RST  LOCATION = E15; "
RUN-1002 : start command "set_pin_assignment CSI_SOIC  LOCATION = D16; "
RUN-1002 : start command "set_pin_assignment CSI_SOID  LOCATION = D14; "
RUN-1002 : start command "set_pin_assignment R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1"
RUN-1002 : start command "set_pin_assignment LCD_HSYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_VSYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_PWM  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment TESTA  LOCATION = A10; "
RUN-1002 : start command "set_pin_assignment TESTB  LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment TESTC  LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment TESTD  LOCATION = C9; "
RUN-1002 : start command "set_pin_assignment TESTE  LOCATION = B6; "
RUN-1002 : start command "set_pin_assignment TESTF  LOCATION = C5; "
RUN-1002 : start command "set_pin_assignment OD[0]  LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment OD[1]  LOCATION = T8; "
RUN-1002 : start command "set_pin_assignment OD[2]  LOCATION = R7; "
RUN-1002 : start command "set_pin_assignment OD[3]  LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment OD[4]  LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment OD[5]  LOCATION = N5; "
RUN-1002 : start command "set_pin_assignment OD[6]  LOCATION = R2; "
RUN-1002 : start command "set_pin_assignment OD[7]  LOCATION = P2; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_cmera"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "cameraReader"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[0]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[0]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[1]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[1]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[2]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[2]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[3]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[3]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[4]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[4]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[5]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[5]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[6]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[6]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[7]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[7]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTA" in ../src/test_cmera.v(26)
SYN-5014 WARNING: the net's pin: pin "TESTA" in ../src/test_cmera.v(26)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTB" in ../src/test_cmera.v(27)
SYN-5014 WARNING: the net's pin: pin "TESTB" in ../src/test_cmera.v(27)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTC" in ../src/test_cmera.v(28)
SYN-5014 WARNING: the net's pin: pin "TESTC" in ../src/test_cmera.v(28)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTD" in ../src/test_cmera.v(29)
SYN-5014 WARNING: the net's pin: pin "TESTD" in ../src/test_cmera.v(29)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTE" in ../src/test_cmera.v(30)
SYN-5014 WARNING: the net's pin: pin "TESTE" in ../src/test_cmera.v(30)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTF" in ../src/test_cmera.v(31)
SYN-5014 WARNING: the net's pin: pin "TESTF" in ../src/test_cmera.v(31)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 63 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_cmera
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model cameraReader
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)
SYN-1011 : Flatten model img_cache
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4490/158 useful/useless nets, 4288/56 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 11 onehot mux instances.
SYN-1020 : Optimized 1100 distributor mux.
SYN-1016 : Merged 3868 instances.
SYN-1015 : Optimize round 1, 5313 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4491/293 useful/useless nets, 4295/2271 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2352 better
SYN-1014 : Optimize round 3
SYN-1032 : 4490/0 useful/useless nets, 4294/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.640629s wall, 1.625000s user + 0.031250s system = 1.656250s CPU (101.0%)

RUN-1004 : used memory is 784 MB, reserved memory is 777 MB, peak memory is 1261 MB
RUN-1002 : start command "report_area -file test_camera_rtl.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Gate Statistics
#Basic gates         3380
  #and               1777
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                222
  #bufif1               1
  #MX21               605
  #FADD                 0
  #DFF                195
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ             258
#MACRO_MULT             1
#MACRO_MUX            624

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |test_cmera |3184   |195    |287    |
+---------------------------------------------+

RUN-1002 : start command "export_db test_camera_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea test_camera_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 61 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "uimg/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5141/8 useful/useless nets, 4689/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4925/0 useful/useless nets, 4473/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7477/0 useful/useless nets, 7059/0 useful/useless insts
SYN-1016 : Merged 2194 instances.
SYN-2501 : Optimize round 1, 4189 better
SYN-2501 : Optimize round 2
SYN-1032 : 5283/0 useful/useless nets, 4865/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7597/13 useful/useless nets, 7179/13 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1259 (3.23), #lev = 17 (4.09)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.50 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6514 instances into 1133 LUTs, name keeping = 26%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "test_cmera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2198/0 useful/useless nets, 1780/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2195/0 useful/useless nets, 1777/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 198 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1127 LUT to BLE ...
SYN-4008 : Packed 1127 LUT and 77 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 51 SEQ (1236 nodes)...
SYN-4005 : Packed 51 SEQ with LUT/SLICE
SYN-4006 : 1010 single LUT's are left
SYN-4006 : 70 single SEQ's are left
SYN-4011 : Packing model "test_cmera" (AL_USER_NORMAL) with 1197/1460 primitive instances ...
RUN-1002 : start command "report_area -file test_camera_gate.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1397   out of  19600    7.13%
#reg                  198   out of  19600    1.01%
#le                  1467
  #lut only          1269   out of   1467   86.50%
  #reg only            70   out of   1467    4.77%
  #lut&reg            128   out of   1467    8.73%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |test_cmera |1467  |1397  |198   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea test_camera_gate.area" in  2.926493s wall, 3.031250s user + 0.031250s system = 3.062500s CPU (104.6%)

RUN-1004 : used memory is 785 MB, reserved memory is 778 MB, peak memory is 1261 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_cmera
RUN-1002 : start command "export_db test_camera_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (87 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll pll/pll_inst.
SYN-4019 : Net CLK_IN_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net CLK_IN_pad is fbclk of pll pll/pll_inst.
SYN-4024 : Net "CSI_PCLK_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/i2c_write_module/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4025 : Tag rtl::Net CSI_PCLK_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/i2c_write_module/divider2[7] as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/i2c_write_module/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 869 instances
RUN-1001 : 369 mslices, 370 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1931 nets
RUN-1001 : 1401 nets have 2 pins
RUN-1001 : 331 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 35 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 867 instances, 739 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9004, tnet num: 1929, tinst num: 867, tnode num: 9853, tedge num: 14975.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1929 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 508 clock pins, and constraint 847 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.217232s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (129.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 618355
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2621): len = 469794, overlap = 139.5
PHY-3002 : Step(2622): len = 384786, overlap = 139.5
PHY-3002 : Step(2623): len = 331452, overlap = 139.5
PHY-3002 : Step(2624): len = 292485, overlap = 137.25
PHY-3002 : Step(2625): len = 261325, overlap = 141.5
PHY-3002 : Step(2626): len = 232774, overlap = 143.25
PHY-3002 : Step(2627): len = 209443, overlap = 150.75
PHY-3002 : Step(2628): len = 189369, overlap = 158
PHY-3002 : Step(2629): len = 171701, overlap = 167.75
PHY-3002 : Step(2630): len = 153523, overlap = 175.75
PHY-3002 : Step(2631): len = 137301, overlap = 182.25
PHY-3002 : Step(2632): len = 123714, overlap = 185.5
PHY-3002 : Step(2633): len = 111048, overlap = 189.75
PHY-3002 : Step(2634): len = 94641.7, overlap = 194
PHY-3002 : Step(2635): len = 84642.8, overlap = 197.75
PHY-3002 : Step(2636): len = 72239, overlap = 199.5
PHY-3002 : Step(2637): len = 61614.9, overlap = 201
PHY-3002 : Step(2638): len = 56059.5, overlap = 201.25
PHY-3002 : Step(2639): len = 46557.1, overlap = 214
PHY-3002 : Step(2640): len = 42261.8, overlap = 214.5
PHY-3002 : Step(2641): len = 39822.5, overlap = 218.75
PHY-3002 : Step(2642): len = 36928.7, overlap = 219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.54037e-07
PHY-3002 : Step(2643): len = 37161.9, overlap = 217.5
PHY-3002 : Step(2644): len = 46405.3, overlap = 218
PHY-3002 : Step(2645): len = 44187.2, overlap = 220.5
PHY-3002 : Step(2646): len = 41578.3, overlap = 215
PHY-3002 : Step(2647): len = 40806.8, overlap = 212.5
PHY-3002 : Step(2648): len = 39694.8, overlap = 213.75
PHY-3002 : Step(2649): len = 40214, overlap = 213.25
PHY-3002 : Step(2650): len = 39737.5, overlap = 210.75
PHY-3002 : Step(2651): len = 39142.4, overlap = 205
PHY-3002 : Step(2652): len = 39148.3, overlap = 200.75
PHY-3002 : Step(2653): len = 38735.2, overlap = 198.25
PHY-3002 : Step(2654): len = 38787.9, overlap = 201
PHY-3002 : Step(2655): len = 39148, overlap = 201.25
PHY-3002 : Step(2656): len = 38822.1, overlap = 199.5
PHY-3002 : Step(2657): len = 39235.8, overlap = 200
PHY-3002 : Step(2658): len = 39588.5, overlap = 200
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.70807e-06
PHY-3002 : Step(2659): len = 42507.4, overlap = 200
PHY-3002 : Step(2660): len = 45278, overlap = 198.75
PHY-3002 : Step(2661): len = 45687.2, overlap = 198.75
PHY-3002 : Step(2662): len = 45997.3, overlap = 190.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.41615e-06
PHY-3002 : Step(2663): len = 48927.8, overlap = 193
PHY-3002 : Step(2664): len = 52953.9, overlap = 194
PHY-3002 : Step(2665): len = 53691, overlap = 193.25
PHY-3002 : Step(2666): len = 53746.3, overlap = 194.75
PHY-3002 : Step(2667): len = 52578.6, overlap = 194.5
PHY-3002 : Step(2668): len = 52015.4, overlap = 194.25
PHY-3002 : Step(2669): len = 51893.5, overlap = 196
PHY-3002 : Step(2670): len = 52131.8, overlap = 191.25
PHY-3002 : Step(2671): len = 52102.7, overlap = 188.25
PHY-3002 : Step(2672): len = 52142.7, overlap = 171.75
PHY-3002 : Step(2673): len = 52030, overlap = 177.75
PHY-3002 : Step(2674): len = 51833.1, overlap = 179.75
PHY-3002 : Step(2675): len = 51642.8, overlap = 182.25
PHY-3002 : Step(2676): len = 51527.4, overlap = 186
PHY-3002 : Step(2677): len = 50819, overlap = 181.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.8323e-06
PHY-3002 : Step(2678): len = 55523.1, overlap = 186.5
PHY-3002 : Step(2679): len = 57102.5, overlap = 179.25
PHY-3002 : Step(2680): len = 58558.3, overlap = 190.5
PHY-3002 : Step(2681): len = 58833.2, overlap = 191.25
PHY-3002 : Step(2682): len = 58815.7, overlap = 191.5
PHY-3002 : Step(2683): len = 58574.1, overlap = 191.75
PHY-3002 : Step(2684): len = 58725.8, overlap = 191
PHY-3002 : Step(2685): len = 58760.9, overlap = 190
PHY-3002 : Step(2686): len = 59519.5, overlap = 176.25
PHY-3002 : Step(2687): len = 59615.1, overlap = 176.25
PHY-3002 : Step(2688): len = 59372.2, overlap = 176.75
PHY-3002 : Step(2689): len = 58554.6, overlap = 183.5
PHY-3002 : Step(2690): len = 58423.8, overlap = 179.25
PHY-3002 : Step(2691): len = 58854.3, overlap = 172.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.36646e-05
PHY-3002 : Step(2692): len = 63005, overlap = 170.25
PHY-3002 : Step(2693): len = 64105.6, overlap = 154.5
PHY-3002 : Step(2694): len = 64002.8, overlap = 143.5
PHY-3002 : Step(2695): len = 64391.4, overlap = 147.25
PHY-3002 : Step(2696): len = 65818.7, overlap = 149.25
PHY-3002 : Step(2697): len = 66126.3, overlap = 150.5
PHY-3002 : Step(2698): len = 65478.7, overlap = 146
PHY-3002 : Step(2699): len = 65074.4, overlap = 152
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.54685e-05
PHY-3002 : Step(2700): len = 67985.9, overlap = 145.25
PHY-3002 : Step(2701): len = 69221.8, overlap = 145
PHY-3002 : Step(2702): len = 69965.9, overlap = 149.75
PHY-3002 : Step(2703): len = 70489.2, overlap = 149.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.09371e-05
PHY-3002 : Step(2704): len = 71899.5, overlap = 154.5
PHY-3002 : Step(2705): len = 73416.3, overlap = 152.75
PHY-3002 : Step(2706): len = 75053.2, overlap = 143.25
PHY-3002 : Step(2707): len = 74808, overlap = 148.5
PHY-3002 : Step(2708): len = 74792.4, overlap = 153.25
PHY-3002 : Step(2709): len = 75347.8, overlap = 157.25
PHY-3002 : Step(2710): len = 76116.5, overlap = 157.5
PHY-3002 : Step(2711): len = 76838.1, overlap = 153.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000101874
PHY-3002 : Step(2712): len = 77732.8, overlap = 151.25
PHY-3002 : Step(2713): len = 78690.4, overlap = 146.75
PHY-3002 : Step(2714): len = 78597.9, overlap = 146.75
PHY-3002 : Step(2715): len = 78715.3, overlap = 157.75
PHY-3002 : Step(2716): len = 79248.9, overlap = 151
PHY-3002 : Step(2717): len = 79881.6, overlap = 148.75
PHY-3002 : Step(2718): len = 80294.9, overlap = 143.75
PHY-3002 : Step(2719): len = 80434.2, overlap = 150.25
PHY-3002 : Step(2720): len = 80355.3, overlap = 148
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000162381
PHY-3002 : Step(2721): len = 80727.4, overlap = 148
PHY-3002 : Step(2722): len = 81547.1, overlap = 143.5
PHY-3002 : Step(2723): len = 82158.6, overlap = 145.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00027107
PHY-3002 : Step(2724): len = 82320.7, overlap = 145.25
PHY-3002 : Step(2725): len = 82346, overlap = 147
PHY-3002 : Step(2726): len = 83206.7, overlap = 134.75
PHY-3002 : Step(2727): len = 84587.7, overlap = 132.75
PHY-3002 : Step(2728): len = 84686.4, overlap = 132.25
PHY-3002 : Step(2729): len = 84861.8, overlap = 130.25
PHY-3002 : Step(2730): len = 85766.1, overlap = 116.25
PHY-3002 : Step(2731): len = 86694.6, overlap = 111.25
PHY-3002 : Step(2732): len = 86967.9, overlap = 111.25
PHY-3002 : Step(2733): len = 87172.4, overlap = 111
PHY-3002 : Step(2734): len = 87339.5, overlap = 111
PHY-3002 : Step(2735): len = 87531.7, overlap = 111
PHY-3002 : Step(2736): len = 87871.1, overlap = 115.75
PHY-3002 : Step(2737): len = 87796.5, overlap = 115.75
PHY-3002 : Step(2738): len = 87782.9, overlap = 115.5
PHY-3002 : Step(2739): len = 87818.5, overlap = 114.25
PHY-3002 : Step(2740): len = 88041.7, overlap = 109.25
PHY-3002 : Step(2741): len = 88137.9, overlap = 110.25
PHY-3002 : Step(2742): len = 88309.2, overlap = 114.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000398712
PHY-3002 : Step(2743): len = 88412.3, overlap = 114.5
PHY-3002 : Step(2744): len = 89447.2, overlap = 110.75
PHY-3002 : Step(2745): len = 90160.5, overlap = 105.75
PHY-3002 : Step(2746): len = 90300.8, overlap = 107.75
PHY-3002 : Step(2747): len = 90235.1, overlap = 107
PHY-3002 : Step(2748): len = 90303.2, overlap = 103.75
PHY-3002 : Step(2749): len = 90573.7, overlap = 103
PHY-3002 : Step(2750): len = 90880.8, overlap = 101.5
PHY-3002 : Step(2751): len = 91236.9, overlap = 103
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000495995
PHY-3002 : Step(2752): len = 91354.1, overlap = 102.25
PHY-3002 : Step(2753): len = 92946.9, overlap = 94
PHY-3002 : Step(2754): len = 96350.1, overlap = 99.25
PHY-3002 : Step(2755): len = 96381.8, overlap = 92.75
PHY-3002 : Step(2756): len = 96357.3, overlap = 97.5
PHY-3002 : Step(2757): len = 96351.2, overlap = 92.75
PHY-3002 : Step(2758): len = 96285, overlap = 97.75
PHY-3002 : Step(2759): len = 96213.6, overlap = 88.75
PHY-3002 : Step(2760): len = 96177.7, overlap = 84.75
PHY-3002 : Step(2761): len = 96101.2, overlap = 84.75
PHY-3002 : Step(2762): len = 96046.5, overlap = 85
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000854596
PHY-3002 : Step(2763): len = 96194.8, overlap = 85
PHY-3002 : Step(2764): len = 96488.3, overlap = 85.25
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.000966212
PHY-3002 : Step(2765): len = 96576.7, overlap = 85.25
PHY-3002 : Step(2766): len = 96815.9, overlap = 82.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.087578s wall, 0.062500s user + 0.109375s system = 0.171875s CPU (196.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.79205e-06
PHY-3002 : Step(2767): len = 108791, overlap = 52
PHY-3002 : Step(2768): len = 104733, overlap = 53.75
PHY-3002 : Step(2769): len = 103458, overlap = 58.25
PHY-3002 : Step(2770): len = 102135, overlap = 57.5
PHY-3002 : Step(2771): len = 101360, overlap = 55.75
PHY-3002 : Step(2772): len = 99735.6, overlap = 60.25
PHY-3002 : Step(2773): len = 99477.4, overlap = 60.5
PHY-3002 : Step(2774): len = 98543.9, overlap = 60.25
PHY-3002 : Step(2775): len = 98448.8, overlap = 62
PHY-3002 : Step(2776): len = 97694.7, overlap = 63
PHY-3002 : Step(2777): len = 96834.1, overlap = 63.25
PHY-3002 : Step(2778): len = 96114.8, overlap = 65
PHY-3002 : Step(2779): len = 95663.4, overlap = 66.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.15841e-05
PHY-3002 : Step(2780): len = 95308.6, overlap = 67.5
PHY-3002 : Step(2781): len = 95339.7, overlap = 68.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.31682e-05
PHY-3002 : Step(2782): len = 95463.5, overlap = 67.5
PHY-3002 : Step(2783): len = 95617.2, overlap = 68.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.57091e-05
PHY-3002 : Step(2784): len = 96370, overlap = 67.5
PHY-3002 : Step(2785): len = 97424.8, overlap = 64.25
PHY-3002 : Step(2786): len = 98285.5, overlap = 60.75
PHY-3002 : Step(2787): len = 99875.5, overlap = 61.25
PHY-3002 : Step(2788): len = 101447, overlap = 64
PHY-3002 : Step(2789): len = 101404, overlap = 63.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.14182e-05
PHY-3002 : Step(2790): len = 104690, overlap = 61.5
PHY-3002 : Step(2791): len = 106684, overlap = 60
PHY-3002 : Step(2792): len = 106213, overlap = 60
PHY-3002 : Step(2793): len = 106594, overlap = 58.75
PHY-3002 : Step(2794): len = 107318, overlap = 57
PHY-3002 : Step(2795): len = 107134, overlap = 56.25
PHY-3002 : Step(2796): len = 107268, overlap = 56.5
PHY-3002 : Step(2797): len = 107491, overlap = 56.75
PHY-3002 : Step(2798): len = 107061, overlap = 55.5
PHY-3002 : Step(2799): len = 106649, overlap = 54.75
PHY-3002 : Step(2800): len = 106157, overlap = 53
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000182836
PHY-3002 : Step(2801): len = 108884, overlap = 47
PHY-3002 : Step(2802): len = 110856, overlap = 43.75
PHY-3002 : Step(2803): len = 110599, overlap = 43
PHY-3002 : Step(2804): len = 110527, overlap = 42.5
PHY-3002 : Step(2805): len = 110109, overlap = 41
PHY-3002 : Step(2806): len = 109738, overlap = 40
PHY-3002 : Step(2807): len = 109735, overlap = 39
PHY-3002 : Step(2808): len = 109609, overlap = 36.75
PHY-3002 : Step(2809): len = 109698, overlap = 34.75
PHY-3002 : Step(2810): len = 109766, overlap = 34.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000365673
PHY-3002 : Step(2811): len = 111335, overlap = 32.5
PHY-3002 : Step(2812): len = 111525, overlap = 32.75
PHY-3002 : Step(2813): len = 111525, overlap = 32.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000731345
PHY-3002 : Step(2814): len = 112304, overlap = 31.75
PHY-3002 : Step(2815): len = 112440, overlap = 31
PHY-3002 : Step(2816): len = 112471, overlap = 31
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.01076e-05
PHY-3002 : Step(2817): len = 112272, overlap = 44.75
PHY-3002 : Step(2818): len = 112444, overlap = 42.75
PHY-3002 : Step(2819): len = 112648, overlap = 42.5
PHY-3002 : Step(2820): len = 112735, overlap = 44
PHY-3002 : Step(2821): len = 112485, overlap = 41.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000160215
PHY-3002 : Step(2822): len = 114485, overlap = 38.25
PHY-3002 : Step(2823): len = 115317, overlap = 33
PHY-3002 : Step(2824): len = 115759, overlap = 29.75
PHY-3002 : Step(2825): len = 115930, overlap = 27.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00032043
PHY-3002 : Step(2826): len = 117185, overlap = 24.75
PHY-3002 : Step(2827): len = 117775, overlap = 23.5
PHY-3002 : Step(2828): len = 118017, overlap = 22.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.860839s wall, 0.593750s user + 3.687500s system = 4.281250s CPU (230.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00037299
PHY-3002 : Step(2829): len = 122183, overlap = 9.75
PHY-3002 : Step(2830): len = 121004, overlap = 14.5
PHY-3002 : Step(2831): len = 120042, overlap = 19.75
PHY-3002 : Step(2832): len = 119751, overlap = 20
PHY-3002 : Step(2833): len = 119480, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000745979
PHY-3002 : Step(2834): len = 120354, overlap = 21
PHY-3002 : Step(2835): len = 120492, overlap = 20.75
PHY-3002 : Step(2836): len = 120417, overlap = 20
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00149196
PHY-3002 : Step(2837): len = 120776, overlap = 20.5
PHY-3002 : Step(2838): len = 120900, overlap = 20.75
PHY-3002 : Step(2839): len = 120900, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010363s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (301.6%)

PHY-3001 : Legalized: Len = 123283, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 2.
PHY-3001 : Final: Len = 123303, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 433456, over cnt = 44(0%), over = 48, worst = 2
PHY-1002 : len = 433792, over cnt = 22(0%), over = 22, worst = 1
PHY-1002 : len = 434016, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 434016, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 430800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.169444s wall, 0.203125s user + 0.125000s system = 0.328125s CPU (193.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 61 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 799 has valid locations, 11 needs to be replaced
PHY-3001 : design contains 876 instances, 748 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9084, tnet num: 1938, tinst num: 876, tnode num: 9958, tedge num: 15079.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1938 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 518 clock pins, and constraint 872 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.259902s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (102.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 124871
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2840): len = 125111, overlap = 0
PHY-3002 : Step(2841): len = 125111, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003915s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (399.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000117449
PHY-3002 : Step(2842): len = 124741, overlap = 1.25
PHY-3002 : Step(2843): len = 124741, overlap = 1.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000234898
PHY-3002 : Step(2844): len = 124756, overlap = 1
PHY-3002 : Step(2845): len = 124756, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.49797e-05
PHY-3002 : Step(2846): len = 124702, overlap = 0.75
PHY-3002 : Step(2847): len = 124702, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035690s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (218.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000107403
PHY-3002 : Step(2848): len = 124778, overlap = 1.25
PHY-3002 : Step(2849): len = 124778, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007353s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (212.5%)

PHY-3001 : Legalized: Len = 124830, Over = 0
PHY-3001 : Final: Len = 124830, Over = 0
RUN-1003 : finish command "place -eco" in  1.525270s wall, 1.343750s user + 1.859375s system = 3.203125s CPU (210.0%)

RUN-1004 : used memory is 789 MB, reserved memory is 782 MB, peak memory is 1261 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  45.861208s wall, 28.062500s user + 86.703125s system = 114.765625s CPU (250.2%)

RUN-1004 : used memory is 789 MB, reserved memory is 782 MB, peak memory is 1261 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 714 to 485
PHY-1001 : Pin misalignment score is improved from 485 to 473
PHY-1001 : Pin misalignment score is improved from 473 to 471
PHY-1001 : Pin misalignment score is improved from 471 to 470
PHY-1001 : Pin misalignment score is improved from 470 to 470
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 878 instances
RUN-1001 : 369 mslices, 379 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1940 nets
RUN-1001 : 1397 nets have 2 pins
RUN-1001 : 329 nets have [3 - 5] pins
RUN-1001 : 90 nets have [6 - 10] pins
RUN-1001 : 45 nets have [11 - 20] pins
RUN-1001 : 74 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 432536, over cnt = 46(0%), over = 51, worst = 2
PHY-1002 : len = 432840, over cnt = 23(0%), over = 23, worst = 1
PHY-1002 : len = 432968, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 432968, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 430648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.147164s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (116.8%)

PHY-1001 : End global routing;  0.330615s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (113.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.553792s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (98.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 618392, over cnt = 63(0%), over = 63, worst = 1
PHY-1001 : End Routed; 12.353329s wall, 13.359375s user + 2.500000s system = 15.859375s CPU (128.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 614328, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 1; 0.110384s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (212.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 613536, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 2; 0.069171s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (112.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 613288, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 613288
PHY-1001 : End DR Iter 3; 0.038512s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (81.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  16.079253s wall, 16.703125s user + 3.062500s system = 19.765625s CPU (122.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  16.802489s wall, 17.437500s user + 3.109375s system = 20.546875s CPU (122.3%)

RUN-1004 : used memory is 817 MB, reserved memory is 810 MB, peak memory is 1308 MB
RUN-1002 : start command "report_area -io_info -file test_camera_phy.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1415   out of  19600    7.22%
#reg                  203   out of  19600    1.04%
#le                  1485
  #lut only          1282   out of   1485   86.33%
  #reg only            70   out of   1485    4.71%
  #lut&reg            133   out of   1485    8.96%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db test_camera_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_pr.db" in  1.204507s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (92.1%)

RUN-1004 : used memory is 817 MB, reserved memory is 810 MB, peak memory is 1308 MB
RUN-1002 : start command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 878
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1940, pip num: 28791
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1854 valid insts, and 71307 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file test_camera.bit.
RUN-1003 : finish command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000" in  4.000329s wall, 32.781250s user + 0.687500s system = 33.468750s CPU (836.7%)

RUN-1004 : used memory is 819 MB, reserved memory is 813 MB, peak memory is 1308 MB
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
RUN-1002 : start command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit"
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
RUN-1002 : start command "elaborate -top test_cmera"
HDL-1007 : elaborate module test_cmera in ../src/test_cmera.v(2)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=5,FBCLK_DIV=7,CLKC0_DIV=14,CLKC1_DIV=39,CLKC2_DIV=117,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=14,CLKC1_CPHASE=39,CLKC2_CPHASE=117,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../src/sccb_v1/camera_init.v(1)
HDL-1007 : elaborate module i2c_module in ../src/sccb_v1/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50) in ../src/lcd_sync.v(2)
HDL-1007 : elaborate module cameraReader in ../src/cameraReader.v(1)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../src/test_cmera.v(124)
HDL-1200 : Current top model is test_cmera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraints/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment CSI_D[0]  LOCATION = L16; "
RUN-1002 : start command "set_pin_assignment CSI_D[1]  LOCATION = L14; "
RUN-1002 : start command "set_pin_assignment CSI_D[2]  LOCATION = M14; "
RUN-1002 : start command "set_pin_assignment CSI_D[3]  LOCATION = M16; "
RUN-1002 : start command "set_pin_assignment CSI_D[4]  LOCATION = M15; "
RUN-1002 : start command "set_pin_assignment CSI_D[5]  LOCATION = K15; "
RUN-1002 : start command "set_pin_assignment CSI_D[6]  LOCATION = H16; "
RUN-1002 : start command "set_pin_assignment CSI_D[7]  LOCATION = G16; "
RUN-1002 : start command "set_pin_assignment CSI_PCLK  LOCATION = K12; "
RUN-1002 : start command "set_pin_assignment CSI_XCLK  LOCATION = J12; "
RUN-1002 : start command "set_pin_assignment CSI_HREF  LOCATION = H15; "
RUN-1002 : start command "set_pin_assignment CSI_VSYNC  LOCATION = F15; "
RUN-1002 : start command "set_pin_assignment CSI_PWDN  LOCATION = G14; "
RUN-1002 : start command "set_pin_assignment CSI_RST  LOCATION = E15; "
RUN-1002 : start command "set_pin_assignment CSI_SOIC  LOCATION = D16; "
RUN-1002 : start command "set_pin_assignment CSI_SOID  LOCATION = D14; "
RUN-1002 : start command "set_pin_assignment R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1"
RUN-1002 : start command "set_pin_assignment LCD_HSYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_VSYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_PWM  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment TESTA  LOCATION = A10; "
RUN-1002 : start command "set_pin_assignment TESTB  LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment TESTC  LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment TESTD  LOCATION = C9; "
RUN-1002 : start command "set_pin_assignment TESTE  LOCATION = B6; "
RUN-1002 : start command "set_pin_assignment TESTF  LOCATION = C5; "
RUN-1002 : start command "set_pin_assignment OD[0]  LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment OD[1]  LOCATION = T8; "
RUN-1002 : start command "set_pin_assignment OD[2]  LOCATION = R7; "
RUN-1002 : start command "set_pin_assignment OD[3]  LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment OD[4]  LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment OD[5]  LOCATION = N5; "
RUN-1002 : start command "set_pin_assignment OD[6]  LOCATION = R2; "
RUN-1002 : start command "set_pin_assignment OD[7]  LOCATION = P2; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_cmera"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "cameraReader"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[0]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[0]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[1]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[1]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[2]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[2]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[3]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[3]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[4]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[4]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[5]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[5]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[6]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[6]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[7]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[7]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTA" in ../src/test_cmera.v(26)
SYN-5014 WARNING: the net's pin: pin "TESTA" in ../src/test_cmera.v(26)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTB" in ../src/test_cmera.v(27)
SYN-5014 WARNING: the net's pin: pin "TESTB" in ../src/test_cmera.v(27)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTC" in ../src/test_cmera.v(28)
SYN-5014 WARNING: the net's pin: pin "TESTC" in ../src/test_cmera.v(28)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTD" in ../src/test_cmera.v(29)
SYN-5014 WARNING: the net's pin: pin "TESTD" in ../src/test_cmera.v(29)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTE" in ../src/test_cmera.v(30)
SYN-5014 WARNING: the net's pin: pin "TESTE" in ../src/test_cmera.v(30)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTF" in ../src/test_cmera.v(31)
SYN-5014 WARNING: the net's pin: pin "TESTF" in ../src/test_cmera.v(31)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 8 instances.
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit" in  1.769970s wall, 2.484375s user + 0.265625s system = 2.750000s CPU (155.4%)

RUN-1004 : used memory is 846 MB, reserved memory is 840 MB, peak memory is 1308 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
SYN-1016 : Merged 93 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_cmera
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model cameraReader
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)
SYN-1011 : Flatten model img_cache
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4458/158 useful/useless nets, 4256/56 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 11 onehot mux instances.
SYN-1020 : Optimized 1101 distributor mux.
SYN-1016 : Merged 3827 instances.
SYN-1015 : Optimize round 1, 5273 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4472/293 useful/useless nets, 4276/2242 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2323 better
SYN-1014 : Optimize round 3
SYN-1032 : 4471/0 useful/useless nets, 4275/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.696942s wall, 1.765625s user + 0.109375s system = 1.875000s CPU (110.5%)

RUN-1004 : used memory is 847 MB, reserved memory is 841 MB, peak memory is 1308 MB
RUN-1002 : start command "report_area -file test_camera_rtl.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Gate Statistics
#Basic gates         3365
  #and               1763
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                220
  #bufif1               1
  #MX21               606
  #FADD                 0
  #DFF                195
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ             256
#MACRO_MULT             1
#MACRO_MUX            622

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |test_cmera |3169   |195    |285    |
+---------------------------------------------+

RUN-1002 : start command "export_db test_camera_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea test_camera_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 61 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "uimg/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5122/8 useful/useless nets, 4670/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4906/0 useful/useless nets, 4454/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7437/0 useful/useless nets, 7019/0 useful/useless insts
SYN-1016 : Merged 2175 instances.
SYN-2501 : Optimize round 1, 4154 better
SYN-2501 : Optimize round 2
SYN-1032 : 5262/0 useful/useless nets, 4844/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7576/13 useful/useless nets, 7158/13 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1281 (3.21), #lev = 17 (4.17)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.47 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6493 instances into 1152 LUTs, name keeping = 25%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "test_cmera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2217/0 useful/useless nets, 1799/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2214/0 useful/useless nets, 1796/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 198 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1146 LUT to BLE ...
SYN-4008 : Packed 1146 LUT and 77 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 53 SEQ (1214 nodes)...
SYN-4005 : Packed 53 SEQ with LUT/SLICE
SYN-4006 : 1027 single LUT's are left
SYN-4006 : 68 single SEQ's are left
SYN-4011 : Packing model "test_cmera" (AL_USER_NORMAL) with 1214/1477 primitive instances ...
RUN-1002 : start command "report_area -file test_camera_gate.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1416   out of  19600    7.22%
#reg                  198   out of  19600    1.01%
#le                  1484
  #lut only          1286   out of   1484   86.66%
  #reg only            68   out of   1484    4.58%
  #lut&reg            130   out of   1484    8.76%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |test_cmera |1484  |1416  |198   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea test_camera_gate.area" in  2.837372s wall, 2.875000s user + 0.031250s system = 2.906250s CPU (102.4%)

RUN-1004 : used memory is 852 MB, reserved memory is 845 MB, peak memory is 1308 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_cmera
RUN-1002 : start command "export_db test_camera_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_gate.db" in  1.066597s wall, 0.984375s user + 0.046875s system = 1.031250s CPU (96.7%)

RUN-1004 : used memory is 856 MB, reserved memory is 850 MB, peak memory is 1308 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (87 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll pll/pll_inst.
SYN-4019 : Net CLK_IN_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net CLK_IN_pad is fbclk of pll pll/pll_inst.
SYN-4024 : Net "CSI_PCLK_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/i2c_write_module/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4025 : Tag rtl::Net CSI_PCLK_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/i2c_write_module/divider2[7] as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/i2c_write_module/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 876 instances
RUN-1001 : 373 mslices, 373 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1950 nets
RUN-1001 : 1420 nets have 2 pins
RUN-1001 : 321 nets have [3 - 5] pins
RUN-1001 : 102 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 874 instances, 746 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9044, tnet num: 1948, tinst num: 874, tnode num: 9884, tedge num: 15020.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 502 clock pins, and constraint 838 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.244761s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (108.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 598504
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2850): len = 436834, overlap = 139.5
PHY-3002 : Step(2851): len = 345084, overlap = 137.25
PHY-3002 : Step(2852): len = 302059, overlap = 137.25
PHY-3002 : Step(2853): len = 267321, overlap = 137.25
PHY-3002 : Step(2854): len = 241191, overlap = 140
PHY-3002 : Step(2855): len = 215227, overlap = 140.5
PHY-3002 : Step(2856): len = 194472, overlap = 150.5
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  9.309294s wall, 8.828125s user + 2.250000s system = 11.078125s CPU (119.0%)

RUN-1004 : used memory is 871 MB, reserved memory is 865 MB, peak memory is 1308 MB
PHY-3002 : Step(2857): len = 175694, overlap = 167.25
PHY-3002 : Step(2858): len = 158303, overlap = 180.5
PHY-3002 : Step(2859): len = 144166, overlap = 188
PHY-3002 : Step(2860): len = 131826, overlap = 190.75
RUN-1003 : finish command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.217842s wall, 11.843750s user + 4.250000s system = 16.093750s CPU (131.7%)

RUN-1004 : used memory is 829 MB, reserved memory is 823 MB, peak memory is 1308 MB
GUI-1001 : Download success!
PHY-3002 : Step(2861): len = 116194, overlap = 194.5
PHY-3002 : Step(2862): len = 105444, overlap = 194
PHY-3002 : Step(2863): len = 97217.2, overlap = 196.75
PHY-3002 : Step(2864): len = 84557.4, overlap = 195
PHY-3002 : Step(2865): len = 76200.3, overlap = 197.25
PHY-3002 : Step(2866): len = 70312.9, overlap = 194.75
PHY-3002 : Step(2867): len = 55468, overlap = 195.75
PHY-3002 : Step(2868): len = 48626.6, overlap = 191.25
PHY-3002 : Step(2869): len = 45925.8, overlap = 193
PHY-3002 : Step(2870): len = 36600.4, overlap = 192
PHY-3002 : Step(2871): len = 34528.4, overlap = 198
PHY-3002 : Step(2872): len = 31734.4, overlap = 207.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.05521e-06
PHY-3002 : Step(2873): len = 41815.9, overlap = 210.75
PHY-3002 : Step(2874): len = 49959.5, overlap = 199.5
PHY-3002 : Step(2875): len = 46114.4, overlap = 198.25
PHY-3002 : Step(2876): len = 44107.9, overlap = 200
PHY-3002 : Step(2877): len = 43389.1, overlap = 199.5
PHY-3002 : Step(2878): len = 41637.2, overlap = 197
PHY-3002 : Step(2879): len = 41359.8, overlap = 197
PHY-3002 : Step(2880): len = 40249.5, overlap = 197
PHY-3002 : Step(2881): len = 39917.7, overlap = 195
PHY-3002 : Step(2882): len = 39246.9, overlap = 195
PHY-3002 : Step(2883): len = 39031.1, overlap = 195
PHY-3002 : Step(2884): len = 38885.5, overlap = 197
PHY-3002 : Step(2885): len = 38413.2, overlap = 197
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.11042e-06
PHY-3002 : Step(2886): len = 41439.8, overlap = 196.75
PHY-3002 : Step(2887): len = 44341.7, overlap = 184.5
PHY-3002 : Step(2888): len = 44989.6, overlap = 179.75
PHY-3002 : Step(2889): len = 45049.6, overlap = 179.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.22084e-06
PHY-3002 : Step(2890): len = 48681.6, overlap = 177.25
PHY-3002 : Step(2891): len = 50831.7, overlap = 172.25
PHY-3002 : Step(2892): len = 50151.1, overlap = 172.5
PHY-3002 : Step(2893): len = 49744.4, overlap = 172
PHY-3002 : Step(2894): len = 49515.2, overlap = 169.75
PHY-3002 : Step(2895): len = 49826.7, overlap = 166.75
PHY-3002 : Step(2896): len = 49569.1, overlap = 165.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.44168e-06
PHY-3002 : Step(2897): len = 54526.5, overlap = 163
PHY-3002 : Step(2898): len = 57622.9, overlap = 164.75
PHY-3002 : Step(2899): len = 60229.9, overlap = 176.25
PHY-3002 : Step(2900): len = 59283.6, overlap = 169
PHY-3002 : Step(2901): len = 57977.5, overlap = 175.25
PHY-3002 : Step(2902): len = 58343.9, overlap = 180.25
PHY-3002 : Step(2903): len = 58718.2, overlap = 178.25
PHY-3002 : Step(2904): len = 58673, overlap = 176.25
PHY-3002 : Step(2905): len = 58096.2, overlap = 173.75
PHY-3002 : Step(2906): len = 58133.2, overlap = 171.5
PHY-3002 : Step(2907): len = 58542.1, overlap = 171.75
PHY-3002 : Step(2908): len = 58209.4, overlap = 171
PHY-3002 : Step(2909): len = 58079.2, overlap = 166.5
PHY-3002 : Step(2910): len = 58229.4, overlap = 168.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.68834e-05
PHY-3002 : Step(2911): len = 61308.3, overlap = 165.75
PHY-3002 : Step(2912): len = 63202, overlap = 161
PHY-3002 : Step(2913): len = 63892.3, overlap = 165.5
PHY-3002 : Step(2914): len = 64022.5, overlap = 161.25
PHY-3002 : Step(2915): len = 64097.3, overlap = 159
PHY-3002 : Step(2916): len = 64387.4, overlap = 165.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.37667e-05
PHY-3002 : Step(2917): len = 67499.4, overlap = 163
PHY-3002 : Step(2918): len = 68877.2, overlap = 156
PHY-3002 : Step(2919): len = 70039, overlap = 155.75
PHY-3002 : Step(2920): len = 70368.1, overlap = 160.25
PHY-3002 : Step(2921): len = 70478.8, overlap = 164.75
PHY-3002 : Step(2922): len = 70514.5, overlap = 169.25
PHY-3002 : Step(2923): len = 70953.8, overlap = 168.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.70638e-05
PHY-3002 : Step(2924): len = 72634.5, overlap = 168.75
PHY-3002 : Step(2925): len = 74034.6, overlap = 166.5
PHY-3002 : Step(2926): len = 74670.1, overlap = 164.25
PHY-3002 : Step(2927): len = 75483.7, overlap = 160
PHY-3002 : Step(2928): len = 76188.7, overlap = 159.75
PHY-3002 : Step(2929): len = 77029.7, overlap = 159.25
PHY-3002 : Step(2930): len = 77643.2, overlap = 150.25
PHY-3002 : Step(2931): len = 77954.1, overlap = 145.75
PHY-3002 : Step(2932): len = 78105.8, overlap = 150.5
PHY-3002 : Step(2933): len = 78137.8, overlap = 140.5
PHY-3002 : Step(2934): len = 78241.3, overlap = 140
PHY-3002 : Step(2935): len = 78249.4, overlap = 139.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000134128
PHY-3002 : Step(2936): len = 78761.6, overlap = 139.5
PHY-3002 : Step(2937): len = 79850, overlap = 141.75
PHY-3002 : Step(2938): len = 80542.2, overlap = 141.5
PHY-3002 : Step(2939): len = 81513.2, overlap = 139
PHY-3002 : Step(2940): len = 82174.7, overlap = 133.5
PHY-3002 : Step(2941): len = 82291.4, overlap = 133.5
PHY-3002 : Step(2942): len = 82314.2, overlap = 126
PHY-3002 : Step(2943): len = 82342.7, overlap = 128
PHY-3002 : Step(2944): len = 82390.5, overlap = 125.75
PHY-3002 : Step(2945): len = 82438, overlap = 125.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000238922
PHY-3002 : Step(2946): len = 82970.9, overlap = 125.75
PHY-3002 : Step(2947): len = 83491.5, overlap = 125.5
PHY-3002 : Step(2948): len = 83972.3, overlap = 127
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000306647
PHY-3002 : Step(2949): len = 84094.4, overlap = 127
PHY-3002 : Step(2950): len = 84609.4, overlap = 126.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000335271
PHY-3002 : Step(2951): len = 84613.6, overlap = 125.75
PHY-3002 : Step(2952): len = 84903.2, overlap = 125.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000358468
PHY-3002 : Step(2953): len = 85039.1, overlap = 125.5
PHY-3002 : Step(2954): len = 85540.5, overlap = 124.75
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000363754
PHY-3002 : Step(2955): len = 85528.4, overlap = 124.25
PHY-3002 : Step(2956): len = 85757.7, overlap = 123.75
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.000374472
PHY-3002 : Step(2957): len = 85858.4, overlap = 123.5
PHY-3002 : Step(2958): len = 86391.9, overlap = 121.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.260926s wall, 0.031250s user + 0.578125s system = 0.609375s CPU (233.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.34617e-06
PHY-3002 : Step(2959): len = 109277, overlap = 74
PHY-3002 : Step(2960): len = 108146, overlap = 73
PHY-3002 : Step(2961): len = 106853, overlap = 73.5
PHY-3002 : Step(2962): len = 105778, overlap = 72.25
PHY-3002 : Step(2963): len = 103653, overlap = 72.75
PHY-3002 : Step(2964): len = 102845, overlap = 72.5
PHY-3002 : Step(2965): len = 101204, overlap = 73.5
PHY-3002 : Step(2966): len = 100501, overlap = 73.75
PHY-3002 : Step(2967): len = 100184, overlap = 73.75
PHY-3002 : Step(2968): len = 99638.1, overlap = 74.75
PHY-3002 : Step(2969): len = 99315.3, overlap = 74.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.69235e-06
PHY-3002 : Step(2970): len = 98778, overlap = 75
PHY-3002 : Step(2971): len = 98746.5, overlap = 75.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.33847e-05
PHY-3002 : Step(2972): len = 98679.1, overlap = 75.75
PHY-3002 : Step(2973): len = 98819.4, overlap = 75.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.62076e-05
PHY-3002 : Step(2974): len = 99023.9, overlap = 74.5
PHY-3002 : Step(2975): len = 99950, overlap = 74
PHY-3002 : Step(2976): len = 100394, overlap = 74.5
PHY-3002 : Step(2977): len = 100768, overlap = 74
PHY-3002 : Step(2978): len = 101617, overlap = 72.75
PHY-3002 : Step(2979): len = 102397, overlap = 72
PHY-3002 : Step(2980): len = 102591, overlap = 72.5
PHY-3002 : Step(2981): len = 102473, overlap = 72.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.24152e-05
PHY-3002 : Step(2982): len = 102890, overlap = 72
PHY-3002 : Step(2983): len = 103068, overlap = 72
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00010483
PHY-3002 : Step(2984): len = 103820, overlap = 71.5
PHY-3002 : Step(2985): len = 104808, overlap = 71.25
PHY-3002 : Step(2986): len = 106257, overlap = 68.75
PHY-3002 : Step(2987): len = 108532, overlap = 64.5
PHY-3002 : Step(2988): len = 112282, overlap = 58
PHY-3002 : Step(2989): len = 113995, overlap = 55.25
PHY-3002 : Step(2990): len = 115846, overlap = 47.75
PHY-3002 : Step(2991): len = 116927, overlap = 46.5
PHY-3002 : Step(2992): len = 116992, overlap = 46
PHY-3002 : Step(2993): len = 116990, overlap = 46.25
PHY-3002 : Step(2994): len = 116547, overlap = 48
PHY-3002 : Step(2995): len = 116509, overlap = 48
PHY-3002 : Step(2996): len = 116170, overlap = 48.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000209661
PHY-3002 : Step(2997): len = 118910, overlap = 43.5
PHY-3002 : Step(2998): len = 119733, overlap = 41.25
PHY-3002 : Step(2999): len = 120034, overlap = 41.5
PHY-3002 : Step(3000): len = 120108, overlap = 42
PHY-3002 : Step(3001): len = 119762, overlap = 43.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000419322
PHY-3002 : Step(3002): len = 121427, overlap = 39.25
PHY-3002 : Step(3003): len = 121818, overlap = 37.25
PHY-3002 : Step(3004): len = 122091, overlap = 36.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000102162
PHY-3002 : Step(3005): len = 121610, overlap = 47.5
PHY-3002 : Step(3006): len = 121409, overlap = 46.5
PHY-3002 : Step(3007): len = 121746, overlap = 44.5
PHY-3002 : Step(3008): len = 122215, overlap = 42
PHY-3002 : Step(3009): len = 122375, overlap = 39.75
PHY-3002 : Step(3010): len = 122129, overlap = 40
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000204325
PHY-3002 : Step(3011): len = 124344, overlap = 30.75
PHY-3002 : Step(3012): len = 124945, overlap = 28.25
PHY-3002 : Step(3013): len = 125257, overlap = 26.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000408649
PHY-3002 : Step(3014): len = 126927, overlap = 23.5
PHY-3002 : Step(3015): len = 127701, overlap = 22
PHY-3002 : Step(3016): len = 127997, overlap = 21.5
PHY-3002 : Step(3017): len = 127817, overlap = 21.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.402695s wall, 0.484375s user + 7.828125s system = 8.312500s CPU (244.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954327
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000489755
PHY-3002 : Step(3018): len = 131468, overlap = 7.75
PHY-3002 : Step(3019): len = 130750, overlap = 10.5
PHY-3002 : Step(3020): len = 130325, overlap = 13.25
PHY-3002 : Step(3021): len = 129597, overlap = 17.75
PHY-3002 : Step(3022): len = 128965, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000974914
PHY-3002 : Step(3023): len = 129992, overlap = 19.75
PHY-3002 : Step(3024): len = 130121, overlap = 19
PHY-3002 : Step(3025): len = 130121, overlap = 19
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00194983
PHY-3002 : Step(3026): len = 130704, overlap = 18
PHY-3002 : Step(3027): len = 130801, overlap = 17.25
PHY-3002 : Step(3028): len = 130843, overlap = 17
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007970s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 133626, Over = 0
PHY-3001 : Final: Len = 133626, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 435384, over cnt = 30(0%), over = 41, worst = 2
PHY-1002 : len = 435576, over cnt = 15(0%), over = 18, worst = 2
PHY-1002 : len = 435704, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 435760, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 434664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.211952s wall, 0.109375s user + 0.296875s system = 0.406250s CPU (191.7%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 61 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 806 has valid locations, 8 needs to be replaced
PHY-3001 : design contains 880 instances, 752 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9096, tnet num: 1954, tinst num: 880, tnode num: 9946, tedge num: 15084.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1954 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 506 clock pins, and constraint 848 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.252952s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (123.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 135261
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.953959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3029): len = 135133, overlap = 0
PHY-3002 : Step(3030): len = 135133, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003980s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.953959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000399782
PHY-3002 : Step(3031): len = 134924, overlap = 0
PHY-3002 : Step(3032): len = 134924, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.953959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000244438
PHY-3002 : Step(3033): len = 134854, overlap = 0.25
PHY-3002 : Step(3034): len = 134854, overlap = 0.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000488876
PHY-3002 : Step(3035): len = 134883, overlap = 0.5
PHY-3002 : Step(3036): len = 134883, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.064238s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (170.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.953959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000528324
PHY-3002 : Step(3037): len = 134846, overlap = 0.25
PHY-3002 : Step(3038): len = 134846, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005394s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 134910, Over = 0
PHY-3001 : Final: Len = 134910, Over = 0
RUN-1003 : finish command "place -eco" in  2.844356s wall, 1.406250s user + 5.390625s system = 6.796875s CPU (239.0%)

RUN-1004 : used memory is 830 MB, reserved memory is 824 MB, peak memory is 1308 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  50.996285s wall, 20.000000s user + 101.843750s system = 121.843750s CPU (238.9%)

RUN-1004 : used memory is 828 MB, reserved memory is 822 MB, peak memory is 1308 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 705 to 485
PHY-1001 : Pin misalignment score is improved from 485 to 476
PHY-1001 : Pin misalignment score is improved from 476 to 477
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 882 instances
RUN-1001 : 377 mslices, 375 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1956 nets
RUN-1001 : 1413 nets have 2 pins
RUN-1001 : 320 nets have [3 - 5] pins
RUN-1001 : 110 nets have [6 - 10] pins
RUN-1001 : 36 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 434544, over cnt = 29(0%), over = 40, worst = 2
PHY-1002 : len = 434752, over cnt = 13(0%), over = 16, worst = 2
PHY-1002 : len = 434880, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 434928, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 434832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.141059s wall, 0.109375s user + 0.250000s system = 0.359375s CPU (254.8%)

PHY-1001 : End global routing;  0.433173s wall, 0.421875s user + 0.250000s system = 0.671875s CPU (155.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.579574s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (102.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 614104, over cnt = 36(0%), over = 36, worst = 1
PHY-1001 : End Routed; 12.158012s wall, 13.218750s user + 3.140625s system = 16.359375s CPU (134.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 611120, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 1; 0.229220s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (115.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 610784, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.063553s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (122.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 610784, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 610784
PHY-1001 : End DR Iter 3; 0.026819s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (116.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  15.431643s wall, 16.265625s user + 3.453125s system = 19.718750s CPU (127.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  16.146189s wall, 16.968750s user + 3.718750s system = 20.687500s CPU (128.1%)

RUN-1004 : used memory is 851 MB, reserved memory is 847 MB, peak memory is 1343 MB
RUN-1002 : start command "report_area -io_info -file test_camera_phy.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1428   out of  19600    7.29%
#reg                  200   out of  19600    1.02%
#le                  1496
  #lut only          1296   out of   1496   86.63%
  #reg only            68   out of   1496    4.55%
  #lut&reg            132   out of   1496    8.82%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db test_camera_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 882
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1956, pip num: 28733
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1797 valid insts, and 71339 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file test_camera.bit.
RUN-1003 : finish command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000" in  3.575079s wall, 29.500000s user + 0.843750s system = 30.343750s CPU (848.8%)

RUN-1004 : used memory is 858 MB, reserved memory is 853 MB, peak memory is 1343 MB
RUN-1002 : start command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit" in  1.385283s wall, 1.375000s user + 0.015625s system = 1.390625s CPU (100.4%)

RUN-1004 : used memory is 892 MB, reserved memory is 887 MB, peak memory is 1343 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  9.681558s wall, 0.359375s user + 0.171875s system = 0.531250s CPU (5.5%)

RUN-1004 : used memory is 899 MB, reserved memory is 895 MB, peak memory is 1343 MB
RUN-1003 : finish command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.164160s wall, 1.859375s user + 0.234375s system = 2.093750s CPU (17.2%)

RUN-1004 : used memory is 857 MB, reserved memory is 853 MB, peak memory is 1343 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
RUN-1002 : start command "elaborate -top test_cmera"
HDL-1007 : elaborate module test_cmera in ../src/test_cmera.v(2)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=5,FBCLK_DIV=7,CLKC0_DIV=14,CLKC1_DIV=39,CLKC2_DIV=117,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=14,CLKC1_CPHASE=39,CLKC2_CPHASE=117,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../src/sccb_v1/camera_init.v(1)
HDL-1007 : elaborate module i2c_module in ../src/sccb_v1/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50) in ../src/lcd_sync.v(2)
HDL-1007 : elaborate module cameraReader in ../src/cameraReader.v(1)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../src/test_cmera.v(124)
HDL-1200 : Current top model is test_cmera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraints/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment CSI_D[0]  LOCATION = L16; "
RUN-1002 : start command "set_pin_assignment CSI_D[1]  LOCATION = L14; "
RUN-1002 : start command "set_pin_assignment CSI_D[2]  LOCATION = M14; "
RUN-1002 : start command "set_pin_assignment CSI_D[3]  LOCATION = M16; "
RUN-1002 : start command "set_pin_assignment CSI_D[4]  LOCATION = M15; "
RUN-1002 : start command "set_pin_assignment CSI_D[5]  LOCATION = K15; "
RUN-1002 : start command "set_pin_assignment CSI_D[6]  LOCATION = H16; "
RUN-1002 : start command "set_pin_assignment CSI_D[7]  LOCATION = G16; "
RUN-1002 : start command "set_pin_assignment CSI_PCLK  LOCATION = K12; "
RUN-1002 : start command "set_pin_assignment CSI_XCLK  LOCATION = J12; "
RUN-1002 : start command "set_pin_assignment CSI_HREF  LOCATION = H15; "
RUN-1002 : start command "set_pin_assignment CSI_VSYNC  LOCATION = F15; "
RUN-1002 : start command "set_pin_assignment CSI_PWDN  LOCATION = G14; "
RUN-1002 : start command "set_pin_assignment CSI_RST  LOCATION = E15; "
RUN-1002 : start command "set_pin_assignment CSI_SOIC  LOCATION = D16; "
RUN-1002 : start command "set_pin_assignment CSI_SOID  LOCATION = D14; "
RUN-1002 : start command "set_pin_assignment R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1"
RUN-1002 : start command "set_pin_assignment LCD_HSYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_VSYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_PWM  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment TESTA  LOCATION = A10; "
RUN-1002 : start command "set_pin_assignment TESTB  LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment TESTC  LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment TESTD  LOCATION = C9; "
RUN-1002 : start command "set_pin_assignment TESTE  LOCATION = B6; "
RUN-1002 : start command "set_pin_assignment TESTF  LOCATION = C5; "
RUN-1002 : start command "set_pin_assignment OD[0]  LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment OD[1]  LOCATION = T8; "
RUN-1002 : start command "set_pin_assignment OD[2]  LOCATION = R7; "
RUN-1002 : start command "set_pin_assignment OD[3]  LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment OD[4]  LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment OD[5]  LOCATION = N5; "
RUN-1002 : start command "set_pin_assignment OD[6]  LOCATION = R2; "
RUN-1002 : start command "set_pin_assignment OD[7]  LOCATION = P2; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_cmera"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "cameraReader"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[0]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[0]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[1]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[1]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[2]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[2]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[3]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[3]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[4]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[4]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[5]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[5]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[6]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[6]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[7]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[7]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTA" in ../src/test_cmera.v(26)
SYN-5014 WARNING: the net's pin: pin "TESTA" in ../src/test_cmera.v(26)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTB" in ../src/test_cmera.v(27)
SYN-5014 WARNING: the net's pin: pin "TESTB" in ../src/test_cmera.v(27)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTC" in ../src/test_cmera.v(28)
SYN-5014 WARNING: the net's pin: pin "TESTC" in ../src/test_cmera.v(28)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTD" in ../src/test_cmera.v(29)
SYN-5014 WARNING: the net's pin: pin "TESTD" in ../src/test_cmera.v(29)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTE" in ../src/test_cmera.v(30)
SYN-5014 WARNING: the net's pin: pin "TESTE" in ../src/test_cmera.v(30)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTF" in ../src/test_cmera.v(31)
SYN-5014 WARNING: the net's pin: pin "TESTF" in ../src/test_cmera.v(31)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 93 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_cmera
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model cameraReader
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)
SYN-1011 : Flatten model img_cache
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4460/158 useful/useless nets, 4258/56 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 11 onehot mux instances.
SYN-1020 : Optimized 1101 distributor mux.
SYN-1016 : Merged 3824 instances.
SYN-1015 : Optimize round 1, 5270 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4477/293 useful/useless nets, 4281/2242 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2323 better
SYN-1014 : Optimize round 3
SYN-1032 : 4476/0 useful/useless nets, 4280/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.658671s wall, 1.687500s user + 0.031250s system = 1.718750s CPU (103.6%)

RUN-1004 : used memory is 846 MB, reserved memory is 841 MB, peak memory is 1343 MB
RUN-1002 : start command "report_area -file test_camera_rtl.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Gate Statistics
#Basic gates         3368
  #and               1764
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                222
  #bufif1               1
  #MX21               606
  #FADD                 0
  #DFF                195
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ             258
#MACRO_MULT             1
#MACRO_MUX            622

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |test_cmera |3172   |195    |287    |
+---------------------------------------------+

RUN-1002 : start command "export_db test_camera_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea test_camera_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 61 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "uimg/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5127/8 useful/useless nets, 4675/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4911/0 useful/useless nets, 4459/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7463/0 useful/useless nets, 7045/0 useful/useless insts
SYN-1016 : Merged 2194 instances.
SYN-2501 : Optimize round 1, 4189 better
SYN-2501 : Optimize round 2
SYN-1032 : 5269/0 useful/useless nets, 4851/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7583/13 useful/useless nets, 7165/13 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1293 (3.19), #lev = 17 (4.20)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.40 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6500 instances into 1140 LUTs, name keeping = 28%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "test_cmera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2205/0 useful/useless nets, 1787/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2202/0 useful/useless nets, 1784/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 198 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1134 LUT to BLE ...
SYN-4008 : Packed 1134 LUT and 77 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 50 SEQ (1247 nodes)...
SYN-4005 : Packed 50 SEQ with LUT/SLICE
SYN-4006 : 1018 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "test_cmera" (AL_USER_NORMAL) with 1205/1468 primitive instances ...
RUN-1002 : start command "report_area -file test_camera_gate.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1404   out of  19600    7.16%
#reg                  198   out of  19600    1.01%
#le                  1475
  #lut only          1277   out of   1475   86.58%
  #reg only            71   out of   1475    4.81%
  #lut&reg            127   out of   1475    8.61%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |test_cmera |1475  |1404  |198   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea test_camera_gate.area" in  2.481901s wall, 2.546875s user + 0.031250s system = 2.578125s CPU (103.9%)

RUN-1004 : used memory is 847 MB, reserved memory is 842 MB, peak memory is 1343 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_cmera
RUN-1002 : start command "export_db test_camera_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (87 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll pll/pll_inst.
SYN-4019 : Net CLK_IN_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net CLK_IN_pad is fbclk of pll pll/pll_inst.
SYN-4024 : Net "CSI_PCLK_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/i2c_write_module/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4025 : Tag rtl::Net CSI_PCLK_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/i2c_write_module/divider2[7] as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/i2c_write_module/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 872 instances
RUN-1001 : 371 mslices, 371 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1938 nets
RUN-1001 : 1419 nets have 2 pins
RUN-1001 : 315 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 48 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 870 instances, 742 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9026, tnet num: 1936, tinst num: 870, tnode num: 9874, tedge num: 15005.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1936 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 508 clock pins, and constraint 846 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.208607s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (97.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 613089
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3039): len = 457306, overlap = 139.5
PHY-3002 : Step(3040): len = 369580, overlap = 137.25
PHY-3002 : Step(3041): len = 330008, overlap = 137.25
PHY-3002 : Step(3042): len = 282946, overlap = 139.75
PHY-3002 : Step(3043): len = 243805, overlap = 138
PHY-3002 : Step(3044): len = 213483, overlap = 143.25
PHY-3002 : Step(3045): len = 182095, overlap = 150
PHY-3002 : Step(3046): len = 175118, overlap = 158.25
PHY-3002 : Step(3047): len = 166375, overlap = 166.5
PHY-3002 : Step(3048): len = 157352, overlap = 171.75
PHY-3002 : Step(3049): len = 151124, overlap = 175.25
PHY-3002 : Step(3050): len = 143498, overlap = 179
PHY-3002 : Step(3051): len = 134752, overlap = 181
PHY-3002 : Step(3052): len = 126648, overlap = 185.75
PHY-3002 : Step(3053): len = 118995, overlap = 188.25
PHY-3002 : Step(3054): len = 111045, overlap = 191
PHY-3002 : Step(3055): len = 105065, overlap = 191.5
PHY-3002 : Step(3056): len = 99309.9, overlap = 194.75
PHY-3002 : Step(3057): len = 88515.2, overlap = 200
PHY-3002 : Step(3058): len = 81756.8, overlap = 199.5
PHY-3002 : Step(3059): len = 78049, overlap = 197
PHY-3002 : Step(3060): len = 71205, overlap = 202
PHY-3002 : Step(3061): len = 57368.6, overlap = 202.75
PHY-3002 : Step(3062): len = 54589, overlap = 201.25
PHY-3002 : Step(3063): len = 52476.3, overlap = 202.5
PHY-3002 : Step(3064): len = 45919.3, overlap = 202
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.37514e-07
PHY-3002 : Step(3065): len = 45076.2, overlap = 202
PHY-3002 : Step(3066): len = 48046.7, overlap = 202.75
PHY-3002 : Step(3067): len = 47872.1, overlap = 203.25
PHY-3002 : Step(3068): len = 48909.8, overlap = 203.75
PHY-3002 : Step(3069): len = 48348.4, overlap = 203.75
PHY-3002 : Step(3070): len = 47896.5, overlap = 200.75
PHY-3002 : Step(3071): len = 48238.5, overlap = 199.25
PHY-3002 : Step(3072): len = 46938.8, overlap = 193.25
PHY-3002 : Step(3073): len = 46988.6, overlap = 193
PHY-3002 : Step(3074): len = 46023.3, overlap = 192.5
PHY-3002 : Step(3075): len = 46171.5, overlap = 188.25
PHY-3002 : Step(3076): len = 45340.3, overlap = 188.25
PHY-3002 : Step(3077): len = 45254.7, overlap = 187
PHY-3002 : Step(3078): len = 44959.4, overlap = 187
PHY-3002 : Step(3079): len = 44299.9, overlap = 186.5
PHY-3002 : Step(3080): len = 44032.8, overlap = 187.75
PHY-3002 : Step(3081): len = 42861.3, overlap = 188
PHY-3002 : Step(3082): len = 42893.1, overlap = 191
PHY-3002 : Step(3083): len = 41976.7, overlap = 190.75
PHY-3002 : Step(3084): len = 41950.9, overlap = 188.5
PHY-3002 : Step(3085): len = 41362.4, overlap = 189.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.87503e-06
PHY-3002 : Step(3086): len = 42635.6, overlap = 189.75
PHY-3002 : Step(3087): len = 46387.9, overlap = 190.25
PHY-3002 : Step(3088): len = 46551.5, overlap = 190.5
PHY-3002 : Step(3089): len = 46947.1, overlap = 195.5
PHY-3002 : Step(3090): len = 47494.9, overlap = 195
PHY-3002 : Step(3091): len = 46922, overlap = 195.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.75006e-06
PHY-3002 : Step(3092): len = 49059.7, overlap = 195
PHY-3002 : Step(3093): len = 53037.8, overlap = 193
PHY-3002 : Step(3094): len = 52455.8, overlap = 188.25
PHY-3002 : Step(3095): len = 51812.7, overlap = 190.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.50011e-06
PHY-3002 : Step(3096): len = 54800.8, overlap = 186.25
PHY-3002 : Step(3097): len = 58736.8, overlap = 197.75
PHY-3002 : Step(3098): len = 59284.1, overlap = 184.25
PHY-3002 : Step(3099): len = 60022.9, overlap = 179.75
PHY-3002 : Step(3100): len = 60903, overlap = 173.25
PHY-3002 : Step(3101): len = 61351, overlap = 177.25
PHY-3002 : Step(3102): len = 60514.1, overlap = 172.75
PHY-3002 : Step(3103): len = 60151.1, overlap = 175
PHY-3002 : Step(3104): len = 59856.8, overlap = 163.75
PHY-3002 : Step(3105): len = 59696.1, overlap = 175
PHY-3002 : Step(3106): len = 59661, overlap = 170
PHY-3002 : Step(3107): len = 58891.8, overlap = 171.25
PHY-3002 : Step(3108): len = 58675.2, overlap = 169.75
PHY-3002 : Step(3109): len = 58541.8, overlap = 174
PHY-3002 : Step(3110): len = 58680.6, overlap = 173
PHY-3002 : Step(3111): len = 58293.4, overlap = 167
PHY-3002 : Step(3112): len = 58867.8, overlap = 168
PHY-3002 : Step(3113): len = 59102.7, overlap = 165.5
PHY-3002 : Step(3114): len = 58339.7, overlap = 165.25
PHY-3002 : Step(3115): len = 58081.6, overlap = 164
PHY-3002 : Step(3116): len = 57920.6, overlap = 168
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.50002e-05
PHY-3002 : Step(3117): len = 60110.7, overlap = 163.25
PHY-3002 : Step(3118): len = 61847.8, overlap = 153.75
PHY-3002 : Step(3119): len = 63173, overlap = 154
PHY-3002 : Step(3120): len = 63455.1, overlap = 151
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.00004e-05
PHY-3002 : Step(3121): len = 65900.8, overlap = 151.25
PHY-3002 : Step(3122): len = 70148.8, overlap = 155.5
PHY-3002 : Step(3123): len = 70496.9, overlap = 155.5
PHY-3002 : Step(3124): len = 70489.4, overlap = 153
PHY-3002 : Step(3125): len = 70574.6, overlap = 159.5
PHY-3002 : Step(3126): len = 70731, overlap = 159.75
PHY-3002 : Step(3127): len = 70935.4, overlap = 159
PHY-3002 : Step(3128): len = 71064.8, overlap = 160.75
PHY-3002 : Step(3129): len = 70563.9, overlap = 160.5
PHY-3002 : Step(3130): len = 70147.3, overlap = 156.75
PHY-3002 : Step(3131): len = 70111.5, overlap = 153
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.00009e-05
PHY-3002 : Step(3132): len = 71617.4, overlap = 147
PHY-3002 : Step(3133): len = 72934.3, overlap = 144.5
PHY-3002 : Step(3134): len = 74347.4, overlap = 138.75
PHY-3002 : Step(3135): len = 75857.6, overlap = 136
PHY-3002 : Step(3136): len = 76183.8, overlap = 129.5
PHY-3002 : Step(3137): len = 76021.9, overlap = 135.75
PHY-3002 : Step(3138): len = 75762.5, overlap = 139
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000102111
PHY-3002 : Step(3139): len = 76704.2, overlap = 137.5
PHY-3002 : Step(3140): len = 77612.5, overlap = 137.75
PHY-3002 : Step(3141): len = 78258.6, overlap = 133.5
PHY-3002 : Step(3142): len = 79341.1, overlap = 132.25
PHY-3002 : Step(3143): len = 80306, overlap = 133.25
PHY-3002 : Step(3144): len = 80154.7, overlap = 124.5
PHY-3002 : Step(3145): len = 80378.5, overlap = 129.25
PHY-3002 : Step(3146): len = 80379.7, overlap = 129.25
PHY-3002 : Step(3147): len = 80019.3, overlap = 124.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000174473
PHY-3002 : Step(3148): len = 80397.7, overlap = 129.5
PHY-3002 : Step(3149): len = 81052.5, overlap = 125
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000252961
PHY-3002 : Step(3150): len = 81172, overlap = 120.5
PHY-3002 : Step(3151): len = 82233.1, overlap = 116.25
PHY-3002 : Step(3152): len = 83685.3, overlap = 112
PHY-3002 : Step(3153): len = 83802.1, overlap = 112.25
PHY-3002 : Step(3154): len = 84022.8, overlap = 112.5
PHY-3002 : Step(3155): len = 84093.5, overlap = 115
PHY-3002 : Step(3156): len = 84305.7, overlap = 115.25
PHY-3002 : Step(3157): len = 84418.7, overlap = 115.25
PHY-3002 : Step(3158): len = 84746.3, overlap = 115.5
PHY-3002 : Step(3159): len = 84825, overlap = 115.5
PHY-3002 : Step(3160): len = 85088.3, overlap = 115.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000342591
PHY-3002 : Step(3161): len = 85115.6, overlap = 115.5
PHY-3002 : Step(3162): len = 86112, overlap = 115.25
PHY-3002 : Step(3163): len = 88139, overlap = 117
PHY-3002 : Step(3164): len = 88026.4, overlap = 117
PHY-3002 : Step(3165): len = 87897.8, overlap = 117
PHY-3002 : Step(3166): len = 87825.1, overlap = 117.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000450602
PHY-3002 : Step(3167): len = 87877.6, overlap = 117.25
PHY-3002 : Step(3168): len = 88495.3, overlap = 114.5
PHY-3002 : Step(3169): len = 89770.5, overlap = 108.75
PHY-3002 : Step(3170): len = 89714, overlap = 113.25
PHY-3002 : Step(3171): len = 89714.4, overlap = 115.75
PHY-3002 : Step(3172): len = 89857.6, overlap = 113.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000516278
PHY-3002 : Step(3173): len = 89930, overlap = 120.75
PHY-3002 : Step(3174): len = 90689.1, overlap = 120.25
PHY-3002 : Step(3175): len = 91229.9, overlap = 119
PHY-3002 : Step(3176): len = 91464.3, overlap = 118.25
PHY-3002 : Step(3177): len = 91476, overlap = 116.75
PHY-3002 : Step(3178): len = 91728.8, overlap = 115
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.160938s wall, 0.140625s user + 0.312500s system = 0.453125s CPU (281.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.91626e-06
PHY-3002 : Step(3179): len = 108877, overlap = 66
PHY-3002 : Step(3180): len = 103783, overlap = 70
PHY-3002 : Step(3181): len = 101429, overlap = 70.75
PHY-3002 : Step(3182): len = 99755.5, overlap = 69.5
PHY-3002 : Step(3183): len = 98735, overlap = 70
PHY-3002 : Step(3184): len = 97061.3, overlap = 72
PHY-3002 : Step(3185): len = 95078.4, overlap = 73.5
PHY-3002 : Step(3186): len = 94045.1, overlap = 73.75
PHY-3002 : Step(3187): len = 93524.8, overlap = 73
PHY-3002 : Step(3188): len = 93369.8, overlap = 73
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.78325e-05
PHY-3002 : Step(3189): len = 92820.6, overlap = 72.75
PHY-3002 : Step(3190): len = 92778.8, overlap = 73.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.56651e-05
PHY-3002 : Step(3191): len = 92821.3, overlap = 72.25
PHY-3002 : Step(3192): len = 93518.2, overlap = 71.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.13301e-05
PHY-3002 : Step(3193): len = 93647.5, overlap = 70.75
PHY-3002 : Step(3194): len = 97207.8, overlap = 63
PHY-3002 : Step(3195): len = 98433.5, overlap = 62.75
PHY-3002 : Step(3196): len = 99341.5, overlap = 60.5
PHY-3002 : Step(3197): len = 100822, overlap = 60
PHY-3002 : Step(3198): len = 102160, overlap = 58.75
PHY-3002 : Step(3199): len = 102377, overlap = 58.25
PHY-3002 : Step(3200): len = 102871, overlap = 58.25
PHY-3002 : Step(3201): len = 102981, overlap = 57.25
PHY-3002 : Step(3202): len = 103467, overlap = 54.75
PHY-3002 : Step(3203): len = 103385, overlap = 53.5
PHY-3002 : Step(3204): len = 103202, overlap = 51.75
PHY-3002 : Step(3205): len = 102969, overlap = 48
PHY-3002 : Step(3206): len = 102419, overlap = 47.25
PHY-3002 : Step(3207): len = 101707, overlap = 50.75
PHY-3002 : Step(3208): len = 100295, overlap = 53.75
PHY-3002 : Step(3209): len = 99800.3, overlap = 53.75
PHY-3002 : Step(3210): len = 99633.7, overlap = 54.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00014266
PHY-3002 : Step(3211): len = 101414, overlap = 51.75
PHY-3002 : Step(3212): len = 103309, overlap = 49
PHY-3002 : Step(3213): len = 103245, overlap = 49
PHY-3002 : Step(3214): len = 103457, overlap = 48.75
PHY-3002 : Step(3215): len = 103470, overlap = 48.5
PHY-3002 : Step(3216): len = 103592, overlap = 48.75
PHY-3002 : Step(3217): len = 103297, overlap = 47.25
PHY-3002 : Step(3218): len = 103369, overlap = 46
PHY-3002 : Step(3219): len = 103061, overlap = 43.25
PHY-3002 : Step(3220): len = 102606, overlap = 38.25
PHY-3002 : Step(3221): len = 102472, overlap = 31.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00028532
PHY-3002 : Step(3222): len = 104162, overlap = 31.25
PHY-3002 : Step(3223): len = 104370, overlap = 30.25
PHY-3002 : Step(3224): len = 104559, overlap = 30.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000570641
PHY-3002 : Step(3225): len = 105269, overlap = 32.25
PHY-3002 : Step(3226): len = 105740, overlap = 32.25
PHY-3002 : Step(3227): len = 105920, overlap = 30.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.66296e-05
PHY-3002 : Step(3228): len = 106018, overlap = 58.25
PHY-3002 : Step(3229): len = 106443, overlap = 53.5
PHY-3002 : Step(3230): len = 107448, overlap = 50
PHY-3002 : Step(3231): len = 107822, overlap = 48
PHY-3002 : Step(3232): len = 107786, overlap = 43.75
PHY-3002 : Step(3233): len = 107011, overlap = 44
PHY-3002 : Step(3234): len = 106567, overlap = 45
PHY-3002 : Step(3235): len = 106445, overlap = 44.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.32591e-05
PHY-3002 : Step(3236): len = 108880, overlap = 38.25
PHY-3002 : Step(3237): len = 109944, overlap = 34.5
PHY-3002 : Step(3238): len = 110316, overlap = 33.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000186518
PHY-3002 : Step(3239): len = 112003, overlap = 27.75
PHY-3002 : Step(3240): len = 113305, overlap = 24.5
PHY-3002 : Step(3241): len = 113676, overlap = 22.5
PHY-3002 : Step(3242): len = 113171, overlap = 23.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.814943s wall, 0.718750s user + 8.359375s system = 9.078125s CPU (238.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000327759
PHY-3002 : Step(3243): len = 118214, overlap = 12.25
PHY-3002 : Step(3244): len = 117234, overlap = 12.75
PHY-3002 : Step(3245): len = 116596, overlap = 16.25
PHY-3002 : Step(3246): len = 115970, overlap = 19.25
PHY-3002 : Step(3247): len = 115464, overlap = 23.25
PHY-3002 : Step(3248): len = 115105, overlap = 23.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000655518
PHY-3002 : Step(3249): len = 116185, overlap = 21.5
PHY-3002 : Step(3250): len = 116393, overlap = 19.75
PHY-3002 : Step(3251): len = 116489, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00131104
PHY-3002 : Step(3252): len = 117040, overlap = 17.75
PHY-3002 : Step(3253): len = 117216, overlap = 17.25
PHY-3002 : Step(3254): len = 117216, overlap = 17.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009042s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 120592, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 120574, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 441624, over cnt = 72(0%), over = 85, worst = 3
PHY-1002 : len = 441992, over cnt = 49(0%), over = 57, worst = 2
PHY-1002 : len = 441752, over cnt = 13(0%), over = 17, worst = 2
PHY-1002 : len = 441960, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 435008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.162796s wall, 0.203125s user + 0.140625s system = 0.343750s CPU (211.2%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 61 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 802 has valid locations, 9 needs to be replaced
PHY-3001 : design contains 877 instances, 749 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9081, tnet num: 1943, tinst num: 877, tnode num: 9935, tedge num: 15073.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1943 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 514 clock pins, and constraint 852 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.253799s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (104.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 123338
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3255): len = 122676, overlap = 0
PHY-3002 : Step(3256): len = 122676, overlap = 0
PHY-3002 : Step(3257): len = 122608, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003819s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3258): len = 122339, overlap = 0
PHY-3002 : Step(3259): len = 122339, overlap = 0
PHY-3002 : Step(3260): len = 122336, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00041799
PHY-3002 : Step(3261): len = 122314, overlap = 0
PHY-3002 : Step(3262): len = 122314, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.157988s wall, 0.062500s user + 0.265625s system = 0.328125s CPU (207.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0033136
PHY-3002 : Step(3263): len = 122342, overlap = 0
PHY-3002 : Step(3264): len = 122342, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 122338, Over = 0
PHY-3001 : Final: Len = 122338, Over = 0
RUN-1003 : finish command "place -eco" in  3.073986s wall, 1.625000s user + 5.218750s system = 6.843750s CPU (222.6%)

RUN-1004 : used memory is 846 MB, reserved memory is 840 MB, peak memory is 1343 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  51.808383s wall, 26.343750s user + 101.375000s system = 127.718750s CPU (246.5%)

RUN-1004 : used memory is 846 MB, reserved memory is 840 MB, peak memory is 1343 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 667 to 474
PHY-1001 : Pin misalignment score is improved from 474 to 462
PHY-1001 : Pin misalignment score is improved from 462 to 461
PHY-1001 : Pin misalignment score is improved from 461 to 461
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 879 instances
RUN-1001 : 374 mslices, 375 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1945 nets
RUN-1001 : 1411 nets have 2 pins
RUN-1001 : 314 nets have [3 - 5] pins
RUN-1001 : 93 nets have [6 - 10] pins
RUN-1001 : 53 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 438152, over cnt = 69(0%), over = 83, worst = 3
PHY-1002 : len = 438520, over cnt = 47(0%), over = 55, worst = 2
PHY-1002 : len = 438280, over cnt = 11(0%), over = 15, worst = 2
PHY-1002 : len = 438424, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 434104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.119489s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (209.2%)

PHY-1001 : End global routing;  0.288340s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (140.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.348511s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (98.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 632032, over cnt = 84(0%), over = 84, worst = 1
PHY-1001 : End Routed; 11.861125s wall, 11.234375s user + 7.843750s system = 19.078125s CPU (160.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 630328, over cnt = 34(0%), over = 34, worst = 1
PHY-1001 : End DR Iter 1; 0.099849s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (109.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 630120, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.067339s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (116.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 630104, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 630104
PHY-1001 : End DR Iter 3; 0.031301s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.768093s wall, 13.875000s user + 8.171875s system = 22.046875s CPU (149.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.373911s wall, 14.593750s user + 8.234375s system = 22.828125s CPU (148.5%)

RUN-1004 : used memory is 874 MB, reserved memory is 870 MB, peak memory is 1356 MB
RUN-1002 : start command "report_area -io_info -file test_camera_phy.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1418   out of  19600    7.23%
#reg                  198   out of  19600    1.01%
#le                  1489
  #lut only          1291   out of   1489   86.70%
  #reg only            71   out of   1489    4.77%
  #lut&reg            127   out of   1489    8.53%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db test_camera_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_pr.db" in  1.004742s wall, 0.890625s user + 0.078125s system = 0.968750s CPU (96.4%)

RUN-1004 : used memory is 874 MB, reserved memory is 870 MB, peak memory is 1356 MB
RUN-1002 : start command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 879
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1945, pip num: 28871
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1876 valid insts, and 71754 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file test_camera.bit.
RUN-1003 : finish command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000" in  3.576087s wall, 29.750000s user + 0.640625s system = 30.390625s CPU (849.8%)

RUN-1004 : used memory is 874 MB, reserved memory is 870 MB, peak memory is 1356 MB
RUN-1002 : start command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit" in  1.373889s wall, 1.312500s user + 0.062500s system = 1.375000s CPU (100.1%)

RUN-1004 : used memory is 908 MB, reserved memory is 904 MB, peak memory is 1356 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  9.329913s wall, 0.187500s user + 0.078125s system = 0.265625s CPU (2.8%)

RUN-1004 : used memory is 916 MB, reserved memory is 913 MB, peak memory is 1356 MB
RUN-1003 : finish command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.777063s wall, 1.671875s user + 0.171875s system = 1.843750s CPU (15.7%)

RUN-1004 : used memory is 874 MB, reserved memory is 871 MB, peak memory is 1356 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
RUN-1002 : start command "elaborate -top test_cmera"
HDL-1007 : elaborate module test_cmera in ../src/test_cmera.v(2)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=5,FBCLK_DIV=7,CLKC0_DIV=14,CLKC1_DIV=39,CLKC2_DIV=117,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=14,CLKC1_CPHASE=39,CLKC2_CPHASE=117,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../src/sccb_v1/camera_init.v(1)
HDL-1007 : elaborate module i2c_module in ../src/sccb_v1/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50) in ../src/lcd_sync.v(2)
HDL-1007 : elaborate module cameraReader in ../src/cameraReader.v(1)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../src/test_cmera.v(124)
HDL-1200 : Current top model is test_cmera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraints/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment CSI_D[0]  LOCATION = L16; "
RUN-1002 : start command "set_pin_assignment CSI_D[1]  LOCATION = L14; "
RUN-1002 : start command "set_pin_assignment CSI_D[2]  LOCATION = M14; "
RUN-1002 : start command "set_pin_assignment CSI_D[3]  LOCATION = M16; "
RUN-1002 : start command "set_pin_assignment CSI_D[4]  LOCATION = M15; "
RUN-1002 : start command "set_pin_assignment CSI_D[5]  LOCATION = K15; "
RUN-1002 : start command "set_pin_assignment CSI_D[6]  LOCATION = H16; "
RUN-1002 : start command "set_pin_assignment CSI_D[7]  LOCATION = G16; "
RUN-1002 : start command "set_pin_assignment CSI_PCLK  LOCATION = K12; "
RUN-1002 : start command "set_pin_assignment CSI_XCLK  LOCATION = J12; "
RUN-1002 : start command "set_pin_assignment CSI_HREF  LOCATION = H15; "
RUN-1002 : start command "set_pin_assignment CSI_VSYNC  LOCATION = F15; "
RUN-1002 : start command "set_pin_assignment CSI_PWDN  LOCATION = G14; "
RUN-1002 : start command "set_pin_assignment CSI_RST  LOCATION = E15; "
RUN-1002 : start command "set_pin_assignment CSI_SOIC  LOCATION = D16; "
RUN-1002 : start command "set_pin_assignment CSI_SOID  LOCATION = D14; "
RUN-1002 : start command "set_pin_assignment R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1"
RUN-1002 : start command "set_pin_assignment LCD_HSYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_VSYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_PWM  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment TESTA  LOCATION = A10; "
RUN-1002 : start command "set_pin_assignment TESTB  LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment TESTC  LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment TESTD  LOCATION = C9; "
RUN-1002 : start command "set_pin_assignment TESTE  LOCATION = B6; "
RUN-1002 : start command "set_pin_assignment TESTF  LOCATION = C5; "
RUN-1002 : start command "set_pin_assignment OD[0]  LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment OD[1]  LOCATION = T8; "
RUN-1002 : start command "set_pin_assignment OD[2]  LOCATION = R7; "
RUN-1002 : start command "set_pin_assignment OD[3]  LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment OD[4]  LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment OD[5]  LOCATION = N5; "
RUN-1002 : start command "set_pin_assignment OD[6]  LOCATION = R2; "
RUN-1002 : start command "set_pin_assignment OD[7]  LOCATION = P2; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_cmera"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "cameraReader"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[0]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[0]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[1]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[1]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[2]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[2]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[3]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[3]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[4]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[4]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[5]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[5]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[6]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[6]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[7]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[7]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTA" in ../src/test_cmera.v(26)
SYN-5014 WARNING: the net's pin: pin "TESTA" in ../src/test_cmera.v(26)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTB" in ../src/test_cmera.v(27)
SYN-5014 WARNING: the net's pin: pin "TESTB" in ../src/test_cmera.v(27)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTC" in ../src/test_cmera.v(28)
SYN-5014 WARNING: the net's pin: pin "TESTC" in ../src/test_cmera.v(28)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTD" in ../src/test_cmera.v(29)
SYN-5014 WARNING: the net's pin: pin "TESTD" in ../src/test_cmera.v(29)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTE" in ../src/test_cmera.v(30)
SYN-5014 WARNING: the net's pin: pin "TESTE" in ../src/test_cmera.v(30)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTF" in ../src/test_cmera.v(31)
SYN-5014 WARNING: the net's pin: pin "TESTF" in ../src/test_cmera.v(31)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 93 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_cmera
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model cameraReader
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)
SYN-1011 : Flatten model img_cache
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4460/158 useful/useless nets, 4258/56 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 11 onehot mux instances.
SYN-1020 : Optimized 1101 distributor mux.
SYN-1016 : Merged 3816 instances.
SYN-1015 : Optimize round 1, 5262 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4479/293 useful/useless nets, 4283/2234 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2315 better
SYN-1014 : Optimize round 3
SYN-1032 : 4478/0 useful/useless nets, 4282/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.523458s wall, 1.562500s user + 0.031250s system = 1.593750s CPU (104.6%)

RUN-1004 : used memory is 870 MB, reserved memory is 867 MB, peak memory is 1356 MB
RUN-1002 : start command "report_area -file test_camera_rtl.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Gate Statistics
#Basic gates         3364
  #and               1758
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                222
  #bufif1               1
  #MX21               608
  #FADD                 0
  #DFF                195
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ             258
#MACRO_MULT             1
#MACRO_MUX            628

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |test_cmera |3168   |195    |287    |
+---------------------------------------------+

RUN-1002 : start command "export_db test_camera_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea test_camera_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 61 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "uimg/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5129/8 useful/useless nets, 4677/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4913/0 useful/useless nets, 4461/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7465/0 useful/useless nets, 7047/0 useful/useless insts
SYN-1016 : Merged 2194 instances.
SYN-2501 : Optimize round 1, 4189 better
SYN-2501 : Optimize round 2
SYN-1032 : 5271/0 useful/useless nets, 4853/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7585/13 useful/useless nets, 7167/13 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1269 (3.22), #lev = 18 (4.24)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.40 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6502 instances into 1180 LUTs, name keeping = 25%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "test_cmera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2245/0 useful/useless nets, 1827/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2242/0 useful/useless nets, 1824/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 198 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1174 LUT to BLE ...
SYN-4008 : Packed 1174 LUT and 77 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 52 SEQ (1225 nodes)...
SYN-4005 : Packed 52 SEQ with LUT/SLICE
SYN-4006 : 1056 single LUT's are left
SYN-4006 : 69 single SEQ's are left
SYN-4011 : Packing model "test_cmera" (AL_USER_NORMAL) with 1243/1506 primitive instances ...
RUN-1002 : start command "report_area -file test_camera_gate.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1444   out of  19600    7.37%
#reg                  198   out of  19600    1.01%
#le                  1513
  #lut only          1315   out of   1513   86.91%
  #reg only            69   out of   1513    4.56%
  #lut&reg            129   out of   1513    8.53%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |test_cmera |1513  |1444  |198   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea test_camera_gate.area" in  2.596437s wall, 2.609375s user + 0.062500s system = 2.671875s CPU (102.9%)

RUN-1004 : used memory is 870 MB, reserved memory is 866 MB, peak memory is 1356 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_cmera
RUN-1002 : start command "export_db test_camera_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (87 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll pll/pll_inst.
SYN-4019 : Net CLK_IN_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net CLK_IN_pad is fbclk of pll pll/pll_inst.
SYN-4024 : Net "CSI_PCLK_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/i2c_write_module/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4025 : Tag rtl::Net CSI_PCLK_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/i2c_write_module/divider2[7] as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/i2c_write_module/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 890 instances
RUN-1001 : 380 mslices, 380 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1978 nets
RUN-1001 : 1453 nets have 2 pins
RUN-1001 : 322 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 888 instances, 760 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9231, tnet num: 1976, tinst num: 888, tnode num: 10073, tedge num: 15337.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1976 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 504 clock pins, and constraint 840 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.213698s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (131.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 617286
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.953469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3265): len = 460114, overlap = 139.5
PHY-3002 : Step(3266): len = 379134, overlap = 139.5
PHY-3002 : Step(3267): len = 352536, overlap = 139.5
PHY-3002 : Step(3268): len = 320628, overlap = 139.5
PHY-3002 : Step(3269): len = 290665, overlap = 139.5
PHY-3002 : Step(3270): len = 237637, overlap = 142.75
PHY-3002 : Step(3271): len = 196857, overlap = 155
PHY-3002 : Step(3272): len = 176676, overlap = 163
PHY-3002 : Step(3273): len = 167851, overlap = 169
PHY-3002 : Step(3274): len = 164568, overlap = 170.75
PHY-3002 : Step(3275): len = 159047, overlap = 174.25
PHY-3002 : Step(3276): len = 150617, overlap = 182.5
PHY-3002 : Step(3277): len = 145389, overlap = 184.5
PHY-3002 : Step(3278): len = 140729, overlap = 183.5
PHY-3002 : Step(3279): len = 133131, overlap = 186.25
PHY-3002 : Step(3280): len = 127921, overlap = 189.75
PHY-3002 : Step(3281): len = 124018, overlap = 189
PHY-3002 : Step(3282): len = 115760, overlap = 196.5
PHY-3002 : Step(3283): len = 108842, overlap = 195.5
PHY-3002 : Step(3284): len = 105599, overlap = 197.25
PHY-3002 : Step(3285): len = 101083, overlap = 200
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.69762e-06
PHY-3002 : Step(3286): len = 100349, overlap = 199.25
PHY-3002 : Step(3287): len = 101584, overlap = 197
PHY-3002 : Step(3288): len = 102982, overlap = 195
PHY-3002 : Step(3289): len = 103331, overlap = 193.25
PHY-3002 : Step(3290): len = 102276, overlap = 191
PHY-3002 : Step(3291): len = 100782, overlap = 189.5
PHY-3002 : Step(3292): len = 97198.1, overlap = 189.75
PHY-3002 : Step(3293): len = 92954.7, overlap = 194.5
PHY-3002 : Step(3294): len = 91257.2, overlap = 196.75
PHY-3002 : Step(3295): len = 87240.7, overlap = 190
PHY-3002 : Step(3296): len = 77028, overlap = 193.75
PHY-3002 : Step(3297): len = 75236.8, overlap = 193.75
PHY-3002 : Step(3298): len = 72594.2, overlap = 196.5
PHY-3002 : Step(3299): len = 67268, overlap = 202.75
PHY-3002 : Step(3300): len = 65081.2, overlap = 203.5
PHY-3002 : Step(3301): len = 64509.6, overlap = 203.75
PHY-3002 : Step(3302): len = 60778.1, overlap = 197
PHY-3002 : Step(3303): len = 58879.9, overlap = 194
PHY-3002 : Step(3304): len = 57433.3, overlap = 193.75
PHY-3002 : Step(3305): len = 56278, overlap = 193.5
PHY-3002 : Step(3306): len = 54457.4, overlap = 196.5
PHY-3002 : Step(3307): len = 54072.8, overlap = 200.25
PHY-3002 : Step(3308): len = 53892.6, overlap = 200.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.39525e-06
PHY-3002 : Step(3309): len = 55049.9, overlap = 193.5
PHY-3002 : Step(3310): len = 58602.5, overlap = 191.25
PHY-3002 : Step(3311): len = 58891.1, overlap = 189
PHY-3002 : Step(3312): len = 58220.8, overlap = 184
PHY-3002 : Step(3313): len = 58858.6, overlap = 177.25
PHY-3002 : Step(3314): len = 59157.6, overlap = 179.75
PHY-3002 : Step(3315): len = 59717.4, overlap = 177.75
PHY-3002 : Step(3316): len = 58496.3, overlap = 171
PHY-3002 : Step(3317): len = 57933.9, overlap = 171.25
PHY-3002 : Step(3318): len = 56886.3, overlap = 173.5
PHY-3002 : Step(3319): len = 56753, overlap = 173
PHY-3002 : Step(3320): len = 56601.6, overlap = 173
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.04425e-05
PHY-3002 : Step(3321): len = 59899.8, overlap = 175.25
PHY-3002 : Step(3322): len = 63322.8, overlap = 178.5
PHY-3002 : Step(3323): len = 63310.3, overlap = 182.5
PHY-3002 : Step(3324): len = 64508.5, overlap = 176.75
PHY-3002 : Step(3325): len = 65704, overlap = 165.25
PHY-3002 : Step(3326): len = 66027, overlap = 159.5
PHY-3002 : Step(3327): len = 65996.4, overlap = 167.75
PHY-3002 : Step(3328): len = 65395.4, overlap = 169.75
PHY-3002 : Step(3329): len = 64524.2, overlap = 169.5
PHY-3002 : Step(3330): len = 63632.9, overlap = 169.25
PHY-3002 : Step(3331): len = 63524, overlap = 168
PHY-3002 : Step(3332): len = 63636.7, overlap = 165
PHY-3002 : Step(3333): len = 63753, overlap = 174.5
PHY-3002 : Step(3334): len = 64148.3, overlap = 179.75
PHY-3002 : Step(3335): len = 64418.2, overlap = 184.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.0885e-05
PHY-3002 : Step(3336): len = 66541.7, overlap = 183.25
PHY-3002 : Step(3337): len = 67729.2, overlap = 175
PHY-3002 : Step(3338): len = 69423.4, overlap = 176
PHY-3002 : Step(3339): len = 70862.9, overlap = 172
PHY-3002 : Step(3340): len = 70945.3, overlap = 172.25
PHY-3002 : Step(3341): len = 70472.2, overlap = 172.25
PHY-3002 : Step(3342): len = 70145.5, overlap = 181.25
PHY-3002 : Step(3343): len = 70062.6, overlap = 180.5
PHY-3002 : Step(3344): len = 70204.5, overlap = 171.25
PHY-3002 : Step(3345): len = 70257.6, overlap = 175.5
PHY-3002 : Step(3346): len = 70012.5, overlap = 170.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.17701e-05
PHY-3002 : Step(3347): len = 71964.6, overlap = 161.25
PHY-3002 : Step(3348): len = 74972.7, overlap = 152.25
PHY-3002 : Step(3349): len = 75580.5, overlap = 147.75
PHY-3002 : Step(3350): len = 75593.3, overlap = 156.25
PHY-3002 : Step(3351): len = 75880.7, overlap = 160.25
PHY-3002 : Step(3352): len = 76682.5, overlap = 159.25
PHY-3002 : Step(3353): len = 77280.2, overlap = 161.5
PHY-3002 : Step(3354): len = 77674.7, overlap = 147.25
PHY-3002 : Step(3355): len = 77672.6, overlap = 144.75
PHY-3002 : Step(3356): len = 77660.9, overlap = 146.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.35402e-05
PHY-3002 : Step(3357): len = 79224, overlap = 146
PHY-3002 : Step(3358): len = 80538.7, overlap = 132
PHY-3002 : Step(3359): len = 80384, overlap = 131.5
PHY-3002 : Step(3360): len = 80511.3, overlap = 126.75
PHY-3002 : Step(3361): len = 81199.9, overlap = 132.25
PHY-3002 : Step(3362): len = 82355.4, overlap = 127.25
PHY-3002 : Step(3363): len = 82834.1, overlap = 127
PHY-3002 : Step(3364): len = 83324.7, overlap = 121.25
PHY-3002 : Step(3365): len = 83571.6, overlap = 117.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00016378
PHY-3002 : Step(3366): len = 84175.7, overlap = 121.75
PHY-3002 : Step(3367): len = 85197.6, overlap = 119
PHY-3002 : Step(3368): len = 86188.7, overlap = 114
PHY-3002 : Step(3369): len = 87276.1, overlap = 116
PHY-3002 : Step(3370): len = 87948.7, overlap = 122.75
PHY-3002 : Step(3371): len = 88350, overlap = 122.25
PHY-3002 : Step(3372): len = 88811.3, overlap = 120
PHY-3002 : Step(3373): len = 89308.5, overlap = 116.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000249389
PHY-3002 : Step(3374): len = 89519.7, overlap = 116.25
PHY-3002 : Step(3375): len = 90599.5, overlap = 117.5
PHY-3002 : Step(3376): len = 91578.2, overlap = 122.5
PHY-3002 : Step(3377): len = 91993.3, overlap = 116.25
PHY-3002 : Step(3378): len = 92204.7, overlap = 121.25
PHY-3002 : Step(3379): len = 92412.7, overlap = 119.75
PHY-3002 : Step(3380): len = 93372, overlap = 114
PHY-3002 : Step(3381): len = 94023, overlap = 113
PHY-3002 : Step(3382): len = 94220.8, overlap = 113
PHY-3002 : Step(3383): len = 94669.6, overlap = 117.25
PHY-3002 : Step(3384): len = 95253.4, overlap = 112.25
PHY-3002 : Step(3385): len = 95443.8, overlap = 112.25
PHY-3002 : Step(3386): len = 95583.4, overlap = 111.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00033726
PHY-3002 : Step(3387): len = 95702.2, overlap = 111.75
PHY-3002 : Step(3388): len = 96643.4, overlap = 112.75
PHY-3002 : Step(3389): len = 97613.7, overlap = 111.25
PHY-3002 : Step(3390): len = 97642.7, overlap = 110.25
PHY-3002 : Step(3391): len = 97640.5, overlap = 110.25
PHY-3002 : Step(3392): len = 97695.2, overlap = 109.75
PHY-3002 : Step(3393): len = 98033.3, overlap = 108.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000382223
PHY-3002 : Step(3394): len = 98119.8, overlap = 108.5
PHY-3002 : Step(3395): len = 98509.8, overlap = 108.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.216101s wall, 0.062500s user + 0.390625s system = 0.453125s CPU (209.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.69022e-06
PHY-3002 : Step(3396): len = 122274, overlap = 55.75
PHY-3002 : Step(3397): len = 118817, overlap = 60.75
PHY-3002 : Step(3398): len = 116417, overlap = 64.5
PHY-3002 : Step(3399): len = 114080, overlap = 66.5
PHY-3002 : Step(3400): len = 107683, overlap = 72.75
PHY-3002 : Step(3401): len = 106381, overlap = 73.5
PHY-3002 : Step(3402): len = 104594, overlap = 73.5
PHY-3002 : Step(3403): len = 102249, overlap = 73
PHY-3002 : Step(3404): len = 101293, overlap = 72.25
PHY-3002 : Step(3405): len = 100255, overlap = 73.25
PHY-3002 : Step(3406): len = 99211.5, overlap = 74.25
PHY-3002 : Step(3407): len = 98391.6, overlap = 74.5
PHY-3002 : Step(3408): len = 97918.4, overlap = 76.25
PHY-3002 : Step(3409): len = 97312.5, overlap = 76.25
PHY-3002 : Step(3410): len = 97087.5, overlap = 76.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.13804e-05
PHY-3002 : Step(3411): len = 96741, overlap = 76.25
PHY-3002 : Step(3412): len = 96655, overlap = 76.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.27609e-05
PHY-3002 : Step(3413): len = 96771.5, overlap = 75.5
PHY-3002 : Step(3414): len = 96976.3, overlap = 75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.89226e-05
PHY-3002 : Step(3415): len = 97080.5, overlap = 73.5
PHY-3002 : Step(3416): len = 98253, overlap = 73.25
PHY-3002 : Step(3417): len = 100042, overlap = 72.25
PHY-3002 : Step(3418): len = 100974, overlap = 72.25
PHY-3002 : Step(3419): len = 102220, overlap = 71.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.78453e-05
PHY-3002 : Step(3420): len = 103371, overlap = 70.75
PHY-3002 : Step(3421): len = 106575, overlap = 64.75
PHY-3002 : Step(3422): len = 108893, overlap = 60.5
PHY-3002 : Step(3423): len = 109809, overlap = 58
PHY-3002 : Step(3424): len = 110772, overlap = 54.25
PHY-3002 : Step(3425): len = 111472, overlap = 52
PHY-3002 : Step(3426): len = 111188, overlap = 51.25
PHY-3002 : Step(3427): len = 110476, overlap = 51.5
PHY-3002 : Step(3428): len = 110058, overlap = 50.75
PHY-3002 : Step(3429): len = 109907, overlap = 51
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000155691
PHY-3002 : Step(3430): len = 112481, overlap = 46.75
PHY-3002 : Step(3431): len = 113383, overlap = 45.5
PHY-3002 : Step(3432): len = 114720, overlap = 40.75
PHY-3002 : Step(3433): len = 115017, overlap = 39
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000311381
PHY-3002 : Step(3434): len = 117100, overlap = 30.75
PHY-3002 : Step(3435): len = 117674, overlap = 29
PHY-3002 : Step(3436): len = 117665, overlap = 30.75
PHY-3002 : Step(3437): len = 116515, overlap = 33.75
PHY-3002 : Step(3438): len = 116043, overlap = 35.25
PHY-3002 : Step(3439): len = 116292, overlap = 38.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.6565e-05
PHY-3002 : Step(3440): len = 115303, overlap = 47.5
PHY-3002 : Step(3441): len = 115224, overlap = 48.75
PHY-3002 : Step(3442): len = 115922, overlap = 49
PHY-3002 : Step(3443): len = 116260, overlap = 48
PHY-3002 : Step(3444): len = 116522, overlap = 45.75
PHY-3002 : Step(3445): len = 116393, overlap = 46.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00015313
PHY-3002 : Step(3446): len = 118973, overlap = 37.5
PHY-3002 : Step(3447): len = 119893, overlap = 35.5
PHY-3002 : Step(3448): len = 120396, overlap = 32.25
PHY-3002 : Step(3449): len = 120566, overlap = 31.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00030626
PHY-3002 : Step(3450): len = 121938, overlap = 27.5
PHY-3002 : Step(3451): len = 122603, overlap = 25.75
PHY-3002 : Step(3452): len = 122908, overlap = 25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  2.182528s wall, 0.609375s user + 4.671875s system = 5.281250s CPU (242.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000451402
PHY-3002 : Step(3453): len = 126937, overlap = 8.5
PHY-3002 : Step(3454): len = 125927, overlap = 13.75
PHY-3002 : Step(3455): len = 125396, overlap = 17
PHY-3002 : Step(3456): len = 124941, overlap = 20.25
PHY-3002 : Step(3457): len = 124573, overlap = 23.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000902803
PHY-3002 : Step(3458): len = 125580, overlap = 22.25
PHY-3002 : Step(3459): len = 125808, overlap = 21.75
PHY-3002 : Step(3460): len = 125971, overlap = 22.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00180561
PHY-3002 : Step(3461): len = 126415, overlap = 22.25
PHY-3002 : Step(3462): len = 126576, overlap = 22
PHY-3002 : Step(3463): len = 126631, overlap = 21.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007867s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 128894, Over = 0
PHY-3001 : Final: Len = 128894, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 458600, over cnt = 79(0%), over = 95, worst = 3
PHY-1002 : len = 458808, over cnt = 59(0%), over = 65, worst = 3
PHY-1002 : len = 458960, over cnt = 50(0%), over = 54, worst = 3
PHY-1002 : len = 459048, over cnt = 41(0%), over = 42, worst = 2
PHY-1001 : End global iterations;  0.242084s wall, 0.140625s user + 0.312500s system = 0.453125s CPU (187.2%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 61 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 818 has valid locations, 17 needs to be replaced
PHY-3001 : design contains 901 instances, 773 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9337, tnet num: 1989, tinst num: 901, tnode num: 10212, tedge num: 15477.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1989 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 522 clock pins, and constraint 873 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.267920s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (110.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 131922
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.952673
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3464): len = 131647, overlap = 0
PHY-3002 : Step(3465): len = 131647, overlap = 0
PHY-3002 : Step(3466): len = 131410, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004812s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.952673
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.80839e-05
PHY-3002 : Step(3467): len = 131240, overlap = 1.5
PHY-3002 : Step(3468): len = 131240, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.61678e-05
PHY-3002 : Step(3469): len = 131159, overlap = 1
PHY-3002 : Step(3470): len = 131159, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000152336
PHY-3002 : Step(3471): len = 131077, overlap = 0.75
PHY-3002 : Step(3472): len = 131077, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.952673
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000114742
PHY-3002 : Step(3473): len = 131100, overlap = 1.25
PHY-3002 : Step(3474): len = 131100, overlap = 1.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000229484
PHY-3002 : Step(3475): len = 131097, overlap = 1.5
PHY-3002 : Step(3476): len = 131097, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000458969
PHY-3002 : Step(3477): len = 131151, overlap = 1
PHY-3002 : Step(3478): len = 131151, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.045050s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (208.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.952673
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00171474
PHY-3002 : Step(3479): len = 131378, overlap = 0.5
PHY-3002 : Step(3480): len = 131362, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005825s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 131431, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 131439, Over = 0
RUN-1003 : finish command "place -eco" in  3.013969s wall, 1.656250s user + 5.078125s system = 6.734375s CPU (223.4%)

RUN-1004 : used memory is 864 MB, reserved memory is 860 MB, peak memory is 1356 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  51.366616s wall, 20.296875s user + 101.765625s system = 122.062500s CPU (237.6%)

RUN-1004 : used memory is 864 MB, reserved memory is 860 MB, peak memory is 1356 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 711 to 489
PHY-1001 : Pin misalignment score is improved from 489 to 477
PHY-1001 : Pin misalignment score is improved from 477 to 475
PHY-1001 : Pin misalignment score is improved from 475 to 475
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 903 instances
RUN-1001 : 384 mslices, 389 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1991 nets
RUN-1001 : 1442 nets have 2 pins
RUN-1001 : 324 nets have [3 - 5] pins
RUN-1001 : 96 nets have [6 - 10] pins
RUN-1001 : 48 nets have [11 - 20] pins
RUN-1001 : 76 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 458664, over cnt = 73(0%), over = 89, worst = 3
PHY-1002 : len = 458992, over cnt = 46(0%), over = 53, worst = 3
PHY-1002 : len = 458872, over cnt = 31(0%), over = 36, worst = 3
PHY-1002 : len = 458904, over cnt = 27(0%), over = 29, worst = 2
PHY-1002 : len = 437016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.163291s wall, 0.140625s user + 0.062500s system = 0.203125s CPU (124.4%)

PHY-1001 : End global routing;  0.351079s wall, 0.343750s user + 0.062500s system = 0.406250s CPU (115.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq_placeOpt_1
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 25656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.525439s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (98.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 25656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 91% nets.
PHY-1002 : len = 651584, over cnt = 85(0%), over = 85, worst = 1
PHY-1001 : End Routed; 12.074813s wall, 13.468750s user + 2.312500s system = 15.781250s CPU (130.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 646808, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End DR Iter 1; 0.254245s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (98.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 646080, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.074081s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (168.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 646024, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.038958s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (80.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 646024, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 646024
PHY-1001 : End DR Iter 4; 0.046921s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (199.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq_placeOpt_1
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  15.462683s wall, 16.562500s user + 2.750000s system = 19.312500s CPU (124.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  16.182664s wall, 17.281250s user + 2.828125s system = 20.109375s CPU (124.3%)

RUN-1004 : used memory is 894 MB, reserved memory is 891 MB, peak memory is 1381 MB
RUN-1002 : start command "report_area -io_info -file test_camera_phy.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1464   out of  19600    7.47%
#reg                  204   out of  19600    1.04%
#le                  1536
  #lut only          1332   out of   1536   86.72%
  #reg only            72   out of   1536    4.69%
  #lut&reg            132   out of   1536    8.59%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db test_camera_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_pr.db" in  1.025122s wall, 0.953125s user + 0.015625s system = 0.968750s CPU (94.5%)

RUN-1004 : used memory is 894 MB, reserved memory is 891 MB, peak memory is 1381 MB
RUN-1002 : start command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 903
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1991, pip num: 30063
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1863 valid insts, and 73832 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file test_camera.bit.
RUN-1003 : finish command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000" in  3.582642s wall, 30.937500s user + 0.390625s system = 31.328125s CPU (874.4%)

RUN-1004 : used memory is 895 MB, reserved memory is 892 MB, peak memory is 1381 MB
RUN-1002 : start command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit" in  1.377246s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (99.8%)

RUN-1004 : used memory is 929 MB, reserved memory is 926 MB, peak memory is 1381 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  9.711222s wall, 0.328125s user + 0.156250s system = 0.484375s CPU (5.0%)

RUN-1004 : used memory is 936 MB, reserved memory is 934 MB, peak memory is 1381 MB
RUN-1003 : finish command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.166572s wall, 1.843750s user + 0.187500s system = 2.031250s CPU (16.7%)

RUN-1004 : used memory is 894 MB, reserved memory is 892 MB, peak memory is 1381 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
RUN-1002 : start command "elaborate -top test_cmera"
HDL-1007 : elaborate module test_cmera in ../src/test_cmera.v(2)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=5,FBCLK_DIV=7,CLKC0_DIV=14,CLKC1_DIV=39,CLKC2_DIV=117,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=14,CLKC1_CPHASE=39,CLKC2_CPHASE=117,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../src/sccb_v1/camera_init.v(1)
HDL-1007 : elaborate module i2c_module in ../src/sccb_v1/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50) in ../src/lcd_sync.v(2)
HDL-1007 : elaborate module cameraReader in ../src/cameraReader.v(1)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../src/test_cmera.v(124)
HDL-1200 : Current top model is test_cmera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraints/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment CSI_D[0]  LOCATION = L16; "
RUN-1002 : start command "set_pin_assignment CSI_D[1]  LOCATION = L14; "
RUN-1002 : start command "set_pin_assignment CSI_D[2]  LOCATION = M14; "
RUN-1002 : start command "set_pin_assignment CSI_D[3]  LOCATION = M16; "
RUN-1002 : start command "set_pin_assignment CSI_D[4]  LOCATION = M15; "
RUN-1002 : start command "set_pin_assignment CSI_D[5]  LOCATION = K15; "
RUN-1002 : start command "set_pin_assignment CSI_D[6]  LOCATION = H16; "
RUN-1002 : start command "set_pin_assignment CSI_D[7]  LOCATION = G16; "
RUN-1002 : start command "set_pin_assignment CSI_PCLK  LOCATION = K12; "
RUN-1002 : start command "set_pin_assignment CSI_XCLK  LOCATION = J12; "
RUN-1002 : start command "set_pin_assignment CSI_HREF  LOCATION = H15; "
RUN-1002 : start command "set_pin_assignment CSI_VSYNC  LOCATION = F15; "
RUN-1002 : start command "set_pin_assignment CSI_PWDN  LOCATION = G14; "
RUN-1002 : start command "set_pin_assignment CSI_RST  LOCATION = E15; "
RUN-1002 : start command "set_pin_assignment CSI_SOIC  LOCATION = D16; "
RUN-1002 : start command "set_pin_assignment CSI_SOID  LOCATION = D14; "
RUN-1002 : start command "set_pin_assignment R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1"
RUN-1002 : start command "set_pin_assignment LCD_HSYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_VSYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_PWM  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment TESTA  LOCATION = A10; "
RUN-1002 : start command "set_pin_assignment TESTB  LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment TESTC  LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment TESTD  LOCATION = C9; "
RUN-1002 : start command "set_pin_assignment TESTE  LOCATION = B6; "
RUN-1002 : start command "set_pin_assignment TESTF  LOCATION = C5; "
RUN-1002 : start command "set_pin_assignment OD[0]  LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment OD[1]  LOCATION = T8; "
RUN-1002 : start command "set_pin_assignment OD[2]  LOCATION = R7; "
RUN-1002 : start command "set_pin_assignment OD[3]  LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment OD[4]  LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment OD[5]  LOCATION = N5; "
RUN-1002 : start command "set_pin_assignment OD[6]  LOCATION = R2; "
RUN-1002 : start command "set_pin_assignment OD[7]  LOCATION = P2; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_cmera"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "cameraReader"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[0]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[0]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[1]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[1]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[2]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[2]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[3]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[3]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[4]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[4]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[5]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[5]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[6]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[6]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[7]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[7]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTA" in ../src/test_cmera.v(26)
SYN-5014 WARNING: the net's pin: pin "TESTA" in ../src/test_cmera.v(26)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTB" in ../src/test_cmera.v(27)
SYN-5014 WARNING: the net's pin: pin "TESTB" in ../src/test_cmera.v(27)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTC" in ../src/test_cmera.v(28)
SYN-5014 WARNING: the net's pin: pin "TESTC" in ../src/test_cmera.v(28)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTD" in ../src/test_cmera.v(29)
SYN-5014 WARNING: the net's pin: pin "TESTD" in ../src/test_cmera.v(29)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTE" in ../src/test_cmera.v(30)
SYN-5014 WARNING: the net's pin: pin "TESTE" in ../src/test_cmera.v(30)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTF" in ../src/test_cmera.v(31)
SYN-5014 WARNING: the net's pin: pin "TESTF" in ../src/test_cmera.v(31)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 63 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_cmera
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model cameraReader
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)
SYN-1011 : Flatten model img_cache
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4490/158 useful/useless nets, 4288/56 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 11 onehot mux instances.
SYN-1020 : Optimized 1100 distributor mux.
SYN-1016 : Merged 3852 instances.
SYN-1015 : Optimize round 1, 5297 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4498/293 useful/useless nets, 4302/2257 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2338 better
SYN-1014 : Optimize round 3
SYN-1032 : 4497/0 useful/useless nets, 4301/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.753250s wall, 1.750000s user + 0.109375s system = 1.859375s CPU (106.1%)

RUN-1004 : used memory is 891 MB, reserved memory is 889 MB, peak memory is 1381 MB
RUN-1002 : start command "report_area -file test_camera_rtl.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Gate Statistics
#Basic gates         3378
  #and               1770
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                222
  #bufif1               1
  #MX21               610
  #FADD                 0
  #DFF                195
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ             258
#MACRO_MULT             1
#MACRO_MUX            633

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |test_cmera |3182   |195    |287    |
+---------------------------------------------+

RUN-1002 : start command "export_db test_camera_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea test_camera_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 61 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "uimg/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5148/8 useful/useless nets, 4696/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4932/0 useful/useless nets, 4480/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7484/0 useful/useless nets, 7066/0 useful/useless insts
SYN-1016 : Merged 2194 instances.
SYN-2501 : Optimize round 1, 4189 better
SYN-2501 : Optimize round 2
SYN-1032 : 5290/0 useful/useless nets, 4872/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7604/13 useful/useless nets, 7186/13 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1278 (3.23), #lev = 17 (4.19)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.48 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6521 instances into 1141 LUTs, name keeping = 25%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "test_cmera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2206/0 useful/useless nets, 1788/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2203/0 useful/useless nets, 1785/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 198 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1135 LUT to BLE ...
SYN-4008 : Packed 1135 LUT and 77 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 51 SEQ (1236 nodes)...
SYN-4005 : Packed 51 SEQ with LUT/SLICE
SYN-4006 : 1018 single LUT's are left
SYN-4006 : 70 single SEQ's are left
SYN-4011 : Packing model "test_cmera" (AL_USER_NORMAL) with 1205/1468 primitive instances ...
RUN-1002 : start command "report_area -file test_camera_gate.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1405   out of  19600    7.17%
#reg                  198   out of  19600    1.01%
#le                  1475
  #lut only          1277   out of   1475   86.58%
  #reg only            70   out of   1475    4.75%
  #lut&reg            128   out of   1475    8.68%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |test_cmera |1475  |1405  |198   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea test_camera_gate.area" in  2.766982s wall, 2.812500s user + 0.062500s system = 2.875000s CPU (103.9%)

RUN-1004 : used memory is 892 MB, reserved memory is 889 MB, peak memory is 1381 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_cmera
RUN-1002 : start command "export_db test_camera_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_gate.db" in  1.051668s wall, 0.921875s user + 0.078125s system = 1.000000s CPU (95.1%)

RUN-1004 : used memory is 892 MB, reserved memory is 889 MB, peak memory is 1381 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (87 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll pll/pll_inst.
SYN-4019 : Net CLK_IN_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net CLK_IN_pad is fbclk of pll pll/pll_inst.
SYN-4024 : Net "CSI_PCLK_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/i2c_write_module/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4025 : Tag rtl::Net CSI_PCLK_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/i2c_write_module/divider2[7] as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/i2c_write_module/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 872 instances
RUN-1001 : 371 mslices, 371 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1939 nets
RUN-1001 : 1420 nets have 2 pins
RUN-1001 : 308 nets have [3 - 5] pins
RUN-1001 : 99 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 870 instances, 742 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9007, tnet num: 1937, tinst num: 870, tnode num: 9849, tedge num: 14967.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1937 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 504 clock pins, and constraint 840 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.213766s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (124.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 595588
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3481): len = 435202, overlap = 139.5
PHY-3002 : Step(3482): len = 333064, overlap = 139.5
PHY-3002 : Step(3483): len = 285429, overlap = 139.5
PHY-3002 : Step(3484): len = 250839, overlap = 139.5
PHY-3002 : Step(3485): len = 224648, overlap = 139.5
PHY-3002 : Step(3486): len = 203991, overlap = 142.5
PHY-3002 : Step(3487): len = 187436, overlap = 145.75
PHY-3002 : Step(3488): len = 169893, overlap = 153.75
PHY-3002 : Step(3489): len = 154802, overlap = 164
PHY-3002 : Step(3490): len = 144658, overlap = 169
PHY-3002 : Step(3491): len = 131858, overlap = 174.5
PHY-3002 : Step(3492): len = 119950, overlap = 181
PHY-3002 : Step(3493): len = 111381, overlap = 185.75
PHY-3002 : Step(3494): len = 102568, overlap = 187
PHY-3002 : Step(3495): len = 95518.7, overlap = 185.5
PHY-3002 : Step(3496): len = 85525.5, overlap = 187.5
PHY-3002 : Step(3497): len = 77510.6, overlap = 184.25
PHY-3002 : Step(3498): len = 71240.6, overlap = 187
PHY-3002 : Step(3499): len = 62900, overlap = 185.75
PHY-3002 : Step(3500): len = 53024.9, overlap = 188.5
PHY-3002 : Step(3501): len = 49477.8, overlap = 187
PHY-3002 : Step(3502): len = 47581.9, overlap = 185
PHY-3002 : Step(3503): len = 39421.4, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.03638e-06
PHY-3002 : Step(3504): len = 38903.2, overlap = 190.25
PHY-3002 : Step(3505): len = 46413.1, overlap = 192.25
PHY-3002 : Step(3506): len = 45707.9, overlap = 196.5
PHY-3002 : Step(3507): len = 46220.6, overlap = 193.25
PHY-3002 : Step(3508): len = 46081.3, overlap = 194.75
PHY-3002 : Step(3509): len = 47567, overlap = 185.75
PHY-3002 : Step(3510): len = 46721.4, overlap = 188.25
PHY-3002 : Step(3511): len = 46309.8, overlap = 185.5
PHY-3002 : Step(3512): len = 45162.3, overlap = 185.25
PHY-3002 : Step(3513): len = 44503.5, overlap = 191
PHY-3002 : Step(3514): len = 43690.7, overlap = 190.5
PHY-3002 : Step(3515): len = 43004, overlap = 193
PHY-3002 : Step(3516): len = 42179.3, overlap = 191
PHY-3002 : Step(3517): len = 41952.7, overlap = 181.75
PHY-3002 : Step(3518): len = 41375.8, overlap = 184.75
PHY-3002 : Step(3519): len = 41395.1, overlap = 185.75
PHY-3002 : Step(3520): len = 41410.9, overlap = 195
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.07276e-06
PHY-3002 : Step(3521): len = 45442.2, overlap = 193.25
PHY-3002 : Step(3522): len = 48257.3, overlap = 184.75
PHY-3002 : Step(3523): len = 47145.7, overlap = 192.75
PHY-3002 : Step(3524): len = 46840, overlap = 192
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.14552e-06
PHY-3002 : Step(3525): len = 51844.1, overlap = 192.25
PHY-3002 : Step(3526): len = 56183.5, overlap = 186.25
PHY-3002 : Step(3527): len = 54919, overlap = 187
PHY-3002 : Step(3528): len = 54397.7, overlap = 186
PHY-3002 : Step(3529): len = 54062.8, overlap = 188.25
PHY-3002 : Step(3530): len = 54440.3, overlap = 189.75
PHY-3002 : Step(3531): len = 54844.3, overlap = 191.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.29104e-06
PHY-3002 : Step(3532): len = 59370.7, overlap = 183.25
PHY-3002 : Step(3533): len = 61559.6, overlap = 188.5
PHY-3002 : Step(3534): len = 63944.1, overlap = 177.75
PHY-3002 : Step(3535): len = 64516.5, overlap = 171.75
PHY-3002 : Step(3536): len = 64356.1, overlap = 178.75
PHY-3002 : Step(3537): len = 63842.5, overlap = 177.5
PHY-3002 : Step(3538): len = 63683.9, overlap = 172.25
PHY-3002 : Step(3539): len = 63502.5, overlap = 174
PHY-3002 : Step(3540): len = 63021.4, overlap = 177.25
PHY-3002 : Step(3541): len = 62746.3, overlap = 181.5
PHY-3002 : Step(3542): len = 62804.7, overlap = 183.5
PHY-3002 : Step(3543): len = 62858.1, overlap = 180.5
PHY-3002 : Step(3544): len = 62705.5, overlap = 180
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.65821e-05
PHY-3002 : Step(3545): len = 66771.5, overlap = 172.75
PHY-3002 : Step(3546): len = 68713.7, overlap = 168
PHY-3002 : Step(3547): len = 69194.2, overlap = 165.75
PHY-3002 : Step(3548): len = 69768.9, overlap = 169.5
PHY-3002 : Step(3549): len = 70451.1, overlap = 174.5
PHY-3002 : Step(3550): len = 70514.5, overlap = 170.25
PHY-3002 : Step(3551): len = 70355.3, overlap = 158.75
PHY-3002 : Step(3552): len = 69610.9, overlap = 158.5
PHY-3002 : Step(3553): len = 69014.4, overlap = 158.25
PHY-3002 : Step(3554): len = 68430.2, overlap = 160.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.30859e-05
PHY-3002 : Step(3555): len = 71285, overlap = 160
PHY-3002 : Step(3556): len = 73537, overlap = 157
PHY-3002 : Step(3557): len = 75971.3, overlap = 149.5
PHY-3002 : Step(3558): len = 76541.9, overlap = 151
PHY-3002 : Step(3559): len = 76231.2, overlap = 141
PHY-3002 : Step(3560): len = 76246, overlap = 137.25
PHY-3002 : Step(3561): len = 76759.4, overlap = 134
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.37795e-05
PHY-3002 : Step(3562): len = 78239.8, overlap = 134
PHY-3002 : Step(3563): len = 79872.4, overlap = 134.75
PHY-3002 : Step(3564): len = 81206.5, overlap = 139.75
PHY-3002 : Step(3565): len = 83086.3, overlap = 154.5
PHY-3002 : Step(3566): len = 83536.9, overlap = 148.5
PHY-3002 : Step(3567): len = 83682.2, overlap = 156
PHY-3002 : Step(3568): len = 83546.7, overlap = 156
PHY-3002 : Step(3569): len = 83560.2, overlap = 156.25
PHY-3002 : Step(3570): len = 83744.1, overlap = 158.75
PHY-3002 : Step(3571): len = 83523.1, overlap = 149.75
PHY-3002 : Step(3572): len = 83103.5, overlap = 156.5
PHY-3002 : Step(3573): len = 83024.9, overlap = 158.25
PHY-3002 : Step(3574): len = 83139.1, overlap = 156
PHY-3002 : Step(3575): len = 83017.6, overlap = 155.75
PHY-3002 : Step(3576): len = 82791.7, overlap = 153.75
PHY-3002 : Step(3577): len = 82785.8, overlap = 154
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000127559
PHY-3002 : Step(3578): len = 84139.3, overlap = 156.25
PHY-3002 : Step(3579): len = 85518.6, overlap = 150.75
PHY-3002 : Step(3580): len = 86448.7, overlap = 148.25
PHY-3002 : Step(3581): len = 87112.8, overlap = 149
PHY-3002 : Step(3582): len = 87826.2, overlap = 147.5
PHY-3002 : Step(3583): len = 88330.8, overlap = 147
PHY-3002 : Step(3584): len = 88884.9, overlap = 142
PHY-3002 : Step(3585): len = 89046.3, overlap = 141.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00025317
PHY-3002 : Step(3586): len = 89298, overlap = 141.25
PHY-3002 : Step(3587): len = 89876.8, overlap = 140.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000325533
PHY-3002 : Step(3588): len = 89951.2, overlap = 138.25
PHY-3002 : Step(3589): len = 90388.9, overlap = 137.25
PHY-3002 : Step(3590): len = 91441.5, overlap = 129.25
PHY-3002 : Step(3591): len = 91982.4, overlap = 131.25
PHY-3002 : Step(3592): len = 92032.5, overlap = 131.25
PHY-3002 : Step(3593): len = 92269.2, overlap = 126.75
PHY-3002 : Step(3594): len = 92618.5, overlap = 122.25
PHY-3002 : Step(3595): len = 92975, overlap = 122.25
PHY-3002 : Step(3596): len = 93220, overlap = 122.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000401992
PHY-3002 : Step(3597): len = 93368.3, overlap = 122
PHY-3002 : Step(3598): len = 94146.3, overlap = 116.5
PHY-3002 : Step(3599): len = 95842.9, overlap = 102.75
PHY-3002 : Step(3600): len = 95993.8, overlap = 102.75
PHY-3002 : Step(3601): len = 96035.2, overlap = 102.75
PHY-3002 : Step(3602): len = 96004.8, overlap = 102.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000476966
PHY-3002 : Step(3603): len = 96130.3, overlap = 107
PHY-3002 : Step(3604): len = 96740.4, overlap = 101
PHY-3002 : Step(3605): len = 97527.8, overlap = 90.25
PHY-3002 : Step(3606): len = 97665.1, overlap = 94.25
PHY-3002 : Step(3607): len = 97748.8, overlap = 94.25
PHY-3002 : Step(3608): len = 97938.2, overlap = 93.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.149596s wall, 0.109375s user + 0.125000s system = 0.234375s CPU (156.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.73041e-06
PHY-3002 : Step(3609): len = 108134, overlap = 56.75
PHY-3002 : Step(3610): len = 103823, overlap = 63.5
PHY-3002 : Step(3611): len = 102719, overlap = 62
PHY-3002 : Step(3612): len = 101853, overlap = 62.75
PHY-3002 : Step(3613): len = 101356, overlap = 61.5
PHY-3002 : Step(3614): len = 100052, overlap = 67
PHY-3002 : Step(3615): len = 98844.1, overlap = 71.5
PHY-3002 : Step(3616): len = 98368.7, overlap = 74.25
PHY-3002 : Step(3617): len = 97943.7, overlap = 76
PHY-3002 : Step(3618): len = 97307.3, overlap = 77.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.46083e-06
PHY-3002 : Step(3619): len = 96925.5, overlap = 78
PHY-3002 : Step(3620): len = 96900.6, overlap = 78.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.89217e-05
PHY-3002 : Step(3621): len = 96810.5, overlap = 78.25
PHY-3002 : Step(3622): len = 96881.8, overlap = 78.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.46863e-05
PHY-3002 : Step(3623): len = 97196.7, overlap = 77.25
PHY-3002 : Step(3624): len = 98264.5, overlap = 74.5
PHY-3002 : Step(3625): len = 99491, overlap = 76.75
PHY-3002 : Step(3626): len = 99929.7, overlap = 76.75
PHY-3002 : Step(3627): len = 100720, overlap = 75.75
PHY-3002 : Step(3628): len = 100799, overlap = 73
PHY-3002 : Step(3629): len = 100962, overlap = 70.5
PHY-3002 : Step(3630): len = 101073, overlap = 69.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.93726e-05
PHY-3002 : Step(3631): len = 101390, overlap = 68.25
PHY-3002 : Step(3632): len = 102283, overlap = 67.75
PHY-3002 : Step(3633): len = 104828, overlap = 66.5
PHY-3002 : Step(3634): len = 104952, overlap = 66.75
PHY-3002 : Step(3635): len = 105410, overlap = 66.5
PHY-3002 : Step(3636): len = 105462, overlap = 66
PHY-3002 : Step(3637): len = 105956, overlap = 66.25
PHY-3002 : Step(3638): len = 106425, overlap = 64.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000138745
PHY-3002 : Step(3639): len = 110100, overlap = 62
PHY-3002 : Step(3640): len = 113480, overlap = 51
PHY-3002 : Step(3641): len = 113000, overlap = 51
PHY-3002 : Step(3642): len = 113376, overlap = 50.5
PHY-3002 : Step(3643): len = 113353, overlap = 49.25
PHY-3002 : Step(3644): len = 113822, overlap = 47.75
PHY-3002 : Step(3645): len = 113958, overlap = 47.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000277491
PHY-3002 : Step(3646): len = 117139, overlap = 34.75
PHY-3002 : Step(3647): len = 118083, overlap = 30.75
PHY-3002 : Step(3648): len = 118824, overlap = 27.75
PHY-3002 : Step(3649): len = 118728, overlap = 26.75
PHY-3002 : Step(3650): len = 118181, overlap = 27.25
PHY-3002 : Step(3651): len = 117916, overlap = 26.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000521605
PHY-3002 : Step(3652): len = 119740, overlap = 22.25
PHY-3002 : Step(3653): len = 119773, overlap = 21.25
PHY-3002 : Step(3654): len = 119839, overlap = 21.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00104321
PHY-3002 : Step(3655): len = 120656, overlap = 18.75
PHY-3002 : Step(3656): len = 120682, overlap = 17
PHY-3002 : Step(3657): len = 120685, overlap = 17.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00014017
PHY-3002 : Step(3658): len = 119403, overlap = 42.75
PHY-3002 : Step(3659): len = 119566, overlap = 42.25
PHY-3002 : Step(3660): len = 119826, overlap = 39.75
PHY-3002 : Step(3661): len = 119776, overlap = 38.5
PHY-3002 : Step(3662): len = 119822, overlap = 36.75
PHY-3002 : Step(3663): len = 119776, overlap = 33
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00028034
PHY-3002 : Step(3664): len = 121920, overlap = 31.25
PHY-3002 : Step(3665): len = 122488, overlap = 28.75
PHY-3002 : Step(3666): len = 122937, overlap = 26
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00056068
PHY-3002 : Step(3667): len = 124366, overlap = 24.25
PHY-3002 : Step(3668): len = 125218, overlap = 22.25
PHY-3002 : Step(3669): len = 125595, overlap = 21.5
PHY-3002 : Step(3670): len = 125574, overlap = 21.25
PHY-3002 : Step(3671): len = 124915, overlap = 23
PHY-3002 : Step(3672): len = 124400, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.296799s wall, 0.718750s user + 2.250000s system = 2.968750s CPU (228.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000435302
PHY-3002 : Step(3673): len = 128204, overlap = 10.25
PHY-3002 : Step(3674): len = 127428, overlap = 11.25
PHY-3002 : Step(3675): len = 126774, overlap = 15
PHY-3002 : Step(3676): len = 126117, overlap = 19
PHY-3002 : Step(3677): len = 125563, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000870605
PHY-3002 : Step(3678): len = 126944, overlap = 17
PHY-3002 : Step(3679): len = 127137, overlap = 16
PHY-3002 : Step(3680): len = 127270, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00174121
PHY-3002 : Step(3681): len = 127862, overlap = 14.5
PHY-3002 : Step(3682): len = 128028, overlap = 14.5
PHY-3002 : Step(3683): len = 128151, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008659s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (180.4%)

PHY-3001 : Legalized: Len = 130548, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 130572, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 444824, over cnt = 51(0%), over = 61, worst = 2
PHY-1002 : len = 445192, over cnt = 29(0%), over = 36, worst = 2
PHY-1002 : len = 444712, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 444784, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 433512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.256300s wall, 0.156250s user + 0.296875s system = 0.453125s CPU (176.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 61 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 802 has valid locations, 9 needs to be replaced
PHY-3001 : design contains 877 instances, 749 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9062, tnet num: 1944, tinst num: 877, tnode num: 9910, tedge num: 15035.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1944 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 510 clock pins, and constraint 846 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.250318s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (118.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 132752
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3684): len = 132302, overlap = 0
PHY-3002 : Step(3685): len = 132302, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003737s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.04942e-05
PHY-3002 : Step(3686): len = 132153, overlap = 0
PHY-3002 : Step(3687): len = 132153, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000132282
PHY-3002 : Step(3688): len = 132147, overlap = 0.5
PHY-3002 : Step(3689): len = 132147, overlap = 0.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000264564
PHY-3002 : Step(3690): len = 132018, overlap = 0.25
PHY-3002 : Step(3691): len = 132018, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.045615s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (274.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000269233
PHY-3002 : Step(3692): len = 132040, overlap = 0.25
PHY-3002 : Step(3693): len = 132040, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006832s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (228.7%)

PHY-3001 : Legalized: Len = 132111, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 132187, Over = 0
RUN-1003 : finish command "place -eco" in  1.795025s wall, 1.390625s user + 2.625000s system = 4.015625s CPU (223.7%)

RUN-1004 : used memory is 892 MB, reserved memory is 889 MB, peak memory is 1381 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  37.031696s wall, 24.718750s user + 68.718750s system = 93.437500s CPU (252.3%)

RUN-1004 : used memory is 892 MB, reserved memory is 889 MB, peak memory is 1381 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 699 to 496
PHY-1001 : Pin misalignment score is improved from 496 to 479
PHY-1001 : Pin misalignment score is improved from 479 to 478
PHY-1001 : Pin misalignment score is improved from 478 to 478
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 879 instances
RUN-1001 : 374 mslices, 375 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1946 nets
RUN-1001 : 1412 nets have 2 pins
RUN-1001 : 307 nets have [3 - 5] pins
RUN-1001 : 111 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 440608, over cnt = 55(0%), over = 66, worst = 2
PHY-1002 : len = 440960, over cnt = 33(0%), over = 41, worst = 2
PHY-1002 : len = 440480, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 440496, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 437992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.125074s wall, 0.140625s user + 0.062500s system = 0.203125s CPU (162.4%)

PHY-1001 : End global routing;  0.293804s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (133.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 24304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.314688s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (99.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 24304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 635176, over cnt = 56(0%), over = 56, worst = 1
PHY-1001 : End Routed; 12.457694s wall, 13.328125s user + 2.656250s system = 15.984375s CPU (128.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 633760, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.097752s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (143.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 633688, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 633688
PHY-1001 : End DR Iter 2; 0.029221s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  15.318102s wall, 16.000000s user + 2.953125s system = 18.953125s CPU (123.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  16.000699s wall, 16.703125s user + 3.031250s system = 19.734375s CPU (123.3%)

RUN-1004 : used memory is 921 MB, reserved memory is 919 MB, peak memory is 1409 MB
RUN-1002 : start command "report_area -io_info -file test_camera_phy.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1419   out of  19600    7.24%
#reg                  198   out of  19600    1.01%
#le                  1489
  #lut only          1291   out of   1489   86.70%
  #reg only            70   out of   1489    4.70%
  #lut&reg            128   out of   1489    8.60%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db test_camera_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_pr.db" in  1.007841s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (93.0%)

RUN-1004 : used memory is 921 MB, reserved memory is 919 MB, peak memory is 1409 MB
RUN-1002 : start command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 879
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1946, pip num: 29142
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1809 valid insts, and 72030 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file test_camera.bit.
RUN-1003 : finish command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000" in  3.487289s wall, 30.562500s user + 0.453125s system = 31.015625s CPU (889.4%)

RUN-1004 : used memory is 923 MB, reserved memory is 921 MB, peak memory is 1409 MB
RUN-1002 : start command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit" in  1.559828s wall, 1.500000s user + 0.062500s system = 1.562500s CPU (100.2%)

RUN-1004 : used memory is 957 MB, reserved memory is 955 MB, peak memory is 1409 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  9.630187s wall, 0.500000s user + 0.125000s system = 0.625000s CPU (6.5%)

RUN-1004 : used memory is 964 MB, reserved memory is 963 MB, peak memory is 1409 MB
RUN-1003 : finish command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.254726s wall, 2.140625s user + 0.234375s system = 2.375000s CPU (19.4%)

RUN-1004 : used memory is 922 MB, reserved memory is 921 MB, peak memory is 1409 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(257)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(258)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(259)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(260)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(261)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(262)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(263)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(264)
HDL-8007 ERROR: syntax error near 'xff' in ../src/sccb_v1/camera_init.v(268)
HDL-8007 ERROR: syntax error near 'x11' in ../src/sccb_v1/camera_init.v(269)
HDL-8007 ERROR: syntax error near 'x12' in ../src/sccb_v1/camera_init.v(270)
HDL-8007 ERROR: syntax error near 'x2a' in ../src/sccb_v1/camera_init.v(271)
HDL-8007 ERROR: syntax error near 'x2b' in ../src/sccb_v1/camera_init.v(272)
HDL-8007 ERROR: syntax error near 'x46' in ../src/sccb_v1/camera_init.v(273)
HDL-8007 ERROR: syntax error near 'x47' in ../src/sccb_v1/camera_init.v(274)
HDL-8007 ERROR: syntax error near 'x3d' in ../src/sccb_v1/camera_init.v(275)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/sccb_v1/camera_init.v(465)
HDL-1007 : Verilog file '../src/sccb_v1/camera_init.v' ignored due to errors
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(257)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(258)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(259)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(260)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(261)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(262)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(263)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(264)
HDL-8007 ERROR: syntax error near 'xff' in ../src/sccb_v1/camera_init.v(268)
HDL-8007 ERROR: syntax error near 'x11' in ../src/sccb_v1/camera_init.v(269)
HDL-8007 ERROR: syntax error near 'x12' in ../src/sccb_v1/camera_init.v(270)
HDL-8007 ERROR: syntax error near 'x2a' in ../src/sccb_v1/camera_init.v(271)
HDL-8007 ERROR: syntax error near 'x2b' in ../src/sccb_v1/camera_init.v(272)
HDL-8007 ERROR: syntax error near 'x46' in ../src/sccb_v1/camera_init.v(273)
HDL-8007 ERROR: syntax error near 'x47' in ../src/sccb_v1/camera_init.v(274)
HDL-8007 ERROR: syntax error near 'x3d' in ../src/sccb_v1/camera_init.v(275)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/sccb_v1/camera_init.v(465)
HDL-1007 : Verilog file '../src/sccb_v1/camera_init.v' ignored due to errors
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(257)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(258)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(259)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(260)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(261)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(262)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(263)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(264)
HDL-8007 ERROR: syntax error near 'xff' in ../src/sccb_v1/camera_init.v(268)
HDL-8007 ERROR: syntax error near 'x11' in ../src/sccb_v1/camera_init.v(269)
HDL-8007 ERROR: syntax error near 'x12' in ../src/sccb_v1/camera_init.v(270)
HDL-8007 ERROR: syntax error near 'x2a' in ../src/sccb_v1/camera_init.v(271)
HDL-8007 ERROR: syntax error near 'x2b' in ../src/sccb_v1/camera_init.v(272)
HDL-8007 ERROR: syntax error near 'x46' in ../src/sccb_v1/camera_init.v(273)
HDL-8007 ERROR: syntax error near 'x47' in ../src/sccb_v1/camera_init.v(274)
HDL-8007 ERROR: syntax error near 'x3d' in ../src/sccb_v1/camera_init.v(275)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/sccb_v1/camera_init.v(465)
HDL-1007 : Verilog file '../src/sccb_v1/camera_init.v' ignored due to errors
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(257)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(258)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(259)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(260)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(261)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(262)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(263)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(264)
HDL-8007 ERROR: syntax error near 'xff' in ../src/sccb_v1/camera_init.v(268)
HDL-8007 ERROR: syntax error near 'x11' in ../src/sccb_v1/camera_init.v(269)
HDL-8007 ERROR: syntax error near 'x12' in ../src/sccb_v1/camera_init.v(270)
HDL-8007 ERROR: syntax error near 'x2a' in ../src/sccb_v1/camera_init.v(271)
HDL-8007 ERROR: syntax error near 'x2b' in ../src/sccb_v1/camera_init.v(272)
HDL-8007 ERROR: syntax error near 'x46' in ../src/sccb_v1/camera_init.v(273)
HDL-8007 ERROR: syntax error near 'x47' in ../src/sccb_v1/camera_init.v(274)
HDL-8007 ERROR: syntax error near 'x3d' in ../src/sccb_v1/camera_init.v(275)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/sccb_v1/camera_init.v(465)
HDL-1007 : Verilog file '../src/sccb_v1/camera_init.v' ignored due to errors
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(257)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(258)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(259)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(260)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(261)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(262)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(263)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(264)
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(257)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(258)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(259)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(260)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(261)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(262)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(263)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in ../src/sccb_v1/camera_init.v(264)
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
RUN-1002 : start command "elaborate -top test_cmera"
HDL-1007 : elaborate module test_cmera in ../src/test_cmera.v(2)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=5,FBCLK_DIV=7,CLKC0_DIV=14,CLKC1_DIV=39,CLKC2_DIV=117,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=14,CLKC1_CPHASE=39,CLKC2_CPHASE=117,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../src/sccb_v1/camera_init.v(1)
HDL-1007 : elaborate module i2c_module in ../src/sccb_v1/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50) in ../src/lcd_sync.v(2)
HDL-1007 : elaborate module cameraReader in ../src/cameraReader.v(1)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../src/test_cmera.v(124)
HDL-1200 : Current top model is test_cmera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraints/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment CSI_D[0]  LOCATION = L16; "
RUN-1002 : start command "set_pin_assignment CSI_D[1]  LOCATION = L14; "
RUN-1002 : start command "set_pin_assignment CSI_D[2]  LOCATION = M14; "
RUN-1002 : start command "set_pin_assignment CSI_D[3]  LOCATION = M16; "
RUN-1002 : start command "set_pin_assignment CSI_D[4]  LOCATION = M15; "
RUN-1002 : start command "set_pin_assignment CSI_D[5]  LOCATION = K15; "
RUN-1002 : start command "set_pin_assignment CSI_D[6]  LOCATION = H16; "
RUN-1002 : start command "set_pin_assignment CSI_D[7]  LOCATION = G16; "
RUN-1002 : start command "set_pin_assignment CSI_PCLK  LOCATION = K12; "
RUN-1002 : start command "set_pin_assignment CSI_XCLK  LOCATION = J12; "
RUN-1002 : start command "set_pin_assignment CSI_HREF  LOCATION = H15; "
RUN-1002 : start command "set_pin_assignment CSI_VSYNC  LOCATION = F15; "
RUN-1002 : start command "set_pin_assignment CSI_PWDN  LOCATION = G14; "
RUN-1002 : start command "set_pin_assignment CSI_RST  LOCATION = E15; "
RUN-1002 : start command "set_pin_assignment CSI_SOIC  LOCATION = D16; "
RUN-1002 : start command "set_pin_assignment CSI_SOID  LOCATION = D14; "
RUN-1002 : start command "set_pin_assignment R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1"
RUN-1002 : start command "set_pin_assignment LCD_HSYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_VSYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_PWM  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment TESTA  LOCATION = A10; "
RUN-1002 : start command "set_pin_assignment TESTB  LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment TESTC  LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment TESTD  LOCATION = C9; "
RUN-1002 : start command "set_pin_assignment TESTE  LOCATION = B6; "
RUN-1002 : start command "set_pin_assignment TESTF  LOCATION = C5; "
RUN-1002 : start command "set_pin_assignment OD[0]  LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment OD[1]  LOCATION = T8; "
RUN-1002 : start command "set_pin_assignment OD[2]  LOCATION = R7; "
RUN-1002 : start command "set_pin_assignment OD[3]  LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment OD[4]  LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment OD[5]  LOCATION = N5; "
RUN-1002 : start command "set_pin_assignment OD[6]  LOCATION = R2; "
RUN-1002 : start command "set_pin_assignment OD[7]  LOCATION = P2; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_cmera"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "cameraReader"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[0]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[0]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[1]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[1]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[2]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[2]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[3]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[3]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[4]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[4]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[5]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[5]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[6]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[6]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[7]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[7]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTA" in ../src/test_cmera.v(26)
SYN-5014 WARNING: the net's pin: pin "TESTA" in ../src/test_cmera.v(26)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTB" in ../src/test_cmera.v(27)
SYN-5014 WARNING: the net's pin: pin "TESTB" in ../src/test_cmera.v(27)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTC" in ../src/test_cmera.v(28)
SYN-5014 WARNING: the net's pin: pin "TESTC" in ../src/test_cmera.v(28)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTD" in ../src/test_cmera.v(29)
SYN-5014 WARNING: the net's pin: pin "TESTD" in ../src/test_cmera.v(29)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTE" in ../src/test_cmera.v(30)
SYN-5014 WARNING: the net's pin: pin "TESTE" in ../src/test_cmera.v(30)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTF" in ../src/test_cmera.v(31)
SYN-5014 WARNING: the net's pin: pin "TESTF" in ../src/test_cmera.v(31)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 65 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_cmera
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model cameraReader
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)
SYN-1011 : Flatten model img_cache
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4618/156 useful/useless nets, 4416/56 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 11 onehot mux instances.
SYN-1020 : Optimized 1221 distributor mux.
SYN-1016 : Merged 3954 instances.
SYN-1015 : Optimize round 1, 5519 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4660/292 useful/useless nets, 4464/2361 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2442 better
SYN-1014 : Optimize round 3
SYN-1032 : 4659/0 useful/useless nets, 4463/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.577293s wall, 1.578125s user + 0.031250s system = 1.609375s CPU (102.0%)

RUN-1004 : used memory is 907 MB, reserved memory is 915 MB, peak memory is 1409 MB
RUN-1002 : start command "report_area -file test_camera_rtl.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Gate Statistics
#Basic gates         3524
  #and               1877
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                252
  #bufif1               1
  #MX21               619
  #FADD                 0
  #DFF                195
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ             266
#MACRO_MULT             1
#MACRO_MUX            641

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |test_cmera |3328   |195    |295    |
+---------------------------------------------+

RUN-1002 : start command "export_db test_camera_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea test_camera_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 61 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "uimg/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5310/8 useful/useless nets, 4858/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5094/0 useful/useless nets, 4642/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7738/0 useful/useless nets, 7320/0 useful/useless insts
SYN-1016 : Merged 2278 instances.
SYN-2501 : Optimize round 1, 4337 better
SYN-2501 : Optimize round 2
SYN-1032 : 5460/0 useful/useless nets, 5042/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7774/13 useful/useless nets, 7356/13 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1317 (3.20), #lev = 17 (4.07)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.45 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6691 instances into 1176 LUTs, name keeping = 26%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "test_cmera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2241/0 useful/useless nets, 1823/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2238/0 useful/useless nets, 1820/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 198 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1170 LUT to BLE ...
SYN-4008 : Packed 1170 LUT and 77 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 51 SEQ (1236 nodes)...
SYN-4005 : Packed 51 SEQ with LUT/SLICE
SYN-4006 : 1053 single LUT's are left
SYN-4006 : 70 single SEQ's are left
SYN-4011 : Packing model "test_cmera" (AL_USER_NORMAL) with 1240/1503 primitive instances ...
RUN-1002 : start command "report_area -file test_camera_gate.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1440   out of  19600    7.35%
#reg                  198   out of  19600    1.01%
#le                  1510
  #lut only          1312   out of   1510   86.89%
  #reg only            70   out of   1510    4.64%
  #lut&reg            128   out of   1510    8.48%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |test_cmera |1510  |1440  |198   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea test_camera_gate.area" in  2.728542s wall, 2.781250s user + 0.078125s system = 2.859375s CPU (104.8%)

RUN-1004 : used memory is 908 MB, reserved memory is 915 MB, peak memory is 1409 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_cmera
RUN-1002 : start command "export_db test_camera_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_gate.db" in  1.274681s wall, 1.109375s user + 0.078125s system = 1.187500s CPU (93.2%)

RUN-1004 : used memory is 908 MB, reserved memory is 915 MB, peak memory is 1409 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (87 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll pll/pll_inst.
SYN-4019 : Net CLK_IN_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net CLK_IN_pad is fbclk of pll pll/pll_inst.
SYN-4024 : Net "CSI_PCLK_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/i2c_write_module/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4025 : Tag rtl::Net CSI_PCLK_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/i2c_write_module/divider2[7] as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/i2c_write_module/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 889 instances
RUN-1001 : 379 mslices, 380 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1974 nets
RUN-1001 : 1450 nets have 2 pins
RUN-1001 : 318 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 43 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 887 instances, 759 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9151, tnet num: 1972, tinst num: 887, tnode num: 9997, tedge num: 15184.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1972 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 506 clock pins, and constraint 844 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.265078s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (117.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 622898
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.953531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3694): len = 471630, overlap = 139.5
PHY-3002 : Step(3695): len = 386158, overlap = 139.5
PHY-3002 : Step(3696): len = 333945, overlap = 137.25
PHY-3002 : Step(3697): len = 300603, overlap = 139.5
PHY-3002 : Step(3698): len = 272345, overlap = 139.5
PHY-3002 : Step(3699): len = 246652, overlap = 139.75
PHY-3002 : Step(3700): len = 222925, overlap = 148.25
PHY-3002 : Step(3701): len = 203264, overlap = 156.75
PHY-3002 : Step(3702): len = 184335, overlap = 171.25
PHY-3002 : Step(3703): len = 165956, overlap = 179.75
PHY-3002 : Step(3704): len = 150780, overlap = 185.5
PHY-3002 : Step(3705): len = 136301, overlap = 197.25
PHY-3002 : Step(3706): len = 118010, overlap = 202.5
PHY-3002 : Step(3707): len = 105511, overlap = 205
PHY-3002 : Step(3708): len = 94978.9, overlap = 207
PHY-3002 : Step(3709): len = 76462, overlap = 210.5
PHY-3002 : Step(3710): len = 67247.6, overlap = 209.25
PHY-3002 : Step(3711): len = 61771.2, overlap = 211.25
PHY-3002 : Step(3712): len = 45780.3, overlap = 215
PHY-3002 : Step(3713): len = 42406.9, overlap = 217.75
PHY-3002 : Step(3714): len = 36893.3, overlap = 219.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.28273e-06
PHY-3002 : Step(3715): len = 51256.7, overlap = 208.75
PHY-3002 : Step(3716): len = 59513.4, overlap = 200.75
PHY-3002 : Step(3717): len = 54217, overlap = 205
PHY-3002 : Step(3718): len = 49912.9, overlap = 204
PHY-3002 : Step(3719): len = 47713.8, overlap = 209.75
PHY-3002 : Step(3720): len = 45335, overlap = 209.75
PHY-3002 : Step(3721): len = 43893.8, overlap = 200.5
PHY-3002 : Step(3722): len = 43243.4, overlap = 189.5
PHY-3002 : Step(3723): len = 43084.4, overlap = 190
PHY-3002 : Step(3724): len = 43301.6, overlap = 184.5
PHY-3002 : Step(3725): len = 42426, overlap = 192.5
PHY-3002 : Step(3726): len = 42234.8, overlap = 192.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.56545e-06
PHY-3002 : Step(3727): len = 46154.5, overlap = 184.5
PHY-3002 : Step(3728): len = 48751.6, overlap = 179.5
PHY-3002 : Step(3729): len = 49077.1, overlap = 179
PHY-3002 : Step(3730): len = 48795.7, overlap = 177
PHY-3002 : Step(3731): len = 48165.7, overlap = 177
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.13091e-06
PHY-3002 : Step(3732): len = 51694.5, overlap = 177
PHY-3002 : Step(3733): len = 53979.5, overlap = 186
PHY-3002 : Step(3734): len = 54891.1, overlap = 184.75
PHY-3002 : Step(3735): len = 54149.4, overlap = 175.5
PHY-3002 : Step(3736): len = 54405.7, overlap = 174.5
PHY-3002 : Step(3737): len = 54915.1, overlap = 180.75
PHY-3002 : Step(3738): len = 55317.9, overlap = 175.25
PHY-3002 : Step(3739): len = 53815.1, overlap = 179.75
PHY-3002 : Step(3740): len = 52889.5, overlap = 177.25
PHY-3002 : Step(3741): len = 53669.3, overlap = 177.25
PHY-3002 : Step(3742): len = 54858.8, overlap = 173.25
PHY-3002 : Step(3743): len = 54329.6, overlap = 178
PHY-3002 : Step(3744): len = 53621.4, overlap = 177
PHY-3002 : Step(3745): len = 53661.6, overlap = 179.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.02618e-05
PHY-3002 : Step(3746): len = 58358.7, overlap = 183.75
PHY-3002 : Step(3747): len = 62053.4, overlap = 183.75
PHY-3002 : Step(3748): len = 61120.2, overlap = 179.25
PHY-3002 : Step(3749): len = 60451.1, overlap = 188.25
PHY-3002 : Step(3750): len = 61131.9, overlap = 188.5
PHY-3002 : Step(3751): len = 61744.4, overlap = 188.5
PHY-3002 : Step(3752): len = 61560.3, overlap = 186.25
PHY-3002 : Step(3753): len = 60854.7, overlap = 181.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.97664e-05
PHY-3002 : Step(3754): len = 63457.8, overlap = 177.25
PHY-3002 : Step(3755): len = 66221.2, overlap = 172.75
PHY-3002 : Step(3756): len = 66043.7, overlap = 168.25
PHY-3002 : Step(3757): len = 66171.6, overlap = 165.5
PHY-3002 : Step(3758): len = 66905, overlap = 169.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.95328e-05
PHY-3002 : Step(3759): len = 68824.9, overlap = 167.5
PHY-3002 : Step(3760): len = 71089.5, overlap = 163
PHY-3002 : Step(3761): len = 73548.9, overlap = 158.5
PHY-3002 : Step(3762): len = 73728.4, overlap = 160.5
PHY-3002 : Step(3763): len = 73396.2, overlap = 162.5
PHY-3002 : Step(3764): len = 74006.9, overlap = 166.75
PHY-3002 : Step(3765): len = 74661.6, overlap = 165.75
PHY-3002 : Step(3766): len = 74526.2, overlap = 172.5
PHY-3002 : Step(3767): len = 74083.8, overlap = 176.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.82908e-05
PHY-3002 : Step(3768): len = 75554.1, overlap = 163.25
PHY-3002 : Step(3769): len = 76343.1, overlap = 154
PHY-3002 : Step(3770): len = 77283.3, overlap = 153.75
PHY-3002 : Step(3771): len = 77945.1, overlap = 155
PHY-3002 : Step(3772): len = 78166.6, overlap = 154
PHY-3002 : Step(3773): len = 78503.4, overlap = 151
PHY-3002 : Step(3774): len = 78614, overlap = 148.5
PHY-3002 : Step(3775): len = 78401.8, overlap = 154.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000120681
PHY-3002 : Step(3776): len = 79175.3, overlap = 141.75
PHY-3002 : Step(3777): len = 79496.6, overlap = 142.25
PHY-3002 : Step(3778): len = 80027.5, overlap = 140.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000189129
PHY-3002 : Step(3779): len = 80349.8, overlap = 140.5
PHY-3002 : Step(3780): len = 81545.2, overlap = 142.25
PHY-3002 : Step(3781): len = 82398.5, overlap = 139.25
PHY-3002 : Step(3782): len = 82564.2, overlap = 138.25
PHY-3002 : Step(3783): len = 82605.7, overlap = 135.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000252343
PHY-3002 : Step(3784): len = 82696.7, overlap = 134.5
PHY-3002 : Step(3785): len = 83453.9, overlap = 126.5
PHY-3002 : Step(3786): len = 84111.6, overlap = 117.75
PHY-3002 : Step(3787): len = 84304.7, overlap = 118.25
PHY-3002 : Step(3788): len = 84456.9, overlap = 117
PHY-3002 : Step(3789): len = 84844.1, overlap = 119.25
PHY-3002 : Step(3790): len = 85825.5, overlap = 119.5
PHY-3002 : Step(3791): len = 86098.4, overlap = 119
PHY-3002 : Step(3792): len = 86329, overlap = 118.75
PHY-3002 : Step(3793): len = 86899.8, overlap = 114
PHY-3002 : Step(3794): len = 87739.6, overlap = 114.5
PHY-3002 : Step(3795): len = 88222.4, overlap = 120.75
PHY-3002 : Step(3796): len = 88344.1, overlap = 120.75
PHY-3002 : Step(3797): len = 88530, overlap = 121.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000349614
PHY-3002 : Step(3798): len = 88705.5, overlap = 121
PHY-3002 : Step(3799): len = 89483.1, overlap = 114.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000461297
PHY-3002 : Step(3800): len = 89556.5, overlap = 114.75
PHY-3002 : Step(3801): len = 89967.9, overlap = 119
PHY-3002 : Step(3802): len = 90567.2, overlap = 118.75
PHY-3002 : Step(3803): len = 90879.3, overlap = 118.75
PHY-3002 : Step(3804): len = 91134.2, overlap = 119.5
PHY-3002 : Step(3805): len = 91473.7, overlap = 119.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.128708s wall, 0.078125s user + 0.281250s system = 0.359375s CPU (279.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.71982e-06
PHY-3002 : Step(3806): len = 111807, overlap = 67.5
PHY-3002 : Step(3807): len = 108513, overlap = 64
PHY-3002 : Step(3808): len = 107383, overlap = 62.5
PHY-3002 : Step(3809): len = 105760, overlap = 64.75
PHY-3002 : Step(3810): len = 104443, overlap = 66.75
PHY-3002 : Step(3811): len = 102642, overlap = 71.5
PHY-3002 : Step(3812): len = 101889, overlap = 71.5
PHY-3002 : Step(3813): len = 101364, overlap = 68.5
PHY-3002 : Step(3814): len = 100145, overlap = 70.75
PHY-3002 : Step(3815): len = 99132.4, overlap = 73
PHY-3002 : Step(3816): len = 98089.7, overlap = 74.75
PHY-3002 : Step(3817): len = 97463.6, overlap = 76.75
PHY-3002 : Step(3818): len = 97057.1, overlap = 78
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.43964e-06
PHY-3002 : Step(3819): len = 96438.8, overlap = 77.75
PHY-3002 : Step(3820): len = 96450.9, overlap = 77.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.88793e-05
PHY-3002 : Step(3821): len = 96554.1, overlap = 78
PHY-3002 : Step(3822): len = 96883.2, overlap = 76.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.51383e-05
PHY-3002 : Step(3823): len = 97286.6, overlap = 75.25
PHY-3002 : Step(3824): len = 99185.9, overlap = 69.5
PHY-3002 : Step(3825): len = 99990.5, overlap = 68
PHY-3002 : Step(3826): len = 100235, overlap = 68.25
PHY-3002 : Step(3827): len = 101163, overlap = 67.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.02767e-05
PHY-3002 : Step(3828): len = 101398, overlap = 67.5
PHY-3002 : Step(3829): len = 103048, overlap = 70.5
PHY-3002 : Step(3830): len = 104946, overlap = 74.5
PHY-3002 : Step(3831): len = 105873, overlap = 73.25
PHY-3002 : Step(3832): len = 109126, overlap = 67.25
PHY-3002 : Step(3833): len = 109810, overlap = 66
PHY-3002 : Step(3834): len = 109579, overlap = 68
PHY-3002 : Step(3835): len = 109487, overlap = 68.25
PHY-3002 : Step(3836): len = 109087, overlap = 68
PHY-3002 : Step(3837): len = 108684, overlap = 67
PHY-3002 : Step(3838): len = 108575, overlap = 66.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000140553
PHY-3002 : Step(3839): len = 112404, overlap = 58
PHY-3002 : Step(3840): len = 114987, overlap = 52.25
PHY-3002 : Step(3841): len = 114567, overlap = 52
PHY-3002 : Step(3842): len = 114530, overlap = 50.75
PHY-3002 : Step(3843): len = 114492, overlap = 47
PHY-3002 : Step(3844): len = 114726, overlap = 45.75
PHY-3002 : Step(3845): len = 114988, overlap = 44.75
PHY-3002 : Step(3846): len = 114969, overlap = 42.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000281107
PHY-3002 : Step(3847): len = 117713, overlap = 37.75
PHY-3002 : Step(3848): len = 118528, overlap = 37
PHY-3002 : Step(3849): len = 118862, overlap = 34.75
PHY-3002 : Step(3850): len = 118651, overlap = 34.25
PHY-3002 : Step(3851): len = 117265, overlap = 34.5
PHY-3002 : Step(3852): len = 116357, overlap = 35.25
PHY-3002 : Step(3853): len = 116286, overlap = 36.75
PHY-3002 : Step(3854): len = 116786, overlap = 32.75
PHY-3002 : Step(3855): len = 116926, overlap = 32
PHY-3002 : Step(3856): len = 116461, overlap = 32
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000562213
PHY-3002 : Step(3857): len = 117614, overlap = 29.75
PHY-3002 : Step(3858): len = 117730, overlap = 29
PHY-3002 : Step(3859): len = 117730, overlap = 29
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00112443
PHY-3002 : Step(3860): len = 118370, overlap = 26.75
PHY-3002 : Step(3861): len = 118387, overlap = 26.5
PHY-3002 : Step(3862): len = 118387, overlap = 26.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.75228e-05
PHY-3002 : Step(3863): len = 118277, overlap = 44
PHY-3002 : Step(3864): len = 118467, overlap = 39
PHY-3002 : Step(3865): len = 118632, overlap = 39
PHY-3002 : Step(3866): len = 118401, overlap = 36.5
PHY-3002 : Step(3867): len = 118219, overlap = 35.5
PHY-3002 : Step(3868): len = 118071, overlap = 35.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000175046
PHY-3002 : Step(3869): len = 120284, overlap = 30.5
PHY-3002 : Step(3870): len = 120935, overlap = 28.25
PHY-3002 : Step(3871): len = 121340, overlap = 28
PHY-3002 : Step(3872): len = 121421, overlap = 26
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000350091
PHY-3002 : Step(3873): len = 122607, overlap = 23
PHY-3002 : Step(3874): len = 123201, overlap = 19
PHY-3002 : Step(3875): len = 123461, overlap = 17.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.873724s wall, 0.781250s user + 3.937500s system = 4.718750s CPU (251.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.953531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000389326
PHY-3002 : Step(3876): len = 127503, overlap = 8.75
PHY-3002 : Step(3877): len = 126189, overlap = 12.5
PHY-3002 : Step(3878): len = 125500, overlap = 16
PHY-3002 : Step(3879): len = 124994, overlap = 21
PHY-3002 : Step(3880): len = 124353, overlap = 20.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000778652
PHY-3002 : Step(3881): len = 125310, overlap = 19.5
PHY-3002 : Step(3882): len = 125532, overlap = 19.25
PHY-3002 : Step(3883): len = 125432, overlap = 20.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00152147
PHY-3002 : Step(3884): len = 125898, overlap = 20
PHY-3002 : Step(3885): len = 126039, overlap = 19
PHY-3002 : Step(3886): len = 126039, overlap = 19
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009591s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 128741, Over = 0
PHY-3001 : Final: Len = 128741, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 451232, over cnt = 69(0%), over = 84, worst = 2
PHY-1002 : len = 451512, over cnt = 51(0%), over = 60, worst = 2
PHY-1002 : len = 451592, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 450432, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 435816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.205592s wall, 0.187500s user + 0.250000s system = 0.437500s CPU (212.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 61 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 819 has valid locations, 8 needs to be replaced
PHY-3001 : design contains 893 instances, 765 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9203, tnet num: 1978, tinst num: 893, tnode num: 10059, tedge num: 15248.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1978 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 510 clock pins, and constraint 854 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.279754s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (106.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 130415
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.953163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3887): len = 130273, overlap = 0
PHY-3002 : Step(3888): len = 130273, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004244s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000496651
PHY-3002 : Step(3889): len = 129986, overlap = 0
PHY-3002 : Step(3890): len = 129986, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000516392
PHY-3002 : Step(3891): len = 129941, overlap = 0.25
PHY-3002 : Step(3892): len = 129941, overlap = 0.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00103278
PHY-3002 : Step(3893): len = 129942, overlap = 0.25
PHY-3002 : Step(3894): len = 129942, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.087338s wall, 0.000000s user + 0.187500s system = 0.187500s CPU (214.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0038225
PHY-3002 : Step(3895): len = 130046, overlap = 0
PHY-3002 : Step(3896): len = 130046, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005685s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 130066, Over = 0
PHY-3001 : Final: Len = 130066, Over = 0
RUN-1003 : finish command "place -eco" in  2.910364s wall, 1.656250s user + 5.156250s system = 6.812500s CPU (234.1%)

RUN-1004 : used memory is 910 MB, reserved memory is 912 MB, peak memory is 1409 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  42.824125s wall, 27.531250s user + 82.453125s system = 109.984375s CPU (256.8%)

RUN-1004 : used memory is 910 MB, reserved memory is 912 MB, peak memory is 1409 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 720 to 500
PHY-1001 : Pin misalignment score is improved from 500 to 488
PHY-1001 : Pin misalignment score is improved from 488 to 487
PHY-1001 : Pin misalignment score is improved from 487 to 487
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 895 instances
RUN-1001 : 379 mslices, 386 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1980 nets
RUN-1001 : 1443 nets have 2 pins
RUN-1001 : 317 nets have [3 - 5] pins
RUN-1001 : 95 nets have [6 - 10] pins
RUN-1001 : 48 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 448640, over cnt = 76(0%), over = 92, worst = 3
PHY-1002 : len = 449272, over cnt = 39(0%), over = 49, worst = 3
PHY-1002 : len = 448856, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 448416, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 439504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.214091s wall, 0.109375s user + 0.265625s system = 0.375000s CPU (175.2%)

PHY-1001 : End global routing;  0.382173s wall, 0.250000s user + 0.281250s system = 0.531250s CPU (139.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 31184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.524957s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (98.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 31184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 91% nets.
PHY-1002 : len = 633416, over cnt = 225(0%), over = 226, worst = 2
PHY-1001 : End Routed; 13.057580s wall, 14.156250s user + 4.296875s system = 18.453125s CPU (141.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 622720, over cnt = 46(0%), over = 46, worst = 1
PHY-1001 : End DR Iter 1; 0.652126s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (100.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 621384, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 2; 0.122333s wall, 0.125000s user + 0.078125s system = 0.203125s CPU (166.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 621080, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 621080
PHY-1001 : End DR Iter 3; 0.046143s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (135.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  17.422674s wall, 18.156250s user + 4.796875s system = 22.953125s CPU (131.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  18.126202s wall, 18.734375s user + 5.109375s system = 23.843750s CPU (131.5%)

RUN-1004 : used memory is 951 MB, reserved memory is 952 MB, peak memory is 1425 MB
RUN-1002 : start command "report_area -io_info -file test_camera_phy.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1452   out of  19600    7.41%
#reg                  200   out of  19600    1.02%
#le                  1522
  #lut only          1322   out of   1522   86.86%
  #reg only            70   out of   1522    4.60%
  #lut&reg            130   out of   1522    8.54%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db test_camera_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_pr.db" in  1.345552s wall, 1.250000s user + 0.078125s system = 1.328125s CPU (98.7%)

RUN-1004 : used memory is 951 MB, reserved memory is 952 MB, peak memory is 1425 MB
RUN-1002 : start command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 895
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1980, pip num: 29119
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1849 valid insts, and 72433 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file test_camera.bit.
RUN-1003 : finish command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000" in  3.991718s wall, 33.609375s user + 0.453125s system = 34.062500s CPU (853.3%)

RUN-1004 : used memory is 952 MB, reserved memory is 952 MB, peak memory is 1425 MB
RUN-1002 : start command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit" in  1.381550s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (99.5%)

RUN-1004 : used memory is 988 MB, reserved memory is 988 MB, peak memory is 1425 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  9.399906s wall, 0.296875s user + 0.078125s system = 0.375000s CPU (4.0%)

RUN-1004 : used memory is 996 MB, reserved memory is 996 MB, peak memory is 1425 MB
RUN-1003 : finish command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.868364s wall, 1.828125s user + 0.109375s system = 1.937500s CPU (16.3%)

RUN-1004 : used memory is 954 MB, reserved memory is 954 MB, peak memory is 1425 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit" in  1.345525s wall, 1.296875s user + 0.031250s system = 1.328125s CPU (98.7%)

RUN-1004 : used memory is 988 MB, reserved memory is 988 MB, peak memory is 1425 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  9.579502s wall, 0.328125s user + 0.109375s system = 0.437500s CPU (4.6%)

RUN-1004 : used memory is 996 MB, reserved memory is 997 MB, peak memory is 1425 MB
RUN-1003 : finish command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.997056s wall, 1.750000s user + 0.156250s system = 1.906250s CPU (15.9%)

RUN-1004 : used memory is 954 MB, reserved memory is 955 MB, peak memory is 1425 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/test_cmera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../src/cameraReader.v
HDL-1007 : analyze verilog file ../src/lcd_sync.v
HDL-1007 : analyze verilog file ../src/sccb_v1/camera_init.v
HDL-1007 : analyze verilog file ../src/sccb_v1/i2c_module.v
RUN-1002 : start command "elaborate -top test_cmera"
HDL-1007 : elaborate module test_cmera in ../src/test_cmera.v(2)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=5,FBCLK_DIV=7,CLKC0_DIV=14,CLKC1_DIV=39,CLKC2_DIV=117,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=14,CLKC1_CPHASE=39,CLKC2_CPHASE=117,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../src/sccb_v1/camera_init.v(1)
HDL-1007 : elaborate module i2c_module in ../src/sccb_v1/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50) in ../src/lcd_sync.v(2)
HDL-1007 : elaborate module cameraReader in ../src/cameraReader.v(1)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../src/test_cmera.v(124)
HDL-1200 : Current top model is test_cmera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraints/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment CSI_D[0]  LOCATION = L16; "
RUN-1002 : start command "set_pin_assignment CSI_D[1]  LOCATION = L14; "
RUN-1002 : start command "set_pin_assignment CSI_D[2]  LOCATION = M14; "
RUN-1002 : start command "set_pin_assignment CSI_D[3]  LOCATION = M16; "
RUN-1002 : start command "set_pin_assignment CSI_D[4]  LOCATION = M15; "
RUN-1002 : start command "set_pin_assignment CSI_D[5]  LOCATION = K15; "
RUN-1002 : start command "set_pin_assignment CSI_D[6]  LOCATION = H16; "
RUN-1002 : start command "set_pin_assignment CSI_D[7]  LOCATION = G16; "
RUN-1002 : start command "set_pin_assignment CSI_PCLK  LOCATION = K12; "
RUN-1002 : start command "set_pin_assignment CSI_XCLK  LOCATION = J12; "
RUN-1002 : start command "set_pin_assignment CSI_HREF  LOCATION = H15; "
RUN-1002 : start command "set_pin_assignment CSI_VSYNC  LOCATION = F15; "
RUN-1002 : start command "set_pin_assignment CSI_PWDN  LOCATION = G14; "
RUN-1002 : start command "set_pin_assignment CSI_RST  LOCATION = E15; "
RUN-1002 : start command "set_pin_assignment CSI_SOIC  LOCATION = D16; "
RUN-1002 : start command "set_pin_assignment CSI_SOID  LOCATION = D14; "
RUN-1002 : start command "set_pin_assignment R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1"
RUN-1002 : start command "set_pin_assignment LCD_HSYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_VSYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_PWM  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment TESTA  LOCATION = A10; "
RUN-1002 : start command "set_pin_assignment TESTB  LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment TESTC  LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment TESTD  LOCATION = C9; "
RUN-1002 : start command "set_pin_assignment TESTE  LOCATION = B6; "
RUN-1002 : start command "set_pin_assignment TESTF  LOCATION = C5; "
RUN-1002 : start command "set_pin_assignment OD[0]  LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment OD[1]  LOCATION = T8; "
RUN-1002 : start command "set_pin_assignment OD[2]  LOCATION = R7; "
RUN-1002 : start command "set_pin_assignment OD[3]  LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment OD[4]  LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment OD[5]  LOCATION = N5; "
RUN-1002 : start command "set_pin_assignment OD[6]  LOCATION = R2; "
RUN-1002 : start command "set_pin_assignment OD[7]  LOCATION = P2; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_cmera"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "cameraReader"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[0]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[0]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[1]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[1]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[2]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[2]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[3]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[3]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[4]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[4]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[5]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[5]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[6]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[6]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "OD[7]" in ../src/test_cmera.v(32)
SYN-5014 WARNING: the net's pin: pin "OD[7]" in ../src/test_cmera.v(32)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTA" in ../src/test_cmera.v(26)
SYN-5014 WARNING: the net's pin: pin "TESTA" in ../src/test_cmera.v(26)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTB" in ../src/test_cmera.v(27)
SYN-5014 WARNING: the net's pin: pin "TESTB" in ../src/test_cmera.v(27)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTC" in ../src/test_cmera.v(28)
SYN-5014 WARNING: the net's pin: pin "TESTC" in ../src/test_cmera.v(28)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTD" in ../src/test_cmera.v(29)
SYN-5014 WARNING: the net's pin: pin "TESTD" in ../src/test_cmera.v(29)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTE" in ../src/test_cmera.v(30)
SYN-5014 WARNING: the net's pin: pin "TESTE" in ../src/test_cmera.v(30)
SYN-5013 WARNING: Undriven net: model "test_cmera" / net "TESTF" in ../src/test_cmera.v(31)
SYN-5014 WARNING: the net's pin: pin "TESTF" in ../src/test_cmera.v(31)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 63 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_cmera
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model cameraReader
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model lcd_sync(IMG_W=200,IMG_H=164,IMG_X=50,IMG_Y=50)
SYN-1011 : Flatten model img_cache
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4490/158 useful/useless nets, 4288/56 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 11 onehot mux instances.
SYN-1020 : Optimized 1100 distributor mux.
SYN-1016 : Merged 3852 instances.
SYN-1015 : Optimize round 1, 5297 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4498/293 useful/useless nets, 4302/2257 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2338 better
SYN-1014 : Optimize round 3
SYN-1032 : 4497/0 useful/useless nets, 4301/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.560376s wall, 1.562500s user + 0.015625s system = 1.578125s CPU (101.1%)

RUN-1004 : used memory is 946 MB, reserved memory is 946 MB, peak memory is 1425 MB
RUN-1002 : start command "report_area -file test_camera_rtl.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Gate Statistics
#Basic gates         3378
  #and               1770
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                222
  #bufif1               1
  #MX21               610
  #FADD                 0
  #DFF                195
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ             258
#MACRO_MULT             1
#MACRO_MUX            633

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |test_cmera |3182   |195    |287    |
+---------------------------------------------+

RUN-1002 : start command "export_db test_camera_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea test_camera_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 61 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "uimg/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5148/8 useful/useless nets, 4696/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4932/0 useful/useless nets, 4480/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7484/0 useful/useless nets, 7066/0 useful/useless insts
SYN-1016 : Merged 2194 instances.
SYN-2501 : Optimize round 1, 4189 better
SYN-2501 : Optimize round 2
SYN-1032 : 5290/0 useful/useless nets, 4872/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7604/13 useful/useless nets, 7186/13 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1278 (3.23), #lev = 17 (4.19)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.43 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6521 instances into 1141 LUTs, name keeping = 25%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "test_cmera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2206/0 useful/useless nets, 1788/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2203/0 useful/useless nets, 1785/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 198 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1135 LUT to BLE ...
SYN-4008 : Packed 1135 LUT and 77 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 51 SEQ (1236 nodes)...
SYN-4005 : Packed 51 SEQ with LUT/SLICE
SYN-4006 : 1018 single LUT's are left
SYN-4006 : 70 single SEQ's are left
SYN-4011 : Packing model "test_cmera" (AL_USER_NORMAL) with 1205/1468 primitive instances ...
RUN-1002 : start command "report_area -file test_camera_gate.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1405   out of  19600    7.17%
#reg                  198   out of  19600    1.01%
#le                  1475
  #lut only          1277   out of   1475   86.58%
  #reg only            70   out of   1475    4.75%
  #lut&reg            128   out of   1475    8.68%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |test_cmera |1475  |1405  |198   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea test_camera_gate.area" in  2.560371s wall, 2.593750s user + 0.046875s system = 2.640625s CPU (103.1%)

RUN-1004 : used memory is 946 MB, reserved memory is 946 MB, peak memory is 1425 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_cmera
RUN-1002 : start command "export_db test_camera_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (87 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll pll/pll_inst.
SYN-4019 : Net CLK_IN_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net CLK_IN_pad is fbclk of pll pll/pll_inst.
SYN-4024 : Net "CSI_PCLK_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/i2c_write_module/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4025 : Tag rtl::Net CSI_PCLK_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/i2c_write_module/divider2[7] as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/i2c_write_module/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 872 instances
RUN-1001 : 371 mslices, 371 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1939 nets
RUN-1001 : 1420 nets have 2 pins
RUN-1001 : 308 nets have [3 - 5] pins
RUN-1001 : 99 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 870 instances, 742 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9007, tnet num: 1937, tinst num: 870, tnode num: 9849, tedge num: 14967.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1937 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 504 clock pins, and constraint 840 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.213572s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (102.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 595588
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3897): len = 435202, overlap = 139.5
PHY-3002 : Step(3898): len = 333064, overlap = 139.5
PHY-3002 : Step(3899): len = 285429, overlap = 139.5
PHY-3002 : Step(3900): len = 250839, overlap = 139.5
PHY-3002 : Step(3901): len = 224648, overlap = 139.5
PHY-3002 : Step(3902): len = 203991, overlap = 142.5
PHY-3002 : Step(3903): len = 187436, overlap = 145.75
PHY-3002 : Step(3904): len = 169893, overlap = 153.75
PHY-3002 : Step(3905): len = 154802, overlap = 164
PHY-3002 : Step(3906): len = 144658, overlap = 169
PHY-3002 : Step(3907): len = 131858, overlap = 174.5
PHY-3002 : Step(3908): len = 119950, overlap = 181
PHY-3002 : Step(3909): len = 111381, overlap = 185.75
PHY-3002 : Step(3910): len = 102568, overlap = 187
PHY-3002 : Step(3911): len = 95518.7, overlap = 185.5
PHY-3002 : Step(3912): len = 85525.5, overlap = 187.5
PHY-3002 : Step(3913): len = 77510.6, overlap = 184.25
PHY-3002 : Step(3914): len = 71240.6, overlap = 187
PHY-3002 : Step(3915): len = 62900, overlap = 185.75
PHY-3002 : Step(3916): len = 53024.9, overlap = 188.5
PHY-3002 : Step(3917): len = 49477.8, overlap = 187
PHY-3002 : Step(3918): len = 47581.9, overlap = 185
PHY-3002 : Step(3919): len = 39421.4, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.03638e-06
PHY-3002 : Step(3920): len = 38903.2, overlap = 190.25
PHY-3002 : Step(3921): len = 46413.1, overlap = 192.25
PHY-3002 : Step(3922): len = 45707.9, overlap = 196.5
PHY-3002 : Step(3923): len = 46220.6, overlap = 193.25
PHY-3002 : Step(3924): len = 46081.3, overlap = 194.75
PHY-3002 : Step(3925): len = 47567, overlap = 185.75
PHY-3002 : Step(3926): len = 46721.4, overlap = 188.25
PHY-3002 : Step(3927): len = 46309.8, overlap = 185.5
PHY-3002 : Step(3928): len = 45162.3, overlap = 185.25
PHY-3002 : Step(3929): len = 44503.5, overlap = 191
PHY-3002 : Step(3930): len = 43690.7, overlap = 190.5
PHY-3002 : Step(3931): len = 43004, overlap = 193
PHY-3002 : Step(3932): len = 42179.3, overlap = 191
PHY-3002 : Step(3933): len = 41952.7, overlap = 181.75
PHY-3002 : Step(3934): len = 41375.8, overlap = 184.75
PHY-3002 : Step(3935): len = 41395.1, overlap = 185.75
PHY-3002 : Step(3936): len = 41410.9, overlap = 195
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.07276e-06
PHY-3002 : Step(3937): len = 45442.2, overlap = 193.25
PHY-3002 : Step(3938): len = 48257.3, overlap = 184.75
PHY-3002 : Step(3939): len = 47145.7, overlap = 192.75
PHY-3002 : Step(3940): len = 46840, overlap = 192
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.14552e-06
PHY-3002 : Step(3941): len = 51844.1, overlap = 192.25
PHY-3002 : Step(3942): len = 56183.5, overlap = 186.25
PHY-3002 : Step(3943): len = 54919, overlap = 187
PHY-3002 : Step(3944): len = 54397.7, overlap = 186
PHY-3002 : Step(3945): len = 54062.8, overlap = 188.25
PHY-3002 : Step(3946): len = 54440.3, overlap = 189.75
PHY-3002 : Step(3947): len = 54844.3, overlap = 191.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.29104e-06
PHY-3002 : Step(3948): len = 59370.7, overlap = 183.25
PHY-3002 : Step(3949): len = 61559.6, overlap = 188.5
PHY-3002 : Step(3950): len = 63944.1, overlap = 177.75
PHY-3002 : Step(3951): len = 64516.5, overlap = 171.75
PHY-3002 : Step(3952): len = 64356.1, overlap = 178.75
PHY-3002 : Step(3953): len = 63842.5, overlap = 177.5
PHY-3002 : Step(3954): len = 63683.9, overlap = 172.25
PHY-3002 : Step(3955): len = 63502.5, overlap = 174
PHY-3002 : Step(3956): len = 63021.4, overlap = 177.25
PHY-3002 : Step(3957): len = 62746.3, overlap = 181.5
PHY-3002 : Step(3958): len = 62804.7, overlap = 183.5
PHY-3002 : Step(3959): len = 62858.1, overlap = 180.5
PHY-3002 : Step(3960): len = 62705.5, overlap = 180
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.65821e-05
PHY-3002 : Step(3961): len = 66771.5, overlap = 172.75
PHY-3002 : Step(3962): len = 68713.7, overlap = 168
PHY-3002 : Step(3963): len = 69194.2, overlap = 165.75
PHY-3002 : Step(3964): len = 69768.9, overlap = 169.5
PHY-3002 : Step(3965): len = 70451.1, overlap = 174.5
PHY-3002 : Step(3966): len = 70514.5, overlap = 170.25
PHY-3002 : Step(3967): len = 70355.3, overlap = 158.75
PHY-3002 : Step(3968): len = 69610.9, overlap = 158.5
PHY-3002 : Step(3969): len = 69014.4, overlap = 158.25
PHY-3002 : Step(3970): len = 68430.2, overlap = 160.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.30859e-05
PHY-3002 : Step(3971): len = 71285, overlap = 160
PHY-3002 : Step(3972): len = 73537, overlap = 157
PHY-3002 : Step(3973): len = 75971.3, overlap = 149.5
PHY-3002 : Step(3974): len = 76541.9, overlap = 151
PHY-3002 : Step(3975): len = 76231.2, overlap = 141
PHY-3002 : Step(3976): len = 76246, overlap = 137.25
PHY-3002 : Step(3977): len = 76759.4, overlap = 134
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.37795e-05
PHY-3002 : Step(3978): len = 78239.8, overlap = 134
PHY-3002 : Step(3979): len = 79872.4, overlap = 134.75
PHY-3002 : Step(3980): len = 81206.5, overlap = 139.75
PHY-3002 : Step(3981): len = 83086.3, overlap = 154.5
PHY-3002 : Step(3982): len = 83536.9, overlap = 148.5
PHY-3002 : Step(3983): len = 83682.2, overlap = 156
PHY-3002 : Step(3984): len = 83546.7, overlap = 156
PHY-3002 : Step(3985): len = 83560.2, overlap = 156.25
PHY-3002 : Step(3986): len = 83744.1, overlap = 158.75
PHY-3002 : Step(3987): len = 83523.1, overlap = 149.75
PHY-3002 : Step(3988): len = 83103.5, overlap = 156.5
PHY-3002 : Step(3989): len = 83024.9, overlap = 158.25
PHY-3002 : Step(3990): len = 83139.1, overlap = 156
PHY-3002 : Step(3991): len = 83017.6, overlap = 155.75
PHY-3002 : Step(3992): len = 82791.7, overlap = 153.75
PHY-3002 : Step(3993): len = 82785.8, overlap = 154
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000127559
PHY-3002 : Step(3994): len = 84139.3, overlap = 156.25
PHY-3002 : Step(3995): len = 85518.6, overlap = 150.75
PHY-3002 : Step(3996): len = 86448.7, overlap = 148.25
PHY-3002 : Step(3997): len = 87112.8, overlap = 149
PHY-3002 : Step(3998): len = 87826.2, overlap = 147.5
PHY-3002 : Step(3999): len = 88330.8, overlap = 147
PHY-3002 : Step(4000): len = 88884.9, overlap = 142
PHY-3002 : Step(4001): len = 89046.3, overlap = 141.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00025317
PHY-3002 : Step(4002): len = 89298, overlap = 141.25
PHY-3002 : Step(4003): len = 89876.8, overlap = 140.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000325533
PHY-3002 : Step(4004): len = 89951.2, overlap = 138.25
PHY-3002 : Step(4005): len = 90388.9, overlap = 137.25
PHY-3002 : Step(4006): len = 91441.5, overlap = 129.25
PHY-3002 : Step(4007): len = 91982.4, overlap = 131.25
PHY-3002 : Step(4008): len = 92032.5, overlap = 131.25
PHY-3002 : Step(4009): len = 92269.2, overlap = 126.75
PHY-3002 : Step(4010): len = 92618.5, overlap = 122.25
PHY-3002 : Step(4011): len = 92975, overlap = 122.25
PHY-3002 : Step(4012): len = 93220, overlap = 122.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000401992
PHY-3002 : Step(4013): len = 93368.3, overlap = 122
PHY-3002 : Step(4014): len = 94146.3, overlap = 116.5
PHY-3002 : Step(4015): len = 95842.9, overlap = 102.75
PHY-3002 : Step(4016): len = 95993.8, overlap = 102.75
PHY-3002 : Step(4017): len = 96035.2, overlap = 102.75
PHY-3002 : Step(4018): len = 96004.8, overlap = 102.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000476966
PHY-3002 : Step(4019): len = 96130.3, overlap = 107
PHY-3002 : Step(4020): len = 96740.4, overlap = 101
PHY-3002 : Step(4021): len = 97527.8, overlap = 90.25
PHY-3002 : Step(4022): len = 97665.1, overlap = 94.25
PHY-3002 : Step(4023): len = 97748.8, overlap = 94.25
PHY-3002 : Step(4024): len = 97938.2, overlap = 93.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.539292s wall, 0.093750s user + 1.093750s system = 1.187500s CPU (220.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.73041e-06
PHY-3002 : Step(4025): len = 108134, overlap = 56.75
PHY-3002 : Step(4026): len = 103823, overlap = 63.5
PHY-3002 : Step(4027): len = 102719, overlap = 62
PHY-3002 : Step(4028): len = 101853, overlap = 62.75
PHY-3002 : Step(4029): len = 101356, overlap = 61.5
PHY-3002 : Step(4030): len = 100052, overlap = 67
PHY-3002 : Step(4031): len = 98844.1, overlap = 71.5
PHY-3002 : Step(4032): len = 98368.7, overlap = 74.25
PHY-3002 : Step(4033): len = 97943.7, overlap = 76
PHY-3002 : Step(4034): len = 97307.3, overlap = 77.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.46083e-06
PHY-3002 : Step(4035): len = 96925.5, overlap = 78
PHY-3002 : Step(4036): len = 96900.6, overlap = 78.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.89217e-05
PHY-3002 : Step(4037): len = 96810.5, overlap = 78.25
PHY-3002 : Step(4038): len = 96881.8, overlap = 78.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.46863e-05
PHY-3002 : Step(4039): len = 97196.7, overlap = 77.25
PHY-3002 : Step(4040): len = 98264.5, overlap = 74.5
PHY-3002 : Step(4041): len = 99491, overlap = 76.75
PHY-3002 : Step(4042): len = 99929.7, overlap = 76.75
PHY-3002 : Step(4043): len = 100720, overlap = 75.75
PHY-3002 : Step(4044): len = 100799, overlap = 73
PHY-3002 : Step(4045): len = 100962, overlap = 70.5
PHY-3002 : Step(4046): len = 101073, overlap = 69.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.93726e-05
PHY-3002 : Step(4047): len = 101390, overlap = 68.25
PHY-3002 : Step(4048): len = 102283, overlap = 67.75
PHY-3002 : Step(4049): len = 104828, overlap = 66.5
PHY-3002 : Step(4050): len = 104952, overlap = 66.75
PHY-3002 : Step(4051): len = 105410, overlap = 66.5
PHY-3002 : Step(4052): len = 105462, overlap = 66
PHY-3002 : Step(4053): len = 105956, overlap = 66.25
PHY-3002 : Step(4054): len = 106425, overlap = 64.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000138745
PHY-3002 : Step(4055): len = 110100, overlap = 62
PHY-3002 : Step(4056): len = 113480, overlap = 51
PHY-3002 : Step(4057): len = 113000, overlap = 51
PHY-3002 : Step(4058): len = 113376, overlap = 50.5
PHY-3002 : Step(4059): len = 113353, overlap = 49.25
PHY-3002 : Step(4060): len = 113822, overlap = 47.75
PHY-3002 : Step(4061): len = 113958, overlap = 47.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000277491
PHY-3002 : Step(4062): len = 117139, overlap = 34.75
PHY-3002 : Step(4063): len = 118083, overlap = 30.75
PHY-3002 : Step(4064): len = 118824, overlap = 27.75
PHY-3002 : Step(4065): len = 118728, overlap = 26.75
PHY-3002 : Step(4066): len = 118181, overlap = 27.25
PHY-3002 : Step(4067): len = 117916, overlap = 26.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000521605
PHY-3002 : Step(4068): len = 119740, overlap = 22.25
PHY-3002 : Step(4069): len = 119773, overlap = 21.25
PHY-3002 : Step(4070): len = 119839, overlap = 21.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00104321
PHY-3002 : Step(4071): len = 120656, overlap = 18.75
PHY-3002 : Step(4072): len = 120682, overlap = 17
PHY-3002 : Step(4073): len = 120685, overlap = 17.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00014017
PHY-3002 : Step(4074): len = 119403, overlap = 42.75
PHY-3002 : Step(4075): len = 119566, overlap = 42.25
PHY-3002 : Step(4076): len = 119826, overlap = 39.75
PHY-3002 : Step(4077): len = 119776, overlap = 38.5
PHY-3002 : Step(4078): len = 119822, overlap = 36.75
PHY-3002 : Step(4079): len = 119776, overlap = 33
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00028034
PHY-3002 : Step(4080): len = 121920, overlap = 31.25
PHY-3002 : Step(4081): len = 122488, overlap = 28.75
PHY-3002 : Step(4082): len = 122937, overlap = 26
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00056068
PHY-3002 : Step(4083): len = 124366, overlap = 24.25
PHY-3002 : Step(4084): len = 125218, overlap = 22.25
PHY-3002 : Step(4085): len = 125595, overlap = 21.5
PHY-3002 : Step(4086): len = 125574, overlap = 21.25
PHY-3002 : Step(4087): len = 124915, overlap = 23
PHY-3002 : Step(4088): len = 124400, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.762375s wall, 0.468750s user + 8.546875s system = 9.015625s CPU (239.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000435302
PHY-3002 : Step(4089): len = 128204, overlap = 10.25
PHY-3002 : Step(4090): len = 127428, overlap = 11.25
PHY-3002 : Step(4091): len = 126774, overlap = 15
PHY-3002 : Step(4092): len = 126117, overlap = 19
PHY-3002 : Step(4093): len = 125563, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000870605
PHY-3002 : Step(4094): len = 126944, overlap = 17
PHY-3002 : Step(4095): len = 127137, overlap = 16
PHY-3002 : Step(4096): len = 127270, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00174121
PHY-3002 : Step(4097): len = 127862, overlap = 14.5
PHY-3002 : Step(4098): len = 128028, overlap = 14.5
PHY-3002 : Step(4099): len = 128151, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007861s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 130548, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 130572, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 444824, over cnt = 51(0%), over = 61, worst = 2
PHY-1002 : len = 445192, over cnt = 29(0%), over = 36, worst = 2
PHY-1002 : len = 444712, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 444784, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 433512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.215017s wall, 0.093750s user + 0.234375s system = 0.328125s CPU (152.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 61 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 802 has valid locations, 9 needs to be replaced
PHY-3001 : design contains 877 instances, 749 slices, 24 macros(135 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_cmera.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 9062, tnet num: 1944, tinst num: 877, tnode num: 9910, tedge num: 15035.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1944 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 510 clock pins, and constraint 846 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.260132s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (102.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 132752
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4100): len = 132302, overlap = 0
PHY-3002 : Step(4101): len = 132302, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004201s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (371.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.04942e-05
PHY-3002 : Step(4102): len = 132153, overlap = 0
PHY-3002 : Step(4103): len = 132153, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000132282
PHY-3002 : Step(4104): len = 132147, overlap = 0.5
PHY-3002 : Step(4105): len = 132147, overlap = 0.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000264564
PHY-3002 : Step(4106): len = 132018, overlap = 0.25
PHY-3002 : Step(4107): len = 132018, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.081488s wall, 0.031250s user + 0.125000s system = 0.156250s CPU (191.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000269233
PHY-3002 : Step(4108): len = 132040, overlap = 0.25
PHY-3002 : Step(4109): len = 132040, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006054s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (258.1%)

PHY-3001 : Legalized: Len = 132111, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 132187, Over = 0
RUN-1003 : finish command "place -eco" in  2.293168s wall, 1.531250s user + 3.593750s system = 5.125000s CPU (223.5%)

RUN-1004 : used memory is 946 MB, reserved memory is 946 MB, peak memory is 1425 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  63.973211s wall, 21.890625s user + 131.000000s system = 152.890625s CPU (239.0%)

RUN-1004 : used memory is 946 MB, reserved memory is 946 MB, peak memory is 1425 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 699 to 496
PHY-1001 : Pin misalignment score is improved from 496 to 479
PHY-1001 : Pin misalignment score is improved from 479 to 478
PHY-1001 : Pin misalignment score is improved from 478 to 478
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 879 instances
RUN-1001 : 374 mslices, 375 lslices, 61 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1946 nets
RUN-1001 : 1412 nets have 2 pins
RUN-1001 : 307 nets have [3 - 5] pins
RUN-1001 : 111 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 440608, over cnt = 55(0%), over = 66, worst = 2
PHY-1002 : len = 440960, over cnt = 33(0%), over = 41, worst = 2
PHY-1002 : len = 440480, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 440496, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 437992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.178357s wall, 0.125000s user + 0.359375s system = 0.484375s CPU (271.6%)

PHY-1001 : End global routing;  0.342995s wall, 0.312500s user + 0.375000s system = 0.687500s CPU (200.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 24304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.312684s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 24304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 635176, over cnt = 56(0%), over = 56, worst = 1
PHY-1001 : End Routed; 14.656033s wall, 12.265625s user + 12.250000s system = 24.515625s CPU (167.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 633760, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.097210s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 633688, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 633688
PHY-1001 : End DR Iter 2; 0.030520s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : net CSI_PCLK_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/i2c_write_module/divider2[7]_gclk_net will be merged with clock u_camera_init/i2c_write_module/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  17.448146s wall, 14.718750s user + 12.656250s system = 27.375000s CPU (156.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  18.102053s wall, 15.359375s user + 13.046875s system = 28.406250s CPU (156.9%)

RUN-1004 : used memory is 961 MB, reserved memory is 962 MB, peak memory is 1451 MB
RUN-1002 : start command "report_area -io_info -file test_camera_phy.area"
RUN-1001 : standard
***Report Model: test_cmera***

IO Statistics
#IO                    61
  #input               13
  #output              47
  #inout                1

Utilization Statistics
#lut                 1419   out of  19600    7.24%
#reg                  198   out of  19600    1.01%
#le                  1489
  #lut only          1291   out of   1489   86.70%
  #reg only            70   out of   1489    4.70%
  #lut&reg            128   out of   1489    8.60%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   61   out of    188   32.45%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db test_camera_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db test_camera_pr.db" in  1.008191s wall, 0.890625s user + 0.046875s system = 0.937500s CPU (93.0%)

RUN-1004 : used memory is 961 MB, reserved memory is 962 MB, peak memory is 1451 MB
RUN-1002 : start command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 879
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1946, pip num: 29142
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1809 valid insts, and 72030 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file test_camera.bit.
RUN-1003 : finish command "bitgen -bit test_camera.bit -version 0X00 -g ucode:00000000001100100000000000000000" in  3.557291s wall, 29.625000s user + 0.671875s system = 30.296875s CPU (851.7%)

RUN-1004 : used memory is 963 MB, reserved memory is 964 MB, peak memory is 1451 MB
RUN-1002 : start command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit" in  1.423116s wall, 1.390625s user + 0.031250s system = 1.421875s CPU (99.9%)

RUN-1004 : used memory is 997 MB, reserved memory is 998 MB, peak memory is 1451 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  9.387773s wall, 0.406250s user + 0.109375s system = 0.515625s CPU (5.5%)

RUN-1004 : used memory is 1006 MB, reserved memory is 1007 MB, peak memory is 1451 MB
RUN-1003 : finish command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.894659s wall, 1.937500s user + 0.187500s system = 2.125000s CPU (17.9%)

RUN-1004 : used memory is 964 MB, reserved memory is 965 MB, peak memory is 1451 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit test_camera.bit" in  1.328268s wall, 1.296875s user + 0.031250s system = 1.328125s CPU (100.0%)

RUN-1004 : used memory is 994 MB, reserved memory is 995 MB, peak memory is 1451 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  9.795763s wall, 0.312500s user + 0.093750s system = 0.406250s CPU (4.1%)

RUN-1004 : used memory is 1002 MB, reserved memory is 1004 MB, peak memory is 1451 MB
RUN-1003 : finish command "download -bit test_camera.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.212896s wall, 1.734375s user + 0.187500s system = 1.921875s CPU (15.7%)

RUN-1004 : used memory is 960 MB, reserved memory is 962 MB, peak memory is 1451 MB
GUI-1001 : Download success!
