// Seed: 398519577
module module_0 (
    output supply1 id_0,
    output supply1 id_1,
    output wire id_2,
    output tri0 id_3,
    output wand id_4,
    input wire id_5,
    output supply0 id_6,
    input wor id_7,
    input uwire id_8
);
  logic [7:0] id_10;
  assign module_1.id_0 = 0;
  tri1 id_11 = 'b0 ^ id_10[1 : 1];
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    input wire id_2
);
  wor  id_4;
  wire id_5;
  and primCall (id_1, id_0, id_5, id_2);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_0,
      id_0
  );
  logic [7:0] id_6;
  id_7(
      .id_0((1)), .id_1(id_0 - id_6[1]), .id_2(id_0), .id_3(id_6)
  );
  assign id_4 = 1;
endmodule
