

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Tue Oct 21 23:19:53 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        cordiccart2pol
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.458 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.270 us|  0.270 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_54_2_fu_172  |cordiccart2pol_Pipeline_VITIS_LOOP_54_2  |       18|       18|  0.180 us|  0.180 us|   16|   16|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1635|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|      61|    482|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     59|    -|
|Register         |        -|    -|     665|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     726|   2176|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_54_2_fu_172  |cordiccart2pol_Pipeline_VITIS_LOOP_54_2  |        0|   0|  61|  412|    0|
    |ctlz_16_16_1_1_U11                                  |ctlz_16_16_1_1                           |        0|   0|   0|   19|    0|
    |ctlz_16_16_1_1_U13                                  |ctlz_16_16_1_1                           |        0|   0|   0|   17|    0|
    |fpext_32ns_64_2_no_dsp_1_U7                         |fpext_32ns_64_2_no_dsp_1                 |        0|   0|   0|    0|    0|
    |fpext_32ns_64_2_no_dsp_1_U8                         |fpext_32ns_64_2_no_dsp_1                 |        0|   0|   0|    0|    0|
    |mul_16s_14ns_29_1_1_U12                             |mul_16s_14ns_29_1_1                      |        0|   1|   0|    6|    0|
    |sparsemux_9_3_16_1_1_U9                             |sparsemux_9_3_16_1_1                     |        0|   0|   0|   14|    0|
    |sparsemux_9_3_16_1_1_U10                            |sparsemux_9_3_16_1_1                     |        0|   0|   0|   14|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |Total                                               |                                         |        0|   1|  61|  482|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln41_fu_292_p2       |         +|   0|  0|   12|          11|           5|
    |add_ln42_fu_386_p2       |         +|   0|  0|   12|          11|           5|
    |add_ln85_1_fu_930_p2     |         +|   0|  0|   15|           8|           8|
    |add_ln85_fu_869_p2       |         +|   0|  0|   13|           5|           4|
    |add_ln86_1_fu_800_p2     |         +|   0|  0|   15|           8|           8|
    |add_ln86_fu_706_p2       |         +|   0|  0|   13|           5|           4|
    |sub_ln41_1_fu_276_p2     |         -|   0|  0|   12|          11|          12|
    |sub_ln41_2_fu_298_p2     |         -|   0|  0|   12|           4|          11|
    |sub_ln41_fu_258_p2       |         -|   0|  0|   61|           1|          54|
    |sub_ln42_1_fu_370_p2     |         -|   0|  0|   12|          11|          12|
    |sub_ln42_2_fu_392_p2     |         -|   0|  0|   12|           4|          11|
    |sub_ln42_fu_352_p2       |         -|   0|  0|   61|           1|          54|
    |sub_ln82_fu_652_p2       |         -|   0|  0|   23|           1|          16|
    |sub_ln85_1_fu_921_p2     |         -|   0|  0|   13|           2|           5|
    |sub_ln85_fu_842_p2       |         -|   0|  0|   20|           1|          15|
    |sub_ln86_1_fu_791_p2     |         -|   0|  0|   13|           2|           5|
    |sub_ln86_fu_680_p2       |         -|   0|  0|   23|           1|          16|
    |pi_assign_1_fu_813_p5    |      1003|   0|  0|    2|          64|           9|
    |pi_assign_fu_943_p5      |      1003|   0|  0|    2|          64|           9|
    |and_ln41_1_fu_546_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln41_fu_531_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln42_1_fu_602_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln42_fu_587_p2       |       and|   0|  0|    2|           1|           1|
    |ashr_ln41_fu_447_p2      |      ashr|   0|  0|  161|          54|          54|
    |ashr_ln42_fu_494_p2      |      ashr|   0|  0|  161|          54|          54|
    |icmp_ln41_1_fu_286_p2    |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln41_2_fu_312_p2    |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln41_3_fu_432_p2    |      icmp|   0|  0|   12|          11|           6|
    |icmp_ln41_4_fu_332_p2    |      icmp|   0|  0|   14|           7|           1|
    |icmp_ln41_fu_271_p2      |      icmp|   0|  0|   70|          63|           1|
    |icmp_ln42_1_fu_380_p2    |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln42_2_fu_406_p2    |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln42_3_fu_479_p2    |      icmp|   0|  0|   12|          11|           6|
    |icmp_ln42_4_fu_426_p2    |      icmp|   0|  0|   14|           7|           1|
    |icmp_ln42_fu_365_p2      |      icmp|   0|  0|   70|          63|           1|
    |icmp_ln85_fu_837_p2      |      icmp|   0|  0|   23|          16|           1|
    |icmp_ln86_fu_666_p2      |      icmp|   0|  0|   23|          16|           1|
    |or_ln41_fu_536_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln42_fu_592_p2        |        or|   0|  0|    2|           1|           1|
    |r_out                    |    select|   0|  0|   32|           1|           1|
    |select_ln41_1_fu_304_p3  |    select|   0|  0|   11|           1|          11|
    |select_ln41_2_fu_456_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln41_3_fu_472_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln41_4_fu_437_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln41_fu_264_p3    |    select|   0|  0|   54|           1|          54|
    |select_ln42_1_fu_398_p3  |    select|   0|  0|   11|           1|          11|
    |select_ln42_2_fu_503_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln42_3_fu_519_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln42_4_fu_484_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln42_fu_358_p3    |    select|   0|  0|   54|           1|          54|
    |select_ln85_1_fu_913_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln85_fu_847_p3    |    select|   0|  0|   15|           1|          15|
    |select_ln86_1_fu_783_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln86_fu_686_p3    |    select|   0|  0|   16|           1|          16|
    |theta_out                |    select|   0|  0|   32|           1|           1|
    |x_abs_fu_658_p3          |    select|   0|  0|   16|           1|          16|
    |shl_ln41_fu_467_p2       |       shl|   0|  0|   35|          16|          16|
    |shl_ln42_fu_514_p2       |       shl|   0|  0|   35|          16|          16|
    |shl_ln85_fu_881_p2       |       shl|   0|  0|  133|          40|          40|
    |shl_ln86_fu_755_p2       |       shl|   0|  0|  135|          41|          41|
    |xor_ln41_1_fu_540_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln41_fu_526_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln42_1_fu_596_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln42_fu_582_p2       |       xor|   0|  0|    2|           1|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 1635|         705|         793|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  59|         11|    1|         11|
    +-----------+----+-----------+-----+-----------+
    |Total      |  59|         11|    1|         11|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln85_reg_1205                                                |   5|   0|    5|          0|
    |add_ln86_reg_1168                                                |   5|   0|    5|          0|
    |ap_CS_fsm                                                        |  10|   0|   10|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_54_2_fu_172_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln41_1_reg_1043                                             |   1|   0|    1|          0|
    |icmp_ln41_2_reg_1055                                             |   1|   0|    1|          0|
    |icmp_ln41_4_reg_1067                                             |   1|   0|    1|          0|
    |icmp_ln41_reg_1036                                               |   1|   0|    1|          0|
    |icmp_ln42_1_reg_1084                                             |   1|   0|    1|          0|
    |icmp_ln42_2_reg_1096                                             |   1|   0|    1|          0|
    |icmp_ln42_4_reg_1108                                             |   1|   0|    1|          0|
    |icmp_ln42_reg_1077                                               |   1|   0|    1|          0|
    |icmp_ln85_reg_1190                                               |   1|   0|    1|          0|
    |icmp_ln86_reg_1148                                               |   1|   0|    1|          0|
    |r_cast_reg_1178                                                  |  15|   0|   15|          0|
    |r_reg_1173                                                       |  16|   0|   16|          0|
    |select_ln41_1_reg_1048                                           |  11|   0|   11|          0|
    |select_ln41_2_reg_1113                                           |  16|   0|   16|          0|
    |select_ln41_3_reg_1118                                           |  16|   0|   16|          0|
    |select_ln41_reg_1031                                             |  54|   0|   54|          0|
    |select_ln42_1_reg_1089                                           |  11|   0|   11|          0|
    |select_ln42_2_reg_1123                                           |  16|   0|   16|          0|
    |select_ln42_3_reg_1128                                           |  16|   0|   16|          0|
    |select_ln42_reg_1072                                             |  54|   0|   54|          0|
    |select_ln85_reg_1195                                             |  15|   0|   15|          0|
    |select_ln86_reg_1158                                             |  16|   0|   16|          0|
    |tmp_14_reg_1153                                                  |   1|   0|    1|          0|
    |tmp_2_reg_1000                                                   |  11|   0|   11|          0|
    |tmp_4_reg_1015                                                   |   1|   0|    1|          0|
    |tmp_6_reg_1021                                                   |  11|   0|   11|          0|
    |tmp_8_reg_1184                                                   |   1|   0|    1|          0|
    |tmp_reg_994                                                      |   1|   0|    1|          0|
    |trunc_ln41_1_reg_1005                                            |  52|   0|   52|          0|
    |trunc_ln41_3_reg_1061                                            |  16|   0|   16|          0|
    |trunc_ln41_reg_989                                               |  63|   0|   63|          0|
    |trunc_ln42_1_reg_1026                                            |  52|   0|   52|          0|
    |trunc_ln42_3_reg_1102                                            |  16|   0|   16|          0|
    |trunc_ln42_reg_1010                                              |  63|   0|   63|          0|
    |trunc_ln85_reg_1200                                              |   5|   0|    5|          0|
    |trunc_ln86_reg_1163                                              |   5|   0|    5|          0|
    |x_1_loc_fu_138                                                   |  16|   0|   16|          0|
    |x_abs_reg_1143                                                   |  16|   0|   16|          0|
    |x_reg_1133                                                       |  16|   0|   16|          0|
    |y_ph_reg_1138                                                    |  16|   0|   16|          0|
    |z_1_loc_fu_142                                                   |  16|   0|   16|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 665|   0|  665|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------+-----+-----+------------+----------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x_in              |   in|   32|     ap_none|            x_in|        scalar|
|y_in              |   in|   32|     ap_none|            y_in|        scalar|
|r_out             |  out|   32|      ap_vld|           r_out|       pointer|
|r_out_ap_vld      |  out|    1|      ap_vld|           r_out|       pointer|
|theta_out         |  out|   32|      ap_vld|       theta_out|       pointer|
|theta_out_ap_vld  |  out|    1|      ap_vld|       theta_out|       pointer|
+------------------+-----+-----+------------+----------------+--------------+

