$date
	Sat Dec 18 16:46:10 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$scope module m1 $end
$var wire 1 ! i0 $end
$var wire 1 " i1 $end
$var wire 1 # i2 $end
$var wire 1 $ i3 $end
$var wire 1 % out $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
1%
0$
0#
0"
1!
$end
#1
0%
1&
#2
1%
1"
0!
#3
0%
1'
0&
#4
1%
1#
0"
#5
0%
1&
#6
1%
1$
0#
#7
0%
0'
0&
#8
1"
0$
