TimeQuest Timing Analyzer report for AD7864Drv
Mon Sep 27 00:13:13 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]'
 12. Setup: 'Parallel2Serial4OneAD7265New:inst17|rd_bar'
 13. Setup: 'cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]'
 14. Setup: 'inst4|altpll_component|pll|clk[0]'
 15. Hold: 'cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]'
 16. Hold: 'cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]'
 17. Hold: 'Parallel2Serial4OneAD7265New:inst17|rd_bar'
 18. Hold: 'inst4|altpll_component|pll|clk[0]'
 19. Minimum Pulse Width: 'cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]'
 20. Minimum Pulse Width: 'cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]'
 21. Minimum Pulse Width: 'cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1]'
 22. Minimum Pulse Width: 'cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6]'
 23. Minimum Pulse Width: 'Parallel2Serial4OneAD7265New:inst17|rd_bar'
 24. Minimum Pulse Width: 'CLOCKPIN'
 25. Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Propagation Delay
 31. Minimum Propagation Delay
 32. Setup Transfers
 33. Hold Transfers
 34. Report TCCS
 35. Report RSKM
 36. Unconstrained Paths
 37. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; AD7864Drv                                                          ;
; Device Family      ; Cyclone                                                            ;
; Device Name        ; EP1C3T100C8                                                        ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Slow Model                                                         ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------+------------------------------------------------------------------------------------------+
; Clock Name                                                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                              ; Targets                                                                                  ;
+--------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------+------------------------------------------------------------------------------------------+
; CLOCKPIN                                                                             ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                     ; { CLOCKPIN }                                                                             ;
; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                     ; { cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] } ;
; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                     ; { cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] } ;
; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                     ; { cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] } ;
; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                     ; { cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] }  ;
; inst4|altpll_component|pll|clk[0]                                                    ; Generated ; 41.666 ; 24.0 MHz   ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; CLOCKPIN ; inst4|altpll_component|pll|inclk[0] ; { inst4|altpll_component|pll|clk[0] }                                                    ;
; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                     ; { Parallel2Serial4OneAD7265New:inst17|rd_bar }                                           ;
+--------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                                                                ;
+------------+-----------------+--------------------------------------------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                           ; Note                                                  ;
+------------+-----------------+--------------------------------------------------------------------------------------+-------------------------------------------------------+
; 136.28 MHz ; 136.28 MHz      ; inst4|altpll_component|pll|clk[0]                                                    ;                                                       ;
; 395.73 MHz ; 275.03 MHz      ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; limit due to high minimum pulse width violation (tch) ;
; 401.12 MHz ; 401.12 MHz      ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ;                                                       ;
; 408.33 MHz ; 275.03 MHz      ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+--------------------------------------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                                 ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; -1.527 ; -9.645        ;
; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; -1.493 ; -2.710        ;
; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; -1.449 ; -9.169        ;
; inst4|altpll_component|pll|clk[0]                                                    ; -0.858 ; -1.237        ;
+--------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                                  ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; -3.289 ; -19.345       ;
; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; -2.916 ; -2.916        ;
; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; 0.297  ; 0.000         ;
; inst4|altpll_component|pll|clk[0]                                                    ; 0.329  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                                   ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; -1.318 ; -21.088       ;
; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; -1.318 ; -21.088       ;
; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; -1.318 ; -2.636        ;
; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; -1.318 ; -2.636        ;
; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; 0.500  ; 0.000         ;
; CLOCKPIN                                                                             ; 10.000 ; 0.000         ;
; inst4|altpll_component|pll|clk[0]                                                    ; 19.015 ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]'                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                                                         ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.527 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.490      ;
; -1.527 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.490      ;
; -1.527 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.490      ;
; -1.449 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.412      ;
; -1.449 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.412      ;
; -1.449 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.412      ;
; -1.445 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.408      ;
; -1.445 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.408      ;
; -1.445 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.408      ;
; -1.312 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.275      ;
; -1.232 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.195      ;
; -1.232 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.195      ;
; -1.230 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.193      ;
; -1.214 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.177      ;
; -1.214 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.177      ;
; -1.214 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.177      ;
; -1.181 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.144      ;
; -1.181 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.144      ;
; -1.181 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.144      ;
; -1.152 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.115      ;
; -1.152 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.115      ;
; -1.152 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.115      ;
; -1.150 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.113      ;
; -1.070 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.033      ;
; -1.070 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.033      ;
; -0.993 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 1.956      ;
; -0.990 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 1.953      ;
; -0.990 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 1.953      ;
; -0.528 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 1.491      ;
; -0.528 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 1.491      ;
; -0.528 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 1.491      ;
; -0.381 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 1.344      ;
; -0.378 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 1.341      ;
; -0.378 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 1.341      ;
; -0.366 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 1.329      ;
; 3.364  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.500        ; 4.167      ; 1.490      ;
; 3.864  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 4.167      ; 1.490      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'Parallel2Serial4OneAD7265New:inst17|rd_bar'                                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.493 ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[1] ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[0] ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; 1.000        ; 0.001      ; 1.178      ;
; -1.353 ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[0] ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[0] ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; 1.000        ; 0.000      ; 1.037      ;
; -0.909 ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[2] ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[0] ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; 1.000        ; -0.001     ; 0.592      ;
; -0.748 ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[1] ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[2] ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; 1.000        ; 0.002      ; 0.883      ;
; -0.469 ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[0] ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[1] ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; 1.000        ; -0.001     ; 0.296      ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]'                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.449 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.412      ;
; -1.449 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.412      ;
; -1.449 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.412      ;
; -1.445 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.408      ;
; -1.445 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.408      ;
; -1.445 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.408      ;
; -1.232 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.195      ;
; -1.230 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.193      ;
; -1.214 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.177      ;
; -1.214 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.177      ;
; -1.214 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.177      ;
; -1.181 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.144      ;
; -1.181 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.144      ;
; -1.181 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.144      ;
; -1.152 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.115      ;
; -1.150 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.113      ;
; -1.070 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.033      ;
; -1.070 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 2.033      ;
; -0.993 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 1.956      ;
; -0.990 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 1.953      ;
; -0.990 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 1.953      ;
; -0.528 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 1.491      ;
; -0.527 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 1.490      ;
; -0.381 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 1.344      ;
; -0.378 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 1.341      ;
; -0.378 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 1.341      ;
; -0.366 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 0.000      ; 1.329      ;
; 2.735  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.500        ; 4.545      ; 2.497      ;
; 2.735  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.500        ; 4.545      ; 2.497      ;
; 2.735  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.500        ; 4.545      ; 2.497      ;
; 2.950  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.500        ; 4.545      ; 2.282      ;
; 3.030  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.500        ; 4.545      ; 2.202      ;
; 3.110  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.500        ; 4.545      ; 2.122      ;
; 3.113  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.500        ; 4.545      ; 2.119      ;
; 3.235  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 4.545      ; 2.497      ;
; 3.235  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 4.545      ; 2.497      ;
; 3.235  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 4.545      ; 2.497      ;
; 3.450  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 4.545      ; 2.282      ;
; 3.530  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 4.545      ; 2.202      ;
; 3.610  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 4.545      ; 2.122      ;
; 3.613  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 4.545      ; 2.119      ;
; 3.734  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.500        ; 4.545      ; 1.498      ;
; 3.737  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.500        ; 4.545      ; 1.495      ;
; 4.234  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 4.545      ; 1.498      ;
; 4.237  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 1.000        ; 4.545      ; 1.495      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'inst4|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                             ; Launch Clock                                                                        ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -0.858 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.443      ; 1.490      ;
; -0.858 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.443      ; 1.490      ;
; -0.379 ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                          ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                          ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                          ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.485      ; 1.053      ;
; -0.379 ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                          ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                          ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                          ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.485      ; 1.053      ;
; 34.328 ; Parallel2Serial4OneAD7265New:inst17|enspi                                           ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 7.262      ;
; 34.786 ; Parallel2Serial4OneAD7265New:inst17|sel[1]                                          ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 6.843      ;
; 34.881 ; Parallel2Serial4OneAD7265New:inst17|sel[0]                                          ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 6.748      ;
; 34.976 ; Parallel2Serial4OneAD7265New:inst17|enspiPrev                                       ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 6.653      ;
; 36.311 ; Parallel2Serial4OneAD7265New:inst17|dbreg[0]                                        ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 5.318      ;
; 36.680 ; Parallel2Serial4OneAD7265New:inst17|enspi                                           ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 4.910      ;
; 36.767 ; Parallel2Serial4OneAD7265New:inst17|dbreg[4]                                        ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 4.862      ;
; 37.052 ; Parallel2Serial4OneAD7265New:inst17|dbreg[1]                                        ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 4.577      ;
; 37.252 ; Parallel2Serial4OneAD7265New:inst17|enspi                                           ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 4.338      ;
; 37.271 ; Parallel2Serial4OneAD7265New:inst17|enspi                                           ; Parallel2Serial4OneAD7265New:inst17|sel[1]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 4.319      ;
; 37.328 ; Parallel2Serial4OneAD7265New:inst17|enspiPrev                                       ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 4.301      ;
; 37.338 ; Parallel2Serial4OneAD7265New:inst17|dbreg[6]                                        ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 4.291      ;
; 37.407 ; Parallel2Serial4OneAD7265New:inst17|sel[0]                                          ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 4.222      ;
; 37.502 ; Parallel2Serial4OneAD7265New:inst17|dbreg[3]                                        ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 4.127      ;
; 37.526 ; Parallel2Serial4OneAD7265New:inst17|sclk                                            ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 4.103      ;
; 37.700 ; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[4]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.890      ;
; 37.700 ; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[6]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.890      ;
; 37.700 ; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[7]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.890      ;
; 37.700 ; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[5]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.890      ;
; 37.700 ; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[0]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.890      ;
; 37.700 ; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[1]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.890      ;
; 37.700 ; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[3]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.890      ;
; 37.700 ; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[2]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.890      ;
; 37.779 ; Parallel2Serial4OneAD7265New:inst17|dbreg[7]                                        ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 3.850      ;
; 37.814 ; Parallel2Serial4OneAD7265New:inst17|dbreg[8]                                        ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 3.815      ;
; 37.824 ; Parallel2Serial4OneAD7265New:inst17|sel[0]                                          ; Parallel2Serial4OneAD7265New:inst17|sel[1]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 3.805      ;
; 37.838 ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[4]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.752      ;
; 37.838 ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[6]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.752      ;
; 37.838 ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[7]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.752      ;
; 37.838 ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[5]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.752      ;
; 37.838 ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[0]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.752      ;
; 37.838 ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[1]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.752      ;
; 37.838 ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[3]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.752      ;
; 37.838 ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[2]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.752      ;
; 37.900 ; Parallel2Serial4OneAD7265New:inst17|enspiPrev                                       ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 3.729      ;
; 37.919 ; Parallel2Serial4OneAD7265New:inst17|enspiPrev                                       ; Parallel2Serial4OneAD7265New:inst17|sel[1]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 3.710      ;
; 37.943 ; Parallel2Serial4OneAD7265New:inst17|sclk                                            ; Parallel2Serial4OneAD7265New:inst17|sel[1]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 3.686      ;
; 37.955 ; Parallel2Serial4OneAD7265New:inst17|dbreg[11]                                       ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 3.674      ;
; 37.979 ; Parallel2Serial4OneAD7265New:inst17|sel[0]                                          ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 3.650      ;
; 38.050 ; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[8]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.540      ;
; 38.050 ; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[9]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.540      ;
; 38.050 ; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[11]                                       ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.540      ;
; 38.050 ; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[10]                                       ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.540      ;
; 38.065 ; Parallel2Serial4OneAD7265New:inst17|dbreg[9]                                        ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 3.564      ;
; 38.071 ; Parallel2Serial4OneAD7265New:inst17|dbreg[2]                                        ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 3.558      ;
; 38.098 ; Parallel2Serial4OneAD7265New:inst17|sclk                                            ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 3.531      ;
; 38.159 ; Parallel2Serial4OneAD7265New:inst17|sel[1]                                          ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 3.470      ;
; 38.171 ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[4]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.419      ;
; 38.171 ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[6]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.419      ;
; 38.171 ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[7]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.419      ;
; 38.171 ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[5]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.419      ;
; 38.171 ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[0]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.419      ;
; 38.171 ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[1]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.419      ;
; 38.171 ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[3]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.419      ;
; 38.171 ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[2]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.419      ;
; 38.188 ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[8]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.402      ;
; 38.188 ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[9]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.402      ;
; 38.188 ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[11]                                       ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.402      ;
; 38.188 ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[10]                                       ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.402      ;
; 38.300 ; Parallel2Serial4OneAD7265New:inst17|enspi                                           ; Parallel2Serial4OneAD7265New:inst17|sel[0]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.290      ;
; 38.353 ; Parallel2Serial4OneAD7265New:inst17|dbreg[5]                                        ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 3.276      ;
; 38.372 ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                          ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 3.257      ;
; 38.423 ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                          ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 3.206      ;
; 38.484 ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                          ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 3.145      ;
; 38.519 ; Parallel2Serial4OneAD7265New:inst17|dbreg[10]                                       ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 3.110      ;
; 38.521 ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[8]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.069      ;
; 38.521 ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[9]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.069      ;
; 38.521 ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[11]                                       ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.069      ;
; 38.521 ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[10]                                       ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 3.069      ;
; 38.645 ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                          ; Parallel2Serial4OneAD7265New:inst17|sel[0]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 2.984      ;
; 38.716 ; Parallel2Serial4OneAD7265New:inst17|sel[1]                                          ; Parallel2Serial4OneAD7265New:inst17|sel[1]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 2.913      ;
; 38.731 ; Parallel2Serial4OneAD7265New:inst17|sel[1]                                          ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 2.898      ;
; 38.805 ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                          ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 2.824      ;
; 38.851 ; Parallel2Serial4OneAD7265New:inst17|enspiPrev                                       ; Parallel2Serial4OneAD7265New:inst17|sel[0]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 2.778      ;
; 38.853 ; Parallel2Serial4OneAD7265New:inst17|sel[0]                                          ; Parallel2Serial4OneAD7265New:inst17|sel[0]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 2.776      ;
; 38.925 ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                          ; Parallel2Serial4OneAD7265New:inst17|sel[1]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 2.704      ;
; 38.926 ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                          ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 2.703      ;
; 38.932 ; Parallel2Serial4OneAD7265New:inst17|enspi                                           ; Parallel2Serial4OneAD7265New:inst17|sclk                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; -0.039     ; 2.658      ;
; 38.967 ; Parallel2Serial4OneAD7265New:inst17|sclk                                            ; Parallel2Serial4OneAD7265New:inst17|sel[0]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 2.662      ;
; 39.069 ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                          ; Parallel2Serial4OneAD7265New:inst17|sclk                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 2.560      ;
; 39.139 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 2.490      ;
; 39.139 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 2.490      ;
; 39.139 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 2.490      ;
; 39.195 ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                          ; Parallel2Serial4OneAD7265New:inst17|sel[0]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 2.434      ;
; 39.217 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 2.412      ;
; 39.217 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 2.412      ;
; 39.217 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 2.412      ;
; 39.221 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 2.408      ;
; 39.221 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 2.408      ;
; 39.221 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 2.408      ;
; 39.275 ; Parallel2Serial4OneAD7265New:inst17|enspiPrev                                       ; Parallel2Serial4OneAD7265New:inst17|sclk                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 2.354      ;
; 39.354 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 2.275      ;
; 39.434 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 2.195      ;
; 39.434 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 2.195      ;
; 39.436 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 2.193      ;
; 39.452 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 2.177      ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]'                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.289 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 4.545      ; 1.495      ;
; -3.286 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 4.545      ; 1.498      ;
; -2.789 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; -0.500       ; 4.545      ; 1.495      ;
; -2.786 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; -0.500       ; 4.545      ; 1.498      ;
; -2.680 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 4.545      ; 2.104      ;
; -2.677 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 4.545      ; 2.107      ;
; -2.599 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 4.545      ; 2.185      ;
; -2.521 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 4.545      ; 2.263      ;
; -2.293 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 4.545      ; 2.491      ;
; -2.293 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 4.545      ; 2.491      ;
; -2.293 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 4.545      ; 2.491      ;
; -2.180 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; -0.500       ; 4.545      ; 2.104      ;
; -2.177 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; -0.500       ; 4.545      ; 2.107      ;
; -2.099 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; -0.500       ; 4.545      ; 2.185      ;
; -2.021 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; -0.500       ; 4.545      ; 2.263      ;
; -1.793 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; -0.500       ; 4.545      ; 2.491      ;
; -1.793 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; -0.500       ; 4.545      ; 2.491      ;
; -1.793 ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; -0.500       ; 4.545      ; 2.491      ;
; 1.314  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 1.329      ;
; 1.326  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 1.341      ;
; 1.326  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 1.341      ;
; 1.329  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 1.344      ;
; 1.475  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 1.490      ;
; 1.476  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 1.491      ;
; 1.925  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 1.940      ;
; 1.925  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 1.940      ;
; 1.928  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 1.943      ;
; 2.003  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.018      ;
; 2.003  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.018      ;
; 2.081  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.096      ;
; 2.085  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.100      ;
; 2.129  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.144      ;
; 2.129  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.144      ;
; 2.129  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.144      ;
; 2.150  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.165      ;
; 2.150  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.165      ;
; 2.150  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.165      ;
; 2.159  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.174      ;
; 2.163  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.178      ;
; 2.387  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.402      ;
; 2.387  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.402      ;
; 2.387  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.402      ;
; 2.389  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.404      ;
; 2.389  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.404      ;
; 2.389  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.404      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]'                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                                                         ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.916 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 4.167      ; 1.490      ;
; -2.416 ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; -0.500       ; 4.167      ; 1.490      ;
; 1.314  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 1.329      ;
; 1.326  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 1.341      ;
; 1.326  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 1.341      ;
; 1.329  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 1.344      ;
; 1.476  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 1.491      ;
; 1.476  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 1.491      ;
; 1.476  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 1.491      ;
; 1.925  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 1.940      ;
; 1.925  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 1.940      ;
; 1.928  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 1.943      ;
; 2.003  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.018      ;
; 2.003  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.018      ;
; 2.081  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.096      ;
; 2.085  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.100      ;
; 2.085  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.100      ;
; 2.085  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.100      ;
; 2.129  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.144      ;
; 2.129  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.144      ;
; 2.129  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.144      ;
; 2.150  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.165      ;
; 2.150  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.165      ;
; 2.150  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.165      ;
; 2.159  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.174      ;
; 2.163  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.178      ;
; 2.163  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.178      ;
; 2.241  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.256      ;
; 2.387  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.402      ;
; 2.387  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.402      ;
; 2.387  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.402      ;
; 2.389  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.404      ;
; 2.389  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.404      ;
; 2.389  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.404      ;
; 2.469  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.484      ;
; 2.469  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.484      ;
; 2.469  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 0.000        ; 0.000      ; 2.484      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'Parallel2Serial4OneAD7265New:inst17|rd_bar'                                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.297 ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[0] ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[1] ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; 0.000        ; -0.001     ; 0.296      ;
; 0.593 ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[2] ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[0] ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; 0.000        ; -0.001     ; 0.592      ;
; 0.881 ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[1] ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[2] ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; 0.000        ; 0.002      ; 0.883      ;
; 1.037 ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[0] ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[0] ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; 0.000        ; 0.000      ; 1.037      ;
; 1.177 ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[1] ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[0] ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; 0.000        ; 0.001      ; 1.178      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'inst4|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                             ; Launch Clock                                                                        ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; 0.329 ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                          ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                          ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                          ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.485      ; 1.053      ;
; 0.329 ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                          ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                          ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                          ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.485      ; 1.053      ;
; 0.808 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.443      ; 1.490      ;
; 0.808 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.443      ; 1.490      ;
; 1.037 ; Parallel2Serial4OneAD7265New:inst17|enspi                                           ; Parallel2Serial4OneAD7265New:inst17|enspi                                           ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.052      ;
; 1.110 ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.125      ;
; 1.117 ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.132      ;
; 1.228 ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.243      ;
; 1.285 ; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                        ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.300      ;
; 1.285 ; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                        ; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.300      ;
; 1.287 ; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                        ; Parallel2Serial4OneAD7265New:inst17|enspi                                           ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.302      ;
; 1.314 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.329      ;
; 1.326 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.341      ;
; 1.326 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.341      ;
; 1.329 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.344      ;
; 1.344 ; Parallel2Serial4OneAD7265New:inst17|sclk                                            ; Parallel2Serial4OneAD7265New:inst17|sclk                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.359      ;
; 1.351 ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                          ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.366      ;
; 1.410 ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                        ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.425      ;
; 1.410 ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                        ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.425      ;
; 1.412 ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                        ; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.427      ;
; 1.415 ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                        ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.430      ;
; 1.416 ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                        ; Parallel2Serial4OneAD7265New:inst17|enspi                                           ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.431      ;
; 1.476 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.491      ;
; 1.476 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.491      ;
; 1.476 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.491      ;
; 1.537 ; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                        ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.552      ;
; 1.538 ; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                        ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.553      ;
; 1.544 ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ; Parallel2Serial4OneAD7265New:inst17|enspi                                           ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.559      ;
; 1.549 ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.564      ;
; 1.551 ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.566      ;
; 1.804 ; Parallel2Serial4OneAD7265New:inst17|sclk                                            ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.819      ;
; 1.875 ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                          ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.890      ;
; 1.925 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.940      ;
; 1.925 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.940      ;
; 1.928 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.943      ;
; 1.995 ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                          ; Parallel2Serial4OneAD7265New:inst17|sclk                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.010      ;
; 1.997 ; Parallel2Serial4OneAD7265New:inst17|enspiPrev                                       ; Parallel2Serial4OneAD7265New:inst17|sel[0]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.012      ;
; 1.999 ; Parallel2Serial4OneAD7265New:inst17|enspi                                           ; Parallel2Serial4OneAD7265New:inst17|enspiPrev                                       ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 1.975      ;
; 2.003 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.018      ;
; 2.003 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.018      ;
; 2.081 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.096      ;
; 2.085 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.100      ;
; 2.085 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.100      ;
; 2.085 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.100      ;
; 2.092 ; Parallel2Serial4OneAD7265New:inst17|sel[0]                                          ; Parallel2Serial4OneAD7265New:inst17|sel[0]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.107      ;
; 2.101 ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                          ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.116      ;
; 2.129 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.144      ;
; 2.129 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.144      ;
; 2.129 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.144      ;
; 2.136 ; Parallel2Serial4OneAD7265New:inst17|enspiPrev                                       ; Parallel2Serial4OneAD7265New:inst17|sel[1]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.151      ;
; 2.138 ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                          ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.153      ;
; 2.139 ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                          ; Parallel2Serial4OneAD7265New:inst17|sel[1]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.154      ;
; 2.150 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.165      ;
; 2.150 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.165      ;
; 2.150 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.165      ;
; 2.159 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.174      ;
; 2.163 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.178      ;
; 2.163 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.178      ;
; 2.194 ; Parallel2Serial4OneAD7265New:inst17|enspiPrev                                       ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.209      ;
; 2.241 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.256      ;
; 2.339 ; Parallel2Serial4OneAD7265New:inst17|enspiPrev                                       ; Parallel2Serial4OneAD7265New:inst17|sclk                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.354      ;
; 2.387 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.402      ;
; 2.387 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.402      ;
; 2.387 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.402      ;
; 2.389 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.404      ;
; 2.389 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.404      ;
; 2.389 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.404      ;
; 2.400 ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                          ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.415      ;
; 2.419 ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                          ; Parallel2Serial4OneAD7265New:inst17|sel[0]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.434      ;
; 2.469 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.484      ;
; 2.469 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.484      ;
; 2.469 ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.484      ;
; 2.482 ; Parallel2Serial4OneAD7265New:inst17|enspiPrev                                       ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.497      ;
; 2.525 ; Parallel2Serial4OneAD7265New:inst17|sel[1]                                          ; Parallel2Serial4OneAD7265New:inst17|sel[1]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.540      ;
; 2.530 ; Parallel2Serial4OneAD7265New:inst17|enspi                                           ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 2.506      ;
; 2.545 ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                          ; Parallel2Serial4OneAD7265New:inst17|sclk                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.560      ;
; 2.645 ; Parallel2Serial4OneAD7265New:inst17|enspi                                           ; Parallel2Serial4OneAD7265New:inst17|sel[0]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 2.621      ;
; 2.647 ; Parallel2Serial4OneAD7265New:inst17|sclk                                            ; Parallel2Serial4OneAD7265New:inst17|sel[0]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.662      ;
; 2.682 ; Parallel2Serial4OneAD7265New:inst17|enspi                                           ; Parallel2Serial4OneAD7265New:inst17|sclk                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 2.658      ;
; 2.689 ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                          ; Parallel2Serial4OneAD7265New:inst17|sel[1]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.704      ;
; 2.690 ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                          ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.705      ;
; 2.825 ; Parallel2Serial4OneAD7265New:inst17|enspi                                           ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 2.801      ;
; 2.826 ; Parallel2Serial4OneAD7265New:inst17|enspi                                           ; Parallel2Serial4OneAD7265New:inst17|sel[1]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 2.802      ;
; 2.868 ; Parallel2Serial4OneAD7265New:inst17|sel[1]                                          ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.883      ;
; 2.883 ; Parallel2Serial4OneAD7265New:inst17|enspiPrev                                       ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.898      ;
; 2.969 ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                          ; Parallel2Serial4OneAD7265New:inst17|sel[0]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.984      ;
; 3.093 ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[8]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 3.069      ;
; 3.093 ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[9]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 3.069      ;
; 3.093 ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[11]                                       ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 3.069      ;
; 3.093 ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[10]                                       ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 3.069      ;
; 3.095 ; Parallel2Serial4OneAD7265New:inst17|dbreg[10]                                       ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 3.110      ;
; 3.219 ; Parallel2Serial4OneAD7265New:inst17|enspi                                           ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 3.195      ;
; 3.261 ; Parallel2Serial4OneAD7265New:inst17|dbreg[5]                                        ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 3.276      ;
; 3.426 ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[8]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 3.402      ;
; 3.426 ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[9]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 3.402      ;
; 3.426 ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[11]                                       ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 3.402      ;
; 3.426 ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[10]                                       ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 3.402      ;
; 3.438 ; Parallel2Serial4OneAD7265New:inst17|sel[1]                                          ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                          ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 3.453      ;
; 3.443 ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[4]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 3.419      ;
; 3.443 ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ; Parallel2Serial4OneAD7265New:inst17|dbreg[6]                                        ; inst4|altpll_component|pll|clk[0]                                                   ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 3.419      ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]'                                                                                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_cella7|regout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_cella7|regout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_cella0|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_cella0|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_cella1|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_cella1|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_cella2|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_cella2|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_cella3|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_cella3|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_cella4|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_cella4|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_cella5|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_cella5|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_cella6|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_cella6|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_cella7|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_cella7|clk                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]'                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                               ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_cella0|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_cella0|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_cella1|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_cella1|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_cella2|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_cella2|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_cella3|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_cella3|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_cella4|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_cella4|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_cella5|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_cella5|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_cella6|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_cella6|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_cella7|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_cella7|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_cella7|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_cella7|regout                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1]'                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+------------------------------------------------------------------+
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; Rise       ; DelayDrv:inst18|pwron                                            ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; Rise       ; DelayDrv:inst18|pwron                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; Rise       ; inst18|pwron|clk                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; Rise       ; inst18|pwron|clk                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_cella1|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_cella1|regout ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6]'                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+------------------------------------------------------------------+
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; Rise       ; DelayDrv:inst18|rst                                              ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; Rise       ; DelayDrv:inst18|rst                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; Rise       ; inst18|rst|clk                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; Rise       ; inst18|rst|clk                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_cella6|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_cella6|regout ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'Parallel2Serial4OneAD7265New:inst17|rd_bar'                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+---------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+---------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Fall       ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Fall       ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Fall       ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Fall       ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Fall       ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Fall       ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; inst17|rd_bar|regout                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; inst17|rd_bar|regout                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; inst17|reg_cs_bar[0]|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; inst17|reg_cs_bar[0]|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; inst17|reg_cs_bar[1]|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; inst17|reg_cs_bar[1]|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; inst17|reg_cs_bar[2]|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; inst17|reg_cs_bar[2]|datac                        ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'CLOCKPIN'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCKPIN ; Rise       ; CLOCKPIN|combout                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCKPIN ; Rise       ; CLOCKPIN|combout                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCKPIN ; Rise       ; inst4|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCKPIN ; Rise       ; inst4|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCKPIN ; Rise       ; inst4|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCKPIN ; Rise       ; inst4|altpll_component|pll|inclk[0] ;
; 17.417 ; 20.000       ; 2.583          ; Port Rate        ; CLOCKPIN ; Rise       ; CLOCKPIN                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------------------------------------------------+
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                        ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                        ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                        ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                        ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                        ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[0]                                        ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[0]                                        ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[10]                                       ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[10]                                       ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[11]                                       ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[11]                                       ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[1]                                        ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[1]                                        ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[2]                                        ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[2]                                        ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[3]                                        ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[3]                                        ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[4]                                        ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[4]                                        ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[5]                                        ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[5]                                        ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[6]                                        ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[6]                                        ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[7]                                        ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[7]                                        ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[8]                                        ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[8]                                        ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[9]                                        ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[9]                                        ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|enspi                                           ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|enspi                                           ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|enspiPrev                                       ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|enspiPrev                                       ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|mosi                                            ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                          ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                          ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|sclk                                            ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|sclk                                            ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|sel[0]                                          ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|sel[0]                                          ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|sel[1]                                          ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|sel[1]                                          ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                          ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                          ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                          ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                          ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[0] ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[2] ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[3] ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[4] ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[5] ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|cnter[0]|clk                                                                 ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|cnter[0]|clk                                                                 ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|cnter[1]|clk                                                                 ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|cnter[1]|clk                                                                 ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|cnter[2]|clk                                                                 ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|cnter[2]|clk                                                                 ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|dbreg[0]|clk                                                                 ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|dbreg[0]|clk                                                                 ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|dbreg[10]|clk                                                                ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|dbreg[10]|clk                                                                ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|dbreg[11]|clk                                                                ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|dbreg[11]|clk                                                                ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|dbreg[1]|clk                                                                 ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|dbreg[1]|clk                                                                 ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|dbreg[2]|clk                                                                 ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|dbreg[2]|clk                                                                 ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|dbreg[3]|clk                                                                 ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|dbreg[3]|clk                                                                 ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|dbreg[4]|clk                                                                 ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|dbreg[4]|clk                                                                 ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|dbreg[5]|clk                                                                 ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|dbreg[5]|clk                                                                 ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|dbreg[6]|clk                                                                 ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|dbreg[6]|clk                                                                 ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|dbreg[7]|clk                                                                 ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|dbreg[7]|clk                                                                 ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|dbreg[8]|clk                                                                 ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|dbreg[8]|clk                                                                 ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|dbreg[9]|clk                                                                 ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|dbreg[9]|clk                                                                 ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|enspiPrev|clk                                                                ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|enspiPrev|clk                                                                ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|enspi|clk                                                                    ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|enspi|clk                                                                    ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|mosi|clk                                                                     ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst17|mosi|clk                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+-----------------+------------+-------+-------+------------+-----------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------------+------------+-------+-------+------------+-----------------------------------+
; ADC_DB_PIN[*]   ; CLOCKPIN   ; 6.821 ; 6.821 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  ADC_DB_PIN[0]  ; CLOCKPIN   ; 6.821 ; 6.821 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  ADC_DB_PIN[1]  ; CLOCKPIN   ; 6.575 ; 6.575 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  ADC_DB_PIN[2]  ; CLOCKPIN   ; 6.577 ; 6.577 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  ADC_DB_PIN[3]  ; CLOCKPIN   ; 6.216 ; 6.216 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  ADC_DB_PIN[4]  ; CLOCKPIN   ; 6.218 ; 6.218 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  ADC_DB_PIN[5]  ; CLOCKPIN   ; 5.755 ; 5.755 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  ADC_DB_PIN[6]  ; CLOCKPIN   ; 5.760 ; 5.760 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  ADC_DB_PIN[7]  ; CLOCKPIN   ; 6.332 ; 6.332 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  ADC_DB_PIN[8]  ; CLOCKPIN   ; 6.456 ; 6.456 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  ADC_DB_PIN[9]  ; CLOCKPIN   ; 5.743 ; 5.743 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  ADC_DB_PIN[10] ; CLOCKPIN   ; 5.778 ; 5.778 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  ADC_DB_PIN[11] ; CLOCKPIN   ; 6.432 ; 6.432 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------------+------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+-----------------+------------+--------+--------+------------+-----------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------------+------------+--------+--------+------------+-----------------------------------+
; ADC_DB_PIN[*]   ; CLOCKPIN   ; -5.691 ; -5.691 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  ADC_DB_PIN[0]  ; CLOCKPIN   ; -6.769 ; -6.769 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  ADC_DB_PIN[1]  ; CLOCKPIN   ; -6.523 ; -6.523 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  ADC_DB_PIN[2]  ; CLOCKPIN   ; -6.525 ; -6.525 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  ADC_DB_PIN[3]  ; CLOCKPIN   ; -6.164 ; -6.164 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  ADC_DB_PIN[4]  ; CLOCKPIN   ; -6.166 ; -6.166 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  ADC_DB_PIN[5]  ; CLOCKPIN   ; -5.703 ; -5.703 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  ADC_DB_PIN[6]  ; CLOCKPIN   ; -5.708 ; -5.708 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  ADC_DB_PIN[7]  ; CLOCKPIN   ; -6.280 ; -6.280 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  ADC_DB_PIN[8]  ; CLOCKPIN   ; -6.404 ; -6.404 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  ADC_DB_PIN[9]  ; CLOCKPIN   ; -5.691 ; -5.691 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  ADC_DB_PIN[10] ; CLOCKPIN   ; -5.726 ; -5.726 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  ADC_DB_PIN[11] ; CLOCKPIN   ; -6.380 ; -6.380 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                     ;
+--------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+--------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; ADC_RD       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; 5.770  ;        ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ;
; AD_CS[*]     ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; 8.481  ;        ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ;
;  AD_CS[0]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; 8.481  ;        ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ;
;  AD_CS[1]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; 6.434  ;        ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ;
;  AD_CS[2]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; 6.433  ;        ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ;
;  AD_CS[3]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; 6.444  ;        ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ;
; ADC_RD       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ;        ; 5.770  ; Fall       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ;
; AD_CS[*]     ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; 11.738 ; 11.738 ; Fall       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ;
;  AD_CS[0]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; 11.738 ; 11.738 ; Fall       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ;
;  AD_CS[1]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; 9.692  ; 9.692  ; Fall       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ;
;  AD_CS[2]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; 9.188  ; 9.188  ; Fall       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ;
;  AD_CS[3]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; 8.562  ; 8.562  ; Fall       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ;
; LED_PIN      ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 8.857  ; 8.857  ; Rise       ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ;
; DSP_PWR_EN   ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; 5.042  ; 5.042  ; Rise       ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ;
; DSP_RST      ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; 5.320  ; 5.320  ; Rise       ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ;
; CPLD_SPI_CLK ; CLOCKPIN                                                                             ; 6.439  ; 6.439  ; Rise       ; inst4|altpll_component|pll|clk[0]                                                    ;
; CPLD_SPI_MO  ; CLOCKPIN                                                                             ; 6.211  ; 6.211  ; Rise       ; inst4|altpll_component|pll|clk[0]                                                    ;
; DSPCLKOUT    ; CLOCKPIN                                                                             ; 2.736  ;        ; Rise       ; inst4|altpll_component|pll|clk[0]                                                    ;
; DSPCLKOUT    ; CLOCKPIN                                                                             ;        ; 2.736  ; Fall       ; inst4|altpll_component|pll|clk[0]                                                    ;
+--------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                            ;
+--------------+--------------------------------------------------------------------------------------+--------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                           ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+--------------+--------------------------------------------------------------------------------------+--------+-------+------------+--------------------------------------------------------------------------------------+
; ADC_RD       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; 5.770  ;       ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ;
; AD_CS[*]     ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; 6.433  ;       ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ;
;  AD_CS[0]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; 8.481  ;       ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ;
;  AD_CS[1]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; 6.434  ;       ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ;
;  AD_CS[2]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; 6.433  ;       ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ;
;  AD_CS[3]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; 6.444  ;       ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ;
; ADC_RD       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ;        ; 5.770 ; Fall       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ;
; AD_CS[*]     ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; 8.562  ; 6.433 ; Fall       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ;
;  AD_CS[0]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; 10.911 ; 8.481 ; Fall       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ;
;  AD_CS[1]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; 9.692  ; 6.434 ; Fall       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ;
;  AD_CS[2]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; 9.188  ; 6.433 ; Fall       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ;
;  AD_CS[3]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; 8.562  ; 6.444 ; Fall       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ;
; LED_PIN      ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 8.857  ; 8.857 ; Rise       ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ;
; DSP_PWR_EN   ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; 5.042  ; 5.042 ; Rise       ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ;
; DSP_RST      ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; 5.320  ; 5.320 ; Rise       ; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ;
; CPLD_SPI_CLK ; CLOCKPIN                                                                             ; 6.439  ; 6.439 ; Rise       ; inst4|altpll_component|pll|clk[0]                                                    ;
; CPLD_SPI_MO  ; CLOCKPIN                                                                             ; 6.211  ; 6.211 ; Rise       ; inst4|altpll_component|pll|clk[0]                                                    ;
; DSPCLKOUT    ; CLOCKPIN                                                                             ; 2.736  ;       ; Rise       ; inst4|altpll_component|pll|clk[0]                                                    ;
; DSPCLKOUT    ; CLOCKPIN                                                                             ;        ; 2.736 ; Fall       ; inst4|altpll_component|pll|clk[0]                                                    ;
+--------------+--------------------------------------------------------------------------------------+--------+-------+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Propagation Delay                                               ;
+------------------+------------------+--------+----+----+--------+
; Input Port       ; Output Port      ; RR     ; RF ; FR ; FF     ;
+------------------+------------------+--------+----+----+--------+
; CPLD_EEPROM_MISO ; DSP_EEPROM_MISO  ; 11.617 ;    ;    ; 11.617 ;
; DSP_CONV_PIN     ; ADC_CONV         ; 8.791  ;    ;    ; 8.791  ;
; DSP_EEPROM_CS    ; CPLD_EEPROM_CS   ; 11.456 ;    ;    ; 11.456 ;
; DSP_EEPROM_MOSI  ; CPLD_EEPROM_MOSI ; 9.817  ;    ;    ; 9.817  ;
; DSP_EEPROM_SCK   ; CPLD_EEPROM_SCK  ; 9.728  ;    ;    ; 9.728  ;
+------------------+------------------+--------+----+----+--------+


+-----------------------------------------------------------------+
; Minimum Propagation Delay                                       ;
+------------------+------------------+--------+----+----+--------+
; Input Port       ; Output Port      ; RR     ; RF ; FR ; FF     ;
+------------------+------------------+--------+----+----+--------+
; CPLD_EEPROM_MISO ; DSP_EEPROM_MISO  ; 11.617 ;    ;    ; 11.617 ;
; DSP_CONV_PIN     ; ADC_CONV         ; 8.791  ;    ;    ; 8.791  ;
; DSP_EEPROM_CS    ; CPLD_EEPROM_CS   ; 11.456 ;    ;    ; 11.456 ;
; DSP_EEPROM_MOSI  ; CPLD_EEPROM_MOSI ; 9.817  ;    ;    ; 9.817  ;
; DSP_EEPROM_SCK   ; CPLD_EEPROM_SCK  ; 9.728  ;    ;    ; 9.728  ;
+------------------+------------------+--------+----+----+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 45       ; 0        ; 0        ; 0        ;
; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 13       ; 13       ; 0        ; 0        ;
; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 3        ; 3        ; 0        ; 0        ;
; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; 1        ; 1        ; 0        ; 0        ;
; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; 60       ; 0        ; 0        ; 0        ;
; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; inst4|altpll_component|pll|clk[0]                                                    ; 1        ; 1        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[0]                                                    ; inst4|altpll_component|pll|clk[0]                                                    ; 252      ; 0        ; 0        ; 0        ;
; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; inst4|altpll_component|pll|clk[0]                                                    ; 1        ; 1        ; 0        ; 0        ;
; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; 0        ; 0        ; 0        ; 5        ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 45       ; 0        ; 0        ; 0        ;
; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 13       ; 13       ; 0        ; 0        ;
; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] ; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; 3        ; 3        ; 0        ; 0        ;
; cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; 1        ; 1        ; 0        ; 0        ;
; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; 60       ; 0        ; 0        ; 0        ;
; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]  ; inst4|altpll_component|pll|clk[0]                                                    ; 1        ; 1        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[0]                                                    ; inst4|altpll_component|pll|clk[0]                                                    ; 252      ; 0        ; 0        ; 0        ;
; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; inst4|altpll_component|pll|clk[0]                                                    ; 1        ; 1        ; 0        ; 0        ;
; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                           ; 0        ; 0        ; 0        ; 5        ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Sep 27 00:13:12 2021
Info: Command: quartus_sta AD7864Drv -c AD7864Drv
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (335093): TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AD7864Drv.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCKPIN CLOCKPIN
    Info (332110): create_generated_clock -source {inst4|altpll_component|pll|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {inst4|altpll_component|pll|clk[0]} {inst4|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]
    Info (332105): create_clock -period 1.000 -name cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7]
    Info (332105): create_clock -period 1.000 -name cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1]
    Info (332105): create_clock -period 1.000 -name cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6]
    Info (332105): create_clock -period 1.000 -name Parallel2Serial4OneAD7265New:inst17|rd_bar Parallel2Serial4OneAD7265New:inst17|rd_bar
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "inst17|spi_cs~0|datac"
    Warning (332126): Node "inst17|spi_cs~0|combout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "inst17|cnter~5|combout"
    Warning (332126): Node "inst17|cnter~5|datac"
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.527
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.527        -9.645 cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] 
    Info (332119):    -1.493        -2.710 Parallel2Serial4OneAD7265New:inst17|rd_bar 
    Info (332119):    -1.449        -9.169 cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] 
    Info (332119):    -0.858        -1.237 inst4|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -3.289
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.289       -19.345 cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] 
    Info (332119):    -2.916        -2.916 cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] 
    Info (332119):     0.297         0.000 Parallel2Serial4OneAD7265New:inst17|rd_bar 
    Info (332119):     0.329         0.000 inst4|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.318
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.318       -21.088 cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] 
    Info (332119):    -1.318       -21.088 cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[7] 
    Info (332119):    -1.318        -2.636 cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[1] 
    Info (332119):    -1.318        -2.636 cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_adh:auto_generated|safe_q[6] 
    Info (332119):     0.500         0.000 Parallel2Serial4OneAD7265New:inst17|rd_bar 
    Info (332119):    10.000         0.000 CLOCKPIN 
    Info (332119):    19.015         0.000 inst4|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4553 megabytes
    Info: Processing ended: Mon Sep 27 00:13:13 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


