{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708139793921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708139793922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 21:16:33 2024 " "Processing started: Fri Feb 16 21:16:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708139793922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1708139793922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema3 -c Problema3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema3 -c Problema3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1708139793922 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1708139794491 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1708139794491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_regresivo6b_tb.sv 0 0 " "Found 0 design units, including 0 entities, in source file contador_regresivo6b_tb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708139806939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_regresivo4b_tb.sv 0 0 " "Found 0 design units, including 0 entities, in source file contador_regresivo4b_tb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708139806941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_regresivo2b_tb.sv 0 0 " "Found 0 design units, including 0 entities, in source file contador_regresivo2b_tb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708139806943 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "contador_regresivo.sv(7) " "Verilog HDL information at contador_regresivo.sv(7): always construct contains both blocking and non-blocking assignments" {  } { { "contador_regresivo.sv" "" { Text "C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/laboratorio_1/laboratorio_1/Problema3/contador_regresivo.sv" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1708139806945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_regresivo.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_regresivo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_regresivo " "Found entity 1: contador_regresivo" {  } { { "contador_regresivo.sv" "" { Text "C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/laboratorio_1/laboratorio_1/Problema3/contador_regresivo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708139806946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708139806946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_manual_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_manual_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_manual_tb " "Found entity 1: contador_manual_tb" {  } { { "contador_manual_tb.sv" "" { Text "C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/laboratorio_1/laboratorio_1/Problema3/contador_manual_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708139806948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708139806948 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contador_regresivo " "Elaborating entity \"contador_regresivo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1708139806978 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out contador_regresivo.sv(8) " "Verilog HDL Always Construct warning at contador_regresivo.sv(8): variable \"out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "contador_regresivo.sv" "" { Text "C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/laboratorio_1/laboratorio_1/Problema3/contador_regresivo.sv" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708139806979 "|contador_regresivo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num contador_regresivo.sv(29) " "Verilog HDL Always Construct warning at contador_regresivo.sv(29): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "contador_regresivo.sv" "" { Text "C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/laboratorio_1/laboratorio_1/Problema3/contador_regresivo.sv" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708139806980 "|contador_regresivo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out contador_regresivo.sv(32) " "Verilog HDL Always Construct warning at contador_regresivo.sv(32): variable \"out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "contador_regresivo.sv" "" { Text "C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/laboratorio_1/laboratorio_1/Problema3/contador_regresivo.sv" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708139806980 "|contador_regresivo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out contador_regresivo.sv(34) " "Verilog HDL Always Construct warning at contador_regresivo.sv(34): variable \"out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "contador_regresivo.sv" "" { Text "C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/laboratorio_1/laboratorio_1/Problema3/contador_regresivo.sv" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708139806980 "|contador_regresivo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 contador_regresivo.sv(34) " "Verilog HDL assignment warning at contador_regresivo.sv(34): truncated value with size 32 to match size of target (6)" {  } { { "contador_regresivo.sv" "" { Text "C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/laboratorio_1/laboratorio_1/Problema3/contador_regresivo.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708139806980 "|contador_regresivo"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out contador_regresivo.sv(7) " "Verilog HDL Always Construct warning at contador_regresivo.sv(7): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "contador_regresivo.sv" "" { Text "C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/laboratorio_1/laboratorio_1/Problema3/contador_regresivo.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708139806980 "|contador_regresivo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] contador_regresivo.sv(32) " "Inferred latch for \"out\[0\]\" at contador_regresivo.sv(32)" {  } { { "contador_regresivo.sv" "" { Text "C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/laboratorio_1/laboratorio_1/Problema3/contador_regresivo.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708139806981 "|contador_regresivo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] contador_regresivo.sv(32) " "Inferred latch for \"out\[1\]\" at contador_regresivo.sv(32)" {  } { { "contador_regresivo.sv" "" { Text "C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/laboratorio_1/laboratorio_1/Problema3/contador_regresivo.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708139806981 "|contador_regresivo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] contador_regresivo.sv(32) " "Inferred latch for \"out\[2\]\" at contador_regresivo.sv(32)" {  } { { "contador_regresivo.sv" "" { Text "C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/laboratorio_1/laboratorio_1/Problema3/contador_regresivo.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708139806981 "|contador_regresivo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] contador_regresivo.sv(32) " "Inferred latch for \"out\[3\]\" at contador_regresivo.sv(32)" {  } { { "contador_regresivo.sv" "" { Text "C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/laboratorio_1/laboratorio_1/Problema3/contador_regresivo.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708139806981 "|contador_regresivo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] contador_regresivo.sv(32) " "Inferred latch for \"out\[4\]\" at contador_regresivo.sv(32)" {  } { { "contador_regresivo.sv" "" { Text "C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/laboratorio_1/laboratorio_1/Problema3/contador_regresivo.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708139806981 "|contador_regresivo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] contador_regresivo.sv(32) " "Inferred latch for \"out\[5\]\" at contador_regresivo.sv(32)" {  } { { "contador_regresivo.sv" "" { Text "C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/laboratorio_1/laboratorio_1/Problema3/contador_regresivo.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708139806981 "|contador_regresivo"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/laboratorio_1/laboratorio_1/Problema3/Problema3.map.smsg " "Generated suppressed messages file C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/laboratorio_1/laboratorio_1/Problema3/Problema3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1708139807081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708139807092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 21:16:47 2024 " "Processing ended: Fri Feb 16 21:16:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708139807092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708139807092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708139807092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1708139807092 ""}
