<?xml version='1.0' encoding='UTF-8'?>
<avr-tools-device-file xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" schema-version="4.5" public="true" xsi:noNamespaceSchemaLocation="https://schemas.microchip.com/com/microchip/atdf/4.5/atdf.xsd">
  <!--
 Copyright (c) 2025 Microchip Technology Inc.

 SPDX-License-Identifier: Apache-2.0

 Licensed under the Apache License, Version 2.0 (the "License");
 you may not use this file except in compliance with the License.
 You may obtain a copy of the License at

 http://www.apache.org/licenses/LICENSE-2.0

 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS,
 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 See the License for the specific language governing permissions and
 limitations under the License.
-->
  <!--
CHPMKR VERSION: 2.21.1
-->
  <variants>
    <variant ordercode="PIC32CM6408PL10028-I/3LW" package="VQFN28 WF" pinout="QUAD28MVIO" speedmax="24000000" tempmin="-40" tempmax="85" vccmin="1.8" vccmax="5.5"/>
    <variant ordercode="PIC32CM6408PL10028-E/3LW" package="VQFN28 WF" pinout="QUAD28MVIO" speedmax="24000000" tempmin="-40" tempmax="125" vccmin="1.8" vccmax="5.5"/>
    <variant ordercode="PIC32CM6408PL10028-I/SS" package="SSOP28" pinout="DUAL28MVIO" speedmax="24000000" tempmin="-40" tempmax="85" vccmin="1.8" vccmax="5.5"/>
    <variant ordercode="PIC32CM6408PL10028-E/SS" package="SSOP28" pinout="DUAL28MVIO" speedmax="24000000" tempmin="-40" tempmax="125" vccmin="1.8" vccmax="5.5"/>
    <variant ordercode="PIC32CM6408PL10028-I/SP" package="SPDIP28" pinout="DUAL28MVIO" speedmax="24000000" tempmin="-40" tempmax="85" vccmin="1.8" vccmax="5.5"/>
    <variant ordercode="PIC32CM6408PL10028-E/SP" package="SPDIP28" pinout="DUAL28MVIO" speedmax="24000000" tempmin="-40" tempmax="125" vccmin="1.8" vccmax="5.5"/>
  </variants>
  <devices>
    <device name="PIC32CM6408PL10028" architecture="CORTEX-M0PLUS" family="PIC32CMPL" series="PIC32CMPL10">
      <address-spaces>
        <address-space id="base" name="base" start="0" size="0x100000000" endianness="little">
          <memory-segment name="BROM" start="0x00000000" size="0x8000" type="rom" rw="R" exec="true"/>
          <memory-segment name="FLASH" start="0x0C000000" size="0x10000" type="flash" pagesize="512" rw="RW" exec="true"/>
          <memory-segment name="BOOTCFG" start="0x0D000400" size="0x100" type="fuses" rw="R"/>
          <memory-segment name="SIGNATURE" start="0x0D000200" size="0x100" type="fuses" rw="R"/>
          <memory-segment name="HSRAM" start="0x20000000" size="0x2000" type="ram" rw="RW" exec="true"/>
          <memory-segment name="APBA" start="0x40000000" size="0x4000" type="io" rw="RW"/>
          <memory-segment name="APBB" start="0x41000000" size="0x10000" type="io" rw="RW"/>
          <memory-segment name="APBC" start="0x42000000" size="0x8000" type="io" rw="RW"/>
          <memory-segment name="IOBUS" start="0x50000000" size="0x200" type="io" rw="RW"/>
          <memory-segment name="PPB" start="0xE0000000" size="0x100000" type="io" rw="RW"/>
        </address-space>
        <address-space id="fuses" name="fuses" start="0x00000000" size="0x20000000" endianness="little"/>
      </address-spaces>
      <parameters>
        <param name="__CM0PLUS_REV" value="0x0001" caption="Cortex-M0+ Core Revision"/>
        <param name="__MPU_PRESENT" value="0" caption="MPU present or not"/>
        <param name="__NVIC_PRIO_BITS" value="2" caption="Number of Bits used for Priority Levels"/>
        <param name="__VTOR_PRESENT" value="1" caption="Vector Table Offset Register present or not"/>
        <param name="__Vendor_SysTickConfig" value="0" caption="Set to 1 if different SysTick Config is used"/>
      </parameters>
      <peripherals>
        <module name="AC" id="06254" name2="cmp_ctrl_arm_v1" version="v1">
          <instance name="AC">
            <register-group name="AC" name-in-module="AC" address-space="base" offset="0x42002000"/>
            <signals>
              <signal group="AC0N" index="0" function="B" pad="PA19"/>
              <signal group="AC0N" index="2" function="B" pad="PA23"/>
              <signal group="AC0P" index="0" function="B" pad="PA18"/>
              <signal group="AC0P" index="3" function="B" pad="PA22"/>
              <signal group="AC0P" index="5" function="B" pad="PA20"/>
              <signal group="AC0P" index="6" function="B" pad="PA21"/>
              <signal group="AC1N" index="0" function="B" pad="PA21"/>
              <signal group="AC1N" index="2" function="B" pad="PA23"/>
              <signal group="AC1P" index="0" function="B" pad="PA18"/>
              <signal group="AC1P" index="1" function="B" pad="PA19"/>
              <signal group="AC1P" index="2" function="B" pad="PA20"/>
              <signal group="AC1P" index="3" function="B" pad="PA22"/>
              <signal group="AC1P" index="5" function="B" pad="PA21"/>
              <signal group="CMP" index="0" function="H" pad="PA07"/>
              <signal group="CMP" index="1" function="H" pad="PA05"/>
            </signals>
            <parameters>
              <param name="NUM_CMP" value="2" caption="Number of comparators"/>
              <param name="PAIRS" value="1" caption="Number of pairs of comparators"/>
              <param name="INSTANCE_ID" value="72" caption="Instance index for AC"/>
            </parameters>
          </instance>
        </module>
        <module name="ADC" id="06272" name2="adc_12b_diff_ctrl_arm_v1" version="v1">
          <instance name="ADC0">
            <register-group name="ADC0" name-in-module="ADC" address-space="base" offset="0x42001C00"/>
            <signals>
              <signal group="AIN" index="2" function="B" pad="PA02"/>
              <signal group="AIN" index="3" function="B" pad="PA03"/>
              <signal group="AIN" index="4" function="B" pad="PA04"/>
              <signal group="AIN" index="5" function="B" pad="PA05"/>
              <signal group="AIN" index="6" function="B" pad="PA06"/>
              <signal group="AIN" index="7" function="B" pad="PA07"/>
              <signal group="AIN" index="17" function="B" pad="PA17"/>
              <signal group="AIN" index="18" function="B" pad="PA18"/>
              <signal group="AIN" index="19" function="B" pad="PA19"/>
              <signal group="AIN" index="20" function="B" pad="PA20"/>
              <signal group="AIN" index="21" function="B" pad="PA21"/>
              <signal group="AIN" index="22" function="B" pad="PA22"/>
              <signal group="AIN" index="23" function="B" pad="PA23"/>
              <signal group="AIN" index="24" function="B" pad="PA24"/>
              <signal group="AIN" index="25" function="B" pad="PA25"/>
              <signal group="AIN" index="31" function="B" pad="PA31"/>
              <signal group="VREFP" function="B" pad="PA23"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RESRDY" value="19" caption="Index of DMA RESRDY trigger"/>
              <param name="DMAC_ID_SAMPRDY" value="20" caption="Index of DMA SAMPRDY trigger"/>
              <param name="INSTANCE_ID" value="71" caption="Instance index for ADC0"/>
            </parameters>
          </instance>
        </module>
        <module name="CCL" id="05277" name2="cla_ccl_apb_v1" version="v1">
          <instance name="CCL">
            <register-group name="CCL" name-in-module="CCL" address-space="base" offset="0x42002400"/>
            <signals>
              <signal group="IN" index="0" function="H" pad="PA00"/>
              <signal group="IN" index="1" function="H" pad="PA01"/>
              <signal group="IN" index="2" function="H" pad="PA02"/>
              <signal group="IN" index="3" function="H" pad="PA08"/>
              <signal group="IN" index="4" function="H" pad="PA09"/>
              <signal group="IN" index="5" function="H" pad="PA10"/>
              <signal group="IN" index="7" function="H" pad="PA17"/>
              <signal group="IN" index="8" function="H" pad="PA18"/>
              <signal group="IN" index="9" function="H" pad="PA24"/>
              <signal group="IN" index="10" function="H" pad="PA25"/>
              <signal group="OUT" index="0" function="H" pad="PA03"/>
              <signal group="OUT" index="0" function="H" pad="PA06"/>
              <signal group="OUT" index="1" function="H" pad="PA11"/>
              <signal group="OUT" index="2" function="H" pad="PA19"/>
              <signal group="OUT" index="2" function="H" pad="PA22"/>
            </signals>
            <parameters>
              <param name="CCL_WPCTRL_KEY" value="0x43434C" caption="&quot;CCL&quot; in ASCII, key used to access Write Protection Register"/>
              <param name="GCLK_ID" value="12" caption="GCLK index for CCL"/>
              <param name="IO_NUM" value="12" caption="Numer of input pins"/>
              <param name="LUT_NUM" value="4" caption="Number of LUT in a CCL"/>
              <param name="SEQ_NUM" value="2" caption="Number of SEQ in a CCL"/>
              <param name="INSTANCE_ID" value="73" caption="Instance index for CCL"/>
            </parameters>
          </instance>
        </module>
        <module name="DMAC" id="04495" name2="dma_dmac_u2223_v2" version="v1">
          <instance name="DMAC">
            <register-group name="DMAC" name-in-module="DMAC" address-space="base" offset="0x41006000"/>
            <parameters>
              <param name="CH_BITS" value="1" caption="Number of bits to select channel"/>
              <param name="CH_NUM" value="2" caption="Number of channels"/>
              <param name="EVIN_NUM" value="2" caption="Number of input events"/>
              <param name="EVOUT_NUM" value="2" caption="Number of output events"/>
              <param name="LVL_BITS" value="2" caption="Number of bit to select level priority"/>
              <param name="LVL_NUM" value="4" caption="Enable priority level number"/>
              <param name="QOSCTRL_D_RESETVALUE" value="2" caption="QOS dmac ahb interface reset value"/>
              <param name="QOSCTRL_F_RESETVALUE" value="2" caption="QOS dmac fetch interface reset value"/>
              <param name="QOSCTRL_WRB_RESETVALUE" value="2" caption="QOS dmac write back interface reset value"/>
              <param name="SPLIT_IRQ_NUM" value="0" caption="Number of IRQ split out"/>
              <param name="TRIG_BITS" value="5" caption="Number of bits to select trigger source"/>
              <param name="TRIG_NUM" value="23" caption="Number of peripheral triggers"/>
              <param name="INSTANCE_ID" value="35" caption="Instance index for DMAC"/>
            </parameters>
          </instance>
        </module>
        <module name="DSU" id="06333" name2="icd_dsu_arm_v1" version="v1">
          <instance name="DSU">
            <register-group name="DSU" name-in-module="DSU" address-space="base" offset="0x41002000"/>
            <signals>
              <signal group="MSA" function="dsu_msa_alt" pad="PA21"/>
              <signal group="MSA" function="dsu_msa" pad="PA01"/>
              <signal group="SWCCSTAT" function="dsu_swccstat_alt" pad="PA21"/>
              <signal group="SWCCSTAT" function="dsu_swccstat" pad="PA01"/>
              <signal group="TDTI_DATA" index="0" function="TDTI_8W_ALT1" pad="PA01"/>
              <signal group="TDTI_DATA" index="0" function="TDTI_8W" pad="PA01"/>
              <signal group="TDTI_DATA" index="0" function="TDTI_4W_ALT3" pad="PA01"/>
              <signal group="TDTI_DATA" index="0" function="TDTI_4W_ALT2" pad="PA01"/>
              <signal group="TDTI_DATA" index="0" function="TDTI_4W_ALT1" pad="PA01"/>
              <signal group="TDTI_DATA" index="0" function="TDTI_4W" pad="PA01"/>
              <signal group="TDTI_DATA" index="0" function="TDTI_1W_ALT1" pad="PA21"/>
              <signal group="TDTI_DATA" index="0" function="TDTI_1W" pad="PA01"/>
              <signal group="TDTI_DATA" index="1" function="TDTI_8W_ALT1" pad="PA20"/>
              <signal group="TDTI_DATA" index="1" function="TDTI_8W" pad="PA09"/>
              <signal group="TDTI_DATA" index="1" function="TDTI_4W_ALT3" pad="PA20"/>
              <signal group="TDTI_DATA" index="1" function="TDTI_4W_ALT2" pad="PA23"/>
              <signal group="TDTI_DATA" index="1" function="TDTI_4W_ALT1" pad="PA20"/>
              <signal group="TDTI_DATA" index="1" function="TDTI_4W" pad="PA09"/>
              <signal group="TDTI_DATA" index="2" function="TDTI_8W_ALT1" pad="PA31"/>
              <signal group="TDTI_DATA" index="2" function="TDTI_8W" pad="PA10"/>
              <signal group="TDTI_DATA" index="2" function="TDTI_4W_ALT3" pad="PA31"/>
              <signal group="TDTI_DATA" index="2" function="TDTI_4W_ALT2" pad="PA22"/>
              <signal group="TDTI_DATA" index="2" function="TDTI_4W_ALT1" pad="PA31"/>
              <signal group="TDTI_DATA" index="2" function="TDTI_4W" pad="PA10"/>
              <signal group="TDTI_DATA" index="3" function="TDTI_8W_ALT1" pad="PA21"/>
              <signal group="TDTI_DATA" index="3" function="TDTI_8W" pad="PA11"/>
              <signal group="TDTI_DATA" index="3" function="TDTI_4W_ALT3" pad="PA23"/>
              <signal group="TDTI_DATA" index="3" function="TDTI_4W_ALT2" pad="PA21"/>
              <signal group="TDTI_DATA" index="3" function="TDTI_4W_ALT1" pad="PA21"/>
              <signal group="TDTI_DATA" index="3" function="TDTI_4W" pad="PA11"/>
              <signal group="TDTI_DATA" index="4" function="TDTI_8W_ALT1" pad="PA09"/>
              <signal group="TDTI_DATA" index="4" function="TDTI_8W" pad="PA04"/>
              <signal group="TDTI_DATA" index="5" function="TDTI_8W_ALT1" pad="PA10"/>
              <signal group="TDTI_DATA" index="5" function="TDTI_8W" pad="PA05"/>
              <signal group="TDTI_DATA" index="6" function="TDTI_8W_ALT1" pad="PA11"/>
              <signal group="TDTI_DATA" index="6" function="TDTI_8W" pad="PA06"/>
              <signal group="TDTI_DATA" index="7" function="TDTI_8W_ALT1" pad="PA23"/>
              <signal group="TDTI_DATA" index="7" function="TDTI_8W" pad="PA07"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_DCC0" value="21" caption="Index of DMA DCC0 trigger"/>
              <param name="DMAC_ID_DCC1" value="22" caption="Index of DMA DCC1 trigger"/>
              <param name="INSTANCE_ID" value="33" caption="Instance index for DSU"/>
            </parameters>
          </instance>
        </module>
        <module name="EIC" id="U2254" name2="U2254" version="v1">
          <instance name="EIC">
            <register-group name="EIC" name-in-module="EIC" address-space="base" offset="0x40002800"/>
            <signals>
              <signal group="EXTINT" index="0" function="A" pad="PA00"/>
              <signal group="EXTINT" index="1" function="A" pad="PA17"/>
              <signal group="EXTINT" index="2" function="A" pad="PA02"/>
              <signal group="EXTINT" index="2" function="A" pad="PA18"/>
              <signal group="EXTINT" index="3" function="A" pad="PA03"/>
              <signal group="EXTINT" index="3" function="A" pad="PA19"/>
              <signal group="EXTINT" index="4" function="A" pad="PA04"/>
              <signal group="EXTINT" index="4" function="A" pad="PA20"/>
              <signal group="EXTINT" index="5" function="A" pad="PA05"/>
              <signal group="EXTINT" index="5" function="A" pad="PA21"/>
              <signal group="EXTINT" index="6" function="A" pad="PA06"/>
              <signal group="EXTINT" index="6" function="A" pad="PA22"/>
              <signal group="EXTINT" index="7" function="A" pad="PA23"/>
              <signal group="EXTINT" index="8" function="A" pad="PA08"/>
              <signal group="EXTINT" index="8" function="A" pad="PA24"/>
              <signal group="EXTINT" index="9" function="A" pad="PA09"/>
              <signal group="EXTINT" index="9" function="A" pad="PA25"/>
              <signal group="EXTINT" index="10" function="A" pad="PA10"/>
              <signal group="EXTINT" index="11" function="A" pad="PA11"/>
              <signal group="EXTINT" index="15" function="A" pad="PA31"/>
              <signal group="NMI" function="A" pad="PA01"/>
              <signal group="NMI" function="A" pad="PA07"/>
              <signal group="NMI" function="A" pad="PA30"/>
            </signals>
            <parameters>
              <param name="EXTINT_NUM" value="16"/>
              <param name="GCLK_ID" value="0"/>
              <param name="NUMBER_OF_CONFIG_REGS" value="2"/>
              <param name="NUMBER_OF_INTERRUPTS" value="16"/>
              <param name="INSTANCE_ID" value="10" caption="Instance index for EIC"/>
            </parameters>
          </instance>
        </module>
        <module name="EVSYS" id="U2256" name2="U2256" version="v1">
          <instance name="EVSYS">
            <register-group name="EVSYS" name-in-module="EVSYS" address-space="base" offset="0x42000000"/>
            <parameters>
              <param name="CHANNELS" value="4" caption="Number of Channels"/>
              <param name="CHANNELS_BITS" value="2" caption="Number of bits to select Channel"/>
              <param name="CHANNELS_MSB" value="3" caption="Number of Channels - 1"/>
              <param name="EXTEVT_NUM" value="0" caption="Number of External Event Generators"/>
              <param name="GCLK_ID_0" value="1" caption="Index of Generic Clocks 0"/>
              <param name="GCLK_ID_1" value="2" caption="Index of Generic Clocks 1"/>
              <param name="GCLK_ID_2" value="3" caption="Index of Generic Clocks 2"/>
              <param name="GCLK_ID_3" value="4" caption="Index of Generic Clocks 3"/>
              <param name="GENERATORS" value="62" caption="Total Number of Event Generators"/>
              <param name="GENERATORS_BITS" value="6" caption="Number of bits to select Event Generator"/>
              <param name="USERS" value="23" caption="Total Number of Event Users"/>
              <param name="USERS_BITS" value="5" caption="Number of bits to select Event User"/>
              <param name="INSTANCE_ID" value="64" caption="Instance index for EVSYS"/>
            </parameters>
          </instance>
        </module>
        <module name="FUSES" id="06285" name2="pic32cm_pl10_fuses" version="v1">
          <instance name="FUSES">
            <register-group name="FUSES_BOOTCFG" name-in-module="FUSES_BOOTCFG" address-space="base" offset="0x0D000400"/>
            <register-group name="FUSES_SIGNATURE" name-in-module="FUSES_SIGNATURE" address-space="base" offset="0x0D000200"/>
          </instance>
        </module>
        <module name="GCLK" id="03588" name2="clk_gclk_u2122_v1" version="v1">
          <instance name="GCLK">
            <register-group name="GCLK" name-in-module="GCLK" address-space="base" offset="0x40001C00"/>
            <signals>
              <signal group="IO" index="0" function="I" pad="PA07"/>
              <signal group="IO" index="0" function="I" pad="PA23"/>
              <signal group="IO" index="0" function="I" pad="PA31"/>
              <signal group="IO" index="0" function="I" pad="PA03"/>
              <signal group="IO" index="1" function="I" pad="PA04"/>
              <signal group="IO" index="1" function="I" pad="PA08"/>
              <signal group="IO" index="1" function="I" pad="PA11"/>
              <signal group="IO" index="1" function="I" pad="PA22"/>
              <signal group="IO" index="1" function="I" pad="PA24"/>
              <signal group="IO" index="1" function="I" pad="PA00"/>
              <signal group="IO" index="2" function="I" pad="PA05"/>
              <signal group="IO" index="2" function="I" pad="PA09"/>
              <signal group="IO" index="2" function="I" pad="PA20"/>
              <signal group="IO" index="2" function="I" pad="PA25"/>
              <signal group="IO" index="2" function="I" pad="PA01"/>
              <signal group="IO" index="3" function="I" pad="PA02"/>
              <signal group="IO" index="3" function="I" pad="PA06"/>
              <signal group="IO" index="3" function="I" pad="PA10"/>
              <signal group="IO" index="3" function="I" pad="PA21"/>
            </signals>
            <parameters>
              <param name="GENDIV_BITS" value="16"/>
              <param name="GEN_BITS" value="2"/>
              <param name="GEN_NUM" value="4" caption="Number of Generic Clock Generators"/>
              <param name="GEN_NUM_MSB" value="3" caption="Number of Generic Clock Generators - 1"/>
              <param name="GEN_SOURCE_NUM_MSB" value="5" caption="Number of Generic Clock Sources - 1"/>
              <param name="NUM" value="13" caption="Number of Generic Clock Users"/>
              <param name="SOURCE_BITS" value="3"/>
              <param name="SOURCE_GCLKGEN1" value="2"/>
              <param name="SOURCE_GCLKIN" value="1"/>
              <param name="SOURCE_NUM" value="6" caption="Number of Generic Clock Sources"/>
              <param name="SOURCE_OSCHF" value="0"/>
              <param name="SOURCE_OSC32K" value="3"/>
              <param name="SOURCE_OSC600K_DIV4" value="5"/>
              <param name="SOURCE_XOSC" value="0"/>
              <param name="SOURCE_XOSC32K" value="4"/>
              <param name="INSTANCE_ID" value="7" caption="Instance index for GCLK"/>
            </parameters>
          </instance>
        </module>
        <module name="HMATRIXB" id="I7638" name2="I7638" version="2.b.3">
          <instance name="HMATRIXHS">
            <register-group name="HMATRIXHS" name-in-module="HMATRIXB" address-space="base" offset="0x4100A000"/>
            <parameters>
              <param name="INSTANCE_ID" value="37" caption="Instance index for HMATRIXHS"/>
            </parameters>
          </instance>
        </module>
        <module name="MCLK" id="U2234" name2="U2234" version="v1">
          <instance name="MCLK">
            <register-group name="MCLK" name-in-module="MCLK" address-space="base" offset="0x40000800"/>
            <parameters>
              <param name="CTRLA_MCSEL_GCLK" value="1"/>
              <param name="CTRLA_MCSEL_OSC8M" value="0"/>
              <param name="MCLK_CLK_APB_NUM" value="3"/>
              <param name="SYSTEM_CLOCK" value="4000000" caption="System Clock Frequency at Reset"/>
              <param name="INSTANCE_ID" value="2" caption="Instance index for MCLK"/>
            </parameters>
            <clock-groups>
              <clock-group name="AHB" grouporder="0">
                <clock name="APBA" bit="0"/>
                <clock name="APBB" bit="1"/>
                <clock name="APBC" bit="2"/>
                <clock name="DSU" bit="3"/>
                <clock name="HMATRIXHS" bit="4"/>
                <clock name="NVMCTRL" bit="5"/>
                <clock name="HSRAM" bit="6"/>
                <clock name="DMAC" bit="7"/>
                <clock name="PAC" bit="8"/>
                <clock name="BROM" bit="9"/>
              </clock-group>
            </clock-groups>
          </instance>
        </module>
        <module name="MTB" id="U2002" name2="U2002" version="1.a.0">
          <instance name="MTB">
            <register-group name="MTB" name-in-module="MTB" address-space="base" offset="0x41008000"/>
            <parameters>
              <param name="INSTANCE_ID" value="36" caption="Instance index for MTB"/>
            </parameters>
          </instance>
        </module>
        <module name="NVIC" id="SYSTEM_IP" version="1.0.0">
          <instance name="NVIC">
            <register-group name="NVIC" name-in-module="NVIC" address-space="base" offset="0xE000E100"/>
            <parameters>
              <param name="NUM_IRQ" value="15" caption="Number of interrupt requests"/>
              <param name="__NVIC_PRIO_BITS" value="2" caption="Number of NVIC interrupt priority bits"/>
            </parameters>
          </instance>
        </module>
        <module name="NVMCTRL" id="06228" name2="nvm_ctrl_arm_v1" version="v1">
          <instance name="NVMCTRL">
            <register-group name="NVMCTRL" name-in-module="NVMCTRL" address-space="base" offset="0x41004000"/>
            <parameters>
              <param name="FACTORY_WORD_IMPLEMENTED_MASK" value="0xC0000007FFFFFFFF"/>
              <param name="PMSB" value="3"/>
              <param name="PSZ_BITS" value="9"/>
              <param name="REGION_LOCK_NUM" value="16" caption="Number of regions that can be individually protected or unprotected"/>
              <param name="ROW_PAGES" value="4"/>
              <param name="USER_WORD_IMPLEMENTED_MASK" value="0xC01FFFFFFFFFFFFF"/>
              <param name="FLASH_SIZE" value="65536"/>
              <param name="PAGE_SIZE" value="512"/>
              <param name="PAGES" value="128"/>
              <param name="PAGES_PR_REGION" value="8"/>
              <param name="INSTANCE_ID" value="34" caption="Instance index for NVMCTRL"/>
            </parameters>
          </instance>
        </module>
        <module name="OSC32KCTRL" id="06251" name2="osc_32kctrl_arm_v1" version="v1">
          <instance name="OSC32KCTRL">
            <register-group name="OSC32KCTRL" name-in-module="OSC32KCTRL" address-space="base" offset="0x40001400"/>
            <signals>
              <signal group="XIN32" function="XIN32" pad="PA24"/>
              <signal group="XOUT32" function="XOUT32" pad="PA25"/>
            </signals>
            <parameters>
              <param name="HAS_XOSC32K" value="1" caption="OSC32K module includes external 32KHz"/>
              <param name="OSC32K_CALIB_MSB" value="5" caption="Bits for internal OSC32kHz Calibration"/>
              <param name="INSTANCE_ID" value="5" caption="Instance index for OSC32KCTRL"/>
            </parameters>
          </instance>
        </module>
        <module name="OSCCTRL" id="06250" name2="osc_ctrl_arm_v1" version="v1">
          <instance name="OSCCTRL">
            <register-group name="OSCCTRL" name-in-module="OSCCTRL" address-space="base" offset="0x40001000"/>
            <parameters>
              <param name="INSTANCE_ID" value="4" caption="Instance index for OSCCTRL"/>
            </parameters>
          </instance>
        </module>
        <module name="PAC" id="U2120" name2="U2120" version="v1">
          <instance name="PAC">
            <register-group name="PAC" name-in-module="PAC" address-space="base" offset="0x40000000"/>
            <parameters>
              <param name="HPB_NUM" value="3" caption="Number of bridges AHB/APB"/>
              <param name="INTFLAG_NUM" value="4" caption="Number of intflag registers"/>
              <param name="INSTANCE_ID" value="0" caption="Instance index for PAC"/>
            </parameters>
          </instance>
        </module>
        <module name="PM" id="06258" name2="pwr_pm_arm_v1" version="v1">
          <instance name="PM">
            <register-group name="PM" name-in-module="PM" address-space="base" offset="0x40000400"/>
            <parameters>
              <param name="INSTANCE_ID" value="1" caption="Instance index for PM"/>
            </parameters>
          </instance>
        </module>
        <module name="PORT" id="U2210" name2="U2210" version="v1">
          <instance name="PORT">
            <register-group name="PORT" name-in-module="PORT" address-space="base" offset="0x41000000"/>
            <register-group name="PORT_IOBUS" name-in-module="PORT" address-space="base" offset="0x50000000"/>
            <signals>
              <signal group="P" index="0" function="default" pad="PA00"/>
              <signal group="P" index="1" function="default" pad="PA01"/>
              <signal group="P" index="2" function="default" pad="PA02"/>
              <signal group="P" index="3" function="default" pad="PA03"/>
              <signal group="P" index="4" function="default" pad="PA04"/>
              <signal group="P" index="5" function="default" pad="PA05"/>
              <signal group="P" index="6" function="default" pad="PA06"/>
              <signal group="P" index="7" function="default" pad="PA07"/>
              <signal group="P" index="8" function="default" pad="PA08"/>
              <signal group="P" index="9" function="default" pad="PA09"/>
              <signal group="P" index="10" function="default" pad="PA10"/>
              <signal group="P" index="11" function="default" pad="PA11"/>
              <signal group="P" index="17" function="default" pad="PA17"/>
              <signal group="P" index="18" function="default" pad="PA18"/>
              <signal group="P" index="19" function="default" pad="PA19"/>
              <signal group="P" index="20" function="default" pad="PA20"/>
              <signal group="P" index="21" function="default" pad="PA21"/>
              <signal group="P" index="22" function="default" pad="PA22"/>
              <signal group="P" index="23" function="default" pad="PA23"/>
              <signal group="P" index="24" function="default" pad="PA24"/>
              <signal group="P" index="25" function="default" pad="PA25"/>
              <signal group="P" index="30" function="default" pad="PA30"/>
              <signal group="P" index="31" function="default" pad="PA31"/>
            </signals>
            <parameters>
              <param name="BITS" value="56"/>
              <param name="DIR_DEFAULT_VAL" value="0x00000000 0x00000000"/>
              <param name="DIR_IMPLEMENTED" value="0xBFFFFFFF 0x00FFFFFF"/>
              <param name="DRVSTR" value="0" caption="DRVSTR supported?"/>
              <param name="DRVSTR_DEFAULT_VAL" value="0x00000000 0x00000000"/>
              <param name="DRVSTR_IMPLEMENTED" value="0x00000000 0x00000000"/>
              <param name="EVENT_IMPLEMENTED" value="0xFFFFFFFF 0x00FFFFFF"/>
              <param name="EV_NUM" value="4"/>
              <param name="GROUPS" value="1"/>
              <param name="INEN_DEFAULT_VAL" value="0x00000000 0x00000000"/>
              <param name="INEN_IMPLEMENTED" value="0xFFFFFFFF 0x00FFFFFF"/>
              <param name="ODRAIN" value="0" caption="ODRAIN supported?"/>
              <param name="ODRAIN_DEFAULT_VAL" value="0x00000000 0x00000000"/>
              <param name="ODRAIN_IMPLEMENTED" value="0x00000000 0x00000000"/>
              <param name="OUT_DEFAULT_VAL" value="0x00000000 0x00000000"/>
              <param name="OUT_IMPLEMENTED" value="0xBFFFFFFF 0x00FFFFFF"/>
              <param name="PIN_IMPLEMENTED" value="0xFFFFFFFF 0x00FFFFFF"/>
              <param name="PMUXBIT0_DEFAULT_VAL" value="0x00000000 0x00000000"/>
              <param name="PMUXBIT0_IMPLEMENTED" value="0xBFFFEFFF 0x000FFF0F"/>
              <param name="PMUXBIT1_DEFAULT_VAL" value="0x80000000 0x00000000"/>
              <param name="PMUXBIT1_IMPLEMENTED" value="0xBFFFFFFF 0x0000FF0F"/>
              <param name="PMUXBIT2_DEFAULT_VAL" value="0x80000000 0x00000000"/>
              <param name="PMUXBIT2_IMPLEMENTED" value="0xBFFFEFFF 0x003FFF0F"/>
              <param name="PMUXBIT3_DEFAULT_VAL" value="0x00000000 0x00000000"/>
              <param name="PMUXBIT3_IMPLEMENTED" value="0xBFFF0FFF 0x0000FF00"/>
              <param name="PMUXEN_DEFAULT_VAL" value="0x80000000 0x00000000"/>
              <param name="PMUXEN_IMPLEMENTED" value="0xFFFFFFFF 0x00FFFFFF"/>
              <param name="PULLEN_DEFAULT_VAL" value="0x00000000 0x00000000"/>
              <param name="PULLEN_IMPLEMENTED" value="0xFFFFFFFF 0x00FFFFFF"/>
              <param name="SLEWLIM" value="1" caption="SLEWLIM supported?"/>
              <param name="SLEWLIM_DEFAULT_VAL" value="0x00000000 0x00000000"/>
              <param name="SLEWLIM_IMPLEMENTED" value="0xBFFFFFFF 0x00FFFFFF"/>
              <param name="INSTANCE_ID" value="32" caption="Instance index for PORT"/>
            </parameters>
          </instance>
        </module>
        <module name="PTC" id="06273" name2="afe_ptc_ctrl_arm_v1" version="1.a.0">
          <instance name="PTC">
            <signals>
              <signal group="PAD" index="2" function="P" pad="PA02"/>
              <signal group="PAD" index="3" function="P" pad="PA03"/>
              <signal group="PAD" index="4" function="P" pad="PA04"/>
              <signal group="PAD" index="5" function="P" pad="PA05"/>
              <signal group="PAD" index="6" function="P" pad="PA06"/>
              <signal group="PAD" index="7" function="P" pad="PA07"/>
              <signal group="PAD" index="17" function="P" pad="PA17"/>
              <signal group="PAD" index="18" function="P" pad="PA18"/>
              <signal group="PAD" index="19" function="P" pad="PA19"/>
              <signal group="PAD" index="20" function="P" pad="PA20"/>
              <signal group="PAD" index="21" function="P" pad="PA21"/>
              <signal group="PAD" index="22" function="P" pad="PA22"/>
              <signal group="PAD" index="23" function="P" pad="PA23"/>
              <signal group="PAD" index="24" function="P" pad="PA24"/>
              <signal group="PAD" index="25" function="P" pad="PA25"/>
              <signal group="PAD" index="31" function="P" pad="PA31"/>
              <signal group="PTC_EXTCINT" function="B" pad="PA21"/>
              <signal group="PTC_EXTCINT" index="1" function="B" pad="PA22"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="74" caption="Instance index for PTC"/>
            </parameters>
          </instance>
        </module>
        <module name="RSTC" id="06259" name2="rst_ctrl_arm_v1" version="v1">
          <instance name="RSTC">
            <register-group name="RSTC" name-in-module="RSTC" address-space="base" offset="0x40000C00"/>
            <parameters>
              <param name="INSTANCE_ID" value="3" caption="Instance index for RSTC"/>
            </parameters>
          </instance>
        </module>
        <module name="RTC" id="U2250" name2="U2250" version="v1">
          <instance name="RTC">
            <register-group name="RTC" name-in-module="RTC" address-space="base" offset="0x40002400"/>
            <parameters>
              <param name="ALARM_NUM" value="1" caption="Number of Alarms"/>
              <param name="COMP16_NUM" value="2" caption="Number of 16-bit Comparators"/>
              <param name="COMP32_NUM" value="1" caption="Number of 32-bit Comparators"/>
              <param name="GPR_NUM" value="0" caption="Number of General-Purpose Registers"/>
              <param name="PER_NUM" value="8" caption="Number of Periodic Intervals"/>
              <param name="INSTANCE_ID" value="9" caption="Instance index for RTC"/>
            </parameters>
          </instance>
        </module>
        <module name="SERCOM" id="U2201" name2="U2201" version="v1">
          <instance name="SERCOM0">
            <register-group name="SERCOM0" name-in-module="SERCOM" address-space="base" offset="0x42000400"/>
            <signals>
              <signal group="PAD" index="0" function="D" pad="PA10"/>
              <signal group="PAD" index="0" function="C" pad="PA00"/>
              <signal group="PAD" index="0" function="C" pad="PA04"/>
              <signal group="PAD" index="1" function="D" pad="PA11"/>
              <signal group="PAD" index="1" function="C" pad="PA01"/>
              <signal group="PAD" index="1" function="C" pad="PA05"/>
              <signal group="PAD" index="2" function="D" pad="PA08"/>
              <signal group="PAD" index="2" function="D" pad="PA31"/>
              <signal group="PAD" index="2" function="C" pad="PA02"/>
              <signal group="PAD" index="2" function="C" pad="PA06"/>
              <signal group="PAD" index="3" function="D" pad="PA09"/>
              <signal group="PAD" index="3" function="C" pad="PA03"/>
              <signal group="PAD" index="3" function="C" pad="PA07"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="1" caption="Index of DMA RX trigger"/>
              <param name="DMAC_ID_TX" value="2" caption="Index of DMA TX trigger"/>
              <param name="GCLK_ID_CORE" value="6"/>
              <param name="GCLK_ID_SLOW" value="5"/>
              <param name="INT_MSB" value="6"/>
              <param name="PMSB" value="3"/>
              <param name="INSTANCE_ID" value="65" caption="Instance index for SERCOM0"/>
            </parameters>
          </instance>
          <instance name="SERCOM1">
            <register-group name="SERCOM1" name-in-module="SERCOM" address-space="base" offset="0x42000800"/>
            <signals>
              <signal group="PAD" index="0" function="D" pad="PA00"/>
              <signal group="PAD" index="0" function="C" pad="PA10"/>
              <signal group="PAD" index="0" function="C" pad="PA20"/>
              <signal group="PAD" index="0" function="C" pad="PA31"/>
              <signal group="PAD" index="1" function="D" pad="PA01"/>
              <signal group="PAD" index="1" function="C" pad="PA11"/>
              <signal group="PAD" index="2" function="D" pad="PA02"/>
              <signal group="PAD" index="2" function="D" pad="PA24"/>
              <signal group="PAD" index="2" function="C" pad="PA08"/>
              <signal group="PAD" index="2" function="C" pad="PA22"/>
              <signal group="PAD" index="3" function="D" pad="PA03"/>
              <signal group="PAD" index="3" function="D" pad="PA25"/>
              <signal group="PAD" index="3" function="C" pad="PA09"/>
              <signal group="PAD" index="3" function="C" pad="PA23"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RX" value="3" caption="Index of DMA RX trigger"/>
              <param name="DMAC_ID_TX" value="4" caption="Index of DMA TX trigger"/>
              <param name="GCLK_ID_CORE" value="8"/>
              <param name="GCLK_ID_SLOW" value="7"/>
              <param name="INT_MSB" value="6"/>
              <param name="PMSB" value="3"/>
              <param name="INSTANCE_ID" value="66" caption="Instance index for SERCOM1"/>
            </parameters>
          </instance>
        </module>
        <module name="SUPC" id="06257" name2="pwr_supc_340k_arm_v1" version="v1">
          <instance name="SUPC">
            <register-group name="SUPC" name-in-module="SUPC" address-space="base" offset="0x40001800"/>
            <parameters>
              <param name="INSTANCE_ID" value="6" caption="Instance index for SUPC"/>
            </parameters>
          </instance>
        </module>
        <module name="SYSCTRL" id="06261" name2="cfg_sysctrl_arm_v1" version="v1-rc12">
          <instance name="SYSCTRL">
            <register-group name="SYSCTRL" name-in-module="SYSCTRL" address-space="base" offset="0x42002C00"/>
            <signals>
              <signal group="ATWI" function="ATWI_ALT3" pad="PA21"/>
              <signal group="ATWI" function="ATWI_ALT2" pad="PA23"/>
              <signal group="ATWI" function="ATWI_ALT1" pad="PA22"/>
              <signal group="ATWO" function="ATWO_ALT3" pad="PA23"/>
              <signal group="ATWO" function="ATWO_ALT2" pad="PA22"/>
              <signal group="ATWO" function="ATWO_ALT1" pad="PA21"/>
              <signal group="DTWROUTE" index="0" function="DTW0_ALT4" pad="PA04"/>
              <signal group="DTWROUTE" index="0" function="DTW0_ALT3" pad="PA08"/>
              <signal group="DTWROUTE" index="0" function="DTW0_ALT2" pad="PA30"/>
              <signal group="DTWROUTE" index="0" function="DTW0_ALT1" pad="PA20"/>
              <signal group="DTWROUTE" index="1" function="DTW1_ALT4" pad="PA05"/>
              <signal group="DTWROUTE" index="1" function="DTW1_ALT3" pad="PA09"/>
              <signal group="DTWROUTE" index="1" function="DTW1_ALT2" pad="PA31"/>
              <signal group="DTWROUTE" index="1" function="DTW1_ALT1" pad="PA21"/>
              <signal group="DTWROUTE" index="2" function="DTW2_ALT4" pad="PA06"/>
              <signal group="DTWROUTE" index="2" function="DTW2_ALT3" pad="PA10"/>
              <signal group="DTWROUTE" index="2" function="DTW2_ALT2" pad="PA00"/>
              <signal group="DTWROUTE" index="2" function="DTW2_ALT1" pad="PA22"/>
              <signal group="DTWROUTE" index="3" function="DTW3_ALT4" pad="PA07"/>
              <signal group="DTWROUTE" index="3" function="DTW3_ALT3" pad="PA11"/>
              <signal group="DTWROUTE" index="3" function="DTW3_ALT2" pad="PA01"/>
              <signal group="DTWROUTE" index="3" function="DTW3_ALT1" pad="PA23"/>
              <signal group="ICELL0" function="ICELL0_ALT1" pad="PA20"/>
              <signal group="ICELL1" index="1" function="ICELL1_ALT1" pad="PA21"/>
              <signal group="PULLDIS" function="PULLDIS" pad="PA30"/>
              <signal group="TBUF" function="TBUF_ALT" pad="PA21"/>
              <signal group="TBUF" function="TBUF" pad="PA22"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="75" caption="Instance index for SYSCTRL"/>
            </parameters>
          </instance>
        </module>
        <module name="SysTick" id="SYSTEM_IP" version="1.0.0">
          <instance name="SysTick">
            <register-group name="SysTick" name-in-module="SysTick" address-space="base" offset="0xE000E010"/>
          </instance>
        </module>
        <module name="SystemControl" id="SYSTEM_IP" version="1.0.0">
          <instance name="SystemControl">
            <register-group name="SystemControl" name-in-module="SystemControl" address-space="base" offset="0xE000E000"/>
            <parameters>
              <param name="__VTOR_PRESENT" value="1" caption="Vector Table Offset Register present"/>
            </parameters>
          </instance>
        </module>
        <module name="TC" id="03609" name2="tmr_tc_u2249_v3" version="v1">
          <instance name="TC0">
            <register-group name="TC0" name-in-module="TC" address-space="base" offset="0x42000C00"/>
            <signals>
              <signal group="WO" index="0" function="E" pad="PA00"/>
              <signal group="WO" index="0" function="E" pad="PA10"/>
              <signal group="WO" index="1" function="E" pad="PA01"/>
              <signal group="WO" index="1" function="E" pad="PA11"/>
            </signals>
            <parameters>
              <param name="CC_NUM" value="2"/>
              <param name="DMAC_ID_MC_0" value="6" caption="Indexes of DMA Match/Compare triggers 0"/>
              <param name="DMAC_ID_MC_1" value="7" caption="Indexes of DMA Match/Compare triggers 1"/>
              <param name="DMAC_ID_OVF" value="5" caption="Indexes of DMA Overflow trigger"/>
              <param name="EXT" value="0" caption="Coding of implemented extended features (keep 0 value)"/>
              <param name="GCLK_ID" value="9" caption="Index of Generic Clock"/>
              <param name="MASTER_SLAVE_MODE" value="1" caption="TC type 0 : NA, 1 : Master, 2 : Slave"/>
              <param name="OW_NUM" value="2" caption="Number of Output Waveforms"/>
              <param name="INSTANCE_ID" value="67" caption="Instance index for TC0"/>
            </parameters>
          </instance>
          <instance name="TC1">
            <register-group name="TC1" name-in-module="TC" address-space="base" offset="0x42001000"/>
            <signals>
              <signal group="WO" index="0" function="E" pad="PA02"/>
              <signal group="WO" index="0" function="E" pad="PA08"/>
              <signal group="WO" index="1" function="E" pad="PA03"/>
              <signal group="WO" index="1" function="E" pad="PA09"/>
            </signals>
            <parameters>
              <param name="CC_NUM" value="2"/>
              <param name="DMAC_ID_MC_0" value="9" caption="Indexes of DMA Match/Compare triggers 0"/>
              <param name="DMAC_ID_MC_1" value="10" caption="Indexes of DMA Match/Compare triggers 1"/>
              <param name="DMAC_ID_OVF" value="8" caption="Indexes of DMA Overflow trigger"/>
              <param name="EXT" value="0" caption="Coding of implemented extended features (keep 0 value)"/>
              <param name="GCLK_ID" value="9" caption="Index of Generic Clock"/>
              <param name="MASTER_SLAVE_MODE" value="2" caption="TC type 0 : NA, 1 : Master, 2 : Slave"/>
              <param name="OW_NUM" value="2" caption="Number of Output Waveforms"/>
              <param name="INSTANCE_ID" value="68" caption="Instance index for TC1"/>
            </parameters>
          </instance>
          <instance name="TC2">
            <register-group name="TC2" name-in-module="TC" address-space="base" offset="0x42001400"/>
            <signals>
              <signal group="WO" index="0" function="E" pad="PA20"/>
              <signal group="WO" index="1" function="E" pad="PA21"/>
            </signals>
            <parameters>
              <param name="CC_NUM" value="2"/>
              <param name="DMAC_ID_MC_0" value="12" caption="Indexes of DMA Match/Compare triggers 0"/>
              <param name="DMAC_ID_MC_1" value="13" caption="Indexes of DMA Match/Compare triggers 1"/>
              <param name="DMAC_ID_OVF" value="11" caption="Indexes of DMA Overflow trigger"/>
              <param name="EXT" value="0" caption="Coding of implemented extended features (keep 0 value)"/>
              <param name="GCLK_ID" value="10" caption="Index of Generic Clock"/>
              <param name="MASTER_SLAVE_MODE" value="0" caption="TC type 0 : NA, 1 : Master, 2 : Slave"/>
              <param name="OW_NUM" value="2" caption="Number of Output Waveforms"/>
              <param name="INSTANCE_ID" value="69" caption="Instance index for TC2"/>
            </parameters>
          </instance>
        </module>
        <module name="TCC" id="03610" name2="tmr_tcc_u2213_v4" version="v1">
          <instance name="TCC0">
            <register-group name="TCC0" name-in-module="TCC" address-space="base" offset="0x42001800"/>
            <signals>
              <signal group="WO" index="0" function="F" pad="PA00"/>
              <signal group="WO" index="0" function="F" pad="PA08"/>
              <signal group="WO" index="0" function="F" pad="PA24"/>
              <signal group="WO" index="1" function="F" pad="PA01"/>
              <signal group="WO" index="1" function="F" pad="PA09"/>
              <signal group="WO" index="1" function="F" pad="PA17"/>
              <signal group="WO" index="1" function="F" pad="PA25"/>
              <signal group="WO" index="2" function="F" pad="PA02"/>
              <signal group="WO" index="2" function="F" pad="PA10"/>
              <signal group="WO" index="2" function="F" pad="PA18"/>
              <signal group="WO" index="3" function="F" pad="PA03"/>
              <signal group="WO" index="3" function="F" pad="PA11"/>
              <signal group="WO" index="3" function="F" pad="PA19"/>
            </signals>
            <parameters>
              <param name="CC_NUM" value="4" caption="Number of Compare/Capture units"/>
              <param name="DITHERING" value="0" caption="Dithering feature implemented"/>
              <param name="DMAC_ID_MC_0" value="15" caption="Indexes of DMA Match/Compare triggers 0"/>
              <param name="DMAC_ID_MC_1" value="16" caption="Indexes of DMA Match/Compare triggers 1"/>
              <param name="DMAC_ID_MC_2" value="17" caption="Indexes of DMA Match/Compare triggers 2"/>
              <param name="DMAC_ID_MC_3" value="18" caption="Indexes of DMA Match/Compare triggers 3"/>
              <param name="DMAC_ID_OVF" value="14" caption="DMA overflow/underflow/retrigger trigger"/>
              <param name="DTI" value="0" caption="Dead-Time-Insertion feature implemented"/>
              <param name="GCLK_ID" value="11" caption="Index of Generic Clock"/>
              <param name="MASTER_SLAVE_MODE" value="0" caption="TCC type 0 : NA, 1 : Master, 2 : Slave"/>
              <param name="OTMX" value="1" caption="Output Matrix feature implemented"/>
              <param name="OW_NUM" value="4" caption="Number of Output Waveforms"/>
              <param name="PG" value="1" caption="Pattern Generation feature implemented"/>
              <param name="SIZE" value="16"/>
              <param name="SWAP" value="0" caption="DTI outputs swap feature implemented"/>
              <param name="INSTANCE_ID" value="70" caption="Instance index for TCC0"/>
            </parameters>
          </instance>
        </module>
        <module name="WDT" id="U2251" name2="U2251" version="v1">
          <instance name="WDT">
            <register-group name="WDT" name-in-module="WDT" address-space="base" offset="0x40002000"/>
            <parameters>
              <param name="INSTANCE_ID" value="8" caption="Instance index for WDT"/>
            </parameters>
          </instance>
        </module>
      </peripherals>
      <interrupts>
        <interrupt name="Reset" index="-15" caption="Reset Vector, invoked on Power up and warm reset"/>
        <interrupt name="NonMaskableInt" index="-14" caption="Non maskable Interrupt, cannot be stopped or preempted"/>
        <interrupt name="HardFault" index="-13" caption="Hard Fault, all classes of Fault"/>
        <interrupt name="SVCall" index="-5" caption="System Service Call via SVC instruction"/>
        <interrupt name="PendSV" index="-2" caption="Pendable request for system service"/>
        <interrupt name="SysTick" index="-1" caption="System Tick Timer"/>
        <interrupt name="SYSTEM" index="0" module-instance="MCLK OSCCTRL OSC32KCTRL PAC SUPC"/>
        <interrupt name="WDT" index="1" module-instance="WDT"/>
        <interrupt name="RTC" index="2" module-instance="RTC"/>
        <interrupt name="EIC" index="3" module-instance="EIC"/>
        <interrupt name="NVMCTRL" index="4" module-instance="NVMCTRL"/>
        <interrupt name="DMAC" index="5" module-instance="DMAC"/>
        <interrupt name="EVSYS" index="6" module-instance="EVSYS"/>
        <interrupt name="SERCOM0" index="7" module-instance="SERCOM0"/>
        <interrupt name="SERCOM1" index="8" module-instance="SERCOM1"/>
        <interrupt name="TC0" index="9" module-instance="TC0"/>
        <interrupt name="TC1" index="10" module-instance="TC1"/>
        <interrupt name="TC2" index="11" module-instance="TC2"/>
        <interrupt name="TCC0" index="12" module-instance="TCC0"/>
        <interrupt name="ADC0" index="13" module-instance="ADC0"/>
        <interrupt name="AC" index="14" module-instance="AC"/>
      </interrupts>
      <events>
        <generators>
          <generator name="OSC32KCTRL_CLKFAIL" index="1" module-instance="OSC32KCTRL"/>
          <generator name="SUPC_MVIO" index="2" module-instance="SUPC"/>
          <generator name="SUPC_VLM" index="3" module-instance="SUPC"/>
          <generator name="RTC_CMP_0" index="4" module-instance="RTC"/>
          <generator name="RTC_CMP_1" index="5" module-instance="RTC"/>
          <generator name="RTC_OVF" index="6" module-instance="RTC"/>
          <generator name="RTC_PER_0" index="7" module-instance="RTC"/>
          <generator name="RTC_PER_1" index="8" module-instance="RTC"/>
          <generator name="RTC_PER_2" index="9" module-instance="RTC"/>
          <generator name="RTC_PER_3" index="10" module-instance="RTC"/>
          <generator name="RTC_PER_4" index="11" module-instance="RTC"/>
          <generator name="RTC_PER_5" index="12" module-instance="RTC"/>
          <generator name="RTC_PER_6" index="13" module-instance="RTC"/>
          <generator name="RTC_PER_7" index="14" module-instance="RTC"/>
          <generator name="EIC_EXTINT_0" index="15" module-instance="EIC"/>
          <generator name="EIC_EXTINT_1" index="16" module-instance="EIC"/>
          <generator name="EIC_EXTINT_2" index="17" module-instance="EIC"/>
          <generator name="EIC_EXTINT_3" index="18" module-instance="EIC"/>
          <generator name="EIC_EXTINT_4" index="19" module-instance="EIC"/>
          <generator name="EIC_EXTINT_5" index="20" module-instance="EIC"/>
          <generator name="EIC_EXTINT_6" index="21" module-instance="EIC"/>
          <generator name="EIC_EXTINT_7" index="22" module-instance="EIC"/>
          <generator name="EIC_EXTINT_8" index="23" module-instance="EIC"/>
          <generator name="EIC_EXTINT_9" index="24" module-instance="EIC"/>
          <generator name="EIC_EXTINT_10" index="25" module-instance="EIC"/>
          <generator name="EIC_EXTINT_11" index="26" module-instance="EIC"/>
          <generator name="EIC_EXTINT_12" index="27" module-instance="EIC"/>
          <generator name="EIC_EXTINT_13" index="28" module-instance="EIC"/>
          <generator name="EIC_EXTINT_14" index="29" module-instance="EIC"/>
          <generator name="EIC_EXTINT_15" index="30" module-instance="EIC"/>
          <generator name="DMAC_CH_0" index="31" module-instance="DMAC"/>
          <generator name="DMAC_CH_1" index="32" module-instance="DMAC"/>
          <generator name="TC0_OVF" index="33" module-instance="TC0"/>
          <generator name="TC0_MC_0" index="34" module-instance="TC0"/>
          <generator name="TC0_MC_1" index="35" module-instance="TC0"/>
          <generator name="TC1_OVF" index="36" module-instance="TC1"/>
          <generator name="TC1_MC_0" index="37" module-instance="TC1"/>
          <generator name="TC1_MC_1" index="38" module-instance="TC1"/>
          <generator name="TC2_OVF" index="39" module-instance="TC2"/>
          <generator name="TC2_MC_0" index="40" module-instance="TC2"/>
          <generator name="TC2_MC_1" index="41" module-instance="TC2"/>
          <generator name="TCC0_OVF" index="42" module-instance="TCC0"/>
          <generator name="TCC0_TRG" index="43" module-instance="TCC0"/>
          <generator name="TCC0_CNT" index="44" module-instance="TCC0"/>
          <generator name="TCC0_MC_0" index="45" module-instance="TCC0"/>
          <generator name="TCC0_MC_1" index="46" module-instance="TCC0"/>
          <generator name="TCC0_MC_2" index="47" module-instance="TCC0"/>
          <generator name="TCC0_MC_3" index="48" module-instance="TCC0"/>
          <generator name="ADC0_RESRDY" index="49" module-instance="ADC0"/>
          <generator name="ADC0_SAMPRDY" index="50" module-instance="ADC0"/>
          <generator name="ADC0_WCMP" index="51" module-instance="ADC0"/>
          <generator name="AC_COMP_0" index="52" module-instance="AC"/>
          <generator name="AC_COMP_1" index="53" module-instance="AC"/>
          <generator name="AC_WIN_0" index="54" module-instance="AC"/>
          <generator name="CCL_LUTOUT_0" index="55" module-instance="CCL"/>
          <generator name="CCL_LUTOUT_1" index="56" module-instance="CCL"/>
          <generator name="CCL_LUTOUT_2" index="57" module-instance="CCL"/>
          <generator name="CCL_LUTOUT_3" index="58" module-instance="CCL"/>
          <generator name="SYSCTRL_OSCTEST" index="59" module-instance="SYSCTRL"/>
          <generator name="PAC_ACCERR" index="60" module-instance="PAC"/>
          <generator name="DSU_SWCCSTAT" index="61" module-instance="DSU"/>
          <generator name="DSU_COMP" index="62" module-instance="DSU"/>
        </generators>
        <users>
          <user name="PORT_EV_0" index="0" module-instance="PORT"/>
          <user name="PORT_EV_1" index="1" module-instance="PORT"/>
          <user name="PORT_EV_2" index="2" module-instance="PORT"/>
          <user name="PORT_EV_3" index="3" module-instance="PORT"/>
          <user name="DMAC_CH_0" index="4" module-instance="DMAC"/>
          <user name="DMAC_CH_1" index="5" module-instance="DMAC"/>
          <user name="TC0_EVU" index="6" module-instance="TC0"/>
          <user name="TC1_EVU" index="7" module-instance="TC1"/>
          <user name="TC2_EVU" index="8" module-instance="TC2"/>
          <user name="TCC0_EV_0" index="9" module-instance="TCC0"/>
          <user name="TCC0_EV_1" index="10" module-instance="TCC0"/>
          <user name="TCC0_MC_0" index="11" module-instance="TCC0"/>
          <user name="TCC0_MC_1" index="12" module-instance="TCC0"/>
          <user name="TCC0_MC_2" index="13" module-instance="TCC0"/>
          <user name="TCC0_MC_3" index="14" module-instance="TCC0"/>
          <user name="ADC0_START" index="15" module-instance="ADC0"/>
          <user name="CCL_LUTIN_0" index="16" module-instance="CCL"/>
          <user name="CCL_LUTIN_1" index="17" module-instance="CCL"/>
          <user name="CCL_LUTIN_2" index="18" module-instance="CCL"/>
          <user name="CCL_LUTIN_3" index="19" module-instance="CCL"/>
          <user name="MTB_START" index="20" module-instance="MTB"/>
          <user name="MTB_STOP" index="21" module-instance="MTB"/>
          <user name="SYSCTRL_OSCTEST" index="22" module-instance="SYSCTRL"/>
        </users>
      </events>
      <interfaces>
        <interface name="SWD" type="swd"/>
      </interfaces>
      <property-groups>
        <property-group name="SIGNATURES">
          <property name="DSU_DID" value="0x0BA00053"/>
        </property-group>
      </property-groups>
    </device>
  </devices>
  <modules>
    <module name="AC" id="06254" name2="cmp_ctrl_arm_v1" version="v1" caption="Analog Comparator">
      <register-group name="COMP" size="0x10">
        <register name="COMPCTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Comparator # Comparator Control A">
          <bitfield name="ENABLE" caption="Comparator Enable" mask="0x2"/>
          <bitfield name="OUT" caption="Output Enable" mask="0x4"/>
          <bitfield name="HYSTEN" caption="Hysteresis Enable" mask="0x8"/>
          <bitfield name="INTSEL" caption="Interrupt Selection" mask="0x30" values="AC_COMPCTRLA__INTSEL"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40"/>
          <bitfield name="MUXNEG" caption="Negative Input Selection" mask="0x700" values="AC_COMPCTRLA__MUXNEG"/>
          <bitfield name="MUXPOS" caption="Positive Input Selection" mask="0x7000" values="AC_COMPCTRLA__MUXPOS"/>
        </register>
        <register name="COMPCTRLB" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Comparator # Comparator Control B">
          <bitfield name="REFSEL" caption="Reference Selection" mask="0x3" values="AC_COMPCTRLB__REFSEL"/>
        </register>
        <register name="COMPSCALER" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Comparator # Comparator Scaler">
          <bitfield name="VALUE" caption="Scaled Reference Voltage" mask="0xFF"/>
        </register>
      </register-group>
      <register-group name="AC" caption="Analog Comparator">
        <register name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Global Enable" mask="0x2"/>
        </register>
        <register name="CTRLB" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Control B">
          <bitfield name="INTREF" caption="Internal Reference Selection" mask="0x3" values="AC_CTRLB__INTREF"/>
        </register>
        <register name="WINCTRL" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="Window Control">
          <bitfield name="WEN0" caption="Window 0 Enable" mask="0x1"/>
          <bitfield name="WINTSEL0" caption="Window 0 Interrupt Selection" mask="0x6" values="AC_WINCTRL__WINTSELx"/>
        </register>
        <register name="EVCTRL" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="Event Control">
          <bitfield name="COMPEO0" caption="Comparator 0 Event Output Enable" mask="0x1"/>
          <bitfield name="COMPEO1" caption="Comparator 1 Event Output Enable" mask="0x2"/>
          <bitfield name="WINEO0" caption="Window 0 Event Output Enable" mask="0x10"/>
        </register>
        <register name="INTENCLR" offset="0x24" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="COMP0" caption="Comparator 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="COMP1" caption="Comparator 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="WIN0" caption="Window 0 Interrupt Enable" mask="0x10"/>
        </register>
        <register name="INTENSET" offset="0x28" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="COMP0" caption="Comparator 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="COMP1" caption="Comparator 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="WIN0" caption="Window 0 Interrupt Enable" mask="0x10"/>
        </register>
        <register name="INTFLAG" offset="0x2C" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="COMP0" caption="Comparator 0 Interrupt Flag" mask="0x1"/>
          <bitfield name="COMP1" caption="Comparator 1 Interrupt Flag" mask="0x2"/>
          <bitfield name="WIN0" caption="Window 0 Interrupt Flag" mask="0x10"/>
        </register>
        <register name="INTFLAGSET" offset="0x30" rw="RW" size="4" atomic-op="clear:INTFLAGSET" initval="0x00000000" caption="Interrupt Flag Set">
          <bitfield name="COMP0" caption="Comparator 0 Interrupt Flag" mask="0x1"/>
          <bitfield name="COMP1" caption="Comparator 1 Interrupt Flag" mask="0x2"/>
          <bitfield name="WIN0" caption="Window 0 Interrupt Flag" mask="0x10"/>
        </register>
        <register name="STATUS" offset="0x34" rw="R" size="4" initval="0x00000000" caption="Status">
          <bitfield name="COMPSTATE0" caption="Comparator 0 State" mask="0x1"/>
          <bitfield name="COMPSTATE1" caption="Comparator 1 State" mask="0x2"/>
          <bitfield name="WINSTATE0" caption="Window 0 State" mask="0x30" values="AC_STATUS__WINSTATEx"/>
        </register>
        <register-group name="COMP" name-in-module="COMP" offset="0x40" size="0x10" count="2"/>
        <register name="WPCTRL" offset="0x80" rw="RW" size="4" initval="0x00000000" caption="Write Protection Control">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1"/>
          <bitfield name="WPLCK" caption="Write Protection Lock" mask="0x2"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="AC_WPCTRL__WPKEY"/>
        </register>
      </register-group>
      <value-group name="AC_COMPCTRLA__INTSEL">
        <value name="TOGGLE" caption="Interrupt on comparator n output toggle" value="0x0"/>
        <value name="RISING" caption="Interrupt on comparator n output rising edge" value="0x1"/>
        <value name="FALLING" caption="Interrupt on comparator n output falling edge" value="0x2"/>
      </value-group>
      <value-group name="AC_COMPCTRLA__MUXNEG">
        <value name="AINN0" caption="Negative pin 0" value="0"/>
        <value name="AINN1" caption="Negative pin 1" value="1"/>
        <value name="AINN2" caption="Negative pin 2" value="2"/>
        <value name="VREFSCALE" caption="Voltage Reference Scaler" value="7"/>
      </value-group>
      <value-group name="AC_COMPCTRLA__MUXPOS">
        <value name="AINP0" caption="Positive pin 0" value="0"/>
        <value name="AINP1" caption="Positive pin 1" value="1"/>
        <value name="AINP2" caption="Positive pin 2" value="2"/>
        <value name="AINP3" caption="Positive pin 3" value="3"/>
        <value name="AINP5" caption="Positive pin 5" value="5"/>
        <value name="AINP6" caption="Positive pin 6" value="6"/>
        <value name="VDDIO2DIV10" caption="VDDIO2 Div10" value="7"/>
      </value-group>
      <value-group name="AC_COMPCTRLB__REFSEL">
        <value name="VDD" caption="VDD" value="0x0"/>
        <value name="INTVREF" caption="Internal reference voltage, as defined by the Internal Reference Selection bit field in the Control B register (CTRLB.INTREF)" value="0x1"/>
        <value name="EXTVREF" caption="External reference pin" value="0x2"/>
      </value-group>
      <value-group name="AC_CTRLB__INTREF">
        <value name="1V024" caption="Internal 1.024V reference" value="0x0"/>
        <value name="2V048" caption="Internal 2.048V reference" value="0x1"/>
        <value name="4V096" caption="Internal 4.096V reference" value="0x2"/>
        <value name="2V500" caption="Internal 2.500V reference" value="0x3"/>
      </value-group>
      <value-group name="AC_WINCTRL__WINTSELx">
        <value name="ABOVE" caption="Interrupt when the signal goes above the window" value="0x0"/>
        <value name="INSIDE" caption="Interrupt when the signal goes inside the window" value="0x1"/>
        <value name="BELOW" caption="Interrupt when the signal goes below the window" value="0x2"/>
        <value name="OUTSIDE" caption="Interrupt when the signal goes outside the window" value="0x3"/>
      </value-group>
      <value-group name="AC_STATUS__WINSTATEx">
        <value name="ABOVE" caption="The input signal is above window n" value="0x0"/>
        <value name="INSIDE" caption="The input signal is inside window n" value="0x1"/>
        <value name="BELOW" caption="The input signal is below window n" value="0x2"/>
      </value-group>
      <value-group name="AC_WPCTRL__WPKEY">
        <value name="KEY" caption="Allow writes to the WPCTRL register" value="0x414320"/>
      </value-group>
    </module>
    <module name="ADC" id="06272" name2="adc_12b_diff_ctrl_arm_v1" version="v1" caption="Analog-to-Digital Converter">
      <register-group name="ADC" caption="Analog-to-Digital Converter">
        <register name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="ADC Enable" mask="0x2"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40"/>
          <bitfield name="ONDEMAND" caption="On Demand" mask="0x80"/>
        </register>
        <register name="CTRLB" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Control B">
          <bitfield name="PRESCALER" caption="Prescaler" mask="0x1F" values="ADC_CTRLB__PRESCALER"/>
          <bitfield name="TIMEBASE" caption="Timebase" mask="0x1F00"/>
        </register>
        <register name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Control C">
          <bitfield name="REFSEL" caption="Reference Selection" mask="0x7" values="ADC_CTRLC__REFSEL"/>
        </register>
        <register name="CTRLD" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="Control D">
          <bitfield name="SAMPNUM" caption="Sample Accumulation Number Select" mask="0xF" values="ADC_CTRLD__SAMPNUM"/>
          <bitfield name="RESOLUTION" caption="ADC Resolution" mask="0x300" values="ADC_CTRLD__RESOLUTION"/>
          <bitfield name="SCALING" caption="Result Scaling" mask="0xC00" values="ADC_CTRLD__SCALING"/>
          <bitfield name="FREERUN" caption="Free-Running" mask="0x1000"/>
          <bitfield name="CHOPPING" caption="Sign Chopping" mask="0x2000"/>
          <bitfield name="FILTER" caption="Low-Pass Filter" mask="0x4000"/>
          <bitfield name="VPD" caption="Voltage Pump Disable" mask="0x10000"/>
        </register>
        <register name="CTRLE" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Control E">
          <bitfield name="SAMPLEN" caption="Sample Length" mask="0xFF"/>
        </register>
        <register name="WINCTRL" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="Window Control">
          <bitfield name="WINMODE" caption="Window Comparator Mode" mask="0x7" values="ADC_WINCTRL__WINMODE"/>
          <bitfield name="WINSRC" caption="Window Mode Source" mask="0x8" values="ADC_WINCTRL__WINSRC"/>
        </register>
        <register name="WINLT" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="Window Low Threshold">
          <bitfield name="WINLT" caption="Window Low Threshold" mask="0xFFFF"/>
        </register>
        <register name="WINHT" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Window High Threshold">
          <bitfield name="WINHT" caption="Window High Threshold" mask="0xFFFF"/>
        </register>
        <register name="INPUTCTRL" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="Input Multiplexer Control">
          <bitfield name="MUXNEG" caption="Negative Input Multiplexer" mask="0x7F" values="ADC_INPUTCTRL__MUXNEG"/>
          <bitfield name="MUXPOS" caption="Positive Input Multiplexer" mask="0x7F00" values="ADC_INPUTCTRL__MUXPOS"/>
        </register>
        <register name="EVCTRL" offset="0x2C" rw="RW" size="4" initval="0x00000000" caption="Event Control">
          <bitfield name="STARTEI" caption="Conversion Start Event Input Enable" mask="0x1"/>
          <bitfield name="STARTINV" caption="Conversion Start Event Input Invert" mask="0x10"/>
          <bitfield name="RESRDYEO" caption="Result Ready Event Output Enable" mask="0x100"/>
          <bitfield name="SAMPRDYEO" caption="Sample Ready Event Output Enable" mask="0x200"/>
          <bitfield name="WCMPEO" caption="Window Comparator Event Output Enable" mask="0x400"/>
        </register>
        <register name="INTENCLR" offset="0x30" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="RESRDY" caption="Result Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="SAMPRDY" caption="Sample Ready Interrupt Enable" mask="0x2"/>
          <bitfield name="WCMP" caption="Window Comparator Interrupt Enable" mask="0x4"/>
          <bitfield name="RESOVR" caption="Result Overwrite Interrupt Enable" mask="0x8"/>
          <bitfield name="SAMPOVR" caption="Sample Overwrite Interrupt Enable" mask="0x10"/>
          <bitfield name="TRIGOVR" caption="Trigger Overrun Interrupt Enable" mask="0x20"/>
        </register>
        <register name="INTENSET" offset="0x34" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="RESRDY" caption="Result Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="SAMPRDY" caption="Sample Ready Interrupt Enable" mask="0x2"/>
          <bitfield name="WCMP" caption="Window Comparator Interrupt Enable" mask="0x4"/>
          <bitfield name="RESOVR" caption="Result Overwrite Interrupt Enable" mask="0x8"/>
          <bitfield name="SAMPOVR" caption="Sample Overwrite Interrupt Enable" mask="0x10"/>
          <bitfield name="TRIGOVR" caption="Trigger Overrun Interrupt Enable" mask="0x20"/>
        </register>
        <register name="INTFLAG" offset="0x38" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="RESRDY" caption="Result Ready Interrupt Flag" mask="0x1"/>
          <bitfield name="SAMPRDY" caption="Sample Ready Interrupt Flag" mask="0x2"/>
          <bitfield name="WCMP" caption="Window Comparator Interrupt Flag" mask="0x4"/>
          <bitfield name="RESOVR" caption="Result Overwrite Interrupt Flag" mask="0x8"/>
          <bitfield name="SAMPOVR" caption="Sample Overwrite Interrupt Flag" mask="0x10"/>
          <bitfield name="TRIGOVR" caption="Trigger Overrun Interrupt Flag" mask="0x20"/>
        </register>
        <register name="INTFLAGSET" offset="0x3C" rw="RW" size="4" atomic-op="clear:INTFLAGSET" initval="0x00000000" caption="Interrupt Flag Set">
          <bitfield name="RESRDY" caption="Result Ready Interrupt Flag" mask="0x1"/>
          <bitfield name="SAMPRDY" caption="Sample Ready Interrupt Flag" mask="0x2"/>
          <bitfield name="WCMP" caption="Window Comparator Interrupt Flag" mask="0x4"/>
          <bitfield name="RESOVR" caption="Result Overwrite Interrupt Flag" mask="0x8"/>
          <bitfield name="SAMPOVR" caption="Sample Overwrite Interrupt Flag" mask="0x10"/>
          <bitfield name="TRIGOVR" caption="Trigger Overrun Interrupt Flag" mask="0x20"/>
        </register>
        <register name="STATUS" offset="0x40" rw="R" size="4" initval="0x00000000" caption="Status">
          <bitfield name="ADCBUSY" caption="ADC Busy" mask="0x1"/>
        </register>
        <register name="COMMAND" offset="0x48" rw="RW" size="4" initval="0x00000000" caption="Command">
          <bitfield name="START" caption="Start Conversion" mask="0x7" values="ADC_COMMAND__START"/>
          <bitfield name="MODE" caption="Mode" mask="0x70" values="ADC_COMMAND__MODE"/>
          <bitfield name="DIFF" caption="Differential Mode" mask="0x80"/>
        </register>
        <register name="RESULT" offset="0x50" rw="RW" size="4" initval="0x00000000" caption="Result">
          <bitfield name="RESULT" caption="ADC Result" mask="0xFFFFFFFF"/>
        </register>
        <register name="SAMPLE" offset="0x54" rw="RW" size="4" initval="0x00000000" caption="Sample">
          <bitfield name="SAMPLE" caption="ADC Sample" mask="0xFFFF"/>
        </register>
        <register name="DBGCTRL" offset="0x6C" rw="RW" size="4" initval="0x00000000" caption="Debug Control">
          <bitfield name="DBGRUN" caption="Debug Run" mask="0x1"/>
        </register>
        <register name="WPCTRL" offset="0x7C" rw="RW" size="4" initval="0x00000000" caption="Write Protection Control">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1"/>
          <bitfield name="WPLCK" caption="Write Protection Lock" mask="0x2"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="ADC_WPCTRL__WPKEY"/>
        </register>
      </register-group>
      <value-group name="ADC_CTRLB__PRESCALER">
        <value name="DIV2" caption="APB clock divided by 2" value="0x00"/>
        <value name="DIV3" caption="APB clock divided by 3" value="0x01"/>
        <value name="DIV4" caption="APB clock divided by 4" value="0x02"/>
        <value name="DIV5" caption="APB clock divided by 5" value="0x03"/>
        <value name="DIV6" caption="APB clock divided by 6" value="0x04"/>
        <value name="DIV7" caption="APB clock divided by 7" value="0x05"/>
        <value name="DIV8" caption="APB clock divided by 8" value="0x06"/>
        <value name="DIV9" caption="APB clock divided by 9" value="0x07"/>
        <value name="DIV10" caption="APB clock divided by 10" value="0x08"/>
        <value name="DIV11" caption="APB clock divided by 11" value="0x09"/>
        <value name="DIV12" caption="APB clock divided by 12" value="0x0A"/>
        <value name="DIV13" caption="APB clock divided by 13" value="0x0B"/>
        <value name="DIV14" caption="APB clock divided by 14" value="0x0C"/>
        <value name="DIV15" caption="APB clock divided by 15" value="0x0D"/>
        <value name="DIV16" caption="APB clock divided by 16" value="0x0E"/>
        <value name="DIV17" caption="APB clock divided by 17" value="0x0F"/>
        <value name="DIV18" caption="APB clock divided by 18" value="0x10"/>
        <value name="DIV19" caption="APB clock divided by 19" value="0x11"/>
        <value name="DIV20" caption="APB clock divided by 20" value="0x12"/>
        <value name="DIV21" caption="APB clock divided by 21" value="0x13"/>
        <value name="DIV22" caption="APB clock divided by 22" value="0x14"/>
        <value name="DIV23" caption="APB clock divided by 23" value="0x15"/>
        <value name="DIV24" caption="APB clock divided by 24" value="0x16"/>
        <value name="DIV25" caption="APB clock divided by 25" value="0x17"/>
        <value name="DIV26" caption="APB clock divided by 26" value="0x18"/>
        <value name="DIV27" caption="APB clock divided by 27" value="0x19"/>
        <value name="DIV28" caption="APB clock divided by 28" value="0x1A"/>
        <value name="DIV29" caption="APB clock divided by 29" value="0x1B"/>
        <value name="DIV30" caption="APB clock divided by 30" value="0x1C"/>
        <value name="DIV31" caption="APB clock divided by 31" value="0x1D"/>
        <value name="DIV32" caption="APB clock divided by 32" value="0x1E"/>
      </value-group>
      <value-group name="ADC_CTRLC__REFSEL">
        <value name="VDD" caption="VDD" value="0x0"/>
        <value name="EXTVREF" caption="External pin used as reference" value="0x2"/>
        <value name="1V024" caption="Internal reference 1.024V" value="0x4"/>
        <value name="2V048" caption="Internal reference 2.048V" value="0x5"/>
        <value name="4V096" caption="Internal reference 4.096V" value="0x6"/>
        <value name="2V500" caption="Internal reference 2.500V" value="0x7"/>
      </value-group>
      <value-group name="ADC_CTRLD__SAMPNUM">
        <value name="NONE" caption="No accumulation, single sample per conversion result" value="0x0"/>
        <value name="ACC2" caption="2 samples accumulated" value="0x1"/>
        <value name="ACC4" caption="4 samples accumulated" value="0x2"/>
        <value name="ACC8" caption="8 samples accumulated" value="0x3"/>
        <value name="ACC16" caption="16 samples accumulated" value="0x4"/>
        <value name="ACC32" caption="32 samples accumulated" value="0x5"/>
        <value name="ACC64" caption="64 samples accumulated" value="0x6"/>
        <value name="ACC128" caption="128 samples accumulated" value="0x7"/>
        <value name="ACC256" caption="256 samples accumulated" value="0x8"/>
        <value name="ACC512" caption="512 samples accumulated" value="0x9"/>
        <value name="ACC1024" caption="1024 samples accumulated" value="0xA"/>
      </value-group>
      <value-group name="ADC_CTRLD__RESOLUTION">
        <value name="12BIT" caption="12-bit ADC Result" value="0x0"/>
        <value name="13BIT" caption="13-bit ADC Result" value="0x1"/>
        <value name="10BIT" caption="10-bit ADC Result" value="0x2"/>
        <value name="8BIT" caption="8-bit ADC Result" value="0x3"/>
      </value-group>
      <value-group name="ADC_CTRLD__SCALING">
        <value name="NORMAL" caption="The ADC output of the sample or accumulated result is right adjusted" value="0x0"/>
        <value name="LEFTADJ" caption="The ADC output is left adjusted" value="0x1"/>
        <value name="AVERAGE" caption="The accumulated ADC result is averaged and right adjusted" value="0x2"/>
      </value-group>
      <value-group name="ADC_WINCTRL__WINMODE">
        <value name="NONE" caption="No Window Comparison" value="0x0"/>
        <value name="BELOW" caption="OUTPUT 'less than' WINLT" value="0x1"/>
        <value name="ABOVE" caption="OUTPUT 'greater than' WINHT" value="0x2"/>
        <value name="INSIDE" caption="WINLT 'less than' OUTPUT 'less than' WINHT" value="0x3"/>
        <value name="OUTSIDE" caption="OUTPUT 'less than' WINLT or OUTPUT 'greater than'WINHT" value="0x4"/>
      </value-group>
      <value-group name="ADC_WINCTRL__WINSRC">
        <value name="RESULT" caption="Use RESULT[15:0] as Window Comparator source" value="0x0"/>
        <value name="SAMPLE" caption="Use SAMPLE[15:0] as Window Comparator source" value="0x1"/>
      </value-group>
      <value-group name="ADC_INPUTCTRL__MUXNEG">
        <value name="AIN2" caption="ADC AIN2 Pin" value="0x2"/>
        <value name="AIN3" caption="ADC AIN3 Pin" value="0x3"/>
        <value name="AIN4" caption="ADC AIN4 Pin" value="0x4"/>
        <value name="AIN5" caption="ADC AIN5 Pin" value="0x5"/>
        <value name="AIN6" caption="ADC AIN6 Pin" value="0x6"/>
        <value name="AIN7" caption="ADC AIN7 Pin" value="0x7"/>
        <value name="AIN16" caption="ADC AIN16 Pin" value="0x10"/>
        <value name="AIN17" caption="ADC AIN17 Pin" value="0x11"/>
        <value name="AIN18" caption="ADC AIN18 Pin" value="0x12"/>
        <value name="AIN19" caption="ADC AIN19 Pin" value="0x13"/>
        <value name="AIN20" caption="ADC AIN20 Pin" value="0x14"/>
        <value name="AIN21" caption="ADC AIN21 Pin" value="0x15"/>
        <value name="AIN22" caption="ADC AIN22 Pin" value="0x16"/>
        <value name="AIN23" caption="ADC AIN23 Pin" value="0x17"/>
        <value name="AIN24" caption="ADC AIN24 Pin" value="0x18"/>
        <value name="AIN25" caption="ADC AIN25 Pin" value="0x19"/>
        <value name="AIN26" caption="ADC AIN26 Pin" value="0x1A"/>
        <value name="AIN27" caption="ADC AIN27 Pin" value="0x1B"/>
        <value name="AIN28" caption="ADC AIN28 Pin" value="0x1C"/>
        <value name="AIN29" caption="ADC AIN29 Pin" value="0x1D"/>
        <value name="AIN31" caption="ADC AIN31 Pin" value="0x1F"/>
        <value name="AIN40" caption="ADC AIN40 Pin" value="0x28"/>
        <value name="AIN41" caption="ADC AIN41 Pin" value="0x29"/>
        <value name="AIN42" caption="ADC AIN42 Pin" value="0x2A"/>
        <value name="AIN43" caption="ADC AIN43 Pin" value="0x2B"/>
        <value name="AIN44" caption="ADC AIN44 Pin" value="0x2C"/>
        <value name="AIN45" caption="ADC AIN45 Pin" value="0x2D"/>
        <value name="AIN46" caption="ADC AIN46 Pin" value="0x2E"/>
        <value name="AIN47" caption="ADC AIN47 Pin" value="0x2F"/>
        <value name="GND" caption="Analog Ground" value="0x60"/>
        <value name="VREFP" caption="Positive Reference" value="0x61"/>
      </value-group>
      <value-group name="ADC_INPUTCTRL__MUXPOS">
        <value name="AIN2" caption="ADC AIN2 Pin" value="0x2"/>
        <value name="AIN3" caption="ADC AIN3 Pin" value="0x3"/>
        <value name="AIN4" caption="ADC AIN4 Pin" value="0x4"/>
        <value name="AIN5" caption="ADC AIN5 Pin" value="0x5"/>
        <value name="AIN6" caption="ADC AIN6 Pin" value="0x6"/>
        <value name="AIN7" caption="ADC AIN7 Pin" value="0x7"/>
        <value name="AIN16" caption="ADC AIN16 Pin" value="0x10"/>
        <value name="AIN17" caption="ADC AIN17 Pin" value="0x11"/>
        <value name="AIN18" caption="ADC AIN18 Pin" value="0x12"/>
        <value name="AIN19" caption="ADC AIN19 Pin" value="0x13"/>
        <value name="AIN20" caption="ADC AIN20 Pin" value="0x14"/>
        <value name="AIN21" caption="ADC AIN21 Pin" value="0x15"/>
        <value name="AIN22" caption="ADC AIN22 Pin" value="0x16"/>
        <value name="AIN23" caption="ADC AIN23 Pin" value="0x17"/>
        <value name="AIN24" caption="ADC AIN24 Pin" value="0x18"/>
        <value name="AIN25" caption="ADC AIN25 Pin" value="0x19"/>
        <value name="AIN26" caption="ADC AIN26 Pin" value="0x1A"/>
        <value name="AIN27" caption="ADC AIN27 Pin" value="0x1B"/>
        <value name="AIN28" caption="ADC AIN28 Pin" value="0x1C"/>
        <value name="AIN29" caption="ADC AIN29 Pin" value="0x1D"/>
        <value name="AIN31" caption="ADC AIN31 Pin" value="0x1F"/>
        <value name="AIN40" caption="ADC AIN40 Pin" value="0x28"/>
        <value name="AIN41" caption="ADC AIN41 Pin" value="0x29"/>
        <value name="AIN42" caption="ADC AIN42 Pin" value="0x2A"/>
        <value name="AIN43" caption="ADC AIN43 Pin" value="0x2B"/>
        <value name="AIN44" caption="ADC AIN44 Pin" value="0x2C"/>
        <value name="AIN45" caption="ADC AIN45 Pin" value="0x2D"/>
        <value name="AIN46" caption="ADC AIN46 Pin" value="0x2E"/>
        <value name="AIN47" caption="ADC AIN47 Pin" value="0x2F"/>
        <value name="GND" caption="Analog Ground" value="0x60"/>
        <value name="VDDCOREDIV4" caption="1/4 Scaled Core Supply" value="0x61"/>
        <value name="TEMPSENSE" caption="Temperature Sensor" value="0x62"/>
        <value name="VDDIODIV10" caption="1/10 Scaled VDDIO Supply" value="0x64"/>
        <value name="VDDIO2DIV10" caption="1/10 Scaled VDDIO2 Supply" value="0x65"/>
        <value name="ACVREFSCALE0" caption="Output from AC VREFSCALE0" value="0x69"/>
        <value name="ACVREFSCALE1" caption="Output from AC VREFSCALE1" value="0x6A"/>
        <value name="TESTBUF" caption="Test Buffer" value="0x70"/>
        <value name="PTC" caption="PTC" value="0x7E"/>
      </value-group>
      <value-group name="ADC_COMMAND__START">
        <value name="STOP" caption="Stop an ongoing conversion" value="0x0"/>
        <value name="IMMEDIATE" caption="Start a conversion immediately. This bit will be reset to STOP when the conversion is complete, unless Free-Running mode is enabled." value="0x1"/>
        <value name="INPUT" caption="Start a conversion when a write to the INPUTCTRL register is performed" value="0x2"/>
        <value name="EVENT" caption="Start a conversion when an event is received by the ADC. This requires EVCTRL.STARTEI to be set to '1'." value="0x4"/>
      </value-group>
      <value-group name="ADC_COMMAND__MODE">
        <value name="NONE" caption="None" value="0x0"/>
        <value name="SINGLE" caption="Single conversion" value="0x1"/>
        <value name="SERIES" caption="Series mode with accumulation, using a separate trigger for each conversion" value="0x2"/>
        <value name="BURST" caption="Burst mode with accumulation. A single trigger will initiate the number of conversions configured by CTRLD.SAMPNUM in one sequence." value="0x3"/>
        <value name="ACCTEST" caption="Accumulator diagnostics mode" value="0x7"/>
      </value-group>
      <value-group name="ADC_WPCTRL__WPKEY">
        <value name="KEY" caption="Allow writes to the WPCTRL register" value="0x414443"/>
      </value-group>
    </module>
    <module name="CCL" id="05277" name2="cla_ccl_apb_v1" version="v1" caption="Configurable Custom Logic">
      <register-group name="CCL" caption="Configurable Custom Logic">
        <register name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40"/>
        </register>
        <register name="SEQCTRL" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Sequential Control">
          <bitfield name="SEQSEL0" caption="Sequential Selection 0" mask="0xF" values="CCL_SEQCTRL__SEQSELx"/>
          <bitfield name="SEQSEL1" caption="Sequential Selection 1" mask="0xF00" values="CCL_SEQCTRL__SEQSELx"/>
        </register>
        <register name="LUTCTRL" offset="0x8" rw="RW" size="4" count="4" initval="0x00000000" caption="LUT Control #">
          <bitfield name="FILTSEL" caption="Filter Selection" mask="0x30" values="CCL_LUTCTRL__FILTSEL"/>
          <bitfield name="EDGESEL" caption="Edge Selection" mask="0x80"/>
          <bitfield name="INSEL0" caption="LUT Input 0 Source Selection" mask="0xF00" values="CCL_LUTCTRL__INSELx"/>
          <bitfield name="INSEL1" caption="LUT Input 1 Source Selection" mask="0xF000" values="CCL_LUTCTRL__INSELx"/>
          <bitfield name="INSEL2" caption="LUT Input 2 Source Selection" mask="0xF0000" values="CCL_LUTCTRL__INSELx"/>
          <bitfield name="LUTINV" caption="LUT Inverted Event Input Enable" mask="0x100000"/>
          <bitfield name="LUTEI" caption="LUT Event Input Enable" mask="0x200000"/>
          <bitfield name="LUTEO" caption="LUT Event Output Enable" mask="0x400000"/>
          <bitfield name="TRUTH" caption="Truth Table" mask="0xFF000000"/>
        </register>
        <register name="WPCTRL" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="Write Protection Control">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1"/>
          <bitfield name="WPLCK" caption="Write Protection Lock" mask="0x2"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="CCL_WPCTRL__WPKEY"/>
        </register>
      </register-group>
      <value-group name="CCL_SEQCTRL__SEQSELx">
        <value name="DISABLE" caption="Sequential logic is disabled" value="0x0"/>
        <value name="DFF" caption="D flip-flop" value="0x1"/>
        <value name="JK" caption="JK flip-flop" value="0x2"/>
        <value name="LATCH" caption="D latch" value="0x3"/>
        <value name="RS" caption="RS latch" value="0x4"/>
      </value-group>
      <value-group name="CCL_LUTCTRL__FILTSEL">
        <value name="DISABLE" caption="Filter disabled" value="0x0"/>
        <value name="SYNCH" caption="Synchronizer enabled" value="0x1"/>
        <value name="FILTER" caption="Filter enabled" value="0x2"/>
      </value-group>
      <value-group name="CCL_LUTCTRL__INSELx">
        <value name="MASK" caption="Masked input" value="0x0"/>
        <value name="FEEDBACK" caption="Feedback input source" value="0x1"/>
        <value name="LINK" caption="Linked LUT input source" value="0x2"/>
        <value name="EVENT" caption="Event input source" value="0x3"/>
        <value name="IO" caption="I/O pin input source" value="0x4"/>
        <value name="AC" caption="AC input source: CMP[0] (LUT0) / CMP[1] (LUT1) / CMP[0] (LUT2) / CMP[1] (LUT3)" value="0x5"/>
        <value name="TC" caption="TC input source: TC0 (LUT0) / TC1 (LUT1) / TC2 (LUT2) / TC0 (LUT3)" value="0x6"/>
        <value name="TCC" caption="TCC input source: TCC0" value="0x8"/>
        <value name="SERCOM" caption="SERCOM input source: SERCOM0 (LUT0) / SERCOM1 (LUT1) / SERCOM0 (LUT2) / SERCOM1 (LUT3)" value="0x9"/>
        <value name="ASYNCEVENT" caption="Asynchronous event input source" value="0xB"/>
      </value-group>
      <value-group name="CCL_WPCTRL__WPKEY">
        <value name="KEY" caption="Allow writes to the WPCTRL register" value="0x43434C"/>
      </value-group>
    </module>
    <module name="DMAC" id="04495" name2="dma_dmac_u2223_v2" version="v1" caption="Direct Memory Access Controller">
      <register-group name="DMAC" caption="Direct Memory Access Controller" aligned="8">
        <register name="CTRL" offset="0x0" rw="RW" size="2" initval="0x0000" caption="Control">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="DMAENABLE" caption="DMA Enable" mask="0x2"/>
          <bitfield name="CRCENABLE" caption="CRC Enable" mask="0x4"/>
          <bitfield name="LVLEN0" caption="Priority Level 0 Enable" mask="0x100"/>
          <bitfield name="LVLEN1" caption="Priority Level 1 Enable" mask="0x200"/>
          <bitfield name="LVLEN2" caption="Priority Level 2 Enable" mask="0x400"/>
          <bitfield name="LVLEN3" caption="Priority Level 3 Enable" mask="0x800"/>
        </register>
        <register name="CRCCTRL" offset="0x2" rw="RW" size="2" initval="0x0000" caption="CRC Control">
          <bitfield name="CRCBEATSIZE" caption="CRC Beat Size" mask="0x3" values="DMAC_CRCCTRL__CRCBEATSIZE"/>
          <bitfield name="CRCPOLY" caption="CRC Polynomial Type" mask="0xC" values="DMAC_CRCCTRL__CRCPOLY"/>
          <bitfield name="CRCSRC" caption="CRC Input Source" mask="0x3F00" values="DMAC_CRCCTRL__CRCSRC"/>
        </register>
        <register name="CRCDATAIN" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="CRC Data Input">
          <bitfield name="CRCDATAIN" caption="CRC Data Input" mask="0xFFFFFFFF"/>
        </register>
        <register name="CRCCHKSUM" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="CRC Checksum">
          <bitfield name="CRCCHKSUM" caption="CRC Checksum" mask="0xFFFFFFFF"/>
        </register>
        <register name="CRCSTATUS" offset="0xC" rw="RW" size="1" initval="0x00" caption="CRC Status">
          <bitfield name="CRCBUSY" caption="CRC Module Busy" mask="0x1"/>
          <bitfield name="CRCZERO" caption="CRC Zero" mask="0x2"/>
        </register>
        <register name="DBGCTRL" offset="0xD" rw="RW" size="1" initval="0x00" caption="Debug Control">
          <bitfield name="DBGRUN" caption="Debug Run" mask="0x1"/>
        </register>
        <register name="QOSCTRL" offset="0xE" rw="RW" size="1" initval="0x2A" caption="Quality of Service Control">
          <bitfield name="WRBQOS" caption="Write-Back Quality of Service" mask="0x3" values="DMAC_QOSCTRL__WRBQOS"/>
          <bitfield name="FQOS" caption="Fetch Quality of Service" mask="0xC" values="DMAC_QOSCTRL__FQOS"/>
          <bitfield name="DQOS" caption="Data Transfer Quality of Service" mask="0x30" values="DMAC_QOSCTRL__DQOS"/>
        </register>
        <register name="SWTRIGCTRL" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Software Trigger Control">
          <bitfield name="SWTRIG0" caption="Channel 0 Software Trigger" mask="0x1"/>
          <bitfield name="SWTRIG1" caption="Channel 1 Software Trigger" mask="0x2"/>
        </register>
        <register name="PRICTRL0" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="Priority Control 0">
          <bitfield name="LVLPRI0" caption="Level 0 Channel Priority Number" mask="0x1F" values="DMAC_PRICTRL0__LVLPRIx"/>
          <bitfield name="RRLVLEN0" caption="Level 0 Round-Robin Arbitration Enable" mask="0x80"/>
          <bitfield name="LVLPRI1" caption="Level 1 Channel Priority Number" mask="0x1F00" values="DMAC_PRICTRL0__LVLPRIx"/>
          <bitfield name="RRLVLEN1" caption="Level 1 Round-Robin Arbitration Enable" mask="0x8000"/>
          <bitfield name="LVLPRI2" caption="Level 2 Channel Priority Number" mask="0x1F0000" values="DMAC_PRICTRL0__LVLPRIx"/>
          <bitfield name="RRLVLEN2" caption="Level 2 Round-Robin Arbitration Enable" mask="0x800000"/>
          <bitfield name="LVLPRI3" caption="Level 3 Channel Priority Number" mask="0x1F000000" values="DMAC_PRICTRL0__LVLPRIx"/>
          <bitfield name="RRLVLEN3" caption="Level 3 Round-Robin Arbitration Enable" mask="0x80000000"/>
        </register>
        <register name="INTPEND" offset="0x20" rw="RW" size="2" initval="0x0000" caption="Interrupt Pending">
          <bitfield name="ID" caption="Channel ID" mask="0x1F" values="DMAC_INTPEND__ID"/>
          <bitfield name="TERR" caption="Transfer Error" mask="0x100"/>
          <bitfield name="TCMPL" caption="Transfer Complete" mask="0x200"/>
          <bitfield name="SUSP" caption="Channel Suspend" mask="0x400"/>
          <bitfield name="FERR" caption="Fetch Error" mask="0x2000"/>
          <bitfield name="BUSY" caption="Busy" mask="0x4000"/>
          <bitfield name="PEND" caption="Pending" mask="0x8000"/>
        </register>
        <register name="INTSTATUS" offset="0x24" rw="R" size="4" initval="0x00000000" caption="Interrupt Status">
          <bitfield name="CHINT0" caption="Channel 0 Pending Interrupt" mask="0x1"/>
          <bitfield name="CHINT1" caption="Channel 1 Pending Interrupt" mask="0x2"/>
        </register>
        <register name="BUSYCH" offset="0x28" rw="R" size="4" initval="0x00000000" caption="Busy Channels">
          <bitfield name="BUSYCH0" caption="Busy Channel 0" mask="0x1"/>
          <bitfield name="BUSYCH1" caption="Busy Channel 1" mask="0x2"/>
        </register>
        <register name="PENDCH" offset="0x2C" rw="R" size="4" initval="0x00000000" caption="Pending Channels">
          <bitfield name="PENDCH0" caption="Pending Channel 0" mask="0x1"/>
          <bitfield name="PENDCH1" caption="Pending Channel 1" mask="0x2"/>
        </register>
        <register name="ACTIVE" offset="0x30" rw="R" size="4" initval="0x00000000" caption="Active Channel and Levels">
          <bitfield name="LVLEX0" caption="Level 0 Channel Trigger Request Executing" mask="0x1"/>
          <bitfield name="LVLEX1" caption="Level 1 Channel Trigger Request Executing" mask="0x2"/>
          <bitfield name="LVLEX2" caption="Level 2 Channel Trigger Request Executing" mask="0x4"/>
          <bitfield name="LVLEX3" caption="Level 3 Channel Trigger Request Executing" mask="0x8"/>
          <bitfield name="ID" caption="Active Channel ID" mask="0x1F00" values="DMAC_ACTIVE__ID"/>
          <bitfield name="ABUSY" caption="Active Channel Busy" mask="0x8000"/>
          <bitfield name="BTCNT" caption="Active Channel Block Transfer Count" mask="0xFFFF0000"/>
        </register>
        <register name="BASEADDR" offset="0x34" rw="RW" size="4" initval="0x00000000" caption="Descriptor Memory Section Base Address">
          <bitfield name="BASEADDR" caption="Descriptor Memory Base Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="WRBADDR" offset="0x38" rw="RW" size="4" initval="0x00000000" caption="Write-Back Memory Section Base Address">
          <bitfield name="WRBADDR" caption="Write-Back Memory Base Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="CHID" offset="0x3F" rw="RW" size="1" initval="0x00" caption="Channel ID">
          <bitfield name="ID" caption="Channel ID" mask="0x1F" values="DMAC_CHID__ID"/>
        </register>
        <register name="CHCTRLA" offset="0x40" rw="RW" size="1" initval="0x00" caption="Channel Control A">
          <bitfield name="SWRST" caption="Channel Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Channel Enable" mask="0x2"/>
          <bitfield name="RUNSTDBY" caption="Channel run in standby" mask="0x40"/>
        </register>
        <register name="CHCTRLB" offset="0x44" rw="RW" size="4" initval="0x00000000" caption="Channel Control B">
          <bitfield name="EVACT" caption="Event Input Action" mask="0x7" values="DMAC_CHCTRLB__EVACT"/>
          <bitfield name="EVIE" caption="Channel Event Input Enable" mask="0x8"/>
          <bitfield name="EVOE" caption="Channel Event Output Enable" mask="0x10"/>
          <bitfield name="LVL" caption="Channel Arbitration Level" mask="0xE0" values="DMAC_CHCTRLB__LVL"/>
          <bitfield name="TRIGSRC" caption="Trigger Source" mask="0xFF00" values="DMAC_CHCTRLB__TRIGSRC"/>
          <bitfield name="TRIGACT" caption="Trigger Action" mask="0xC00000" values="DMAC_CHCTRLB__TRIGACT"/>
          <bitfield name="CMD" caption="Software Command" mask="0x3000000" values="DMAC_CHCTRLB__CMD"/>
        </register>
        <register name="CHINTENCLR" offset="0x4C" rw="RW" size="1" atomic-op="clear:CHINTENCLR" initval="0x00" caption="Channel Interrupt Enable Clear">
          <bitfield name="TERR" caption="Transfer Error Interrupt Enable" mask="0x1"/>
          <bitfield name="TCMPL" caption="Transfer Complete Interrupt Enable" mask="0x2"/>
          <bitfield name="SUSP" caption="Suspend Interrupt Enable" mask="0x4"/>
        </register>
        <register name="CHINTENSET" offset="0x4D" rw="RW" size="1" atomic-op="set:CHINTENSET" initval="0x00" caption="Channel Interrupt Enable Set">
          <bitfield name="TERR" caption="Transfer Error Interrupt Enable" mask="0x1"/>
          <bitfield name="TCMPL" caption="Transfer Complete Interrupt Enable" mask="0x2"/>
          <bitfield name="SUSP" caption="Suspend Interrupt Enable" mask="0x4"/>
        </register>
        <register name="CHINTFLAG" offset="0x4E" rw="RW" size="1" atomic-op="clear:CHINTFLAG" initval="0x00" caption="Channel Interrupt Flag Status and Clear">
          <bitfield name="TERR" caption="Transfer Error" mask="0x1"/>
          <bitfield name="TCMPL" caption="Transfer Complete" mask="0x2"/>
          <bitfield name="SUSP" caption="Suspend" mask="0x4"/>
        </register>
        <register name="CHSTATUS" offset="0x4F" rw="R" size="1" initval="0x00" caption="Channel Status">
          <bitfield name="PEND" caption="Pending" mask="0x1"/>
          <bitfield name="BUSY" caption="Busy" mask="0x2"/>
          <bitfield name="FERR" caption="Fetch Error" mask="0x4"/>
        </register>
      </register-group>
      <register-group name="DMAC_DESCRIPTOR" caption="Direct Memory Access Controller">
        <register name="BTCTRL" offset="0x0" rw="RW" size="2" initval="0x0000" caption="Block Transfer Control">
          <bitfield name="VALID" caption="Descriptor Valid" mask="0x1"/>
          <bitfield name="EVOSEL" caption="Event Output Selection" mask="0x6" values="DMAC_BTCTRL__EVOSEL"/>
          <bitfield name="BLOCKACT" caption="Block Action" mask="0x18" values="DMAC_BTCTRL__BLOCKACT"/>
          <bitfield name="BEATSIZE" caption="Beat Size" mask="0x300" values="DMAC_BTCTRL__BEATSIZE"/>
          <bitfield name="SRCINC" caption="Source Address Increment Enable" mask="0x400"/>
          <bitfield name="DSTINC" caption="Destination Address Increment Enable" mask="0x800"/>
          <bitfield name="STEPSEL" caption="Step Selection" mask="0x1000" values="DMAC_BTCTRL__STEPSEL"/>
          <bitfield name="STEPSIZE" caption="Address Increment Step Size" mask="0xE000" values="DMAC_BTCTRL__STEPSIZE"/>
        </register>
        <register name="BTCNT" offset="0x2" rw="RW" size="2" initval="0x0000" caption="Block Transfer Count">
          <bitfield name="BTCNT" caption="Block Transfer Count" mask="0xFFFF"/>
        </register>
        <register name="SRCADDR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Block Transfer Source Address">
          <bitfield name="SRCADDR" caption="Transfer Source Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="DSTADDR" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Block Transfer Destination Address">
          <bitfield name="DSTADDR" caption="Transfer Destination Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="DESCADDR" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="Next Descriptor Address">
          <bitfield name="DESCADDR" caption="Next Descriptor Address" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="DMAC_CRCCTRL__CRCBEATSIZE">
        <value name="BYTE" caption="8-bit bus transfer" value="0x0"/>
        <value name="HWORD" caption="16-bit bus transfer" value="0x1"/>
        <value name="WORD" caption="32-bit bus transfer" value="0x2"/>
      </value-group>
      <value-group name="DMAC_CRCCTRL__CRCPOLY">
        <value name="CRC16" caption="CRC-16 (CRC-CCITT)" value="0x0"/>
        <value name="CRC32" caption="CRC32 (IEEE 802.3)" value="0x1"/>
      </value-group>
      <value-group name="DMAC_CRCCTRL__CRCSRC">
        <value name="NOACT" caption="No action" value="0x00"/>
        <value name="IO" caption="I/O interface" value="0x01"/>
        <value name="CHN0" caption="DMA Channel 0" value="0x20"/>
        <value name="CHN1" caption="DMA Channel 1" value="0x21"/>
      </value-group>
      <value-group name="DMAC_QOSCTRL__WRBQOS">
        <value name="DISABLE" caption="Background (no sensitive operation)" value="0x0"/>
        <value name="LOW" caption="Sensitive Bandwidth" value="0x1"/>
        <value name="MEDIUM" caption="Sensitive Latency" value="0x2"/>
        <value name="HIGH" caption="Critical Latency" value="0x3"/>
      </value-group>
      <value-group name="DMAC_QOSCTRL__FQOS">
        <value name="DISABLE" caption="Background (no sensitive operation)" value="0x0"/>
        <value name="LOW" caption="Sensitive Bandwidth" value="0x1"/>
        <value name="MEDIUM" caption="Sensitive Latency" value="0x2"/>
        <value name="HIGH" caption="Critical Latency" value="0x3"/>
      </value-group>
      <value-group name="DMAC_QOSCTRL__DQOS">
        <value name="DISABLE" caption="Background (no sensitive operation)" value="0x0"/>
        <value name="LOW" caption="Sensitive Bandwidth" value="0x1"/>
        <value name="MEDIUM" caption="Sensitive Latency" value="0x2"/>
        <value name="HIGH" caption="Critical Latency" value="0x3"/>
      </value-group>
      <value-group name="DMAC_PRICTRL0__LVLPRIx">
        <value name="CHN0" caption="DMA Channel 0" value="0x00"/>
        <value name="CHN1" caption="DMA Channel 1" value="0x01"/>
      </value-group>
      <value-group name="DMAC_INTPEND__ID">
        <value name="CHN0" caption="DMA Channel 0" value="0x00"/>
        <value name="CHN1" caption="DMA Channel 1" value="0x01"/>
      </value-group>
      <value-group name="DMAC_ACTIVE__ID">
        <value name="CHN0" caption="DMA Channel 0" value="0x00"/>
        <value name="CHN1" caption="DMA Channel 1" value="0x01"/>
      </value-group>
      <value-group name="DMAC_CHID__ID">
        <value name="CHN0" caption="DMA Channel 0" value="0x00"/>
        <value name="CHN1" caption="DMA Channel 1" value="0x01"/>
      </value-group>
      <value-group name="DMAC_CHCTRLB__EVACT">
        <value name="NOACT" caption="No action" value="0x0"/>
        <value name="TRIG" caption="Normal transfer and conditional transfer on strobe trigger" value="0x1"/>
        <value name="CTRIG" caption="Conditional transfer trigger" value="0x2"/>
        <value name="CBLOCK" caption="Conditional block transfer" value="0x3"/>
        <value name="SUSPEND" caption="Channel suspend operation" value="0x4"/>
        <value name="RESUME" caption="Channel resume operation" value="0x5"/>
        <value name="SSKIP" caption="Skip next block suspend action" value="0x6"/>
      </value-group>
      <value-group name="DMAC_CHCTRLB__LVL">
        <value name="LVL0" caption="Channel priority level 0" value="0x0"/>
        <value name="LVL1" caption="Channel priority level 1" value="0x1"/>
        <value name="LVL2" caption="Channel priority level 2" value="0x2"/>
        <value name="LVL3" caption="Channel priority level 3" value="0x3"/>
      </value-group>
      <value-group name="DMAC_CHCTRLB__TRIGSRC">
        <value name="DISABLE" caption="Only software/event triggers" value="0x00"/>
        <value name="SERCOM0_RX" caption="SERCOM0 RX Trigger" value="0x1"/>
        <value name="SERCOM0_TX" caption="SERCOM0 TX Trigger" value="0x2"/>
        <value name="SERCOM1_RX" caption="SERCOM1 RX Trigger" value="0x3"/>
        <value name="SERCOM1_TX" caption="SERCOM1 TX Trigger" value="0x4"/>
        <value name="TC0_OVF" caption="TC0 Overflow Trigger" value="0x5"/>
        <value name="TC0_MC0" caption="TC0 Match/Compare 0 Trigger" value="0x6"/>
        <value name="TC0_MC1" caption="TC0 Match/Compare 1 Trigger" value="0x7"/>
        <value name="TC1_OVF" caption="TC1 Overflow Trigger" value="0x8"/>
        <value name="TC1_MC0" caption="TC1 Match/Compare 0 Trigger" value="0x9"/>
        <value name="TC1_MC1" caption="TC1 Match/Compare 1 Trigger" value="0xA"/>
        <value name="TC2_OVF" caption="TC2 Overflow Trigger" value="0xB"/>
        <value name="TC2_MC0" caption="TC2 Match/Compare 0 Trigger" value="0xC"/>
        <value name="TC2_MC1" caption="TC2 Match/Compare 1 Trigger" value="0xD"/>
        <value name="TCC0_OVF" caption="TCC0 Overflow Trigger" value="0xE"/>
        <value name="TCC0_MC0" caption="TCC0 Match/Compare 0 Trigger" value="0xF"/>
        <value name="TCC0_MC1" caption="TCC0 Match/Compare 1 Trigger" value="0x10"/>
        <value name="TCC0_MC2" caption="TCC0 Match/Compare 2 Trigger" value="0x11"/>
        <value name="TCC0_MC3" caption="TCC0 Match/Compare 3 Trigger" value="0x12"/>
        <value name="ADC0_RESRDY" caption="ADC0 Restult Ready Trigger" value="0x13"/>
        <value name="ADC0_SAMPRDY" caption="ADC0 Sample Ready Trigger" value="0x14"/>
        <value name="DSU_DCC0" caption="DSU Debug Communication Channel 0" value="0x15"/>
        <value name="DSU_DCC1" caption="DSU Debug Communication Channel 1" value="0x16"/>
      </value-group>
      <value-group name="DMAC_CHCTRLB__TRIGACT">
        <value name="BLOCK" caption="One trigger required for each block transfer" value="0x0"/>
        <value name="BEAT" caption="One trigger required for each beat transfer" value="0x2"/>
        <value name="TRANSACTION" caption="One trigger required for each transaction" value="0x3"/>
      </value-group>
      <value-group name="DMAC_CHCTRLB__CMD">
        <value name="NOACT" caption="No action" value="0x0"/>
        <value name="SUSPEND" caption="Channel suspend operation" value="0x1"/>
        <value name="RESUME" caption="Channel resume operation" value="0x2"/>
      </value-group>
      <value-group name="DMAC_BTCTRL__EVOSEL">
        <value name="DISABLE" caption="Event generation disabled" value="0x0"/>
        <value name="BLOCK" caption="Event strobe when block transfer complete" value="0x1"/>
        <value name="BEAT" caption="Event strobe when beat transfer complete" value="0x3"/>
      </value-group>
      <value-group name="DMAC_BTCTRL__BLOCKACT">
        <value name="NOACT" caption="Channel will be disabled if it is the last block transfer in the transaction" value="0x0"/>
        <value name="INT" caption="Channel will be disabled if it is the last block transfer in the transaction and block interrupt" value="0x1"/>
        <value name="SUSPEND" caption="Channel suspend operation is completed" value="0x2"/>
        <value name="BOTH" caption="Both channel suspend operation and block interrupt" value="0x3"/>
      </value-group>
      <value-group name="DMAC_BTCTRL__BEATSIZE">
        <value name="BYTE" caption="8-bit" value="0x0"/>
        <value name="HWORD" caption="16-bit" value="0x1"/>
        <value name="WORD" caption="32-bit" value="0x2"/>
      </value-group>
      <value-group name="DMAC_BTCTRL__STEPSEL">
        <value name="DST" caption="Step size settings apply to the destination address" value="0x0"/>
        <value name="SRC" caption="Step size settings apply to the source address" value="0x1"/>
      </value-group>
      <value-group name="DMAC_BTCTRL__STEPSIZE">
        <value name="X1" caption="Next ADDR = ADDR + (Beat size in byte) * 1" value="0x0"/>
        <value name="X2" caption="Next ADDR = ADDR + (Beat size in byte) * 2" value="0x1"/>
        <value name="X4" caption="Next ADDR = ADDR + (Beat size in byte) * 4" value="0x2"/>
        <value name="X8" caption="Next ADDR = ADDR + (Beat size in byte) * 8" value="0x3"/>
        <value name="X16" caption="Next ADDR = ADDR + (Beat size in byte) * 16" value="0x4"/>
        <value name="X32" caption="Next ADDR = ADDR + (Beat size in byte) * 32" value="0x5"/>
        <value name="X64" caption="Next ADDR = ADDR + (Beat size in byte) * 64" value="0x6"/>
        <value name="X128" caption="Next ADDR = ADDR + (Beat size in byte) * 128" value="0x7"/>
      </value-group>
    </module>
    <module name="DSU" id="06333" name2="icd_dsu_arm_v1" version="v1" caption="Device Service Unit">
      <register-group name="DSU" caption="Device Service Unit">
        <register name="CTRLB" offset="0x4" rw="RW" size="4" initval="0x00000004" caption="Control B">
          <bitfield name="DCCDMALVL0" caption="DMA Trigger 0 Level" mask="0x1" values="DSU_CTRLB__DCCDMALVLx"/>
          <bitfield name="DCCDMALVL1" caption="DMA Trigger 1 Level" mask="0x2" values="DSU_CTRLB__DCCDMALVLx"/>
          <bitfield name="QOS" caption="DSU QoS Level" mask="0xC" values="DSU_CTRLB__QOS"/>
        </register>
        <register name="WPCTRL" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Write Protection Control">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1"/>
          <bitfield name="WPLCK" caption="Write Protection Lock" mask="0x2"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="DSU_WPCTRL__WPKEY"/>
        </register>
        <register name="CTRLC" offset="0x100" rw="RW" size="4" initval="0x00000000" caption="Control C">
          <bitfield name="DBGRW0" caption="CPU0 Debug R/W" mask="0x1"/>
        </register>
        <register name="STATUSA" offset="0x104" rw="R" size="4" initval="0x00000000" caption="Status A">
          <bitfield name="DONE" caption="Done Status" mask="0x1"/>
          <bitfield name="CRSTEXT0" caption="CPU0 Reset Extension Status" mask="0x100"/>
          <bitfield name="BREXT0" caption="Boot ROM 0 Phase Extension Status" mask="0x10000"/>
        </register>
        <register name="STATUSB" offset="0x108" rw="R" size="4" initval="0x00000000" caption="Status B">
          <bitfield name="BCCD0" caption="Boot ROM Communication Channel 0 Dirty" mask="0x1"/>
          <bitfield name="BCCD1" caption="Boot ROM Communication Channel 1 Dirty" mask="0x2"/>
          <bitfield name="DCCD0" caption="Debug Communication Channel 0 Dirty" mask="0x4"/>
          <bitfield name="DCCD1" caption="Debug Communication Channel 1 Dirty" mask="0x8"/>
          <bitfield name="DBGPRES" caption="Debugger Present Status" mask="0x100"/>
          <bitfield name="HPS" caption="Hot-plugging Status" mask="0x400"/>
        </register>
        <register name="BCC" offset="0x110" rw="RW" size="4" count="2" caption="Boot ROM Channel #">
          <bitfield name="DATA" caption="Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="DCC" offset="0x118" rw="RW" size="4" count="2" caption="Debug Communication Channel #">
          <bitfield name="DATA" caption="Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="DID" offset="0x120" rw="R" size="4" initval="0x0BA00053" caption="Device Identification">
          <bitfield name="FV" caption="Fixed Value of 1" mask="0x1"/>
          <bitfield name="MANID" caption="JEDEC Manufacture ID" mask="0xFFE"/>
          <bitfield name="PNDID" caption="Part Number Device ID" mask="0xFF000"/>
          <bitfield name="PNMID" caption="Part Number Mask ID" mask="0xFF00000"/>
          <bitfield name="VER" caption="Version Code" mask="0xF0000000"/>
        </register>
        <register name="DAL" offset="0x124" rw="R" size="4" caption="Debugger Access Level">
          <bitfield name="CPU0" caption="CPU 0 Debugger Access Level" mask="0x3" values="DSU_DAL__CPU0"/>
        </register>
        <register name="ENTRY0" offset="0x1000" rw="R" size="4" caption="CoreSight ROM Table Entry 0">
          <bitfield name="EPRES" caption="CoreSight Entry Present" mask="0x1"/>
          <bitfield name="FMT" caption="CoreSight Rom Table Format" mask="0x2"/>
          <bitfield name="ADDOFF" caption="CoreSight ROM Table Address Offset" mask="0xFFFFF000"/>
        </register>
        <register name="ENTRY1" offset="0x1004" rw="R" size="4" caption="CoreSight ROM Table Entry 1">
          <bitfield name="EPRES" caption="CoreSight Entry Present" mask="0x1"/>
          <bitfield name="FMT" caption="CoreSight Rom Table Format" mask="0x2"/>
          <bitfield name="ADDOFF" caption="CoreSight ROM Table Address Offset" mask="0xFFFFF000"/>
        </register>
        <register name="ENTRY2" offset="0x1008" rw="R" size="4" caption="CoreSight ROM Table Entry 2">
          <bitfield name="EPRES" caption="CoreSight Entry Present" mask="0x1"/>
          <bitfield name="FMT" caption="CoreSight Rom Table Format" mask="0x2"/>
          <bitfield name="ADDOFF" caption="CoreSight ROM Table Address Offset" mask="0xFFFFF000"/>
        </register>
        <register name="ENTRY3" offset="0x100C" rw="R" size="4" caption="CoreSight ROM Table Entry 3">
          <bitfield name="EPRES" caption="CoreSight Entry Present" mask="0x1"/>
          <bitfield name="FMT" caption="CoreSight Rom Table Format" mask="0x2"/>
          <bitfield name="ADDOFF" caption="CoreSight ROM Table Address Offset" mask="0xFFFFF000"/>
        </register>
        <register name="MEMTYPE" offset="0x1FCC" rw="R" size="4" initval="0x00000000" caption="CoreSight ROM Table Memory Type">
          <bitfield name="SYSMEM" caption="CoreSight System Memory Present" mask="0x1"/>
        </register>
        <register name="PID4" offset="0x1FD0" rw="R" size="4" initval="0x00000000" caption="CoreSight Peripheral Identification 4">
          <bitfield name="DES2" caption="CoreSight JEP-106 Continuation Code" mask="0xF"/>
          <bitfield name="SIZE" caption="CoreSight Size" mask="0xF0"/>
        </register>
        <register name="PID5" offset="0x1FD4" rw="R" size="4" initval="0x00000000" caption="CoreSight Peripheral Identification 5">
          <bitfield name="RES0" caption="CoreSight Reserved Field" mask="0xFF"/>
        </register>
        <register name="PID6" offset="0x1FD8" rw="R" size="4" initval="0x00000000" caption="CoreSight Peripheral Identification 6">
          <bitfield name="RES0" caption="CoreSight Reserved Field" mask="0xFF"/>
        </register>
        <register name="PID7" offset="0x1FDC" rw="R" size="4" initval="0x00000000" caption="CoreSight Peripheral Identification 7">
          <bitfield name="RES0" caption="CoreSight Reserved Field" mask="0xFF"/>
        </register>
        <register name="PID0" offset="0x1FE0" rw="R" size="4" initval="0x000000D0" caption="CoreSight Peripheral Identification 0">
          <bitfield name="PART0" caption="CoreSight Part Number Bits" mask="0xFF"/>
        </register>
        <register name="PID1" offset="0x1FE4" rw="R" size="4" initval="0x0000009C" caption="CoreSight Peripheral Identification 1">
          <bitfield name="PART1" caption="CoreSight Part Number Bits" mask="0xF"/>
          <bitfield name="DES0" caption="CoreSight JEP106 Identification Code Bits" mask="0xF0"/>
        </register>
        <register name="PID2" offset="0x1FE8" rw="R" size="4" caption="CoreSight Peripheral Identification 2">
          <bitfield name="DES1" caption="CoreSight JEP106 Identification Code Bits" mask="0x7"/>
          <bitfield name="JEDEC" caption="CoreSight JEDEC Assignment" mask="0x8"/>
          <bitfield name="REVISION" caption="CoreSight Revision Number" mask="0xF0"/>
        </register>
        <register name="PID3" offset="0x1FEC" rw="R" size="4" initval="0x00000000" caption="CoreSight Peripheral Identification 3">
          <bitfield name="CMOD" caption="CoreSight Custom Modifier 0" mask="0xF"/>
          <bitfield name="REVAND" caption="CoreSight REVAND" mask="0xF0"/>
        </register>
        <register name="CID0" offset="0x1FF0" rw="R" size="4" initval="0x0000000D" caption="CoreSight Component Identification 0">
          <bitfield name="PRMBL0" caption="CoreSight Preamble 0" mask="0xFF"/>
        </register>
        <register name="CID1" offset="0x1FF4" rw="R" size="4" initval="0x00000010" caption="CoreSight Component Identification 1">
          <bitfield name="PRMBL1" caption="CoreSight Preamble 1" mask="0xF"/>
          <bitfield name="CCLASS" caption="CoreSight Component Class" mask="0xF0"/>
        </register>
        <register name="CID2" offset="0x1FF8" rw="R" size="4" initval="0x00000005" caption="CoreSight Component Identification 2">
          <bitfield name="PRMBL2" caption="CoreSight Preamble 2" mask="0xFF"/>
        </register>
        <register name="CID3" offset="0x1FFC" rw="R" size="4" initval="0x000000B1" caption="CoreSight Component Identification 3">
          <bitfield name="PRMBL3" caption="CoreSight Preamble 3" mask="0xFF"/>
        </register>
      </register-group>
      <value-group name="DSU_CTRLB__DCCDMALVLx">
        <value name="EMPTY" caption="Trigger n rises when DCCn is read and falls when it is written" value="0x0"/>
        <value name="FULL" caption="Trigger n rises when DCCn is written and falls when it is read" value="0x1"/>
      </value-group>
      <value-group name="DSU_CTRLB__QOS">
        <value name="DISABLE" caption="Background (no sensitive operation)" value="0x0"/>
        <value name="LOW" caption="Sensitive bandwidth" value="0x1"/>
        <value name="MEDIUM" caption="Sensitive latency" value="0x2"/>
        <value name="HIGH" caption="Critical latency" value="0x3"/>
      </value-group>
      <value-group name="DSU_WPCTRL__WPKEY">
        <value name="KEY" caption="Allow writes to the WPCTRL register" value="0x445355"/>
      </value-group>
      <value-group name="DSU_DAL__CPU0">
        <value name="SECURED" caption="The Debugger targeting the CPU0 domain can only access the DSU external address space; otherwise, debugger access is disabled." value="0x0"/>
        <value name="FULL_DEBUG" caption="The Debugger has unrestricted access" value="0x2"/>
      </value-group>
    </module>
    <module name="EIC" id="U2254" name2="U2254" version="v1" caption="External Interrupt Controller">
      <register-group name="EIC" caption="External Interrupt Controller">
        <register name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="CKSEL" caption="Clock Selection" mask="0x10" values="EIC_CTRLA__CKSEL"/>
        </register>
        <register name="NMICTRL" offset="0x1" rw="RW" size="1" initval="0x00" caption="Non-Maskable Interrupt Control">
          <bitfield name="NMISENSE" caption="Non-Maskable Interrupt Sense Configuration" mask="0x7" values="EIC_NMICTRL__NMISENSE"/>
          <bitfield name="NMIFILTEN" caption="Non-Maskable Interrupt Filter Enable" mask="0x8"/>
          <bitfield name="NMIASYNCH" caption="NMI Asynchronous Edge Detection Mode" mask="0x10"/>
        </register>
        <register name="NMIFLAG" offset="0x2" rw="RW" size="2" atomic-op="clear:NMIFLAG" initval="0x0000" caption="Non-Maskable Interrupt Flag Status and Clear">
          <bitfield name="NMI" caption="Non-Maskable Interrupt" mask="0x1"/>
        </register>
        <register name="SYNCBUSY" offset="0x4" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy Status" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Synchronization Busy Status" mask="0x2"/>
        </register>
        <register name="EVCTRL" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Event Control">
          <bitfield name="EXTINTEO0" caption="External Interrupt Event Output Enable 0" mask="0x1"/>
          <bitfield name="EXTINTEO1" caption="External Interrupt Event Output Enable 1" mask="0x2"/>
          <bitfield name="EXTINTEO2" caption="External Interrupt Event Output Enable 2" mask="0x4"/>
          <bitfield name="EXTINTEO3" caption="External Interrupt Event Output Enable 3" mask="0x8"/>
          <bitfield name="EXTINTEO4" caption="External Interrupt Event Output Enable 4" mask="0x10"/>
          <bitfield name="EXTINTEO5" caption="External Interrupt Event Output Enable 5" mask="0x20"/>
          <bitfield name="EXTINTEO6" caption="External Interrupt Event Output Enable 6" mask="0x40"/>
          <bitfield name="EXTINTEO7" caption="External Interrupt Event Output Enable 7" mask="0x80"/>
          <bitfield name="EXTINTEO8" caption="External Interrupt Event Output Enable 8" mask="0x100"/>
          <bitfield name="EXTINTEO9" caption="External Interrupt Event Output Enable 9" mask="0x200"/>
          <bitfield name="EXTINTEO10" caption="External Interrupt Event Output Enable 10" mask="0x400"/>
          <bitfield name="EXTINTEO11" caption="External Interrupt Event Output Enable 11" mask="0x800"/>
          <bitfield name="EXTINTEO12" caption="External Interrupt Event Output Enable 12" mask="0x1000"/>
          <bitfield name="EXTINTEO13" caption="External Interrupt Event Output Enable 13" mask="0x2000"/>
          <bitfield name="EXTINTEO14" caption="External Interrupt Event Output Enable 14" mask="0x4000"/>
          <bitfield name="EXTINTEO15" caption="External Interrupt Event Output Enable 15" mask="0x8000"/>
        </register>
        <register name="INTENCLR" offset="0xC" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="EXTINT0" caption="External Interrupt Enable 0" mask="0x1"/>
          <bitfield name="EXTINT1" caption="External Interrupt Enable 1" mask="0x2"/>
          <bitfield name="EXTINT2" caption="External Interrupt Enable 2" mask="0x4"/>
          <bitfield name="EXTINT3" caption="External Interrupt Enable 3" mask="0x8"/>
          <bitfield name="EXTINT4" caption="External Interrupt Enable 4" mask="0x10"/>
          <bitfield name="EXTINT5" caption="External Interrupt Enable 5" mask="0x20"/>
          <bitfield name="EXTINT6" caption="External Interrupt Enable 6" mask="0x40"/>
          <bitfield name="EXTINT7" caption="External Interrupt Enable 7" mask="0x80"/>
          <bitfield name="EXTINT8" caption="External Interrupt Enable 8" mask="0x100"/>
          <bitfield name="EXTINT9" caption="External Interrupt Enable 9" mask="0x200"/>
          <bitfield name="EXTINT10" caption="External Interrupt Enable 10" mask="0x400"/>
          <bitfield name="EXTINT11" caption="External Interrupt Enable 11" mask="0x800"/>
          <bitfield name="EXTINT12" caption="External Interrupt Enable 12" mask="0x1000"/>
          <bitfield name="EXTINT13" caption="External Interrupt Enable 13" mask="0x2000"/>
          <bitfield name="EXTINT14" caption="External Interrupt Enable 14" mask="0x4000"/>
          <bitfield name="EXTINT15" caption="External Interrupt Enable 15" mask="0x8000"/>
        </register>
        <register name="INTENSET" offset="0x10" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="EXTINT0" caption="External Interrupt Enable 0" mask="0x1"/>
          <bitfield name="EXTINT1" caption="External Interrupt Enable 1" mask="0x2"/>
          <bitfield name="EXTINT2" caption="External Interrupt Enable 2" mask="0x4"/>
          <bitfield name="EXTINT3" caption="External Interrupt Enable 3" mask="0x8"/>
          <bitfield name="EXTINT4" caption="External Interrupt Enable 4" mask="0x10"/>
          <bitfield name="EXTINT5" caption="External Interrupt Enable 5" mask="0x20"/>
          <bitfield name="EXTINT6" caption="External Interrupt Enable 6" mask="0x40"/>
          <bitfield name="EXTINT7" caption="External Interrupt Enable 7" mask="0x80"/>
          <bitfield name="EXTINT8" caption="External Interrupt Enable 8" mask="0x100"/>
          <bitfield name="EXTINT9" caption="External Interrupt Enable 9" mask="0x200"/>
          <bitfield name="EXTINT10" caption="External Interrupt Enable 10" mask="0x400"/>
          <bitfield name="EXTINT11" caption="External Interrupt Enable 11" mask="0x800"/>
          <bitfield name="EXTINT12" caption="External Interrupt Enable 12" mask="0x1000"/>
          <bitfield name="EXTINT13" caption="External Interrupt Enable 13" mask="0x2000"/>
          <bitfield name="EXTINT14" caption="External Interrupt Enable 14" mask="0x4000"/>
          <bitfield name="EXTINT15" caption="External Interrupt Enable 15" mask="0x8000"/>
        </register>
        <register name="INTFLAG" offset="0x14" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="EXTINT0" caption="External Interrupt 0" mask="0x1"/>
          <bitfield name="EXTINT1" caption="External Interrupt 1" mask="0x2"/>
          <bitfield name="EXTINT2" caption="External Interrupt 2" mask="0x4"/>
          <bitfield name="EXTINT3" caption="External Interrupt 3" mask="0x8"/>
          <bitfield name="EXTINT4" caption="External Interrupt 4" mask="0x10"/>
          <bitfield name="EXTINT5" caption="External Interrupt 5" mask="0x20"/>
          <bitfield name="EXTINT6" caption="External Interrupt 6" mask="0x40"/>
          <bitfield name="EXTINT7" caption="External Interrupt 7" mask="0x80"/>
          <bitfield name="EXTINT8" caption="External Interrupt 8" mask="0x100"/>
          <bitfield name="EXTINT9" caption="External Interrupt 9" mask="0x200"/>
          <bitfield name="EXTINT10" caption="External Interrupt 10" mask="0x400"/>
          <bitfield name="EXTINT11" caption="External Interrupt 11" mask="0x800"/>
          <bitfield name="EXTINT12" caption="External Interrupt 12" mask="0x1000"/>
          <bitfield name="EXTINT13" caption="External Interrupt 13" mask="0x2000"/>
          <bitfield name="EXTINT14" caption="External Interrupt 14" mask="0x4000"/>
          <bitfield name="EXTINT15" caption="External Interrupt 15" mask="0x8000"/>
        </register>
        <register name="ASYNCH" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="External Interrupt Asynchronous Mode">
          <bitfield name="ASYNCH0" caption="Asynchronous Edge Detection Mode 0" mask="0x1"/>
          <bitfield name="ASYNCH1" caption="Asynchronous Edge Detection Mode 1" mask="0x2"/>
          <bitfield name="ASYNCH2" caption="Asynchronous Edge Detection Mode 2" mask="0x4"/>
          <bitfield name="ASYNCH3" caption="Asynchronous Edge Detection Mode 3" mask="0x8"/>
          <bitfield name="ASYNCH4" caption="Asynchronous Edge Detection Mode 4" mask="0x10"/>
          <bitfield name="ASYNCH5" caption="Asynchronous Edge Detection Mode 5" mask="0x20"/>
          <bitfield name="ASYNCH6" caption="Asynchronous Edge Detection Mode 6" mask="0x40"/>
          <bitfield name="ASYNCH7" caption="Asynchronous Edge Detection Mode 7" mask="0x80"/>
          <bitfield name="ASYNCH8" caption="Asynchronous Edge Detection Mode 8" mask="0x100"/>
          <bitfield name="ASYNCH9" caption="Asynchronous Edge Detection Mode 9" mask="0x200"/>
          <bitfield name="ASYNCH10" caption="Asynchronous Edge Detection Mode 10" mask="0x400"/>
          <bitfield name="ASYNCH11" caption="Asynchronous Edge Detection Mode 11" mask="0x800"/>
          <bitfield name="ASYNCH12" caption="Asynchronous Edge Detection Mode 12" mask="0x1000"/>
          <bitfield name="ASYNCH13" caption="Asynchronous Edge Detection Mode 13" mask="0x2000"/>
          <bitfield name="ASYNCH14" caption="Asynchronous Edge Detection Mode 14" mask="0x4000"/>
          <bitfield name="ASYNCH15" caption="Asynchronous Edge Detection Mode 15" mask="0x8000"/>
        </register>
        <register name="CONFIG0" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="External Interrupt Sense Configuration 0">
          <bitfield name="SENSE0" caption="Input Sense Configuration 0" mask="0x7" values="EIC_CONFIG0__SENSEx"/>
          <bitfield name="FILTEN0" caption="Filter Enable 0" mask="0x8"/>
          <bitfield name="SENSE1" caption="Input Sense Configuration 1" mask="0x70" values="EIC_CONFIG0__SENSEx"/>
          <bitfield name="FILTEN1" caption="Filter Enable 1" mask="0x80"/>
          <bitfield name="SENSE2" caption="Input Sense Configuration 2" mask="0x700" values="EIC_CONFIG0__SENSEx"/>
          <bitfield name="FILTEN2" caption="Filter Enable 2" mask="0x800"/>
          <bitfield name="SENSE3" caption="Input Sense Configuration 3" mask="0x7000" values="EIC_CONFIG0__SENSEx"/>
          <bitfield name="FILTEN3" caption="Filter Enable 3" mask="0x8000"/>
          <bitfield name="SENSE4" caption="Input Sense Configuration 4" mask="0x70000" values="EIC_CONFIG0__SENSEx"/>
          <bitfield name="FILTEN4" caption="Filter Enable 4" mask="0x80000"/>
          <bitfield name="SENSE5" caption="Input Sense Configuration 5" mask="0x700000" values="EIC_CONFIG0__SENSEx"/>
          <bitfield name="FILTEN5" caption="Filter Enable 5" mask="0x800000"/>
          <bitfield name="SENSE6" caption="Input Sense Configuration 6" mask="0x7000000" values="EIC_CONFIG0__SENSEx"/>
          <bitfield name="FILTEN6" caption="Filter Enable 6" mask="0x8000000"/>
          <bitfield name="SENSE7" caption="Input Sense Configuration 7" mask="0x70000000" values="EIC_CONFIG0__SENSEx"/>
          <bitfield name="FILTEN7" caption="Filter Enable 7" mask="0x80000000"/>
        </register>
        <register name="CONFIG1" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="External Interrupt Sense Configuration 1">
          <bitfield name="SENSE8" caption="Input Sense Configuration 8" mask="0x7" values="EIC_CONFIG1__SENSEx"/>
          <bitfield name="FILTEN8" caption="Filter Enable 8" mask="0x8"/>
          <bitfield name="SENSE9" caption="Input Sense Configuration 9" mask="0x70" values="EIC_CONFIG1__SENSEx"/>
          <bitfield name="FILTEN9" caption="Filter Enable 9" mask="0x80"/>
          <bitfield name="SENSE10" caption="Input Sense Configuration 10" mask="0x700" values="EIC_CONFIG1__SENSEx"/>
          <bitfield name="FILTEN10" caption="Filter Enable 10" mask="0x800"/>
          <bitfield name="SENSE11" caption="Input Sense Configuration 11" mask="0x7000" values="EIC_CONFIG1__SENSEx"/>
          <bitfield name="FILTEN11" caption="Filter Enable 11" mask="0x8000"/>
          <bitfield name="SENSE12" caption="Input Sense Configuration 12" mask="0x70000" values="EIC_CONFIG1__SENSEx"/>
          <bitfield name="FILTEN12" caption="Filter Enable 12" mask="0x80000"/>
          <bitfield name="SENSE13" caption="Input Sense Configuration 13" mask="0x700000" values="EIC_CONFIG1__SENSEx"/>
          <bitfield name="FILTEN13" caption="Filter Enable 13" mask="0x800000"/>
          <bitfield name="SENSE14" caption="Input Sense Configuration 14" mask="0x7000000" values="EIC_CONFIG1__SENSEx"/>
          <bitfield name="FILTEN14" caption="Filter Enable 14" mask="0x8000000"/>
          <bitfield name="SENSE15" caption="Input Sense Configuration 15" mask="0x70000000" values="EIC_CONFIG1__SENSEx"/>
          <bitfield name="FILTEN15" caption="Filter Enable 15" mask="0x80000000"/>
        </register>
      </register-group>
      <value-group name="EIC_CTRLA__CKSEL">
        <value name="GCLK_EIC" caption="The EIC is clocked by GCLK_EIC" value="0x0"/>
        <value name="CLK_OSC32K" caption="The EIC is clocked by CLK_OSC32K" value="0x1"/>
      </value-group>
      <value-group name="EIC_NMICTRL__NMISENSE">
        <value name="NONE" caption="No detection" value="0x0"/>
        <value name="RISE" caption="Rising-edge detection" value="0x1"/>
        <value name="FALL" caption="Falling-edge detection" value="0x2"/>
        <value name="BOTH" caption="Both-edge detection" value="0x3"/>
        <value name="HIGH" caption="High-level detection" value="0x4"/>
        <value name="LOW" caption="Low-level detection" value="0x5"/>
      </value-group>
      <value-group name="EIC_CONFIG0__SENSEx">
        <value name="NONE" caption="No detection" value="0x0"/>
        <value name="RISE" caption="Rising-edge detection" value="0x1"/>
        <value name="FALL" caption="Falling-edge detection" value="0x2"/>
        <value name="BOTH" caption="Both-edge detection" value="0x3"/>
        <value name="HIGH" caption="High-level detection" value="0x4"/>
        <value name="LOW" caption="Low-level detection" value="0x5"/>
      </value-group>
      <value-group name="EIC_CONFIG1__SENSEx">
        <value name="NONE" caption="No detection" value="0x0"/>
        <value name="RISE" caption="Rising-edge detection" value="0x1"/>
        <value name="FALL" caption="Falling-edge detection" value="0x2"/>
        <value name="BOTH" caption="Both-edge detection" value="0x3"/>
        <value name="HIGH" caption="High-level detection" value="0x4"/>
        <value name="LOW" caption="Low-level detection" value="0x5"/>
      </value-group>
    </module>
    <module name="EVSYS" id="U2256" name2="U2256" version="v1" caption="Event System">
      <register-group name="EVSYS" caption="Event System">
        <register name="CTRLA" offset="0x0" rw="W" size="1" initval="0x00" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
        </register>
        <register name="CHSTATUS" offset="0xC" rw="R" size="4" caption="Channel Status">
          <bitfield name="USRRDY0" caption="Users Ready on Channel 0" mask="0x1"/>
          <bitfield name="USRRDY1" caption="Users Ready on Channel 1" mask="0x2"/>
          <bitfield name="USRRDY2" caption="Users Ready on Channel 2" mask="0x4"/>
          <bitfield name="USRRDY3" caption="Users Ready on Channel 3" mask="0x8"/>
          <bitfield name="CHBUSY0" caption="Channel 0 Busy" mask="0x10000"/>
          <bitfield name="CHBUSY1" caption="Channel 1 Busy" mask="0x20000"/>
          <bitfield name="CHBUSY2" caption="Channel 2 Busy" mask="0x40000"/>
          <bitfield name="CHBUSY3" caption="Channel 3 Busy" mask="0x80000"/>
        </register>
        <register name="INTENCLR" offset="0x10" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="OVR0" caption="Overrun Channel 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="OVR1" caption="Overrun Channel 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="OVR2" caption="Overrun Channel 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="OVR3" caption="Overrun Channel 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="EVD0" caption="Event Detected Channel 0 Interrupt Enable" mask="0x10000"/>
          <bitfield name="EVD1" caption="Event Detected Channel 1 Interrupt Enable" mask="0x20000"/>
          <bitfield name="EVD2" caption="Event Detected Channel 2 Interrupt Enable" mask="0x40000"/>
          <bitfield name="EVD3" caption="Event Detected Channel 3 Interrupt Enable" mask="0x80000"/>
        </register>
        <register name="INTENSET" offset="0x14" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="OVR0" caption="Overrun Channel 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="OVR1" caption="Overrun Channel 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="OVR2" caption="Overrun Channel 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="OVR3" caption="Overrun Channel 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="EVD0" caption="Event Detected Channel 0 Interrupt Enable" mask="0x10000"/>
          <bitfield name="EVD1" caption="Event Detected Channel 1 Interrupt Enable" mask="0x20000"/>
          <bitfield name="EVD2" caption="Event Detected Channel 2 Interrupt Enable" mask="0x40000"/>
          <bitfield name="EVD3" caption="Event Detected Channel 3 Interrupt Enable" mask="0x80000"/>
        </register>
        <register name="INTFLAG" offset="0x18" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="OVR0" caption="Overrun Channel 0" mask="0x1"/>
          <bitfield name="OVR1" caption="Overrun Channel 1" mask="0x2"/>
          <bitfield name="OVR2" caption="Overrun Channel 2" mask="0x4"/>
          <bitfield name="OVR3" caption="Overrun Channel 3" mask="0x8"/>
          <bitfield name="EVD0" caption="Event Detected Channel 0" mask="0x10000"/>
          <bitfield name="EVD1" caption="Event Detected Channel 1" mask="0x20000"/>
          <bitfield name="EVD2" caption="Event Detected Channel 2" mask="0x40000"/>
          <bitfield name="EVD3" caption="Event Detected Channel 3" mask="0x80000"/>
        </register>
        <register name="SWEVT" offset="0x1C" rw="W" size="4" initval="0x00000000" caption="Software Event">
          <bitfield name="CHANNEL0" caption="Channel 0 Software Selection" mask="0x1"/>
          <bitfield name="CHANNEL1" caption="Channel 1 Software Selection" mask="0x2"/>
          <bitfield name="CHANNEL2" caption="Channel 2 Software Selection" mask="0x4"/>
          <bitfield name="CHANNEL3" caption="Channel 3 Software Selection" mask="0x8"/>
        </register>
        <register name="CHANNEL" offset="0x20" rw="RW" size="4" count="4" initval="0x00008000" caption="Channel # Control">
          <bitfield name="EVGEN" caption="Event Generator" mask="0x7F"/>
          <bitfield name="PATH" caption="Path Selection" mask="0x300" values="EVSYS_CHANNEL__PATH"/>
          <bitfield name="EDGSEL" caption="Edge Detection Selection" mask="0xC00" values="EVSYS_CHANNEL__EDGSEL"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x4000"/>
          <bitfield name="ONDEMAND" caption="Generic Clock On Demand" mask="0x8000"/>
        </register>
        <register name="USER" offset="0x80" rw="RW" size="4" count="23" initval="0x00000000" caption="User # Channel Selection">
          <bitfield name="CHANNEL" caption="Channel Event Selection" mask="0x1F" values="EVSYS_USER__CHANNEL"/>
        </register>
      </register-group>
      <value-group name="EVSYS_CHANNEL__PATH">
        <value name="SYNCHRONOUS" caption="Synchronous path" value="0x0"/>
        <value name="RESYNCHRONIZED" caption="Resynchronized path" value="0x1"/>
        <value name="ASYNCHRONOUS" caption="Asynchronous path" value="0x2"/>
      </value-group>
      <value-group name="EVSYS_CHANNEL__EDGSEL">
        <value name="NO_EVT_OUTPUT" caption="No event output when using the resynchronized or synchronous path" value="0x0"/>
        <value name="RISING_EDGE" caption="Event detection occurs only on the rising edge of the signal from the event generator" value="0x1"/>
        <value name="FALLING_EDGE" caption="Event detection occurs only on the falling edge of the signal from the event generator" value="0x2"/>
        <value name="BOTH_EDGES" caption="Event detection occurs on both the rising and falling edges of the signal from the event generator" value="0x3"/>
      </value-group>
      <value-group name="EVSYS_USER__CHANNEL">
        <value name="OFF" caption="The Event System user is not connected to any channel" value="0x00"/>
        <value name="CHANNEL0" caption="The Event System user is connected to Channel 0" value="0x01"/>
        <value name="CHANNEL1" caption="The Event System user is connected to Channel 1" value="0x02"/>
        <value name="CHANNEL2" caption="The Event System user is connected to Channel 2" value="0x03"/>
        <value name="CHANNEL3" caption="The Event System user is connected to Channel 3" value="0x04"/>
      </value-group>
    </module>
    <module name="FUSES" id="06285" name2="pic32cm_pl10_fuses" version="v1" caption="Non-Volatile Fuses">
      <register-group name="FUSES_BOOTCFG" caption="Non-Volatile Fuses">
        <register name="SEQNUM" offset="0x0" rw="RW" size="4" initval="0xFFFFFFFF" caption="Sequence Number Fuse">
          <bitfield name="SEQNUM" caption="Sequence Number" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOOTPROT" offset="0x8" rw="RW" size="4" initval="0xFFFFFFFF" caption="Boot Protection Fuse">
          <bitfield name="BOOTPROT" caption="Boot Protection" mask="0x7" values="FUSES_BOOTPROT__BOOTPROT"/>
        </register>
        <register name="WDTCFG" offset="0x10" rw="RW" size="4" initval="0xFFFFFFFF" caption="Watchdog Timer Configuration Fuse">
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="WEN" caption="Window Mode Enable" mask="0x4"/>
          <bitfield name="ALWAYSON" caption="Always On" mask="0x8"/>
          <bitfield name="PER" caption="Time-Out Period" mask="0xF00" values="FUSES_WDTCFG__PER"/>
          <bitfield name="WINDOW" caption="Window" mask="0xF000" values="FUSES_WDTCFG__WINDOW"/>
          <bitfield name="EWOFFSET" caption="Early Warning Interrupt Time Offset Fuse" mask="0xF0000" values="FUSES_WDTCFG__EWOFFSET"/>
        </register>
        <register name="BODCFG" offset="0x18" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOD Configuration Fuse">
          <bitfield name="ENABLE" caption="BOD Enable" mask="0x2"/>
          <bitfield name="STDBYCFG" caption="BOD Configuration in Standby Sleep Mode" mask="0x20"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40"/>
          <bitfield name="ACTCFG" caption="BOD Operation Mode in Active Mode" mask="0x100" values="FUSES_BODCFG__ACTCFG"/>
          <bitfield name="SAMPFREQ" caption="BOD Sampling Frequency" mask="0x1000" values="FUSES_BODCFG__SAMPFREQ"/>
          <bitfield name="LEVEL" caption="BOD Level" mask="0x30000" values="FUSES_BODCFG__LEVEL"/>
          <bitfield name="VLMLVL" caption="Voltage Level Monitor Level" mask="0x3000000" values="FUSES_BODCFG__VLMLVL"/>
          <bitfield name="VLMCFG" caption="Voltage Level Monitor Interrupt Configuration" mask="0xC000000" values="FUSES_BODCFG__VLMCFG"/>
          <bitfield name="WRTLOCK" caption="Write Lock" mask="0x80000000"/>
        </register>
        <register name="USERCFG" offset="0x20" rw="RW" size="4" initval="0xFFFFFFFF" caption="User Configuration Fuse">
          <bitfield name="MVIOMODE" caption="MVIO Operation Mode" mask="0x1" values="FUSES_USERCFG__MVIOMODE"/>
          <bitfield name="CRCSEL" caption="CRC Polynomial Selection" mask="0x40" values="FUSES_USERCFG__CRCSEL"/>
          <bitfield name="CRCBOOT" caption="CRC Boot" mask="0x80"/>
          <bitfield name="SUT" caption="Start-up Time" mask="0x700" values="FUSES_USERCFG__SUT"/>
        </register>
        <register name="BOOT_GPIOSEL" offset="0x28" rw="RW" size="4" initval="0xFFFFFFFF" caption="Boot External Notification I/O Pin Fuse">
          <bitfield name="GPIOPINSEL" caption="GPIO Pin Select for Boot External Notification Signal" mask="0x1F" values="FUSES_BOOT_GPIOSEL__GPIOPINSEL"/>
          <bitfield name="ENABLE" caption="Enable Boot External Notification Signal" mask="0x80"/>
          <bitfield name="GPIOPORTSEL" caption="GPIO Port Select for Boot External Notification Signal" mask="0xF00" values="FUSES_BOOT_GPIOSEL__GPIOPORTSEL"/>
          <bitfield name="POL" caption="Select Polarity in Normal Drive Mode for Boot External Notification Signal" mask="0x20000" values="FUSES_BOOT_GPIOSEL__POL"/>
          <bitfield name="ODRAIN" caption="Open Drain Control for Boot External Notification Signal" mask="0x80000" values="FUSES_BOOT_GPIOSEL__ODRAIN"/>
          <bitfield name="SLEWLIM" caption="Slew Rate Control for Boot External Notification Signal" mask="0x100000" values="FUSES_BOOT_GPIOSEL__SLEWLIM"/>
        </register>
      </register-group>
      <register-group name="FUSES_SIGNATURE" caption="Non-Volatile Fuses">
        <register name="SERNUM0" offset="0x20" rw="R" size="4" initval="0xFFFFFFFF" caption="Serial Number 0">
          <bitfield name="SERNUM0" caption="Serial Number 0" mask="0xFFFFFFFF"/>
        </register>
        <register name="SERNUM1" offset="0x28" rw="R" size="4" initval="0xFFFFFFFF" caption="Serial Number 1">
          <bitfield name="SERNUM1" caption="Serial Number 1" mask="0xFFFFFFFF"/>
        </register>
        <register name="SERNUM2" offset="0x30" rw="R" size="4" initval="0xFFFFFFFF" caption="Serial Number 2">
          <bitfield name="SERNUM2" caption="Serial Number 2" mask="0xFFFFFFFF"/>
        </register>
        <register name="SERNUM3" offset="0x38" rw="R" size="4" initval="0xFFFFFFFF" caption="Serial Number 3">
          <bitfield name="SERNUM3" caption="Serial Number 3" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="FUSES_BOOTPROT__BOOTPROT">
        <value name="SIZE_32768BYTES" caption="32768 bytes are protected." value="0x0"/>
        <value name="SIZE_16384BYTES" caption="16384 bytes are protected." value="0x1"/>
        <value name="SIZE_8192BYTES" caption="8192 bytes are protected." value="0x2"/>
        <value name="SIZE_4096BYTES" caption="4096 bytes are protected." value="0x3"/>
        <value name="SIZE_2048BYTES" caption="2048 bytes are protected." value="0x4"/>
        <value name="SIZE_1024BYTES" caption="1024 bytes are protected." value="0x5"/>
        <value name="SIZE_512BYTES" caption="512 bytes are protected." value="0x6"/>
        <value name="SIZE_0BYTES" caption="0 bytes are protected." value="0x7"/>
      </value-group>
      <value-group name="FUSES_WDTCFG__PER">
        <value name="CYC8" caption="8 clock cycles" value="0x0"/>
        <value name="CYC16" caption="16 clock cycles" value="0x1"/>
        <value name="CYC32" caption="32 clock cycles" value="0x2"/>
        <value name="CYC64" caption="64 clock cycles" value="0x3"/>
        <value name="CYC128" caption="128 clock cycles" value="0x4"/>
        <value name="CYC256" caption="256 clock cycles" value="0x5"/>
        <value name="CYC512" caption="512 clock cycles" value="0x6"/>
        <value name="CYC1024" caption="1024 clock cycles" value="0x7"/>
        <value name="CYC2048" caption="2048 clock cycles" value="0x8"/>
        <value name="CYC4096" caption="4096 clock cycles" value="0x9"/>
        <value name="CYC8192" caption="8192 clock cycles" value="0xA"/>
        <value name="CYC16384" caption="16384 clock cycles" value="0xB"/>
      </value-group>
      <value-group name="FUSES_WDTCFG__WINDOW">
        <value name="CYC8" caption="8 clock cycles" value="0x0"/>
        <value name="CYC16" caption="16 clock cycles" value="0x1"/>
        <value name="CYC32" caption="32 clock cycles" value="0x2"/>
        <value name="CYC64" caption="64 clock cycles" value="0x3"/>
        <value name="CYC128" caption="128 clock cycles" value="0x4"/>
        <value name="CYC256" caption="256 clock cycles" value="0x5"/>
        <value name="CYC512" caption="512 clock cycles" value="0x6"/>
        <value name="CYC1024" caption="1024 clock cycles" value="0x7"/>
        <value name="CYC2048" caption="2048 clock cycles" value="0x8"/>
        <value name="CYC4096" caption="4096 clock cycles" value="0x9"/>
        <value name="CYC8192" caption="8192 clock cycles" value="0xA"/>
        <value name="CYC16384" caption="16384 clock cycles" value="0xB"/>
      </value-group>
      <value-group name="FUSES_WDTCFG__EWOFFSET">
        <value name="CYC8" caption="8 clock cycles" value="0x0"/>
        <value name="CYC16" caption="16 clock cycles" value="0x1"/>
        <value name="CYC32" caption="32 clock cycles" value="0x2"/>
        <value name="CYC64" caption="64 clock cycles" value="0x3"/>
        <value name="CYC128" caption="128 clock cycles" value="0x4"/>
        <value name="CYC256" caption="256 clock cycles" value="0x5"/>
        <value name="CYC512" caption="512 clock cycles" value="0x6"/>
        <value name="CYC1024" caption="1024 clock cycles" value="0x7"/>
        <value name="CYC2048" caption="2048 clock cycles" value="0x8"/>
        <value name="CYC4096" caption="4096 clock cycles" value="0x9"/>
        <value name="CYC8192" caption="8192 clock cycles" value="0xA"/>
        <value name="CYC16384" caption="16384 clock cycles" value="0xB"/>
      </value-group>
      <value-group name="FUSES_BODCFG__ACTCFG">
        <value name="CONT" caption="Continuous Mode" value="0x0"/>
        <value name="SAMP" caption="Sampling Mode" value="0x1"/>
      </value-group>
      <value-group name="FUSES_BODCFG__SAMPFREQ">
        <value name="128HZ" caption="128 Hz Sampling Frequency" value="0x0"/>
        <value name="32HZ" caption="32 Hz Sampling Frequency" value="0x1"/>
      </value-group>
      <value-group name="FUSES_BODCFG__LEVEL">
        <value name="BODLEVEL0" caption="1.90V" value="0x0"/>
        <value name="BODLEVEL1" caption="2.45V" value="0x1"/>
        <value name="BODLEVEL2" caption="2.70V" value="0x2"/>
        <value name="BODLEVEL3" caption="2.85V" value="0x3"/>
      </value-group>
      <value-group name="FUSES_BODCFG__VLMLVL">
        <value name="OFF" caption="VLM disabled" value="0x0"/>
        <value name="5ABOVE" caption="VLM threshold is 5% above BOD threshold" value="0x1"/>
      </value-group>
      <value-group name="FUSES_BODCFG__VLMCFG">
        <value name="FALLING" caption="VDD falls below VLM threshold" value="0x0"/>
        <value name="RISING" caption="VDD rises above VLM threshold" value="0x1"/>
        <value name="BOTH" caption="VDD crosses VLM threshold" value="0x2"/>
      </value-group>
      <value-group name="FUSES_USERCFG__MVIOMODE">
        <value name="DUAL" caption="MVIO operating in dual supply mode" value="0x0"/>
        <value name="SINGLE" caption="MVIO operating in Single supply mode" value="0x1"/>
      </value-group>
      <value-group name="FUSES_USERCFG__CRCSEL">
        <value name="CRC16" caption="CRC-16-CCITT" value="0x0"/>
        <value name="CRC32" caption="CRC-32 (IEEE 802.3)" value="0x1"/>
      </value-group>
      <value-group name="FUSES_USERCFG__SUT">
        <value name="0MS" caption="0 ms" value="0x0"/>
        <value name="1MS" caption="1 ms" value="0x1"/>
        <value name="2MS" caption="2 ms" value="0x2"/>
        <value name="4MS" caption="4 ms" value="0x3"/>
        <value name="8MS" caption="8 ms" value="0x4"/>
        <value name="16MS" caption="16 ms" value="0x5"/>
        <value name="32MS" caption="32 ms" value="0x6"/>
        <value name="64MS" caption="64 ms" value="0x7"/>
      </value-group>
      <value-group name="FUSES_BOOT_GPIOSEL__GPIOPINSEL">
        <value name="PIN00" caption="Pin 0" value="0x00"/>
        <value name="PIN01" caption="Pin 1" value="0x01"/>
        <value name="PIN30" caption="Pin 30" value="0x1E"/>
        <value name="PIN31" caption="Pin 31" value="0x1F"/>
      </value-group>
      <value-group name="FUSES_BOOT_GPIOSEL__GPIOPORTSEL">
        <value name="PORTA" caption="Port A" value="0x0"/>
        <value name="PORTB" caption="Port B" value="0x1"/>
        <value name="PORTC" caption="Port C" value="0x2"/>
        <value name="PORTD" caption="Port D" value="0x3"/>
      </value-group>
      <value-group name="FUSES_BOOT_GPIOSEL__POL">
        <value name="FALSE" caption="The selected fault source is active-high" value="0x0"/>
        <value name="TRUE" caption="The selected fault source is active-low" value="0x1"/>
      </value-group>
      <value-group name="FUSES_BOOT_GPIOSEL__ODRAIN">
        <value name="FALSE" caption="The selected fault source is open drain drive" value="0x0"/>
        <value name="TRUE" caption="The selected fault source is normal drive" value="0x1"/>
      </value-group>
      <value-group name="FUSES_BOOT_GPIOSEL__SLEWLIM">
        <value name="FALSE" caption="The slew rate is not limited (fast rise/fall time operation)" value="0x0"/>
        <value name="TRUE" caption="The slew rate is limited." value="0x1"/>
      </value-group>
    </module>
    <module name="GCLK" id="03588" name2="clk_gclk_u2122_v1" version="v1" caption="Generic Clock Controller">
      <register-group name="GCLK" caption="Generic Clock Controller">
        <register name="SYNCBUSY" offset="0x4" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy">
          <bitfield name="GENCTRL0" caption="Generator Control 0 Synchronization Busy" mask="0x4"/>
          <bitfield name="GENCTRL1" caption="Generator Control 1 Synchronization Busy" mask="0x8"/>
          <bitfield name="GENCTRL2" caption="Generator Control 2 Synchronization Busy" mask="0x10"/>
          <bitfield name="GENCTRL3" caption="Generator Control 3 Synchronization Busy" mask="0x20"/>
        </register>
        <register name="GENCTRL" offset="0x20" rw="RW" access="WSYNC" size="4" count="4" initval="0x00000000" caption="Generator Control">
          <bitfield name="SRC" caption="Generator Clock Source Selection" mask="0x1F" values="GCLK_GENCTRL__SRC"/>
          <bitfield name="GENEN" caption="Generator Enable" mask="0x100"/>
          <bitfield name="IDC" caption="Improve Duty Cycle" mask="0x200"/>
          <bitfield name="OOV" caption="Output Off Value" mask="0x400"/>
          <bitfield name="OE" caption="Output Enable" mask="0x800"/>
          <bitfield name="DIVSEL" caption="Divide Selection" mask="0x1000" values="GCLK_GENCTRL__DIVSEL"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x2000"/>
          <bitfield name="DIV" caption="Division Factor" mask="0xFFFF0000"/>
        </register>
        <register name="PCHCTRL" offset="0x80" rw="RW" size="4" count="13" initval="0x00000000" caption="Peripheral Channel Control #">
          <bitfield name="GEN" caption="Generator Selection" mask="0xF" values="GCLK_PCHCTRL__GEN"/>
          <bitfield name="CHEN" caption="Channel Enable" mask="0x40"/>
          <bitfield name="WRTLOCK" caption="Write Lock" mask="0x80"/>
        </register>
      </register-group>
      <value-group name="GCLK_GENCTRL__SRC">
        <value name="OSCHF" caption="OSCHF oscillator output" value="0"/>
        <value name="GCLKIN" caption="Generator input pad" value="1"/>
        <value name="GCLKGEN1" caption="Generic clock generator 1 output" value="2"/>
        <value name="OSC32K" caption="OSC32K oscillator output" value="3"/>
        <value name="XOSC32K" caption="XOSC32K oscillator output" value="4"/>
      </value-group>
      <value-group name="GCLK_GENCTRL__DIVSEL">
        <value name="DIV1" caption="The Generator clock frequency equals the clock source frequency divided by GENCTRL[n].DIV" value="0x0"/>
        <value name="DIV2" caption="The Generator clock frequency equals the clock source frequency divided by 2(GENCTRL[n].DIV + 1)" value="0x1"/>
      </value-group>
      <value-group name="GCLK_PCHCTRL__GEN">
        <value name="GCLK0" caption="Generic Clock Generator 0" value="0x0"/>
        <value name="GCLK1" caption="Generic Clock Generator 1" value="0x1"/>
        <value name="GCLK2" caption="Generic Clock Generator 2" value="0x2"/>
        <value name="GCLK3" caption="Generic Clock Generator 3" value="0x3"/>
      </value-group>
    </module>
    <module name="HMATRIXB" id="I7638" name2="I7638" version="2.b.3" caption="HSB Matrix">
      <register-group name="PRS" size="0x8">
        <register name="PRAS" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Priority A for Slave">
          <bitfield name="M0PR" caption="Master 0 Priority" mask="0xF"/>
          <bitfield name="M1PR" caption="Master 1 Priority" mask="0xF0"/>
          <bitfield name="M2PR" caption="Master 2 Priority" mask="0xF00"/>
          <bitfield name="M3PR" caption="Master 3 Priority" mask="0xF000"/>
          <bitfield name="M4PR" caption="Master 4 Priority" mask="0xF0000"/>
          <bitfield name="M5PR" caption="Master 5 Priority" mask="0xF00000"/>
          <bitfield name="M6PR" caption="Master 6 Priority" mask="0xF000000"/>
          <bitfield name="M7PR" caption="Master 7 Priority" mask="0xF0000000"/>
        </register>
        <register name="PRBS" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Priority B for Slave">
          <bitfield name="M8PR" caption="Master 8 Priority" mask="0xF"/>
          <bitfield name="M9PR" caption="Master 9 Priority" mask="0xF0"/>
          <bitfield name="M10PR" caption="Master 10 Priority" mask="0xF00"/>
          <bitfield name="M11PR" caption="Master 11 Priority" mask="0xF000"/>
          <bitfield name="M12PR" caption="Master 12 Priority" mask="0xF0000"/>
          <bitfield name="M13PR" caption="Master 13 Priority" mask="0xF00000"/>
          <bitfield name="M14PR" caption="Master 14 Priority" mask="0xF000000"/>
          <bitfield name="M15PR" caption="Master 15 Priority" mask="0xF0000000"/>
        </register>
      </register-group>
      <register-group name="HMATRIXB" caption="HSB Matrix">
        <register name="MCFG" offset="0x0" rw="RW" size="4" access-size="4" count="16" initval="0x00000002" caption="Master Configuration">
          <bitfield name="ULBT" caption="Undefined Length Burst Type" mask="0x7" values="HMATRIXB_MCFG__ULBT"/>
        </register>
        <register name="SCFG" offset="0x40" rw="RW" size="4" access-size="4" count="16" initval="0x00000010" caption="Slave Configuration">
          <bitfield name="SLOT_CYCLE" caption="Maximum Number of Allowed Cycles for a Burst" mask="0xFF"/>
          <bitfield name="DEFMSTR_TYPE" caption="Default Master Type" mask="0x30000" values="HMATRIXB_SCFG__DEFMSTR_TYPE"/>
          <bitfield name="FIXED_DEFMSTR" caption="Fixed Index of Default Master" mask="0x3C0000"/>
          <bitfield name="ARBT" caption="Arbitration Type" mask="0x1000000" values="HMATRIXB_SCFG__ARBT"/>
        </register>
        <register-group name="PRS" name-in-module="PRS" offset="0x080" size="0x8" count="4"/>
        <register name="MRCR" offset="0x100" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Master Remap Control">
          <bitfield name="RCB0" caption="Remap Command Bit for Master 0" mask="0x1" values="HMATRIXB_MRCR__RCB0"/>
          <bitfield name="RCB1" caption="Remap Command Bit for Master 1" mask="0x2" values="HMATRIXB_MRCR__RCB1"/>
          <bitfield name="RCB2" caption="Remap Command Bit for Master 2" mask="0x4" values="HMATRIXB_MRCR__RCB2"/>
          <bitfield name="RCB3" caption="Remap Command Bit for Master 3" mask="0x8" values="HMATRIXB_MRCR__RCB3"/>
          <bitfield name="RCB4" caption="Remap Command Bit for Master 4" mask="0x10" values="HMATRIXB_MRCR__RCB4"/>
          <bitfield name="RCB5" caption="Remap Command Bit for Master 5" mask="0x20" values="HMATRIXB_MRCR__RCB5"/>
          <bitfield name="RCB6" caption="Remap Command Bit for Master 6" mask="0x40" values="HMATRIXB_MRCR__RCB6"/>
          <bitfield name="RCB7" caption="Remap Command Bit for Master 7" mask="0x80" values="HMATRIXB_MRCR__RCB7"/>
          <bitfield name="RCB8" caption="Remap Command Bit for Master 8" mask="0x100" values="HMATRIXB_MRCR__RCB8"/>
          <bitfield name="RCB9" caption="Remap Command Bit for Master 9" mask="0x200" values="HMATRIXB_MRCR__RCB9"/>
          <bitfield name="RCB10" caption="Remap Command Bit for Master 10" mask="0x400" values="HMATRIXB_MRCR__RCB10"/>
          <bitfield name="RCB11" caption="Remap Command Bit for Master 11" mask="0x800" values="HMATRIXB_MRCR__RCB11"/>
          <bitfield name="RCB12" caption="Remap Command Bit for Master 12" mask="0x1000" values="HMATRIXB_MRCR__RCB12"/>
          <bitfield name="RCB13" caption="Remap Command Bit for Master 13" mask="0x2000" values="HMATRIXB_MRCR__RCB13"/>
          <bitfield name="RCB14" caption="Remap Command Bit for Master 14" mask="0x4000" values="HMATRIXB_MRCR__RCB14"/>
          <bitfield name="RCB15" caption="Remap Command Bit for Master 15" mask="0x8000" values="HMATRIXB_MRCR__RCB15"/>
        </register>
        <register name="SFR" offset="0x110" rw="RW" size="4" access-size="4" count="16" initval="0x00000000" caption="Special Function">
          <bitfield name="SFR" caption="Special Function Register" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="HMATRIXB_MCFG__ULBT">
        <value name="INFINITE" caption="Infinite Length" value="0"/>
        <value name="SINGLE" caption="Single Access" value="1"/>
        <value name="FOUR_BEAT" caption="Four Beat Burst" value="2"/>
        <value name="EIGHT_BEAT" caption="Eight Beat Burst" value="3"/>
        <value name="SIXTEEN_BEAT" caption="Sixteen Beat Burst" value="4"/>
      </value-group>
      <value-group name="HMATRIXB_SCFG__DEFMSTR_TYPE">
        <value name="NO_DEFAULT" caption="No Default Master. At the end of current slave access, if no other master request is pending, the slave is deconnected from all masters. This resusts in having a one cycle latency for the first transfer of a burst." value="0"/>
        <value name="LAST_DEFAULT" caption="Last Default Master At the end of current slave access, if no other master request is pending, the slave stay connected with the last master havingaccessed it.This resusts in not having the one cycle latency when the last master re-trying access on the slave." value="1"/>
        <value name="FIXED_DEFAULT" caption="Fixed Default Master At the end of current slave access, if no other master request is pending, the slave connects with fixed master which numberis in FIXED_DEFMSTR register.This resusts in not having the one cycle latency when the fixed master re-trying access on the slave." value="2"/>
      </value-group>
      <value-group name="HMATRIXB_SCFG__ARBT">
        <value name="ROUND_ROBIN" caption="Round-Robin Arbitration" value="0"/>
        <value name="FIXED_PRIORITY" caption="Fixed Priority Arbitration" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB0">
        <value name="DIS" caption="Disable remapped address decoding for master" value="0"/>
        <value name="ENA" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB1">
        <value name="DIS" caption="Disable remapped address decoding for master" value="0"/>
        <value name="ENA" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB2">
        <value name="DIS" caption="Disable remapped address decoding for master" value="0"/>
        <value name="ENA" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB3">
        <value name="DIS" caption="Disable remapped address decoding for master" value="0"/>
        <value name="ENA" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB4">
        <value name="DIS" caption="Disable remapped address decoding for master" value="0"/>
        <value name="ENA" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB5">
        <value name="DIS" caption="Disable remapped address decoding for master" value="0"/>
        <value name="ENA" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB6">
        <value name="DIS" caption="Disable remapped address decoding for master" value="0"/>
        <value name="ENA" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB7">
        <value name="DIS" caption="Disable remapped address decoding for master" value="0"/>
        <value name="ENA" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB8">
        <value name="DIS" caption="Disable remapped address decoding for master" value="0"/>
        <value name="ENA" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB9">
        <value name="DIS" caption="Disable remapped address decoding for master" value="0"/>
        <value name="ENA" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB10">
        <value name="DIS" caption="Disable remapped address decoding for master" value="0"/>
        <value name="ENA" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB11">
        <value name="DIS" caption="Disable remapped address decoding for master" value="0"/>
        <value name="ENA" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB12">
        <value name="DIS" caption="Disable remapped address decoding for master" value="0"/>
        <value name="ENA" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB13">
        <value name="DIS" caption="Disable remapped address decoding for master" value="0"/>
        <value name="ENA" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB14">
        <value name="DIS" caption="Disable remapped address decoding for master" value="0"/>
        <value name="ENA" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB15">
        <value name="DIS" caption="Disable remapped address decoding for master" value="0"/>
        <value name="ENA" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
    </module>
    <module name="MCLK" id="U2234" name2="U2234" version="v1" caption="Main Clock">
      <register-group name="MCLK" caption="Main Clock">
        <register name="INTENCLR" offset="0x1" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear">
          <bitfield name="CKRDY" caption="Clock Ready Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTENSET" offset="0x2" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set">
          <bitfield name="CKRDY" caption="Clock Ready Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTFLAG" offset="0x3" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x01" caption="Interrupt Flag Status and Clear">
          <bitfield name="CKRDY" caption="Clock Ready Interrupt Flag" mask="0x1"/>
        </register>
        <register name="CPUDIV" offset="0x4" rw="RW" size="1" initval="0x01" caption="CPU Clock Division">
          <bitfield name="CPUDIV" caption="CPU Clock Division Factor" mask="0xFF" values="MCLK_CPUDIV__CPUDIV"/>
        </register>
        <register name="AHBMASK" offset="0x10" rw="RW" size="4" initval="0x000003FF" caption="AHB Bridge Mask">
          <bitfield name="APBA_" caption="APBA AHB Clock Mask" mask="0x1"/>
          <bitfield name="APBB_" caption="APBB AHB Clock Mask" mask="0x2"/>
          <bitfield name="APBC_" caption="APBC AHB Clock Mask" mask="0x4"/>
          <bitfield name="DSU_" caption="DSU AHB Clock Mask" mask="0x8"/>
          <bitfield name="HMATRIXHS_" caption="HMATRIXHS AHB Clock Mask" mask="0x10"/>
          <bitfield name="NVMCTRL_" caption="NVMCTRL AHB Clock Mask" mask="0x20"/>
          <bitfield name="HSRAM_" caption="HSRAM AHB Clock Mask" mask="0x40"/>
          <bitfield name="DMAC_" caption="DMAC AHB Clock Mask" mask="0x80"/>
          <bitfield name="PAC_" caption="PAC AHB Clock Mask" mask="0x100"/>
          <bitfield name="BROM_" caption="BROM AHB Clock Mask" mask="0x200"/>
        </register>
        <register name="APBAMASK" offset="0x14" rw="RW" size="4" initval="0x000007FF" caption="APB Bridge A Mask">
          <bitfield name="PAC_" caption="PAC APB Clock Enable" mask="0x1"/>
          <bitfield name="PM_" caption="PM APB Clock Enable" mask="0x2"/>
          <bitfield name="MCLK_" caption="MCLK APB Clock Enable" mask="0x4"/>
          <bitfield name="RSTC_" caption="RSTC APB Clock Enable" mask="0x8"/>
          <bitfield name="OSCCTRL_" caption="OSCCTRL APB Clock Enable" mask="0x10"/>
          <bitfield name="OSC32KCTRL_" caption="OSC32KCTRL APB Clock Enable" mask="0x20"/>
          <bitfield name="SUPC_" caption="SUPC APB Clock Enable" mask="0x40"/>
          <bitfield name="GCLK_" caption="GCLK APB Clock Enable" mask="0x80"/>
          <bitfield name="WDT_" caption="WDT APB Clock Enable" mask="0x100"/>
          <bitfield name="RTC_" caption="RTC APB Clock Enable" mask="0x200"/>
          <bitfield name="EIC_" caption="EIC APB Clock Enable" mask="0x400"/>
        </register>
        <register name="APBBMASK" offset="0x18" rw="RW" size="4" initval="0x00000027" caption="APB Bridge B Mask">
          <bitfield name="PORT_" caption="PORT APB Clock Enable" mask="0x1"/>
          <bitfield name="DSU_" caption="DSU APB Clock Enable" mask="0x2"/>
          <bitfield name="NVMCTRL_" caption="NVMCTRL APB Clock Enable" mask="0x4"/>
          <bitfield name="DMAC_" caption="DMAC APB Clock Enable" mask="0x8"/>
          <bitfield name="MTB_" caption="MTB APB Clock Enable" mask="0x10"/>
          <bitfield name="HMATRIXHS_" caption="HMATRIXHS APB Clock Enable" mask="0x20"/>
        </register>
        <register name="APBCMASK" offset="0x1C" rw="RW" size="4" initval="0x00000800" caption="APB Bridge C Mask">
          <bitfield name="EVSYS_" caption="EVSYS APB Clock Enable" mask="0x1"/>
          <bitfield name="SERCOM0_" caption="SERCOM0 APB Clock Enable" mask="0x2"/>
          <bitfield name="SERCOM1_" caption="SERCOM1 APB Clock Enable" mask="0x4"/>
          <bitfield name="TC0_" caption="TC0 APB Clock Enable" mask="0x8"/>
          <bitfield name="TC1_" caption="TC1 APB Clock Enable" mask="0x10"/>
          <bitfield name="TC2_" caption="TC2 APB Clock Enable" mask="0x20"/>
          <bitfield name="TCC0_" caption="TCC0 APB Clock Enable" mask="0x40"/>
          <bitfield name="ADC0_" caption="ADC0 APB Clock Enable" mask="0x80"/>
          <bitfield name="AC_" caption="AC APB Clock Enable" mask="0x100"/>
          <bitfield name="CCL_" caption="CCL APB Clock Enable" mask="0x200"/>
          <bitfield name="PTC_" caption="PTC APB Clock Enable" mask="0x400"/>
          <bitfield name="SYSCTRL_" caption="SYSCTRL APB Clock Enable" mask="0x800"/>
        </register>
      </register-group>
      <value-group name="MCLK_CPUDIV__CPUDIV">
        <value name="DIV1" caption="Divide by 1" value="0x01"/>
        <value name="DIV2" caption="Divide by 2" value="0x02"/>
        <value name="DIV4" caption="Divide by 4" value="0x04"/>
        <value name="DIV8" caption="Divide by 8" value="0x08"/>
        <value name="DIV16" caption="Divide by 16" value="0x10"/>
        <value name="DIV32" caption="Divide by 32" value="0x20"/>
        <value name="DIV64" caption="Divide by 64" value="0x40"/>
        <value name="DIV128" caption="Divide by 128" value="0x80"/>
      </value-group>
    </module>
    <module name="MTB" id="U2002" name2="U2002" version="1.a.0" caption="Cortex-M0+ Micro-Trace Buffer">
      <register-group name="MTB" caption="Cortex-M0+ Micro-Trace Buffer">
        <register name="POSITION" offset="0x0" rw="RW" size="4" caption="MTB Position">
          <bitfield name="WRAP" caption="Pointer Value Wraps" mask="0x4"/>
          <bitfield name="POINTER" caption="Trace Packet Location Pointer" mask="0xFFFFFFF8"/>
        </register>
        <register name="MASTER" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="MTB Master">
          <bitfield name="MASK" caption="Maximum Value of the Trace Buffer in SRAM" mask="0x1F"/>
          <bitfield name="TSTARTEN" caption="Trace Start Input Enable" mask="0x20"/>
          <bitfield name="TSTOPEN" caption="Trace Stop Input Enable" mask="0x40"/>
          <bitfield name="SFRWPRIV" caption="Special Function Register Write Privilege" mask="0x80"/>
          <bitfield name="RAMPRIV" caption="SRAM Privilege" mask="0x100"/>
          <bitfield name="HALTREQ" caption="Halt Request" mask="0x200"/>
          <bitfield name="EN" caption="Main Trace Enable" mask="0x80000000"/>
        </register>
        <register name="FLOW" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="MTB Flow">
          <bitfield name="AUTOSTOP" caption="Auto Stop Tracing" mask="0x1"/>
          <bitfield name="AUTOHALT" caption="Auto Halt Request" mask="0x2"/>
          <bitfield name="WATERMARK" caption="Watermark value" mask="0xFFFFFFF8"/>
        </register>
        <register name="BASE" offset="0xC" rw="R" size="4" caption="MTB Base"/>
        <register name="ITCTRL" offset="0xF00" rw="RW" size="4" caption="MTB Integration Mode Control"/>
        <register name="CLAIMSET" offset="0xFA0" rw="RW" size="4" atomic-op="set:CLAIMSET" caption="MTB Claim Set"/>
        <register name="CLAIMCLR" offset="0xFA4" rw="RW" size="4" atomic-op="clear:CLAIMCLR" caption="MTB Claim Clear"/>
        <register name="LOCKACCESS" offset="0xFB0" rw="RW" size="4" caption="MTB Lock Access"/>
        <register name="LOCKSTATUS" offset="0xFB4" rw="R" size="4" caption="MTB Lock Status"/>
        <register name="AUTHSTATUS" offset="0xFB8" rw="R" size="4" caption="MTB Authentication Status"/>
        <register name="DEVARCH" offset="0xFBC" rw="R" size="4" caption="MTB Device Architecture"/>
        <register name="DEVID" offset="0xFC8" rw="R" size="4" caption="MTB Device Configuration"/>
        <register name="DEVTYPE" offset="0xFCC" rw="R" size="4" caption="MTB Device Type"/>
        <register name="PID4" offset="0xFD0" rw="R" size="4" caption="Peripheral Identification 4"/>
        <register name="PID5" offset="0xFD4" rw="R" size="4" caption="Peripheral Identification 5"/>
        <register name="PID6" offset="0xFD8" rw="R" size="4" caption="Peripheral Identification 6"/>
        <register name="PID7" offset="0xFDC" rw="R" size="4" caption="Peripheral Identification 7"/>
        <register name="PID0" offset="0xFE0" rw="R" size="4" caption="Peripheral Identification 0"/>
        <register name="PID1" offset="0xFE4" rw="R" size="4" caption="Peripheral Identification 1"/>
        <register name="PID2" offset="0xFE8" rw="R" size="4" caption="Peripheral Identification 2"/>
        <register name="PID3" offset="0xFEC" rw="R" size="4" caption="Peripheral Identification 3"/>
        <register name="CID0" offset="0xFF0" rw="R" size="4" caption="Component Identification 0"/>
        <register name="CID1" offset="0xFF4" rw="R" size="4" caption="Component Identification 1"/>
        <register name="CID2" offset="0xFF8" rw="R" size="4" caption="Component Identification 2"/>
        <register name="CID3" offset="0xFFC" rw="R" size="4" caption="Component Identification 3"/>
      </register-group>
    </module>
    <module name="NVIC" id="SYSTEM_IP" version="1.0.0" caption="Nested Vectored Interrupt Controller">
      <register-group name="NVIC" caption="Nested Vectored Interrupt Controller">
        <register name="ISER" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Interrupt Set Enable Register">
          <bitfield name="SETENA" caption="Interrupt set enable bits" mask="0x7FFF"/>
        </register>
        <register name="ICER" offset="0x80" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Interrupt Clear Enable Register">
          <bitfield name="CLRENA" caption="Interrupt clear-enable bits" mask="0x7FFF"/>
        </register>
        <register name="ISPR" offset="0x100" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Interrupt Set Pending Register">
          <bitfield name="SETPEND" caption="Interrupt set-pending bits" mask="0x7FFF"/>
        </register>
        <register name="ICPR" offset="0x180" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Interrupt Clear Pending Register">
          <bitfield name="CLRPEND" caption="Interrupt clear-pending bits" mask="0x7FFF"/>
        </register>
        <register name="IPR" offset="0x300" rw="RW" size="4" access-size="4" count="4" initval="0x00000000" caption="Interrupt Priority Register n">
          <bitfield name="PRI0" caption="Priority of interrupt n" mask="0x3"/>
          <bitfield name="PRI1" caption="Priority of interrupt n" mask="0x300"/>
          <bitfield name="PRI2" caption="Priority of interrupt n" mask="0x30000"/>
          <bitfield name="PRI3" caption="Priority of interrupt n" mask="0x3000000"/>
        </register>
      </register-group>
    </module>
    <module name="NVMCTRL" id="06228" name2="nvm_ctrl_arm_v1" version="v1" caption="Non-Volatile Memory Controller">
      <register-group name="NVMCTRL" caption="Non-Volatile Memory Controller">
        <register name="CTRLB" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Control B">
          <bitfield name="CMD" caption="Command" mask="0x7F" values="NVMCTRL_CTRLB__CMD"/>
          <bitfield name="CMDEX" caption="Command Execution" mask="0xFF00" values="NVMCTRL_CTRLB__CMDEX"/>
        </register>
        <register name="PARAM" offset="0x8" rw="R" size="4" caption="NVM Parameters">
          <bitfield name="NVMP" caption="NVM Parameters" mask="0xFFFF"/>
          <bitfield name="PSZ" caption="Page Size" mask="0x70000" values="NVMCTRL_PARAM__PSZ"/>
          <bitfield name="BOOTPROT" caption="Boot Section Size" mask="0x7000000" values="NVMCTRL_PARAM__BOOTPROT"/>
        </register>
        <register name="INTENCLR" offset="0xC" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="READY" caption="NVM Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="ERROR" caption="Error Interrupt Enable" mask="0x2"/>
        </register>
        <register name="INTENSET" offset="0x10" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="READY" caption="NVM Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="ERROR" caption="Error Interrupt Enable" mask="0x2"/>
        </register>
        <register name="INTFLAG" offset="0x14" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="READY" caption="NVM Ready" mask="0x1"/>
          <bitfield name="ERROR" caption="Error" mask="0x2"/>
        </register>
        <register name="INTFLAGSET" offset="0x18" rw="RW" size="4" atomic-op="clear:INTFLAGSET" initval="0x00000000" caption="Interrupt Flag Software Set">
          <bitfield name="READY" caption="NVM Ready" mask="0x1"/>
          <bitfield name="ERROR" caption="Error" mask="0x2"/>
        </register>
        <register name="STATUS" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="Status">
          <bitfield name="PROGE" caption="Programming Error Status" mask="0x4"/>
          <bitfield name="LOCKE" caption="Lock Error Status" mask="0x8"/>
        </register>
        <register name="ADDR" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="Address">
          <bitfield name="ADDR" caption="NVM Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="LOCK" offset="0x24" rw="R" size="4" caption="Lock Section">
          <bitfield name="LOCK0" caption="Region 0 Lock Bit" mask="0x1"/>
          <bitfield name="LOCK1" caption="Region 1 Lock Bit" mask="0x2"/>
          <bitfield name="LOCK2" caption="Region 2 Lock Bit" mask="0x4"/>
          <bitfield name="LOCK3" caption="Region 3 Lock Bit" mask="0x8"/>
          <bitfield name="LOCK4" caption="Region 4 Lock Bit" mask="0x10"/>
          <bitfield name="LOCK5" caption="Region 5 Lock Bit" mask="0x20"/>
          <bitfield name="LOCK6" caption="Region 6 Lock Bit" mask="0x40"/>
          <bitfield name="LOCK7" caption="Region 7 Lock Bit" mask="0x80"/>
          <bitfield name="LOCK8" caption="Region 8 Lock Bit" mask="0x100"/>
          <bitfield name="LOCK9" caption="Region 9 Lock Bit" mask="0x200"/>
          <bitfield name="LOCK10" caption="Region 10 Lock Bit" mask="0x400"/>
          <bitfield name="LOCK11" caption="Region 11 Lock Bit" mask="0x800"/>
          <bitfield name="LOCK12" caption="Region 12 Lock Bit" mask="0x1000"/>
          <bitfield name="LOCK13" caption="Region 13 Lock Bit" mask="0x2000"/>
          <bitfield name="LOCK14" caption="Region 14 Lock Bit" mask="0x4000"/>
          <bitfield name="LOCK15" caption="Region 15 Lock Bit" mask="0x8000"/>
        </register>
        <register name="DATA" offset="0x28" rw="R" size="4" caption="Read Data">
          <bitfield name="DATA" caption="Read Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="WPCTRL" offset="0x2C" rw="RW" size="4" initval="0x00000000" caption="Write Protection Control">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1"/>
          <bitfield name="WPLCK" caption="Write Protection Lock" mask="0x2"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="NVMCTRL_WPCTRL__WPKEY"/>
        </register>
      </register-group>
      <value-group name="NVMCTRL_CTRLB__CMD">
        <value name="NOCMD" caption="No command" value="0x00"/>
        <value name="NOOP" caption="No operation" value="0x01"/>
        <value name="FLWR" caption="Flash Write Enable" value="0x02"/>
        <value name="FLPER" caption="Flash Page Erase Enable" value="0x08"/>
        <value name="FLMPER2" caption="Flash 2-page Erase Enable" value="0x09"/>
        <value name="FLMPER4" caption="Flash 4-page Erase Enable" value="0x0A"/>
        <value name="FLMPER8" caption="Flash 8-page Erase Enable" value="0x0B"/>
        <value name="FLMPER16" caption="Flash 16-page Erase Enable" value="0x0C"/>
        <value name="FLMPER32" caption="Flash 32-page Erase Enable" value="0x0D"/>
        <value name="LR" caption="Lock Region. Sets the bit in the Region n Lock Bits bit field in the Lock Section register (NVMCTRL.LOCK) corresponding to the address location in the ADDR register." value="0x0E"/>
        <value name="UR" caption="Unlock Region. Clears the bit in NVMCTRL.LOCK corresponding to the address location in the ADDR register." value="0x0F"/>
        <value name="EBOOTCFG" caption="Erase BOOTCFG Page Enable" value="0x10"/>
        <value name="WBOOTCFG" caption="Write BOOTCFG Page Enable" value="0x11"/>
        <value name="WLOCKREGION" caption="Write Enable to ROMCFG.NVMLOCKREGION. Writes to other addresses will cause STATUS.PROGE to be set." value="0x12"/>
        <value name="WROMCFG" caption="Write ROMCFG Page Enable. The ROMCFG Page is used by the boot ROM to store Debug Access Level (DAL) bits and other security or protection bits for such as CEHL and Immutable boot." value="0x20"/>
        <value name="CHER" caption="Erase FlashRequires DAL == 2 or SYSINT privileges" value="0x21"/>
      </value-group>
      <value-group name="NVMCTRL_CTRLB__CMDEX">
        <value name="KEY" caption="Execution key" value="0xA5"/>
      </value-group>
      <value-group name="NVMCTRL_PARAM__PSZ">
        <value name="8" caption="8 bytes" value="0x0"/>
        <value name="16" caption="16 bytes" value="0x1"/>
        <value name="32" caption="32 bytes" value="0x2"/>
        <value name="64" caption="64 bytes" value="0x3"/>
        <value name="128" caption="128 bytes" value="0x4"/>
        <value name="256" caption="256 bytes" value="0x5"/>
        <value name="512" caption="512 bytes" value="0x6"/>
        <value name="1024" caption="1024 bytes" value="0x7"/>
      </value-group>
      <value-group name="NVMCTRL_PARAM__BOOTPROT">
        <value name="SIZE_32768BYTES" caption="32768 bytes are protected." value="0x0"/>
        <value name="SIZE_16384BYTES" caption="16384 bytes are protected." value="0x1"/>
        <value name="SIZE_8192BYTES" caption="8192 bytes are protected." value="0x2"/>
        <value name="SIZE_4096BYTES" caption="4096 bytes are protected." value="0x3"/>
        <value name="SIZE_2048BYTES" caption="2048 bytes are protected." value="0x4"/>
        <value name="SIZE_1024BYTES" caption="1024 bytes are protected." value="0x5"/>
        <value name="SIZE_512BYTES" caption="512 bytes are protected." value="0x6"/>
        <value name="SIZE_0BYTES" caption="0 bytes are protected." value="0x7"/>
      </value-group>
      <value-group name="NVMCTRL_WPCTRL__WPKEY">
        <value name="KEY" caption="Allow writes to the WPCTRL register" value="0x4E564D"/>
      </value-group>
    </module>
    <module name="OSC32KCTRL" id="06251" name2="osc_32kctrl_arm_v1" version="v1" caption="32.768 kHz Oscillators Controller">
      <register-group name="OSC32KCTRL" caption="32.768 kHz Oscillators Controller">
        <register name="INTENCLR" offset="0x4" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="XOSC32KRDY" caption="XOSC32K Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="OSC32KRDY" caption="OSC32K Ready Interrupt Enable" mask="0x2"/>
          <bitfield name="CLKFAIL" caption="XOSC32K Clock Failure Detection Interrupt Enable" mask="0x4"/>
        </register>
        <register name="INTENSET" offset="0x8" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="XOSC32KRDY" caption="XOSC32K Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="OSC32KRDY" caption="OSC32K Ready Interrupt Enable" mask="0x2"/>
          <bitfield name="CLKFAIL" caption="XOSC32K Clock Failure Detection Interrupt Enable" mask="0x4"/>
        </register>
        <register name="INTFLAG" offset="0xC" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="XOSC32KRDY" caption="XOSC32K Ready" mask="0x1"/>
          <bitfield name="OSC32KRDY" caption="OSC32K Ready" mask="0x2"/>
          <bitfield name="CLKFAIL" caption="XOSC32K Clock Failure Detected" mask="0x4"/>
        </register>
        <register name="INTFLAGSET" offset="0x10" rw="RW" size="4" atomic-op="clear:INTFLAGSET" initval="0x00000000" caption="Interrupt Flag Software Set">
          <bitfield name="XOSC32KRDY" caption="XOSC32K Ready" mask="0x1"/>
          <bitfield name="OSC32KRDY" caption="OSC32K Ready" mask="0x2"/>
          <bitfield name="CLKFAIL" caption="XOSC32K Clock Failure Detected" mask="0x4"/>
        </register>
        <register name="STATUS" offset="0x14" rw="R" size="4" initval="0x00000000" caption="Status">
          <bitfield name="XOSC32KRDY" caption="XOSC32K Ready" mask="0x1"/>
          <bitfield name="OSC32KRDY" caption="OSC32K Ready" mask="0x2"/>
          <bitfield name="CLKFAIL" caption="XOSC32K Clock Failure Detected" mask="0x4"/>
          <bitfield name="CLKSW" caption="XOSC32K Clock Switch" mask="0x8"/>
        </register>
        <register name="RTCCTRL" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="RTC Control">
          <bitfield name="RTCSEL" caption="RTC Clock Source Selection" mask="0x7" values="OSC32KCTRL_RTCCTRL__RTCSEL"/>
        </register>
        <register name="XOSC32KCTRL" offset="0x1C" rw="RW" size="4" initval="0x00000080" caption="XOSC32K Control">
          <bitfield name="ENABLE" caption="Oscillator Enable" mask="0x2"/>
          <bitfield name="XTALEN" caption="External Source Select" mask="0x4" values="OSC32KCTRL_XOSC32KCTRL__XTALEN"/>
          <bitfield name="ONDEMAND" caption="On-Demand Operation" mask="0x80"/>
          <bitfield name="CSUT" caption="Crystal Oscillator Start-Up Time" mask="0x300" values="OSC32KCTRL_XOSC32KCTRL__CSUT"/>
          <bitfield name="LPMODE" caption="Low Power Mode" mask="0x2000"/>
          <bitfield name="WRTLOCK" caption="Write Lock" mask="0x80000000"/>
        </register>
        <register name="CFDCTRL" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="Clock Failure Detector Control">
          <bitfield name="CFDEN" caption="Clock Failure Detector Enable" mask="0x1"/>
          <bitfield name="SWBACK" caption="Clock Switch Back Enable" mask="0x2"/>
          <bitfield name="CFDPRESC" caption="Clock Failure Detector Prescaler" mask="0x4"/>
        </register>
        <register name="EVCTRL" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Event Control">
          <bitfield name="CFDEO" caption="Clock Failure Detector Event Output Enable" mask="0x1"/>
        </register>
        <register name="OSC32KCTRL" offset="0x28" rw="RW" size="4" initval="0x00000080" caption="32.768 kHz Internal Oscillator (OSC32K) Control">
          <bitfield name="ONDEMAND" caption="On-Demand Operation" mask="0x80"/>
          <bitfield name="WRTLOCK" caption="Write Lock" mask="0x80000000"/>
        </register>
        <register name="WPCTRL" offset="0x2C" rw="RW" size="4" initval="0x00000000" caption="Write Protection Control">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1"/>
          <bitfield name="WPLCK" caption="Write Protection Lock" mask="0x2"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="OSC32KCTRL_WPCTRL__WPKEY"/>
        </register>
      </register-group>
      <value-group name="OSC32KCTRL_RTCCTRL__RTCSEL">
        <value name="OSC1K" caption="1.024 kHz from the internal 32.768 kHz oscillator" value="0x2"/>
        <value name="OSC32K" caption="32.768 kHz from the internal 32.768 kHz oscillator" value="0x3"/>
        <value name="XOSC1K" caption="1.024 kHz from the external 32.768 kHz crystal oscillator" value="0x4"/>
        <value name="XOSC32K" caption="32.768 kHz from the external 32.768 kHz crystal oscillator" value="0x5"/>
      </value-group>
      <value-group name="OSC32KCTRL_XOSC32KCTRL__XTALEN">
        <value name="EXTCLK" caption="External Clock on the XTAL32K1 pin. XTAL32K2 is available for other functions. The CSUT timer is disregarded, and no start-up time is used." value="0x0"/>
        <value name="XTAL" caption="External Crystal connected to the XTAL32K1 and XTAL32K2 pins" value="0x1"/>
      </value-group>
      <value-group name="OSC32KCTRL_XOSC32KCTRL__CSUT">
        <value name="1K" caption="1K XOSC32K cycles" value="0x0"/>
        <value name="16K" caption="16K XOSC32K cycles" value="0x1"/>
        <value name="32K" caption="32K XOSC32K cycles" value="0x2"/>
        <value name="64K" caption="64K XOSC32K cycles" value="0x3"/>
      </value-group>
      <value-group name="OSC32KCTRL_WPCTRL__WPKEY">
        <value name="KEY" caption="Allow writes to the WPCTRL register" value="0x4F5343"/>
      </value-group>
    </module>
    <module name="OSCCTRL" id="06250" name2="osc_ctrl_arm_v1" version="v1" caption="Oscillators Controller">
      <register-group name="OSCCTRL" caption="Oscillators Controller">
        <register name="INTENCLR" offset="0x4" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="OSCHFRDY" caption="OSCHF Ready Interrupt Enable" mask="0x10"/>
        </register>
        <register name="INTENSET" offset="0x8" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="OSCHFRDY" caption="OSCHF Ready Interrupt Enable" mask="0x10"/>
        </register>
        <register name="INTFLAG" offset="0xC" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="OSCHFRDY" caption="OSCHF is Ready" mask="0x10"/>
        </register>
        <register name="INTFLAGSET" offset="0x10" rw="RW" size="4" atomic-op="clear:INTFLAGSET" initval="0x00000000" caption="Interrupt Flag Software Set">
          <bitfield name="OSCHFRDY" caption="OSCHF is Ready" mask="0x10"/>
        </register>
        <register name="STATUS" offset="0x14" rw="R" size="4" initval="0x00000000" caption="Status">
          <bitfield name="OSCHFRDY" caption="OSCHF is Ready" mask="0x10"/>
        </register>
        <register name="OSCHFCTRL" offset="0x24" rw="RW" size="4" initval="0x00000C80" caption="OSCHF Control">
          <bitfield name="ONDEMAND" caption="On-Demand Operation" mask="0x80"/>
          <bitfield name="AUTOTUNE" caption="Automatic oscillator tune" mask="0x100" values="OSCCTRL_OSCHFCTRL__AUTOTUNE"/>
          <bitfield name="FRQSEL" caption="Frequency Select" mask="0x3C00" values="OSCCTRL_OSCHFCTRL__FRQSEL"/>
        </register>
        <register name="OSCHFTUNE" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="OSCHF Oscillator Frequency Tune">
          <bitfield name="TUNE" caption="Oscillator Tune" mask="0xFF"/>
        </register>
        <register name="WPCTRL" offset="0x2C" rw="RW" size="4" initval="0x00000000" caption="Write Protection Control">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1"/>
          <bitfield name="WPLCK" caption="Write Protection Lock" mask="0x2"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="OSCCTRL_WPCTRL__WPKEY"/>
        </register>
      </register-group>
      <value-group name="OSCCTRL_OSCHFCTRL__AUTOTUNE">
        <value name="OFF" caption="Automatic oscillator frequency tune disabled" value="0x0"/>
        <value name="ON" caption="Automatic oscillator frequency tune enabled" value="0x1"/>
      </value-group>
      <value-group name="OSCCTRL_OSCHFCTRL__FRQSEL">
        <value name="1M" caption="1 MHz output clock" value="0x0"/>
        <value name="2M" caption="2 MHz output clock" value="0x1"/>
        <value name="3M" caption="3 MHz output clock" value="0x2"/>
        <value name="4M" caption="4 MHz output clock" value="0x3"/>
        <value name="8M" caption="8 MHz output clock" value="0x5"/>
        <value name="12M" caption="12 MHz output clock" value="0x6"/>
        <value name="16M" caption="16 MHz output clock" value="0x7"/>
        <value name="20M" caption="20 MHz output clock" value="0x8"/>
        <value name="24M" caption="24 MHz output clock" value="0x9"/>
      </value-group>
      <value-group name="OSCCTRL_WPCTRL__WPKEY">
        <value name="KEY" caption="Allow writes to the WPCTRL register" value="0x4F5343"/>
      </value-group>
    </module>
    <module name="PAC" id="U2120" name2="U2120" version="v1" caption="Peripheral Access Controller">
      <register-group name="PAC" caption="Peripheral Access Controller">
        <register name="WRCTRL" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Write Control">
          <bitfield name="PERID" caption="Peripheral Identifier" mask="0xFFFF" values="PAC_WRCTRL__PERID"/>
          <bitfield name="KEY" caption="Peripheral Access Control Key" mask="0xFF0000" values="PAC_WRCTRL__KEY"/>
        </register>
        <register name="EVCTRL" offset="0x4" rw="RW" size="1" initval="0x00" caption="Event Control">
          <bitfield name="ERREO" caption="Peripheral Access Error Event Output" mask="0x1"/>
        </register>
        <register name="INTENCLR" offset="0x8" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear">
          <bitfield name="ERR" caption="Peripheral Access Error Interrupt Disable" mask="0x1"/>
        </register>
        <register name="INTENSET" offset="0x9" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set">
          <bitfield name="ERR" caption="Peripheral Access Error Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTFLAGAHB" offset="0x10" rw="RW" size="4" atomic-op="clear:INTFLAGAHB" initval="0x00000000" caption="AHB Client Bus Interrupt Flag Status and Clear">
          <bitfield name="FLASH_" caption="FLASH" mask="0x1"/>
          <bitfield name="HSRAMCM0P_" caption="HSRAMCM0P" mask="0x2"/>
          <bitfield name="HSRAMDSU_" caption="HSRAMDSU" mask="0x4"/>
          <bitfield name="APBB_" caption="APBB" mask="0x8"/>
          <bitfield name="APBA_" caption="APBA" mask="0x10"/>
          <bitfield name="APBC_" caption="APBC" mask="0x20"/>
          <bitfield name="SRAMDMAC_" caption="SRAMDMAC" mask="0x40"/>
          <bitfield name="BROM_" caption="BROM" mask="0x80"/>
        </register>
        <register name="INTFLAGA" offset="0x14" rw="RW" size="4" atomic-op="clear:INTFLAGA" initval="0x00000000" caption="Peripheral Interrupt Flag Status and Clear A">
          <bitfield name="PAC_" caption="PAC" mask="0x1"/>
          <bitfield name="PM_" caption="PM" mask="0x2"/>
          <bitfield name="MCLK_" caption="MCLK" mask="0x4"/>
          <bitfield name="RSTC_" caption="RSTC" mask="0x8"/>
          <bitfield name="OSCCTRL_" caption="OSCCTRL" mask="0x10"/>
          <bitfield name="OSC32KCTRL_" caption="OSC32KCTRL" mask="0x20"/>
          <bitfield name="SUPC_" caption="SUPC" mask="0x40"/>
          <bitfield name="GCLK_" caption="GCLK" mask="0x80"/>
          <bitfield name="WDT_" caption="WDT" mask="0x100"/>
          <bitfield name="RTC_" caption="RTC" mask="0x200"/>
          <bitfield name="EIC_" caption="EIC" mask="0x400"/>
        </register>
        <register name="INTFLAGB" offset="0x18" rw="RW" size="4" atomic-op="clear:INTFLAGB" initval="0x00000000" caption="Peripheral Interrupt Flag Status and Clear B">
          <bitfield name="PORT_" caption="PORT" mask="0x1"/>
          <bitfield name="DSU_" caption="DSU" mask="0x2"/>
          <bitfield name="NVMCTRL_" caption="NVMCTRL" mask="0x4"/>
          <bitfield name="DMAC_" caption="DMAC" mask="0x8"/>
          <bitfield name="MTB_" caption="MTB" mask="0x10"/>
          <bitfield name="HMATRIXHS_" caption="HMATRIXHS" mask="0x20"/>
        </register>
        <register name="INTFLAGC" offset="0x1C" rw="RW" size="4" atomic-op="clear:INTFLAGC" initval="0x00000000" caption="Peripheral Interrupt Flag Status and Clear C">
          <bitfield name="EVSYS_" caption="EVSYS" mask="0x1"/>
          <bitfield name="SERCOM0_" caption="SERCOM0" mask="0x2"/>
          <bitfield name="SERCOM1_" caption="SERCOM1" mask="0x4"/>
          <bitfield name="TC0_" caption="TC0" mask="0x8"/>
          <bitfield name="TC1_" caption="TC1" mask="0x10"/>
          <bitfield name="TC2_" caption="TC2" mask="0x20"/>
          <bitfield name="TCC0_" caption="TCC0" mask="0x40"/>
          <bitfield name="ADC0_" caption="ADC0" mask="0x80"/>
          <bitfield name="AC_" caption="AC" mask="0x100"/>
          <bitfield name="CCL_" caption="CCL" mask="0x200"/>
          <bitfield name="PTC_" caption="PTC" mask="0x400"/>
          <bitfield name="SYSCTRL_" caption="SYSCTRL" mask="0x800"/>
        </register>
        <register name="STATUSA" offset="0x34" rw="R" size="4" initval="0x00000000" caption="Peripheral Write Protection Status A">
          <bitfield name="PAC_" caption="PAC APB Protect Enable" mask="0x1"/>
          <bitfield name="PM_" caption="PM APB Protect Enable" mask="0x2"/>
          <bitfield name="MCLK_" caption="MCLK APB Protect Enable" mask="0x4"/>
          <bitfield name="RSTC_" caption="RSTC APB Protect Enable" mask="0x8"/>
          <bitfield name="OSCCTRL_" caption="OSCCTRL APB Protect Enable" mask="0x10"/>
          <bitfield name="OSC32KCTRL_" caption="OSC32KCTRL APB Protect Enable" mask="0x20"/>
          <bitfield name="SUPC_" caption="SUPC APB Protect Enable" mask="0x40"/>
          <bitfield name="GCLK_" caption="GCLK APB Protect Enable" mask="0x80"/>
          <bitfield name="WDT_" caption="WDT APB Protect Enable" mask="0x100"/>
          <bitfield name="RTC_" caption="RTC APB Protect Enable" mask="0x200"/>
          <bitfield name="EIC_" caption="EIC APB Protect Enable" mask="0x400"/>
        </register>
        <register name="STATUSB" offset="0x38" rw="R" size="4" initval="0x00000000" caption="Peripheral Write Protection Status B">
          <bitfield name="PORT_" caption="PORT APB Protect Enable" mask="0x1"/>
          <bitfield name="DSU_" caption="DSU APB Protect Enable" mask="0x2"/>
          <bitfield name="NVMCTRL_" caption="NVMCTRL APB Protect Enable" mask="0x4"/>
          <bitfield name="DMAC_" caption="DMAC APB Protect Enable" mask="0x8"/>
          <bitfield name="MTB_" caption="MTB APB Protect Enable" mask="0x10"/>
          <bitfield name="HMATRIXHS_" caption="HMATRIXHS APB Protect Enable" mask="0x20"/>
        </register>
        <register name="STATUSC" offset="0x3C" rw="R" size="4" initval="0x00000000" caption="Peripheral Write Protection Status C">
          <bitfield name="EVSYS_" caption="EVSYS APB Protect Enable" mask="0x1"/>
          <bitfield name="SERCOM0_" caption="SERCOM0 APB Protect Enable" mask="0x2"/>
          <bitfield name="SERCOM1_" caption="SERCOM1 APB Protect Enable" mask="0x4"/>
          <bitfield name="TC0_" caption="TC0 APB Protect Enable" mask="0x8"/>
          <bitfield name="TC1_" caption="TC1 APB Protect Enable" mask="0x10"/>
          <bitfield name="TC2_" caption="TC2 APB Protect Enable" mask="0x20"/>
          <bitfield name="TCC0_" caption="TCC0 APB Protect Enable" mask="0x40"/>
          <bitfield name="ADC0_" caption="ADC0 APB Protect Enable" mask="0x80"/>
          <bitfield name="AC_" caption="AC APB Protect Enable" mask="0x100"/>
          <bitfield name="CCL_" caption="CCL APB Protect Enable" mask="0x200"/>
          <bitfield name="PTC_" caption="PTC APB Protect Enable" mask="0x400"/>
          <bitfield name="SYSCTRL_" caption="SYSCTRL APB Protect Enable" mask="0x800"/>
        </register>
      </register-group>
      <value-group name="PAC_WRCTRL__PERID">
        <value name="PAC" caption="APBA Peripheral" value="0x00"/>
        <value name="PM" caption="APBA Peripheral" value="0x01"/>
        <value name="MCLK" caption="APBA Peripheral" value="0x02"/>
        <value name="RSTC" caption="APBA Peripheral" value="0x03"/>
        <value name="OSCCTRL" caption="APBA Peripheral" value="0x04"/>
        <value name="OSC32KCTRL" caption="APBA Peripheral" value="0x05"/>
        <value name="SUPC" caption="APBA Peripheral" value="0x06"/>
        <value name="GCLK" caption="APBA Peripheral" value="0x07"/>
        <value name="WDT" caption="APBA Peripheral" value="0x08"/>
        <value name="RTC" caption="APBA Peripheral" value="0x09"/>
        <value name="EIC" caption="APBA Peripheral" value="0x0A"/>
        <value name="PORT" caption="APBB Peripheral" value="0x20"/>
        <value name="DSU" caption="APBB Peripheral" value="0x21"/>
        <value name="NVMCTRL" caption="APBB Peripheral" value="0x22"/>
        <value name="DMAC" caption="APBB Peripheral" value="0x23"/>
        <value name="MTB" caption="APBB Peripheral" value="0x24"/>
        <value name="HMATRIXHS" caption="APBB Peripheral" value="0x25"/>
        <value name="EVSYS" caption="APBC Peripheral" value="0x40"/>
        <value name="SERCOM0" caption="APBC Peripheral" value="0x41"/>
        <value name="SERCOM1" caption="APBC Peripheral" value="0x42"/>
        <value name="TC0" caption="APBC Peripheral" value="0x43"/>
        <value name="TC1" caption="APBC Peripheral" value="0x44"/>
        <value name="TC2" caption="APBC Peripheral" value="0x45"/>
        <value name="TCC0" caption="APBC Peripheral" value="0x46"/>
        <value name="ADC0" caption="APBC Peripheral" value="0x47"/>
        <value name="AC" caption="APBC Peripheral" value="0x48"/>
        <value name="CCL" caption="APBC Peripheral" value="0x49"/>
        <value name="PTC" caption="APBC Peripheral" value="0x4A"/>
        <value name="SYSCTRL" caption="APBC Peripheral" value="0x4B"/>
      </value-group>
      <value-group name="PAC_WRCTRL__KEY">
        <value name="OFF" caption="No action" value="0x0"/>
        <value name="CLR" caption="Clear the peripheral write-control" value="0x1"/>
        <value name="SET" caption="Set the peripheral write-control" value="0x2"/>
        <value name="SETLCK" caption="Set and lock the peripheral write-control until the next hardware reset" value="0x3"/>
      </value-group>
    </module>
    <module name="PM" id="06258" name2="pwr_pm_arm_v1" version="v1" caption="Power Manager">
      <register-group name="PM" caption="Power Manager">
        <register name="SLEEPCFG" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Sleep Configuration">
          <bitfield name="SLEEPMODE" caption="Sleep Mode" mask="0x7" values="PM_SLEEPCFG__SLEEPMODE"/>
        </register>
        <register name="WPCTRL" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="Write Protection Control">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1"/>
          <bitfield name="WPLCK" caption="Write Protection Lock" mask="0x2"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="PM_WPCTRL__WPKEY"/>
        </register>
      </register-group>
      <value-group name="PM_SLEEPCFG__SLEEPMODE">
        <value name="IDLE" caption="Idle sleep mode enabled" value="0x2"/>
        <value name="STANDBY" caption="Standby sleep mode enabled" value="0x4"/>
      </value-group>
      <value-group name="PM_WPCTRL__WPKEY">
        <value name="KEY" caption="Allow writes to the WPCTRL register" value="0x505752"/>
      </value-group>
    </module>
    <module name="PORT" id="U2210" name2="U2210" version="v1" caption="I/O Pin Controller">
      <register-group name="GROUP" size="0x80">
        <register name="DIR" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Data Direction">
          <bitfield name="DIR0" caption="Port Data Direction 0" mask="0x1"/>
          <bitfield name="DIR1" caption="Port Data Direction 1" mask="0x2"/>
          <bitfield name="DIR2" caption="Port Data Direction 2" mask="0x4"/>
          <bitfield name="DIR3" caption="Port Data Direction 3" mask="0x8"/>
          <bitfield name="DIR4" caption="Port Data Direction 4" mask="0x10"/>
          <bitfield name="DIR5" caption="Port Data Direction 5" mask="0x20"/>
          <bitfield name="DIR6" caption="Port Data Direction 6" mask="0x40"/>
          <bitfield name="DIR7" caption="Port Data Direction 7" mask="0x80"/>
          <bitfield name="DIR8" caption="Port Data Direction 8" mask="0x100"/>
          <bitfield name="DIR9" caption="Port Data Direction 9" mask="0x200"/>
          <bitfield name="DIR10" caption="Port Data Direction 10" mask="0x400"/>
          <bitfield name="DIR11" caption="Port Data Direction 11" mask="0x800"/>
          <bitfield name="DIR12" caption="Port Data Direction 12" mask="0x1000"/>
          <bitfield name="DIR13" caption="Port Data Direction 13" mask="0x2000"/>
          <bitfield name="DIR14" caption="Port Data Direction 14" mask="0x4000"/>
          <bitfield name="DIR15" caption="Port Data Direction 15" mask="0x8000"/>
          <bitfield name="DIR16" caption="Port Data Direction 16" mask="0x10000"/>
          <bitfield name="DIR17" caption="Port Data Direction 17" mask="0x20000"/>
          <bitfield name="DIR18" caption="Port Data Direction 18" mask="0x40000"/>
          <bitfield name="DIR19" caption="Port Data Direction 19" mask="0x80000"/>
          <bitfield name="DIR20" caption="Port Data Direction 20" mask="0x100000"/>
          <bitfield name="DIR21" caption="Port Data Direction 21" mask="0x200000"/>
          <bitfield name="DIR22" caption="Port Data Direction 22" mask="0x400000"/>
          <bitfield name="DIR23" caption="Port Data Direction 23" mask="0x800000"/>
          <bitfield name="DIR24" caption="Port Data Direction 24" mask="0x1000000"/>
          <bitfield name="DIR25" caption="Port Data Direction 25" mask="0x2000000"/>
          <bitfield name="DIR26" caption="Port Data Direction 26" mask="0x4000000"/>
          <bitfield name="DIR27" caption="Port Data Direction 27" mask="0x8000000"/>
          <bitfield name="DIR28" caption="Port Data Direction 28" mask="0x10000000"/>
          <bitfield name="DIR29" caption="Port Data Direction 29" mask="0x20000000"/>
          <bitfield name="DIR30" caption="Port Data Direction 30" mask="0x40000000"/>
          <bitfield name="DIR31" caption="Port Data Direction 31" mask="0x80000000"/>
        </register>
        <register name="DIRCLR" offset="0x4" rw="RW" size="4" atomic-op="clear:DIR" initval="0x00000000" caption="Data Direction Clear">
          <bitfield name="DIR0CLR" caption="Port Data Direction 0 Clear" mask="0x1"/>
          <bitfield name="DIR1CLR" caption="Port Data Direction 1 Clear" mask="0x2"/>
          <bitfield name="DIR2CLR" caption="Port Data Direction 2 Clear" mask="0x4"/>
          <bitfield name="DIR3CLR" caption="Port Data Direction 3 Clear" mask="0x8"/>
          <bitfield name="DIR4CLR" caption="Port Data Direction 4 Clear" mask="0x10"/>
          <bitfield name="DIR5CLR" caption="Port Data Direction 5 Clear" mask="0x20"/>
          <bitfield name="DIR6CLR" caption="Port Data Direction 6 Clear" mask="0x40"/>
          <bitfield name="DIR7CLR" caption="Port Data Direction 7 Clear" mask="0x80"/>
          <bitfield name="DIR8CLR" caption="Port Data Direction 8 Clear" mask="0x100"/>
          <bitfield name="DIR9CLR" caption="Port Data Direction 9 Clear" mask="0x200"/>
          <bitfield name="DIR10CLR" caption="Port Data Direction 10 Clear" mask="0x400"/>
          <bitfield name="DIR11CLR" caption="Port Data Direction 11 Clear" mask="0x800"/>
          <bitfield name="DIR12CLR" caption="Port Data Direction 12 Clear" mask="0x1000"/>
          <bitfield name="DIR13CLR" caption="Port Data Direction 13 Clear" mask="0x2000"/>
          <bitfield name="DIR14CLR" caption="Port Data Direction 14 Clear" mask="0x4000"/>
          <bitfield name="DIR15CLR" caption="Port Data Direction 15 Clear" mask="0x8000"/>
          <bitfield name="DIR16CLR" caption="Port Data Direction 16 Clear" mask="0x10000"/>
          <bitfield name="DIR17CLR" caption="Port Data Direction 17 Clear" mask="0x20000"/>
          <bitfield name="DIR18CLR" caption="Port Data Direction 18 Clear" mask="0x40000"/>
          <bitfield name="DIR19CLR" caption="Port Data Direction 19 Clear" mask="0x80000"/>
          <bitfield name="DIR20CLR" caption="Port Data Direction 20 Clear" mask="0x100000"/>
          <bitfield name="DIR21CLR" caption="Port Data Direction 21 Clear" mask="0x200000"/>
          <bitfield name="DIR22CLR" caption="Port Data Direction 22 Clear" mask="0x400000"/>
          <bitfield name="DIR23CLR" caption="Port Data Direction 23 Clear" mask="0x800000"/>
          <bitfield name="DIR24CLR" caption="Port Data Direction 24 Clear" mask="0x1000000"/>
          <bitfield name="DIR25CLR" caption="Port Data Direction 25 Clear" mask="0x2000000"/>
          <bitfield name="DIR26CLR" caption="Port Data Direction 26 Clear" mask="0x4000000"/>
          <bitfield name="DIR27CLR" caption="Port Data Direction 27 Clear" mask="0x8000000"/>
          <bitfield name="DIR28CLR" caption="Port Data Direction 28 Clear" mask="0x10000000"/>
          <bitfield name="DIR29CLR" caption="Port Data Direction 29 Clear" mask="0x20000000"/>
          <bitfield name="DIR30CLR" caption="Port Data Direction 30 Clear" mask="0x40000000"/>
          <bitfield name="DIR31CLR" caption="Port Data Direction 31 Clear" mask="0x80000000"/>
        </register>
        <register name="DIRSET" offset="0x8" rw="RW" size="4" atomic-op="set:DIR" initval="0x00000000" caption="Data Direction Set">
          <bitfield name="DIR0SET" caption="Port Data Direction 0 Set" mask="0x1"/>
          <bitfield name="DIR1SET" caption="Port Data Direction 1 Set" mask="0x2"/>
          <bitfield name="DIR2SET" caption="Port Data Direction 2 Set" mask="0x4"/>
          <bitfield name="DIR3SET" caption="Port Data Direction 3 Set" mask="0x8"/>
          <bitfield name="DIR4SET" caption="Port Data Direction 4 Set" mask="0x10"/>
          <bitfield name="DIR5SET" caption="Port Data Direction 5 Set" mask="0x20"/>
          <bitfield name="DIR6SET" caption="Port Data Direction 6 Set" mask="0x40"/>
          <bitfield name="DIR7SET" caption="Port Data Direction 7 Set" mask="0x80"/>
          <bitfield name="DIR8SET" caption="Port Data Direction 8 Set" mask="0x100"/>
          <bitfield name="DIR9SET" caption="Port Data Direction 9 Set" mask="0x200"/>
          <bitfield name="DIR10SET" caption="Port Data Direction 10 Set" mask="0x400"/>
          <bitfield name="DIR11SET" caption="Port Data Direction 11 Set" mask="0x800"/>
          <bitfield name="DIR12SET" caption="Port Data Direction 12 Set" mask="0x1000"/>
          <bitfield name="DIR13SET" caption="Port Data Direction 13 Set" mask="0x2000"/>
          <bitfield name="DIR14SET" caption="Port Data Direction 14 Set" mask="0x4000"/>
          <bitfield name="DIR15SET" caption="Port Data Direction 15 Set" mask="0x8000"/>
          <bitfield name="DIR16SET" caption="Port Data Direction 16 Set" mask="0x10000"/>
          <bitfield name="DIR17SET" caption="Port Data Direction 17 Set" mask="0x20000"/>
          <bitfield name="DIR18SET" caption="Port Data Direction 18 Set" mask="0x40000"/>
          <bitfield name="DIR19SET" caption="Port Data Direction 19 Set" mask="0x80000"/>
          <bitfield name="DIR20SET" caption="Port Data Direction 20 Set" mask="0x100000"/>
          <bitfield name="DIR21SET" caption="Port Data Direction 21 Set" mask="0x200000"/>
          <bitfield name="DIR22SET" caption="Port Data Direction 22 Set" mask="0x400000"/>
          <bitfield name="DIR23SET" caption="Port Data Direction 23 Set" mask="0x800000"/>
          <bitfield name="DIR24SET" caption="Port Data Direction 24 Set" mask="0x1000000"/>
          <bitfield name="DIR25SET" caption="Port Data Direction 25 Set" mask="0x2000000"/>
          <bitfield name="DIR26SET" caption="Port Data Direction 26 Set" mask="0x4000000"/>
          <bitfield name="DIR27SET" caption="Port Data Direction 27 Set" mask="0x8000000"/>
          <bitfield name="DIR28SET" caption="Port Data Direction 28 Set" mask="0x10000000"/>
          <bitfield name="DIR29SET" caption="Port Data Direction 29 Set" mask="0x20000000"/>
          <bitfield name="DIR30SET" caption="Port Data Direction 30 Set" mask="0x40000000"/>
          <bitfield name="DIR31SET" caption="Port Data Direction 31 Set" mask="0x80000000"/>
        </register>
        <register name="DIRTGL" offset="0xC" rw="RW" size="4" atomic-op="toggle:DIR" initval="0x00000000" caption="Data Direction Toggle">
          <bitfield name="DIR0TGL" caption="Port Data Direction 0 Toggle" mask="0x1"/>
          <bitfield name="DIR1TGL" caption="Port Data Direction 1 Toggle" mask="0x2"/>
          <bitfield name="DIR2TGL" caption="Port Data Direction 2 Toggle" mask="0x4"/>
          <bitfield name="DIR3TGL" caption="Port Data Direction 3 Toggle" mask="0x8"/>
          <bitfield name="DIR4TGL" caption="Port Data Direction 4 Toggle" mask="0x10"/>
          <bitfield name="DIR5TGL" caption="Port Data Direction 5 Toggle" mask="0x20"/>
          <bitfield name="DIR6TGL" caption="Port Data Direction 6 Toggle" mask="0x40"/>
          <bitfield name="DIR7TGL" caption="Port Data Direction 7 Toggle" mask="0x80"/>
          <bitfield name="DIR8TGL" caption="Port Data Direction 8 Toggle" mask="0x100"/>
          <bitfield name="DIR9TGL" caption="Port Data Direction 9 Toggle" mask="0x200"/>
          <bitfield name="DIR10TGL" caption="Port Data Direction 10 Toggle" mask="0x400"/>
          <bitfield name="DIR11TGL" caption="Port Data Direction 11 Toggle" mask="0x800"/>
          <bitfield name="DIR12TGL" caption="Port Data Direction 12 Toggle" mask="0x1000"/>
          <bitfield name="DIR13TGL" caption="Port Data Direction 13 Toggle" mask="0x2000"/>
          <bitfield name="DIR14TGL" caption="Port Data Direction 14 Toggle" mask="0x4000"/>
          <bitfield name="DIR15TGL" caption="Port Data Direction 15 Toggle" mask="0x8000"/>
          <bitfield name="DIR16TGL" caption="Port Data Direction 16 Toggle" mask="0x10000"/>
          <bitfield name="DIR17TGL" caption="Port Data Direction 17 Toggle" mask="0x20000"/>
          <bitfield name="DIR18TGL" caption="Port Data Direction 18 Toggle" mask="0x40000"/>
          <bitfield name="DIR19TGL" caption="Port Data Direction 19 Toggle" mask="0x80000"/>
          <bitfield name="DIR20TGL" caption="Port Data Direction 20 Toggle" mask="0x100000"/>
          <bitfield name="DIR21TGL" caption="Port Data Direction 21 Toggle" mask="0x200000"/>
          <bitfield name="DIR22TGL" caption="Port Data Direction 22 Toggle" mask="0x400000"/>
          <bitfield name="DIR23TGL" caption="Port Data Direction 23 Toggle" mask="0x800000"/>
          <bitfield name="DIR24TGL" caption="Port Data Direction 24 Toggle" mask="0x1000000"/>
          <bitfield name="DIR25TGL" caption="Port Data Direction 25 Toggle" mask="0x2000000"/>
          <bitfield name="DIR26TGL" caption="Port Data Direction 26 Toggle" mask="0x4000000"/>
          <bitfield name="DIR27TGL" caption="Port Data Direction 27 Toggle" mask="0x8000000"/>
          <bitfield name="DIR28TGL" caption="Port Data Direction 28 Toggle" mask="0x10000000"/>
          <bitfield name="DIR29TGL" caption="Port Data Direction 29 Toggle" mask="0x20000000"/>
          <bitfield name="DIR30TGL" caption="Port Data Direction 30 Toggle" mask="0x40000000"/>
          <bitfield name="DIR31TGL" caption="Port Data Direction 31 Toggle" mask="0x80000000"/>
        </register>
        <register name="OUT" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Data Output Value">
          <bitfield name="OUT0" caption="PORT Data Output Value 0" mask="0x1"/>
          <bitfield name="OUT1" caption="PORT Data Output Value 1" mask="0x2"/>
          <bitfield name="OUT2" caption="PORT Data Output Value 2" mask="0x4"/>
          <bitfield name="OUT3" caption="PORT Data Output Value 3" mask="0x8"/>
          <bitfield name="OUT4" caption="PORT Data Output Value 4" mask="0x10"/>
          <bitfield name="OUT5" caption="PORT Data Output Value 5" mask="0x20"/>
          <bitfield name="OUT6" caption="PORT Data Output Value 6" mask="0x40"/>
          <bitfield name="OUT7" caption="PORT Data Output Value 7" mask="0x80"/>
          <bitfield name="OUT8" caption="PORT Data Output Value 8" mask="0x100"/>
          <bitfield name="OUT9" caption="PORT Data Output Value 9" mask="0x200"/>
          <bitfield name="OUT10" caption="PORT Data Output Value 10" mask="0x400"/>
          <bitfield name="OUT11" caption="PORT Data Output Value 11" mask="0x800"/>
          <bitfield name="OUT12" caption="PORT Data Output Value 12" mask="0x1000"/>
          <bitfield name="OUT13" caption="PORT Data Output Value 13" mask="0x2000"/>
          <bitfield name="OUT14" caption="PORT Data Output Value 14" mask="0x4000"/>
          <bitfield name="OUT15" caption="PORT Data Output Value 15" mask="0x8000"/>
          <bitfield name="OUT16" caption="PORT Data Output Value 16" mask="0x10000"/>
          <bitfield name="OUT17" caption="PORT Data Output Value 17" mask="0x20000"/>
          <bitfield name="OUT18" caption="PORT Data Output Value 18" mask="0x40000"/>
          <bitfield name="OUT19" caption="PORT Data Output Value 19" mask="0x80000"/>
          <bitfield name="OUT20" caption="PORT Data Output Value 20" mask="0x100000"/>
          <bitfield name="OUT21" caption="PORT Data Output Value 21" mask="0x200000"/>
          <bitfield name="OUT22" caption="PORT Data Output Value 22" mask="0x400000"/>
          <bitfield name="OUT23" caption="PORT Data Output Value 23" mask="0x800000"/>
          <bitfield name="OUT24" caption="PORT Data Output Value 24" mask="0x1000000"/>
          <bitfield name="OUT25" caption="PORT Data Output Value 25" mask="0x2000000"/>
          <bitfield name="OUT26" caption="PORT Data Output Value 26" mask="0x4000000"/>
          <bitfield name="OUT27" caption="PORT Data Output Value 27" mask="0x8000000"/>
          <bitfield name="OUT28" caption="PORT Data Output Value 28" mask="0x10000000"/>
          <bitfield name="OUT29" caption="PORT Data Output Value 29" mask="0x20000000"/>
          <bitfield name="OUT30" caption="PORT Data Output Value 30" mask="0x40000000"/>
          <bitfield name="OUT31" caption="PORT Data Output Value 31" mask="0x80000000"/>
        </register>
        <register name="OUTCLR" offset="0x14" rw="RW" size="4" atomic-op="clear:OUT" initval="0x00000000" caption="Data Output Value Clear">
          <bitfield name="OUT0CLR" caption="PORT Data Output Value 0 Clear" mask="0x1"/>
          <bitfield name="OUT1CLR" caption="PORT Data Output Value 1 Clear" mask="0x2"/>
          <bitfield name="OUT2CLR" caption="PORT Data Output Value 2 Clear" mask="0x4"/>
          <bitfield name="OUT3CLR" caption="PORT Data Output Value 3 Clear" mask="0x8"/>
          <bitfield name="OUT4CLR" caption="PORT Data Output Value 4 Clear" mask="0x10"/>
          <bitfield name="OUT5CLR" caption="PORT Data Output Value 5 Clear" mask="0x20"/>
          <bitfield name="OUT6CLR" caption="PORT Data Output Value 6 Clear" mask="0x40"/>
          <bitfield name="OUT7CLR" caption="PORT Data Output Value 7 Clear" mask="0x80"/>
          <bitfield name="OUT8CLR" caption="PORT Data Output Value 8 Clear" mask="0x100"/>
          <bitfield name="OUT9CLR" caption="PORT Data Output Value 9 Clear" mask="0x200"/>
          <bitfield name="OUT10CLR" caption="PORT Data Output Value 10 Clear" mask="0x400"/>
          <bitfield name="OUT11CLR" caption="PORT Data Output Value 11 Clear" mask="0x800"/>
          <bitfield name="OUT12CLR" caption="PORT Data Output Value 12 Clear" mask="0x1000"/>
          <bitfield name="OUT13CLR" caption="PORT Data Output Value 13 Clear" mask="0x2000"/>
          <bitfield name="OUT14CLR" caption="PORT Data Output Value 14 Clear" mask="0x4000"/>
          <bitfield name="OUT15CLR" caption="PORT Data Output Value 15 Clear" mask="0x8000"/>
          <bitfield name="OUT16CLR" caption="PORT Data Output Value 16 Clear" mask="0x10000"/>
          <bitfield name="OUT17CLR" caption="PORT Data Output Value 17 Clear" mask="0x20000"/>
          <bitfield name="OUT18CLR" caption="PORT Data Output Value 18 Clear" mask="0x40000"/>
          <bitfield name="OUT19CLR" caption="PORT Data Output Value 19 Clear" mask="0x80000"/>
          <bitfield name="OUT20CLR" caption="PORT Data Output Value 20 Clear" mask="0x100000"/>
          <bitfield name="OUT21CLR" caption="PORT Data Output Value 21 Clear" mask="0x200000"/>
          <bitfield name="OUT22CLR" caption="PORT Data Output Value 22 Clear" mask="0x400000"/>
          <bitfield name="OUT23CLR" caption="PORT Data Output Value 23 Clear" mask="0x800000"/>
          <bitfield name="OUT24CLR" caption="PORT Data Output Value 24 Clear" mask="0x1000000"/>
          <bitfield name="OUT25CLR" caption="PORT Data Output Value 25 Clear" mask="0x2000000"/>
          <bitfield name="OUT26CLR" caption="PORT Data Output Value 26 Clear" mask="0x4000000"/>
          <bitfield name="OUT27CLR" caption="PORT Data Output Value 27 Clear" mask="0x8000000"/>
          <bitfield name="OUT28CLR" caption="PORT Data Output Value 28 Clear" mask="0x10000000"/>
          <bitfield name="OUT29CLR" caption="PORT Data Output Value 29 Clear" mask="0x20000000"/>
          <bitfield name="OUT30CLR" caption="PORT Data Output Value 30 Clear" mask="0x40000000"/>
          <bitfield name="OUT31CLR" caption="PORT Data Output Value 31 Clear" mask="0x80000000"/>
        </register>
        <register name="OUTSET" offset="0x18" rw="RW" size="4" atomic-op="set:OUT" initval="0x00000000" caption="Data Output Value Set">
          <bitfield name="OUT0SET" caption="PORT Data Output Value 0 Set" mask="0x1"/>
          <bitfield name="OUT1SET" caption="PORT Data Output Value 1 Set" mask="0x2"/>
          <bitfield name="OUT2SET" caption="PORT Data Output Value 2 Set" mask="0x4"/>
          <bitfield name="OUT3SET" caption="PORT Data Output Value 3 Set" mask="0x8"/>
          <bitfield name="OUT4SET" caption="PORT Data Output Value 4 Set" mask="0x10"/>
          <bitfield name="OUT5SET" caption="PORT Data Output Value 5 Set" mask="0x20"/>
          <bitfield name="OUT6SET" caption="PORT Data Output Value 6 Set" mask="0x40"/>
          <bitfield name="OUT7SET" caption="PORT Data Output Value 7 Set" mask="0x80"/>
          <bitfield name="OUT8SET" caption="PORT Data Output Value 8 Set" mask="0x100"/>
          <bitfield name="OUT9SET" caption="PORT Data Output Value 9 Set" mask="0x200"/>
          <bitfield name="OUT10SET" caption="PORT Data Output Value 10 Set" mask="0x400"/>
          <bitfield name="OUT11SET" caption="PORT Data Output Value 11 Set" mask="0x800"/>
          <bitfield name="OUT12SET" caption="PORT Data Output Value 12 Set" mask="0x1000"/>
          <bitfield name="OUT13SET" caption="PORT Data Output Value 13 Set" mask="0x2000"/>
          <bitfield name="OUT14SET" caption="PORT Data Output Value 14 Set" mask="0x4000"/>
          <bitfield name="OUT15SET" caption="PORT Data Output Value 15 Set" mask="0x8000"/>
          <bitfield name="OUT16SET" caption="PORT Data Output Value 16 Set" mask="0x10000"/>
          <bitfield name="OUT17SET" caption="PORT Data Output Value 17 Set" mask="0x20000"/>
          <bitfield name="OUT18SET" caption="PORT Data Output Value 18 Set" mask="0x40000"/>
          <bitfield name="OUT19SET" caption="PORT Data Output Value 19 Set" mask="0x80000"/>
          <bitfield name="OUT20SET" caption="PORT Data Output Value 20 Set" mask="0x100000"/>
          <bitfield name="OUT21SET" caption="PORT Data Output Value 21 Set" mask="0x200000"/>
          <bitfield name="OUT22SET" caption="PORT Data Output Value 22 Set" mask="0x400000"/>
          <bitfield name="OUT23SET" caption="PORT Data Output Value 23 Set" mask="0x800000"/>
          <bitfield name="OUT24SET" caption="PORT Data Output Value 24 Set" mask="0x1000000"/>
          <bitfield name="OUT25SET" caption="PORT Data Output Value 25 Set" mask="0x2000000"/>
          <bitfield name="OUT26SET" caption="PORT Data Output Value 26 Set" mask="0x4000000"/>
          <bitfield name="OUT27SET" caption="PORT Data Output Value 27 Set" mask="0x8000000"/>
          <bitfield name="OUT28SET" caption="PORT Data Output Value 28 Set" mask="0x10000000"/>
          <bitfield name="OUT29SET" caption="PORT Data Output Value 29 Set" mask="0x20000000"/>
          <bitfield name="OUT30SET" caption="PORT Data Output Value 30 Set" mask="0x40000000"/>
          <bitfield name="OUT31SET" caption="PORT Data Output Value 31 Set" mask="0x80000000"/>
        </register>
        <register name="OUTTGL" offset="0x1C" rw="RW" size="4" atomic-op="toggle:OUT" initval="0x00000000" caption="Data Output Value Toggle">
          <bitfield name="OUT0TGL" caption="PORT Data Output Value 0 Toggle" mask="0x1"/>
          <bitfield name="OUT1TGL" caption="PORT Data Output Value 1 Toggle" mask="0x2"/>
          <bitfield name="OUT2TGL" caption="PORT Data Output Value 2 Toggle" mask="0x4"/>
          <bitfield name="OUT3TGL" caption="PORT Data Output Value 3 Toggle" mask="0x8"/>
          <bitfield name="OUT4TGL" caption="PORT Data Output Value 4 Toggle" mask="0x10"/>
          <bitfield name="OUT5TGL" caption="PORT Data Output Value 5 Toggle" mask="0x20"/>
          <bitfield name="OUT6TGL" caption="PORT Data Output Value 6 Toggle" mask="0x40"/>
          <bitfield name="OUT7TGL" caption="PORT Data Output Value 7 Toggle" mask="0x80"/>
          <bitfield name="OUT8TGL" caption="PORT Data Output Value 8 Toggle" mask="0x100"/>
          <bitfield name="OUT9TGL" caption="PORT Data Output Value 9 Toggle" mask="0x200"/>
          <bitfield name="OUT10TGL" caption="PORT Data Output Value 10 Toggle" mask="0x400"/>
          <bitfield name="OUT11TGL" caption="PORT Data Output Value 11 Toggle" mask="0x800"/>
          <bitfield name="OUT12TGL" caption="PORT Data Output Value 12 Toggle" mask="0x1000"/>
          <bitfield name="OUT13TGL" caption="PORT Data Output Value 13 Toggle" mask="0x2000"/>
          <bitfield name="OUT14TGL" caption="PORT Data Output Value 14 Toggle" mask="0x4000"/>
          <bitfield name="OUT15TGL" caption="PORT Data Output Value 15 Toggle" mask="0x8000"/>
          <bitfield name="OUT16TGL" caption="PORT Data Output Value 16 Toggle" mask="0x10000"/>
          <bitfield name="OUT17TGL" caption="PORT Data Output Value 17 Toggle" mask="0x20000"/>
          <bitfield name="OUT18TGL" caption="PORT Data Output Value 18 Toggle" mask="0x40000"/>
          <bitfield name="OUT19TGL" caption="PORT Data Output Value 19 Toggle" mask="0x80000"/>
          <bitfield name="OUT20TGL" caption="PORT Data Output Value 20 Toggle" mask="0x100000"/>
          <bitfield name="OUT21TGL" caption="PORT Data Output Value 21 Toggle" mask="0x200000"/>
          <bitfield name="OUT22TGL" caption="PORT Data Output Value 22 Toggle" mask="0x400000"/>
          <bitfield name="OUT23TGL" caption="PORT Data Output Value 23 Toggle" mask="0x800000"/>
          <bitfield name="OUT24TGL" caption="PORT Data Output Value 24 Toggle" mask="0x1000000"/>
          <bitfield name="OUT25TGL" caption="PORT Data Output Value 25 Toggle" mask="0x2000000"/>
          <bitfield name="OUT26TGL" caption="PORT Data Output Value 26 Toggle" mask="0x4000000"/>
          <bitfield name="OUT27TGL" caption="PORT Data Output Value 27 Toggle" mask="0x8000000"/>
          <bitfield name="OUT28TGL" caption="PORT Data Output Value 28 Toggle" mask="0x10000000"/>
          <bitfield name="OUT29TGL" caption="PORT Data Output Value 29 Toggle" mask="0x20000000"/>
          <bitfield name="OUT30TGL" caption="PORT Data Output Value 30 Toggle" mask="0x40000000"/>
          <bitfield name="OUT31TGL" caption="PORT Data Output Value 31 Toggle" mask="0x80000000"/>
        </register>
        <register name="IN" offset="0x20" rw="R" size="4" initval="0x00000000" caption="Data Input Value">
          <bitfield name="IN0" caption="PORT Data Input Value 0" mask="0x1"/>
          <bitfield name="IN1" caption="PORT Data Input Value 1" mask="0x2"/>
          <bitfield name="IN2" caption="PORT Data Input Value 2" mask="0x4"/>
          <bitfield name="IN3" caption="PORT Data Input Value 3" mask="0x8"/>
          <bitfield name="IN4" caption="PORT Data Input Value 4" mask="0x10"/>
          <bitfield name="IN5" caption="PORT Data Input Value 5" mask="0x20"/>
          <bitfield name="IN6" caption="PORT Data Input Value 6" mask="0x40"/>
          <bitfield name="IN7" caption="PORT Data Input Value 7" mask="0x80"/>
          <bitfield name="IN8" caption="PORT Data Input Value 8" mask="0x100"/>
          <bitfield name="IN9" caption="PORT Data Input Value 9" mask="0x200"/>
          <bitfield name="IN10" caption="PORT Data Input Value 10" mask="0x400"/>
          <bitfield name="IN11" caption="PORT Data Input Value 11" mask="0x800"/>
          <bitfield name="IN12" caption="PORT Data Input Value 12" mask="0x1000"/>
          <bitfield name="IN13" caption="PORT Data Input Value 13" mask="0x2000"/>
          <bitfield name="IN14" caption="PORT Data Input Value 14" mask="0x4000"/>
          <bitfield name="IN15" caption="PORT Data Input Value 15" mask="0x8000"/>
          <bitfield name="IN16" caption="PORT Data Input Value 16" mask="0x10000"/>
          <bitfield name="IN17" caption="PORT Data Input Value 17" mask="0x20000"/>
          <bitfield name="IN18" caption="PORT Data Input Value 18" mask="0x40000"/>
          <bitfield name="IN19" caption="PORT Data Input Value 19" mask="0x80000"/>
          <bitfield name="IN20" caption="PORT Data Input Value 20" mask="0x100000"/>
          <bitfield name="IN21" caption="PORT Data Input Value 21" mask="0x200000"/>
          <bitfield name="IN22" caption="PORT Data Input Value 22" mask="0x400000"/>
          <bitfield name="IN23" caption="PORT Data Input Value 23" mask="0x800000"/>
          <bitfield name="IN24" caption="PORT Data Input Value 24" mask="0x1000000"/>
          <bitfield name="IN25" caption="PORT Data Input Value 25" mask="0x2000000"/>
          <bitfield name="IN26" caption="PORT Data Input Value 26" mask="0x4000000"/>
          <bitfield name="IN27" caption="PORT Data Input Value 27" mask="0x8000000"/>
          <bitfield name="IN28" caption="PORT Data Input Value 28" mask="0x10000000"/>
          <bitfield name="IN29" caption="PORT Data Input Value 29" mask="0x20000000"/>
          <bitfield name="IN30" caption="PORT Data Input Value 30" mask="0x40000000"/>
          <bitfield name="IN31" caption="PORT Data Input Value 31" mask="0x80000000"/>
        </register>
        <register name="CTRL" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Control">
          <bitfield name="SAMPLING0" caption="Input Sampling Mode 0" mask="0x1"/>
          <bitfield name="SAMPLING1" caption="Input Sampling Mode 1" mask="0x2"/>
          <bitfield name="SAMPLING2" caption="Input Sampling Mode 2" mask="0x4"/>
          <bitfield name="SAMPLING3" caption="Input Sampling Mode 3" mask="0x8"/>
          <bitfield name="SAMPLING4" caption="Input Sampling Mode 4" mask="0x10"/>
          <bitfield name="SAMPLING5" caption="Input Sampling Mode 5" mask="0x20"/>
          <bitfield name="SAMPLING6" caption="Input Sampling Mode 6" mask="0x40"/>
          <bitfield name="SAMPLING7" caption="Input Sampling Mode 7" mask="0x80"/>
          <bitfield name="SAMPLING8" caption="Input Sampling Mode 8" mask="0x100"/>
          <bitfield name="SAMPLING9" caption="Input Sampling Mode 9" mask="0x200"/>
          <bitfield name="SAMPLING10" caption="Input Sampling Mode 10" mask="0x400"/>
          <bitfield name="SAMPLING11" caption="Input Sampling Mode 11" mask="0x800"/>
          <bitfield name="SAMPLING12" caption="Input Sampling Mode 12" mask="0x1000"/>
          <bitfield name="SAMPLING13" caption="Input Sampling Mode 13" mask="0x2000"/>
          <bitfield name="SAMPLING14" caption="Input Sampling Mode 14" mask="0x4000"/>
          <bitfield name="SAMPLING15" caption="Input Sampling Mode 15" mask="0x8000"/>
          <bitfield name="SAMPLING16" caption="Input Sampling Mode 16" mask="0x10000"/>
          <bitfield name="SAMPLING17" caption="Input Sampling Mode 17" mask="0x20000"/>
          <bitfield name="SAMPLING18" caption="Input Sampling Mode 18" mask="0x40000"/>
          <bitfield name="SAMPLING19" caption="Input Sampling Mode 19" mask="0x80000"/>
          <bitfield name="SAMPLING20" caption="Input Sampling Mode 20" mask="0x100000"/>
          <bitfield name="SAMPLING21" caption="Input Sampling Mode 21" mask="0x200000"/>
          <bitfield name="SAMPLING22" caption="Input Sampling Mode 22" mask="0x400000"/>
          <bitfield name="SAMPLING23" caption="Input Sampling Mode 23" mask="0x800000"/>
          <bitfield name="SAMPLING24" caption="Input Sampling Mode 24" mask="0x1000000"/>
          <bitfield name="SAMPLING25" caption="Input Sampling Mode 25" mask="0x2000000"/>
          <bitfield name="SAMPLING26" caption="Input Sampling Mode 26" mask="0x4000000"/>
          <bitfield name="SAMPLING27" caption="Input Sampling Mode 27" mask="0x8000000"/>
          <bitfield name="SAMPLING28" caption="Input Sampling Mode 28" mask="0x10000000"/>
          <bitfield name="SAMPLING29" caption="Input Sampling Mode 29" mask="0x20000000"/>
          <bitfield name="SAMPLING30" caption="Input Sampling Mode 30" mask="0x40000000"/>
          <bitfield name="SAMPLING31" caption="Input Sampling Mode 31" mask="0x80000000"/>
        </register>
        <register name="WRCONFIG" offset="0x28" rw="W" size="4" access-size="4" initval="0x00000000" caption="Write Configuration">
          <bitfield name="PINMASK" caption="Pin Mask for Multiple Pin Configuration" mask="0xFFFF"/>
          <bitfield name="PMUXEN" caption="Peripheral Multiplexer Enable" mask="0x10000"/>
          <bitfield name="INEN" caption="Input Enable" mask="0x20000"/>
          <bitfield name="PULLEN" caption="Pull Enable" mask="0x40000"/>
          <bitfield name="SLEWLIM" caption="Output Driver Slew Rate Limit Enable" mask="0x100000"/>
          <bitfield name="PMUX" caption="Peripheral Multiplexing" mask="0xF000000" values="PORT_WRCONFIG__PMUX"/>
          <bitfield name="WRPMUX" caption="Write PMUX" mask="0x10000000"/>
          <bitfield name="WRPINCFG" caption="Write PINCFG" mask="0x40000000"/>
          <bitfield name="HWSEL" caption="Half-Word Select" mask="0x80000000"/>
        </register>
        <register name="EVCTRL" offset="0x2C" rw="RW" size="4" initval="0x00000000" caption="Event Control">
          <bitfield name="PID0" caption="Event 0 Pin Identifier" mask="0x1F" values="PORT_EVCTRL__PIDx"/>
          <bitfield name="EVACT0" caption="Event 0 Action" mask="0x60" values="PORT_EVCTRL__EVACTx"/>
          <bitfield name="PORTEI0" caption="PORT Event 0 Input Enable" mask="0x80"/>
          <bitfield name="PID1" caption="Event 1 Pin Identifier" mask="0x1F00" values="PORT_EVCTRL__PIDx"/>
          <bitfield name="EVACT1" caption="Event 1 Action" mask="0x6000" values="PORT_EVCTRL__EVACTx"/>
          <bitfield name="PORTEI1" caption="PORT Event 1 Input Enable" mask="0x8000"/>
          <bitfield name="PID2" caption="Event 2 Pin Identifier" mask="0x1F0000" values="PORT_EVCTRL__PIDx"/>
          <bitfield name="EVACT2" caption="Event 2 Action" mask="0x600000" values="PORT_EVCTRL__EVACTx"/>
          <bitfield name="PORTEI2" caption="PORT Event 2 Input Enable" mask="0x800000"/>
          <bitfield name="PID3" caption="Event 3 Pin Identifier" mask="0x1F000000" values="PORT_EVCTRL__PIDx"/>
          <bitfield name="EVACT3" caption="Event 3 Action" mask="0x60000000" values="PORT_EVCTRL__EVACTx"/>
          <bitfield name="PORTEI3" caption="PORT Event 3 Input Enable" mask="0x80000000"/>
        </register>
        <register name="PMUX" offset="0x30" rw="RW" size="1" count="16" initval="0x00" caption="Peripheral Multiplexing #">
          <bitfield name="PMUXE" caption="Peripheral Multiplexing for Even-Numbered Pin" mask="0xF" values="PORT_PMUX__PMUXE"/>
          <bitfield name="PMUXO" caption="Peripheral Multiplexing for Odd-Numbered Pin" mask="0xF0" values="PORT_PMUX__PMUXO"/>
        </register>
        <register name="PINCFG" offset="0x40" rw="RW" size="1" count="32" initval="0x00" caption="Pin Configuration #">
          <bitfield name="PMUXEN" caption="Peripheral Multiplexer Enable" mask="0x1"/>
          <bitfield name="INEN" caption="Input Buffer Enable" mask="0x2"/>
          <bitfield name="PULLEN" caption="Pull Enable" mask="0x4"/>
          <bitfield name="SLEWLIM" caption="Output Driver Slew Rate Limit Enable" mask="0x10"/>
        </register>
      </register-group>
      <register-group name="PORT" caption="I/O Pin Controller">
        <register-group name="GROUP" name-in-module="GROUP" offset="0x00" size="0x80" count="1"/>
      </register-group>
      <value-group name="PORT_WRCONFIG__PMUX">
        <value name="A" caption="Peripheral function A selected" value="0x00"/>
        <value name="B" caption="Peripheral function B selected" value="0x01"/>
        <value name="C" caption="Peripheral function C selected" value="0x02"/>
        <value name="D" caption="Peripheral function D selected" value="0x03"/>
        <value name="E" caption="Peripheral function E selected" value="0x04"/>
        <value name="F" caption="Peripheral function F selected" value="0x05"/>
        <value name="G" caption="Peripheral function G selected" value="0x06"/>
        <value name="H" caption="Peripheral function H selected" value="0x07"/>
        <value name="I" caption="Peripheral function I selected" value="0x08"/>
        <value name="J" caption="Peripheral function J selected" value="0x09"/>
      </value-group>
      <value-group name="PORT_EVCTRL__PIDx">
        <value name="PIN0" caption="Event actions will be executed on pin 0" value="0x00"/>
        <value name="PIN1" caption="Event actions will be executed on pin 1" value="0x01"/>
        <value name="PIN2" caption="Event actions will be executed on pin 2" value="0x02"/>
        <value name="PIN3" caption="Event actions will be executed on pin 3" value="0x03"/>
        <value name="PIN4" caption="Event actions will be executed on pin 4" value="0x04"/>
        <value name="PIN5" caption="Event actions will be executed on pin 5" value="0x05"/>
        <value name="PIN6" caption="Event actions will be executed on pin 6" value="0x06"/>
        <value name="PIN7" caption="Event actions will be executed on pin 7" value="0x07"/>
        <value name="PIN8" caption="Event actions will be executed on pin 8" value="0x08"/>
        <value name="PIN9" caption="Event actions will be executed on pin 9" value="0x09"/>
        <value name="PIN10" caption="Event actions will be executed on pin 10" value="0x0A"/>
        <value name="PIN11" caption="Event actions will be executed on pin 11" value="0x0B"/>
        <value name="PIN12" caption="Event actions will be executed on pin 12" value="0x0C"/>
        <value name="PIN13" caption="Event actions will be executed on pin 13" value="0x0D"/>
        <value name="PIN14" caption="Event actions will be executed on pin 14" value="0x0E"/>
        <value name="PIN15" caption="Event actions will be executed on pin 15" value="0x0F"/>
        <value name="PIN16" caption="Event actions will be executed on pin 16" value="0x10"/>
        <value name="PIN17" caption="Event actions will be executed on pin 17" value="0x11"/>
        <value name="PIN18" caption="Event actions will be executed on pin 18" value="0x12"/>
        <value name="PIN19" caption="Event actions will be executed on pin 19" value="0x13"/>
        <value name="PIN20" caption="Event actions will be executed on pin 20" value="0x14"/>
        <value name="PIN21" caption="Event actions will be executed on pin 21" value="0x15"/>
        <value name="PIN22" caption="Event actions will be executed on pin 22" value="0x16"/>
        <value name="PIN23" caption="Event actions will be executed on pin 23" value="0x17"/>
        <value name="PIN24" caption="Event actions will be executed on pin 24" value="0x18"/>
        <value name="PIN25" caption="Event actions will be executed on pin 25" value="0x19"/>
        <value name="PIN26" caption="Event actions will be executed on pin 26" value="0x1A"/>
        <value name="PIN27" caption="Event actions will be executed on pin 27" value="0x1B"/>
        <value name="PIN28" caption="Event actions will be executed on pin 28" value="0x1C"/>
        <value name="PIN29" caption="Event actions will be executed on pin 29" value="0x1D"/>
        <value name="PIN30" caption="Event actions will be executed on pin 30" value="0x1E"/>
        <value name="PIN31" caption="Event actions will be executed on pin 31" value="0x1F"/>
      </value-group>
      <value-group name="PORT_EVCTRL__EVACTx">
        <value name="OUT" caption="The output value of pin PIDn will be set to the level of the event" value="0x00"/>
        <value name="SET" caption="Set the output value of pin PIDn on the rising edge of the event" value="0x01"/>
        <value name="CLR" caption="Clear the output value of pin PIDn on the rising edge of the event" value="0x02"/>
        <value name="TGL" caption="Toggle the output value of pin PIDn on the rising edge of the event" value="0x03"/>
      </value-group>
      <value-group name="PORT_PMUX__PMUXE">
        <value name="A" caption="Peripheral function A selected" value="0x00"/>
        <value name="B" caption="Peripheral function B selected" value="0x01"/>
        <value name="C" caption="Peripheral function C selected" value="0x02"/>
        <value name="D" caption="Peripheral function D selected" value="0x03"/>
        <value name="E" caption="Peripheral function E selected" value="0x04"/>
        <value name="F" caption="Peripheral function F selected" value="0x05"/>
        <value name="G" caption="Peripheral function G selected" value="0x06"/>
        <value name="H" caption="Peripheral function H selected" value="0x07"/>
        <value name="I" caption="Peripheral function I selected" value="0x08"/>
        <value name="J" caption="Peripheral function J selected" value="0x09"/>
      </value-group>
      <value-group name="PORT_PMUX__PMUXO">
        <value name="A" caption="Peripheral function A selected" value="0x00"/>
        <value name="B" caption="Peripheral function B selected" value="0x01"/>
        <value name="C" caption="Peripheral function C selected" value="0x02"/>
        <value name="D" caption="Peripheral function D selected" value="0x03"/>
        <value name="E" caption="Peripheral function E selected" value="0x04"/>
        <value name="F" caption="Peripheral function F selected" value="0x05"/>
        <value name="G" caption="Peripheral function G selected" value="0x06"/>
        <value name="H" caption="Peripheral function H selected" value="0x07"/>
        <value name="I" caption="Peripheral function I selected" value="0x08"/>
        <value name="J" caption="Peripheral function J selected" value="0x09"/>
      </value-group>
    </module>
    <module name="PTC" id="06273" name2="afe_ptc_ctrl_arm_v1" version="1.a.0" caption="Peripheral Touch Controller"/>
    <module name="RSTC" id="06259" name2="rst_ctrl_arm_v1" version="v1" caption="Reset Controller">
      <register-group name="RSTC" caption="Reset Controller">
        <register name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Control A">
          <bitfield name="RSTPINDIS" caption="Reset Pin Disable" mask="0x100"/>
        </register>
        <register name="RCAUSE" offset="0x4" rw="R" size="4" caption="Reset Cause">
          <bitfield name="POR" caption="Power-On Reset Flag" mask="0x1"/>
          <bitfield name="BORVDD" caption="VDD Brownout Reset Flag" mask="0x2"/>
          <bitfield name="EXT" caption="External Reset Flag" mask="0x8"/>
          <bitfield name="WDT" caption="Watchdog Reset Flag" mask="0x10"/>
          <bitfield name="SYST" caption="System Reset Flag" mask="0x20"/>
          <bitfield name="LOCKUP" caption="Software Reset Flag" mask="0x40"/>
        </register>
        <register name="DBGCTRL" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Debug Control">
          <bitfield name="LCKUPDIS" caption="Lockup Disable" mask="0x1"/>
        </register>
        <register name="WPCTRL" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="Write Protection Control">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1"/>
          <bitfield name="WPLCK" caption="Write Protection Lock" mask="0x2"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="RSTC_WPCTRL__WPKEY"/>
        </register>
      </register-group>
      <value-group name="RSTC_WPCTRL__WPKEY">
        <value name="KEY" caption="Allow writes to the WPCTRL register" value="0x525354"/>
      </value-group>
    </module>
    <module name="RTC" id="U2250" name2="U2250" version="v1" caption="Real-Time Counter">
      <register-group name="RTC" caption="Real-Time Counter">
        <mode name="MODE0" qualifier="RTC.MODE0.CTRLA.MODE" value="0" caption="32-bit Counter Mode"/>
        <mode name="MODE1" qualifier="RTC.MODE1.CTRLA.MODE" value="1" caption="16-bit Counter Mode"/>
        <mode name="MODE2" qualifier="RTC.MODE2.CTRLA.MODE" value="2" caption="Clock and Calendar Mode with Alarm"/>
        <register modes="MODE0" name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="MODE0 Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0xC" values="RTC_MODE0_CTRLA__MODE"/>
          <bitfield name="MATCHCLR" caption="Clear on Match" mask="0x80"/>
          <bitfield name="PRESCALER" caption="Prescaler" mask="0xF00" values="RTC_MODE0_CTRLA__PRESCALER"/>
          <bitfield name="COUNTSYNC" caption="COUNT Read Resynchronization Enable" mask="0x8000"/>
        </register>
        <register modes="MODE1" name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="MODE1 Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0xC" values="RTC_MODE1_CTRLA__MODE"/>
          <bitfield name="PRESCALER" caption="Prescaler" mask="0xF00" values="RTC_MODE1_CTRLA__PRESCALER"/>
          <bitfield name="COUNTSYNC" caption="COUNT Read Resynchronization Enable" mask="0x8000"/>
        </register>
        <register modes="MODE2" name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="MODE2 Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0xC" values="RTC_MODE2_CTRLA__MODE"/>
          <bitfield name="CLKREP" caption="Clock Representation" mask="0x40" values="RTC_MODE2_CTRLA__CLKREP"/>
          <bitfield name="MATCHCLR" caption="Clear on Match" mask="0x80"/>
          <bitfield name="PRESCALER" caption="Prescaler" mask="0xF00" values="RTC_MODE2_CTRLA__PRESCALER"/>
          <bitfield name="CLOCKSYNC" caption="CLOCK Read Resynchronization Enable" mask="0x8000"/>
        </register>
        <register modes="MODE0" name="EVCTRL" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="MODE0 Event Control">
          <bitfield name="PEREO0" caption="Periodic Interval 0 Event Output Enable" mask="0x1"/>
          <bitfield name="PEREO1" caption="Periodic Interval 1 Event Output Enable" mask="0x2"/>
          <bitfield name="PEREO2" caption="Periodic Interval 2 Event Output Enable" mask="0x4"/>
          <bitfield name="PEREO3" caption="Periodic Interval 3 Event Output Enable" mask="0x8"/>
          <bitfield name="PEREO4" caption="Periodic Interval 4 Event Output Enable" mask="0x10"/>
          <bitfield name="PEREO5" caption="Periodic Interval 5 Event Output Enable" mask="0x20"/>
          <bitfield name="PEREO6" caption="Periodic Interval 6 Event Output Enable" mask="0x40"/>
          <bitfield name="PEREO7" caption="Periodic Interval 7 Event Output Enable" mask="0x80"/>
          <bitfield name="CMPEO0" caption="Compare 0 Event Output Enable" mask="0x100"/>
          <bitfield name="OVFEO" caption="Overflow Event Output Enable" mask="0x8000"/>
        </register>
        <register modes="MODE1" name="EVCTRL" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="MODE1 Event Control">
          <bitfield name="PEREO0" caption="Periodic Interval 0 Event Output Enable" mask="0x1"/>
          <bitfield name="PEREO1" caption="Periodic Interval 1 Event Output Enable" mask="0x2"/>
          <bitfield name="PEREO2" caption="Periodic Interval 2 Event Output Enable" mask="0x4"/>
          <bitfield name="PEREO3" caption="Periodic Interval 3 Event Output Enable" mask="0x8"/>
          <bitfield name="PEREO4" caption="Periodic Interval 4 Event Output Enable" mask="0x10"/>
          <bitfield name="PEREO5" caption="Periodic Interval 5 Event Output Enable" mask="0x20"/>
          <bitfield name="PEREO6" caption="Periodic Interval 6 Event Output Enable" mask="0x40"/>
          <bitfield name="PEREO7" caption="Periodic Interval 7 Event Output Enable" mask="0x80"/>
          <bitfield name="CMPEO0" caption="Compare 0 Event Output Enable" mask="0x100"/>
          <bitfield name="CMPEO1" caption="Compare 1 Event Output Enable" mask="0x200"/>
          <bitfield name="OVFEO" caption="Overflow Event Output Enable" mask="0x8000"/>
        </register>
        <register modes="MODE2" name="EVCTRL" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="MODE2 Event Control">
          <bitfield name="PEREO0" caption="Periodic Interval 0 Event Output Enable" mask="0x1"/>
          <bitfield name="PEREO1" caption="Periodic Interval 1 Event Output Enable" mask="0x2"/>
          <bitfield name="PEREO2" caption="Periodic Interval 2 Event Output Enable" mask="0x4"/>
          <bitfield name="PEREO3" caption="Periodic Interval 3 Event Output Enable" mask="0x8"/>
          <bitfield name="PEREO4" caption="Periodic Interval 4 Event Output Enable" mask="0x10"/>
          <bitfield name="PEREO5" caption="Periodic Interval 5 Event Output Enable" mask="0x20"/>
          <bitfield name="PEREO6" caption="Periodic Interval 6 Event Output Enable" mask="0x40"/>
          <bitfield name="PEREO7" caption="Periodic Interval 7 Event Output Enable" mask="0x80"/>
          <bitfield name="ALARMEO0" caption="Alarm 0 Event Output Enable" mask="0x100"/>
          <bitfield name="OVFEO" caption="Overflow Event Output Enable" mask="0x8000"/>
        </register>
        <register modes="MODE0" name="INTENCLR" offset="0x8" rw="RW" size="2" atomic-op="clear:INTENCLR" initval="0x0000" caption="MODE0 Interrupt Enable Clear">
          <bitfield name="PER0" caption="Periodic Interval 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Interrupt Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Interrupt Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Interrupt Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Interrupt Enable" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE1" name="INTENCLR" offset="0x8" rw="RW" size="2" atomic-op="clear:INTENCLR" initval="0x0000" caption="MODE1 Interrupt Enable Clear">
          <bitfield name="PER0" caption="Periodic Interval 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Interrupt Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Interrupt Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Interrupt Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Interrupt Enable" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="CMP1" caption="Compare 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE2" name="INTENCLR" offset="0x8" rw="RW" size="2" atomic-op="clear:INTENCLR" initval="0x0000" caption="MODE2 Interrupt Enable Clear">
          <bitfield name="PER0" caption="Periodic Interval 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Interrupt Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Interrupt Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Interrupt Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Interrupt Enable" mask="0x80"/>
          <bitfield name="ALARM0" caption="Alarm 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE0" name="INTENSET" offset="0xA" rw="RW" size="2" atomic-op="set:INTENSET" initval="0x0000" caption="MODE0 Interrupt Enable Set">
          <bitfield name="PER0" caption="Periodic Interval 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Interrupt Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Interrupt Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Interrupt Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Interrupt Enable" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE1" name="INTENSET" offset="0xA" rw="RW" size="2" atomic-op="set:INTENSET" initval="0x0000" caption="MODE1 Interrupt Enable Set">
          <bitfield name="PER0" caption="Periodic Interval 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Interrupt Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Interrupt Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Interrupt Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Interrupt Enable" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="CMP1" caption="Compare 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE2" name="INTENSET" offset="0xA" rw="RW" size="2" atomic-op="set:INTENSET" initval="0x0000" caption="MODE2 Interrupt Enable Set">
          <bitfield name="PER0" caption="Periodic Interval 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Interrupt Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Interrupt Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Interrupt Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Interrupt Enable" mask="0x80"/>
          <bitfield name="ALARM0" caption="Alarm 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE0" name="INTFLAG" offset="0xC" rw="RW" size="2" atomic-op="clear:INTFLAG" initval="0x0000" caption="MODE0 Interrupt Flag Status and Clear">
          <bitfield name="PER0" caption="Periodic Interval 0" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0" mask="0x100"/>
          <bitfield name="OVF" caption="Overflow" mask="0x8000"/>
        </register>
        <register modes="MODE1" name="INTFLAG" offset="0xC" rw="RW" size="2" atomic-op="clear:INTFLAG" initval="0x0000" caption="MODE1 Interrupt Flag Status and Clear">
          <bitfield name="PER0" caption="Periodic Interval 0" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0" mask="0x100"/>
          <bitfield name="CMP1" caption="Compare 1" mask="0x200"/>
          <bitfield name="OVF" caption="Overflow" mask="0x8000"/>
        </register>
        <register modes="MODE2" name="INTFLAG" offset="0xC" rw="RW" size="2" atomic-op="clear:INTFLAG" initval="0x0000" caption="MODE2 Interrupt Flag Status and Clear">
          <bitfield name="PER0" caption="Periodic Interval 0" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7" mask="0x80"/>
          <bitfield name="ALARM0" caption="Alarm 0" mask="0x100"/>
          <bitfield name="OVF" caption="Overflow" mask="0x8000"/>
        </register>
        <register name="DBGCTRL" offset="0xE" rw="RW" size="1" initval="0x00" caption="Debug Control">
          <bitfield name="DBGRUN" caption="Debug Run" mask="0x1"/>
        </register>
        <register modes="MODE0" name="SYNCBUSY" offset="0x10" rw="R" size="4" initval="0x00000000" caption="MODE0 Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="FREQCORR" caption="Frequency Correction Synchronization Busy" mask="0x4"/>
          <bitfield name="COUNT" caption="Counter Value Synchronization Busy" mask="0x8"/>
          <bitfield name="COMP0" caption="Compare 0 Value Synchronization Busy" mask="0x20"/>
          <bitfield name="COUNTSYNC" caption="COUNT Read Resynchronization Enable Synchronization Busy" mask="0x8000"/>
        </register>
        <register modes="MODE1" name="SYNCBUSY" offset="0x10" rw="R" size="4" initval="0x00000000" caption="MODE1 Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="FREQCORR" caption="Frequency Correction Synchronization Busy" mask="0x4"/>
          <bitfield name="COUNT" caption="Counter Value Synchronization Busy" mask="0x8"/>
          <bitfield name="PER" caption="Counter Period Synchronization Busy" mask="0x10"/>
          <bitfield name="COMP0" caption="Compare 0 Value Synchronization Busy" mask="0x20"/>
          <bitfield name="COMP1" caption="Compare 1 Value Synchronization Busy" mask="0x40"/>
          <bitfield name="COUNTSYNC" caption="COUNT Read Resynchronization Enable Synchronization Busy" mask="0x8000"/>
        </register>
        <register modes="MODE2" name="SYNCBUSY" offset="0x10" rw="R" size="4" initval="0x00000000" caption="MODE2 Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="FREQCORR" caption="Frequency Correction Synchronization Busy" mask="0x4"/>
          <bitfield name="CLOCK" caption="Clock Value Synchronization Busy" mask="0x8"/>
          <bitfield name="ALARM0" caption="Alarm 0 Value Synchronization Busy" mask="0x20"/>
          <bitfield name="MASK0" caption="Alarm 0 Mask Synchronization Busy" mask="0x800"/>
          <bitfield name="CLOCKSYNC" caption="CLOCK Read Resynchronization Enable Synchronization Busy" mask="0x8000"/>
        </register>
        <register name="FREQCORR" offset="0x14" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Frequency Correction">
          <bitfield name="VALUE" caption="Correction Value" mask="0x7F"/>
          <bitfield name="SIGN" caption="Correction Sign" mask="0x80"/>
        </register>
        <register modes="MODE0" name="COUNT" offset="0x18" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="MODE0 Counter Value">
          <bitfield name="COUNT" caption="Counter Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="MODE1" name="COUNT" offset="0x18" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="MODE1 Counter Value">
          <bitfield name="COUNT" caption="Counter Value" mask="0xFFFF"/>
        </register>
        <register modes="MODE2" name="CLOCK" offset="0x18" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="MODE2 Clock Value">
          <mode name="CLK12H" qualifier="RTC.CTRLA.CLKREP" value="1" caption="12 Hour Clock Format"/>
          <mode name="CLK24H" qualifier="RTC.CTRLA.CLKREP" value="0" caption="24 Hour Clock Format"/>
          <mode name="DEFAULT"/>
          <bitfield modes="DEFAULT" name="SECOND" caption="Second" mask="0x3F"/>
          <bitfield modes="DEFAULT" name="MINUTE" caption="Minute" mask="0xFC0"/>
          <bitfield modes="CLK12H" name="HOUR" caption="Hour" mask="0xF000"/>
          <bitfield modes="CLK12H" name="INDICATOR" caption="Meridiem Indicator" mask="0x10000" values="RTC_MODE2_CLOCK__INDICATOR"/>
          <bitfield modes="CLK24H" name="HOUR" caption="Hour" mask="0x1F000"/>
          <bitfield modes="DEFAULT" name="DAY" caption="Day" mask="0x3E0000"/>
          <bitfield modes="DEFAULT" name="MONTH" caption="Month" mask="0x3C00000" values="RTC_MODE2_CLOCK__MONTH"/>
          <bitfield modes="DEFAULT" name="YEAR" caption="Year" mask="0xFC000000"/>
        </register>
        <register modes="MODE1" name="PER" offset="0x1C" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="MODE1 Counter Period">
          <bitfield name="PER" caption="Counter Period" mask="0xFFFF"/>
        </register>
        <register modes="MODE0" name="COMP" offset="0x20" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="MODE0 Compare # Value">
          <bitfield name="COMP" caption="Compare Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="MODE1" name="COMP" offset="0x20" rw="RW" access="WSYNC" size="2" count="2" initval="0x0000" caption="MODE1 Compare # Value">
          <bitfield name="COMP" caption="Compare Value" mask="0xFFFF"/>
        </register>
        <register modes="MODE2" name="ALARM0" offset="0x20" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="MODE2 Alarm 0 Value">
          <mode name="CLK12H" qualifier="RTC.CTRLA.CLKREP" value="1" caption="12 Hour Clock Format"/>
          <mode name="CLK24H" qualifier="RTC.CTRLA.CLKREP" value="0" caption="24 Hour Clock Format"/>
          <mode name="DEFAULT"/>
          <bitfield modes="DEFAULT" name="SECOND" caption="Second" mask="0x3F"/>
          <bitfield modes="DEFAULT" name="MINUTE" caption="Minute" mask="0xFC0"/>
          <bitfield modes="CLK12H" name="HOUR" caption="Hour" mask="0xF000"/>
          <bitfield modes="CLK12H" name="INDICATOR" caption="Meridiem Indicator" mask="0x10000" values="RTC_MODE2_ALARMx__INDICATOR"/>
          <bitfield modes="CLK24H" name="HOUR" caption="Hour" mask="0x1F000"/>
          <bitfield modes="DEFAULT" name="DAY" caption="Day" mask="0x3E0000"/>
          <bitfield modes="DEFAULT" name="MONTH" caption="Month" mask="0x3C00000" values="RTC_MODE2_ALARMx__MONTH"/>
          <bitfield modes="DEFAULT" name="YEAR" caption="Year" mask="0xFC000000"/>
        </register>
        <register modes="MODE2" name="MASK0" offset="0x24" rw="RW" access="WSYNC" size="1" initval="0x00" caption="MODE2 Alarm 0 Mask">
          <bitfield name="SEL" caption="Alarm Mask Selection" mask="0x7" values="RTC_MODE2_MASKx__SEL"/>
        </register>
      </register-group>
      <value-group name="RTC_MODE0_CTRLA__MODE">
        <value name="COUNT32" caption="Mode 0: 32-bit counter" value="0x0"/>
        <value name="COUNT16" caption="Mode 1: 16-bit counter" value="0x1"/>
        <value name="CLOCK" caption="Mode 2: Clock/calendar" value="0x2"/>
      </value-group>
      <value-group name="RTC_MODE0_CTRLA__PRESCALER">
        <value name="OFF" caption="CLK_RTC_CNT = GCLK_RTC/1" value="0x0"/>
        <value name="DIV1" caption="CLK_RTC_CNT = GCLK_RTC/1" value="0x1"/>
        <value name="DIV2" caption="CLK_RTC_CNT = GCLK_RTC/2" value="0x2"/>
        <value name="DIV4" caption="CLK_RTC_CNT = GCLK_RTC/4" value="0x3"/>
        <value name="DIV8" caption="CLK_RTC_CNT = GCLK_RTC/8" value="0x4"/>
        <value name="DIV16" caption="CLK_RTC_CNT = GCLK_RTC/16" value="0x5"/>
        <value name="DIV32" caption="CLK_RTC_CNT = GCLK_RTC/32" value="0x6"/>
        <value name="DIV64" caption="CLK_RTC_CNT = GCLK_RTC/64" value="0x7"/>
        <value name="DIV128" caption="CLK_RTC_CNT = GCLK_RTC/128" value="0x8"/>
        <value name="DIV256" caption="CLK_RTC_CNT = GCLK_RTC/256" value="0x9"/>
        <value name="DIV512" caption="CLK_RTC_CNT = GCLK_RTC/512" value="0xA"/>
        <value name="DIV1024" caption="CLK_RTC_CNT = GCLK_RTC/1024" value="0xB"/>
      </value-group>
      <value-group name="RTC_MODE1_CTRLA__MODE">
        <value name="COUNT32" caption="Mode 0: 32-bit counter" value="0x0"/>
        <value name="COUNT16" caption="Mode 1: 16-bit counter" value="0x1"/>
        <value name="CLOCK" caption="Mode 2: Clock/calendar" value="0x2"/>
      </value-group>
      <value-group name="RTC_MODE1_CTRLA__PRESCALER">
        <value name="OFF" caption="CLK_RTC_CNT = GCLK_RTC/1" value="0x0"/>
        <value name="DIV1" caption="CLK_RTC_CNT = GCLK_RTC/1" value="0x1"/>
        <value name="DIV2" caption="CLK_RTC_CNT = GCLK_RTC/2" value="0x2"/>
        <value name="DIV4" caption="CLK_RTC_CNT = GCLK_RTC/4" value="0x3"/>
        <value name="DIV8" caption="CLK_RTC_CNT = GCLK_RTC/8" value="0x4"/>
        <value name="DIV16" caption="CLK_RTC_CNT = GCLK_RTC/16" value="0x5"/>
        <value name="DIV32" caption="CLK_RTC_CNT = GCLK_RTC/32" value="0x6"/>
        <value name="DIV64" caption="CLK_RTC_CNT = GCLK_RTC/64" value="0x7"/>
        <value name="DIV128" caption="CLK_RTC_CNT = GCLK_RTC/128" value="0x8"/>
        <value name="DIV256" caption="CLK_RTC_CNT = GCLK_RTC/256" value="0x9"/>
        <value name="DIV512" caption="CLK_RTC_CNT = GCLK_RTC/512" value="0xA"/>
        <value name="DIV1024" caption="CLK_RTC_CNT = GCLK_RTC/1024" value="0xB"/>
      </value-group>
      <value-group name="RTC_MODE2_CTRLA__MODE">
        <value name="COUNT32" caption="Mode 0: 32-bit counter" value="0x0"/>
        <value name="COUNT16" caption="Mode 1: 16-bit counter" value="0x1"/>
        <value name="CLOCK" caption="Mode 2: Clock/calendar" value="0x2"/>
      </value-group>
      <value-group name="RTC_MODE2_CTRLA__CLKREP">
        <value name="CLK24H" caption="24 hour clock format" value="0x0"/>
        <value name="CLK12H" caption="12 hour (AM/PM) clock format" value="0x1"/>
      </value-group>
      <value-group name="RTC_MODE2_CTRLA__PRESCALER">
        <value name="OFF" caption="CLK_RTC_CNT = GCLK_RTC/1" value="0x0"/>
        <value name="DIV1" caption="CLK_RTC_CNT = GCLK_RTC/1" value="0x1"/>
        <value name="DIV2" caption="CLK_RTC_CNT = GCLK_RTC/2" value="0x2"/>
        <value name="DIV4" caption="CLK_RTC_CNT = GCLK_RTC/4" value="0x3"/>
        <value name="DIV8" caption="CLK_RTC_CNT = GCLK_RTC/8" value="0x4"/>
        <value name="DIV16" caption="CLK_RTC_CNT = GCLK_RTC/16" value="0x5"/>
        <value name="DIV32" caption="CLK_RTC_CNT = GCLK_RTC/32" value="0x6"/>
        <value name="DIV64" caption="CLK_RTC_CNT = GCLK_RTC/64" value="0x7"/>
        <value name="DIV128" caption="CLK_RTC_CNT = GCLK_RTC/128" value="0x8"/>
        <value name="DIV256" caption="CLK_RTC_CNT = GCLK_RTC/256" value="0x9"/>
        <value name="DIV512" caption="CLK_RTC_CNT = GCLK_RTC/512" value="0xA"/>
        <value name="DIV1024" caption="CLK_RTC_CNT = GCLK_RTC/1024" value="0xB"/>
      </value-group>
      <value-group name="RTC_MODE2_CLOCK__INDICATOR">
        <value name="AM" caption="Before midday (AM)" value="0x0"/>
        <value name="PM" caption="After midday (PM)" value="0x1"/>
      </value-group>
      <value-group name="RTC_MODE2_CLOCK__MONTH">
        <value name="JAN" caption="January" value="0x1"/>
        <value name="FEB" caption="February" value="0x2"/>
        <value name="MAR" caption="March" value="0x3"/>
        <value name="APR" caption="April" value="0x4"/>
        <value name="MAY" caption="May" value="0x5"/>
        <value name="JUN" caption="June" value="0x6"/>
        <value name="JUL" caption="July" value="0x7"/>
        <value name="AUG" caption="August" value="0x8"/>
        <value name="SEP" caption="September" value="0x9"/>
        <value name="OCT" caption="October" value="0xA"/>
        <value name="NOV" caption="November" value="0xB"/>
        <value name="DEC" caption="December" value="0xC"/>
      </value-group>
      <value-group name="RTC_MODE2_ALARMx__INDICATOR">
        <value name="AM" caption="Before midday (AM)" value="0x0"/>
        <value name="PM" caption="After midday (PM)" value="0x1"/>
      </value-group>
      <value-group name="RTC_MODE2_ALARMx__MONTH">
        <value name="JAN" caption="January" value="0x1"/>
        <value name="FEB" caption="February" value="0x2"/>
        <value name="MAR" caption="March" value="0x3"/>
        <value name="APR" caption="April" value="0x4"/>
        <value name="MAY" caption="May" value="0x5"/>
        <value name="JUN" caption="June" value="0x6"/>
        <value name="JUL" caption="July" value="0x7"/>
        <value name="AUG" caption="August" value="0x8"/>
        <value name="SEP" caption="September" value="0x9"/>
        <value name="OCT" caption="October" value="0xA"/>
        <value name="NOV" caption="November" value="0xB"/>
        <value name="DEC" caption="December" value="0xC"/>
      </value-group>
      <value-group name="RTC_MODE2_MASKx__SEL">
        <value name="OFF" caption="Alarm Disabled" value="0x0"/>
        <value name="SS" caption="Match seconds only" value="0x1"/>
        <value name="MMSS" caption="Match seconds and minutes only" value="0x2"/>
        <value name="HHMMSS" caption="Match seconds, minutes, and hours only" value="0x3"/>
        <value name="DDHHMMSS" caption="Match seconds, minutes, hours, and days only" value="0x4"/>
        <value name="MMDDHHMMSS" caption="Match seconds, minutes, hours, days, and months only" value="0x5"/>
        <value name="YYMMDDHHMMSS" caption="Match seconds, minutes, hours, days, months, and years" value="0x6"/>
      </value-group>
    </module>
    <module name="SERCOM" id="U2201" name2="U2201" version="v1" caption="Serial Communication Interface">
      <register-group name="SERCOM" caption="Serial Communication Interface">
        <mode name="I2CM" qualifier="SERCOM.I2CM.CTRLA.MODE" value="5" caption="I2C Host Mode"/>
        <mode name="I2CS" qualifier="SERCOM.I2CS.CTRLA.MODE" value="4" caption="I2C Client Mode"/>
        <mode name="SPI" qualifier="SERCOM.SPI.CTRLA.MODE" mask="6" value="2" caption="SPI Mode"/>
        <mode name="USART" qualifier="SERCOM.USART.CTRLA.MODE" mask="6" value="0" caption="USART Mode"/>
        <register modes="I2CM" name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="I2CM Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x1C" values="SERCOM_I2CM_CTRLA__MODE"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x80"/>
          <bitfield name="PINOUT" caption="Pin Usage" mask="0x10000"/>
          <bitfield name="SDAHOLD" caption="SDA Hold Time" mask="0x300000" values="SERCOM_I2CM_CTRLA__SDAHOLD"/>
          <bitfield name="MEXTTOEN" caption="Host SCL Low Extend Time-Out" mask="0x400000"/>
          <bitfield name="SEXTTOEN" caption="Client SCL Low Extend Time-Out" mask="0x800000"/>
          <bitfield name="SPEED" caption="Transfer Speed" mask="0x3000000" values="SERCOM_I2CM_CTRLA__SPEED"/>
          <bitfield name="SCLSM" caption="SCL Clock Stretch Mode" mask="0x8000000"/>
          <bitfield name="INACTOUT" caption="Inactive Time-Out" mask="0x30000000" values="SERCOM_I2CM_CTRLA__INACTOUT"/>
          <bitfield name="LOWTOUTEN" caption="SCL Low Time-Out" mask="0x40000000"/>
        </register>
        <register modes="I2CS" name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="I2CS Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x1C" values="SERCOM_I2CS_CTRLA__MODE"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x80"/>
          <bitfield name="PINOUT" caption="Pin Usage" mask="0x10000"/>
          <bitfield name="SDAHOLD" caption="SDA Hold Time" mask="0x300000" values="SERCOM_I2CS_CTRLA__SDAHOLD"/>
          <bitfield name="SEXTTOEN" caption="Client SCL Low Extend Time-Out" mask="0x800000"/>
          <bitfield name="SPEED" caption="Transfer Speed" mask="0x3000000" values="SERCOM_I2CS_CTRLA__SPEED"/>
          <bitfield name="SCLSM" caption="SCL Clock Stretch Mode" mask="0x8000000"/>
          <bitfield name="LOWTOUTEN" caption="SCL Low Time-Out" mask="0x40000000"/>
        </register>
        <register modes="SPI" name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="SPI Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x1C" values="SERCOM_SPI_CTRLA__MODE"/>
          <bitfield name="RUNSTDBY" caption="Run In Standby" mask="0x80"/>
          <bitfield name="IBON" caption="Immediate Buffer Overflow Notification" mask="0x100"/>
          <bitfield name="DOPO" caption="Data Out Pinout" mask="0x30000" values="SERCOM_SPI_CTRLA__DOPO"/>
          <bitfield name="DIPO" caption="Data In Pinout" mask="0x300000" values="SERCOM_SPI_CTRLA__DIPO"/>
          <bitfield name="FORM" caption="Frame Format" mask="0xF000000" values="SERCOM_SPI_CTRLA__FORM"/>
          <bitfield name="CPHA" caption="Clock Phase" mask="0x10000000" values="SERCOM_SPI_CTRLA__CPHA"/>
          <bitfield name="CPOL" caption="Clock Polarity" mask="0x20000000" values="SERCOM_SPI_CTRLA__CPOL"/>
          <bitfield name="DORD" caption="Data Order" mask="0x40000000" values="SERCOM_SPI_CTRLA__DORD"/>
        </register>
        <register modes="USART" name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="USART Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x1C" values="SERCOM_USART_CTRLA__MODE"/>
          <bitfield name="RUNSTDBY" caption="Run In Standby" mask="0x80"/>
          <bitfield name="IBON" caption="Immediate Buffer Overflow Notification" mask="0x100"/>
          <bitfield name="SAMPR" caption="Sample Rate" mask="0xE000" values="SERCOM_USART_CTRLA__SAMPR"/>
          <bitfield name="TXPO" caption="Transmit Data Pinout" mask="0x30000" values="SERCOM_USART_CTRLA__TXPO"/>
          <bitfield name="RXPO" caption="Receive Data Pinout" mask="0x300000" values="SERCOM_USART_CTRLA__RXPO"/>
          <bitfield name="SAMPA" caption="Sample Adjustment" mask="0xC00000" values="SERCOM_USART_CTRLA__SAMPA"/>
          <bitfield name="FORM" caption="Frame Format" mask="0xF000000" values="SERCOM_USART_CTRLA__FORM"/>
          <bitfield name="CMODE" caption="Communication Mode" mask="0x10000000" values="SERCOM_USART_CTRLA__CMODE"/>
          <bitfield name="CPOL" caption="Clock Polarity" mask="0x20000000" values="SERCOM_USART_CTRLA__CPOL"/>
          <bitfield name="DORD" caption="Data Order" mask="0x40000000" values="SERCOM_USART_CTRLA__DORD"/>
        </register>
        <register modes="I2CM" name="CTRLB" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="I2CM Control B">
          <bitfield name="SMEN" caption="Smart Mode Enable" mask="0x100"/>
          <bitfield name="QCEN" caption="Quick Command Enable" mask="0x200"/>
          <bitfield name="CMD" caption="Command" mask="0x30000"/>
          <bitfield name="ACKACT" caption="Acknowledge Action" mask="0x40000"/>
        </register>
        <register modes="I2CS" name="CTRLB" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="I2CS Control B">
          <bitfield name="SMEN" caption="Smart Mode Enable" mask="0x100"/>
          <bitfield name="GCMD" caption="PMBus Group Command" mask="0x200"/>
          <bitfield name="AACKEN" caption="Automatic Acknowledge Enable" mask="0x400"/>
          <bitfield name="AMODE" caption="Address Mode" mask="0xC000" values="SERCOM_I2CS_CTRLB__AMODE"/>
          <bitfield name="CMD" caption="Command" mask="0x30000"/>
          <bitfield name="ACKACT" caption="Acknowledge Action" mask="0x40000"/>
        </register>
        <register modes="SPI" name="CTRLB" offset="0x4" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="SPI Control B">
          <bitfield name="CHSIZE" caption="Character Size" mask="0x7" values="SERCOM_SPI_CTRLB__CHSIZE"/>
          <bitfield name="PLOADEN" caption="Client Data Preload Enable" mask="0x40"/>
          <bitfield name="SSDE" caption="SPI Select Low Detect Enable" mask="0x200"/>
          <bitfield name="MSSEN" caption="Host SPI Select Enable" mask="0x2000"/>
          <bitfield name="AMODE" caption="Address Mode" mask="0xC000" values="SERCOM_SPI_CTRLB__AMODE"/>
          <bitfield name="RXEN" caption="Receiver Enable" mask="0x20000"/>
        </register>
        <register modes="USART" name="CTRLB" offset="0x4" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="USART Control B">
          <bitfield name="CHSIZE" caption="Character Size" mask="0x7" values="SERCOM_USART_CTRLB__CHSIZE"/>
          <bitfield name="SBMODE" caption="Stop Bit Mode" mask="0x40" values="SERCOM_USART_CTRLB__SBMODE"/>
          <bitfield name="COLDEN" caption="Collision Detection Enable" mask="0x100"/>
          <bitfield name="SFDE" caption="Start of Frame Detection Enable" mask="0x200"/>
          <bitfield name="ENC" caption="Encoding Format" mask="0x400" values="SERCOM_USART_CTRLB__ENC"/>
          <bitfield name="PMODE" caption="Parity Mode" mask="0x2000" values="SERCOM_USART_CTRLB__PMODE"/>
          <bitfield name="TXEN" caption="Transmitter Enable" mask="0x10000"/>
          <bitfield name="RXEN" caption="Receiver Enable" mask="0x20000"/>
          <bitfield name="LINCMD" caption="LIN Command" mask="0x3000000" values="SERCOM_USART_CTRLB__LINCMD"/>
        </register>
        <register modes="USART" name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="USART Control C">
          <bitfield name="GTIME" caption="Guard Time" mask="0x7"/>
          <bitfield name="BRKLEN" caption="LIN Host Break Length" mask="0x300" values="SERCOM_USART_CTRLC__BRKLEN"/>
          <bitfield name="HDRDLY" caption="LIN Host Header Delay" mask="0xC00" values="SERCOM_USART_CTRLC__HDRDLY"/>
        </register>
        <register modes="I2CM" name="BAUD" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="I2CM Baud Rate">
          <bitfield name="BAUD" caption="Host Baud Rate" mask="0xFF"/>
          <bitfield name="BAUDLOW" caption="Host Baud Rate Low" mask="0xFF00"/>
        </register>
        <register modes="SPI" name="BAUD" offset="0xC" rw="RW" size="1" initval="0x00" caption="SPI Baud Rate">
          <bitfield name="BAUD" caption="Baud Register" mask="0xFF"/>
        </register>
        <register modes="USART" name="BAUD" offset="0xC" rw="RW" size="2" initval="0x0000" caption="USART Baud">
          <mode name="ARITH" qualifier="SERCOM.CTRLA.SAMPR" value="0 2 4" caption="Arithmetic Mode"/>
          <mode name="FRAC" qualifier="SERCOM.CTRLA.SAMPR" value="1 3" caption="Fractional Mode"/>
          <bitfield modes="FRAC" name="BAUD" caption="Baud Value" mask="0x1FFF"/>
          <bitfield modes="FRAC" name="FP" caption="Fractional Part" mask="0xE000"/>
          <bitfield modes="ARITH" name="BAUD" caption="Baud Value" mask="0xFFFF"/>
        </register>
        <register modes="USART" name="RXPL" offset="0xE" rw="RW" size="1" initval="0x00" caption="USART Receive Pulse Length">
          <bitfield name="RXPL" caption="Receive Pulse Length" mask="0xFF"/>
        </register>
        <register modes="I2CM" name="INTENCLR" offset="0x14" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="I2CM Interrupt Enable Clear">
          <bitfield name="MB" caption="Host on Bus Interrupt Enable" mask="0x1"/>
          <bitfield name="SB" caption="Client on Bus Interrupt Enable" mask="0x2"/>
          <bitfield name="ERROR" caption="Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="I2CS" name="INTENCLR" offset="0x14" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="I2CS Interrupt Enable Clear">
          <bitfield name="PREC" caption="Stop Received Interrupt Enable" mask="0x1"/>
          <bitfield name="AMATCH" caption="Address Match Interrupt Enable" mask="0x2"/>
          <bitfield name="DRDY" caption="Data Ready Interrupt Enable" mask="0x4"/>
          <bitfield name="ERROR" caption="Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="SPI" name="INTENCLR" offset="0x14" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="SPI Interrupt Enable Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Enable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Enable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Enable" mask="0x4"/>
          <bitfield name="SSL" caption="SPI Select Low Interrupt Enable" mask="0x8"/>
          <bitfield name="ERROR" caption="Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="USART" name="INTENCLR" offset="0x14" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="USART Interrupt Enable Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Enable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Enable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Enable" mask="0x4"/>
          <bitfield name="RXS" caption="Receive Start Interrupt Enable" mask="0x8"/>
          <bitfield name="CTSIC" caption="Clear to Send Input Change Interrupt Enable" mask="0x10"/>
          <bitfield name="RXBRK" caption="Receive Break Interrupt Enable" mask="0x20"/>
          <bitfield name="ERROR" caption="Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="I2CM" name="INTENSET" offset="0x16" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="I2CM Interrupt Enable Set">
          <bitfield name="MB" caption="Host on Bus Interrupt Enable" mask="0x1"/>
          <bitfield name="SB" caption="Client on Bus Interrupt Enable" mask="0x2"/>
          <bitfield name="ERROR" caption="Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="I2CS" name="INTENSET" offset="0x16" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="I2CS Interrupt Enable Set">
          <bitfield name="PREC" caption="Stop Received Interrupt Enable" mask="0x1"/>
          <bitfield name="AMATCH" caption="Address Match Interrupt Enable" mask="0x2"/>
          <bitfield name="DRDY" caption="Data Ready Interrupt Enable" mask="0x4"/>
          <bitfield name="ERROR" caption="Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="SPI" name="INTENSET" offset="0x16" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="SPI Interrupt Enable Set">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Enable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Enable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Enable" mask="0x4"/>
          <bitfield name="SSL" caption="SPI Select Low Interrupt Enable" mask="0x8"/>
          <bitfield name="ERROR" caption="Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="USART" name="INTENSET" offset="0x16" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="USART Interrupt Enable Set">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Enable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Enable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Enable" mask="0x4"/>
          <bitfield name="RXS" caption="Receive Start Interrupt Enable" mask="0x8"/>
          <bitfield name="CTSIC" caption="Clear to Send Input Change Interrupt Enable" mask="0x10"/>
          <bitfield name="RXBRK" caption="Receive Break Interrupt Enable" mask="0x20"/>
          <bitfield name="ERROR" caption="Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="I2CM" name="INTFLAG" offset="0x18" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="I2CM Interrupt Flag Status and Clear">
          <bitfield name="MB" caption="Host on Bus" mask="0x1"/>
          <bitfield name="SB" caption="Client on Bus" mask="0x2"/>
          <bitfield name="ERROR" caption="Error" mask="0x80"/>
        </register>
        <register modes="I2CS" name="INTFLAG" offset="0x18" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="I2CS Interrupt Flag Status and Clear">
          <bitfield name="PREC" caption="Stop Received" mask="0x1"/>
          <bitfield name="AMATCH" caption="Address Match" mask="0x2"/>
          <bitfield name="DRDY" caption="Data Ready" mask="0x4"/>
          <bitfield name="ERROR" caption="Error" mask="0x80"/>
        </register>
        <register modes="SPI" name="INTFLAG" offset="0x18" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="SPI Interrupt Flag Status and Clear">
          <bitfield name="DRE" caption="Data Register Empty" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete" mask="0x4"/>
          <bitfield name="SSL" caption="SPI Select Low" mask="0x8"/>
          <bitfield name="ERROR" caption="Error" mask="0x80"/>
        </register>
        <register modes="USART" name="INTFLAG" offset="0x18" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="USART Interrupt Flag Status and Clear">
          <bitfield name="DRE" caption="Data Register Empty" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete" mask="0x4"/>
          <bitfield name="RXS" caption="Receive Start" mask="0x8"/>
          <bitfield name="CTSIC" caption="Clear to Send Input Change" mask="0x10"/>
          <bitfield name="RXBRK" caption="Receive Break" mask="0x20"/>
          <bitfield name="ERROR" caption="Error" mask="0x80"/>
        </register>
        <register modes="I2CM" name="STATUS" offset="0x1A" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="I2CM Status">
          <bitfield name="BUSERR" caption="Bus Error" mask="0x1"/>
          <bitfield name="ARBLOST" caption="Arbitration Lost" mask="0x2"/>
          <bitfield name="RXNACK" caption="Received Not Acknowledge" mask="0x4"/>
          <bitfield name="BUSSTATE" caption="Bus State" mask="0x30" values="SERCOM_I2CM_STATUS__BUSSTATE"/>
          <bitfield name="LOWTOUT" caption="SCL Low Time-Out" mask="0x40"/>
          <bitfield name="CLKHOLD" caption="Clock Hold" mask="0x80"/>
          <bitfield name="MEXTTOUT" caption="Host SCL Low Extend Time-Out" mask="0x100"/>
          <bitfield name="SEXTTOUT" caption="Client SCL Low Extend Time-Out" mask="0x200"/>
          <bitfield name="LENERR" caption="Transaction Length Error" mask="0x400"/>
        </register>
        <register modes="I2CS" name="STATUS" offset="0x1A" rw="RW" size="2" initval="0x0000" caption="I2CS Status">
          <bitfield name="BUSERR" caption="Bus Error" mask="0x1"/>
          <bitfield name="COLL" caption="Transmit Collision" mask="0x2"/>
          <bitfield name="RXNACK" caption="Received Not Acknowledge" mask="0x4"/>
          <bitfield name="DIR" caption="Read / Write Direction" mask="0x8"/>
          <bitfield name="SR" caption="Repeated Start" mask="0x10"/>
          <bitfield name="LOWTOUT" caption="SCL Low Time-out" mask="0x40"/>
          <bitfield name="CLKHOLD" caption="Clock Hold" mask="0x80"/>
          <bitfield name="SEXTTOUT" caption="Client SCL Low Extend Time-Out" mask="0x200"/>
        </register>
        <register modes="SPI" name="STATUS" offset="0x1A" rw="RW" size="2" initval="0x0000" caption="SPI Status">
          <bitfield name="BUFOVF" caption="Buffer Overflow" mask="0x4"/>
        </register>
        <register modes="USART" name="STATUS" offset="0x1A" rw="RW" size="2" initval="0x0000" caption="USART Status">
          <bitfield name="PERR" caption="Parity Error" mask="0x1"/>
          <bitfield name="FERR" caption="Frame Error" mask="0x2"/>
          <bitfield name="BUFOVF" caption="Buffer Overflow" mask="0x4"/>
          <bitfield name="CTS" caption="Clear to Send" mask="0x8"/>
          <bitfield name="ISF" caption="Inconsistent Sync Field" mask="0x10"/>
          <bitfield name="COLL" caption="Collision Detected" mask="0x20"/>
          <bitfield name="TXE" caption="Transmitter Empty" mask="0x40"/>
        </register>
        <register modes="I2CM" name="SYNCBUSY" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="I2CM Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="SERCOM Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="SYSOP" caption="System Operation Synchronization Busy" mask="0x4"/>
        </register>
        <register modes="I2CS" name="SYNCBUSY" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="I2CS Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="SERCOM Enable Synchronization Busy" mask="0x2"/>
        </register>
        <register modes="SPI" name="SYNCBUSY" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="SPI Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="SERCOM Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="CTRLB" caption="CTRLB Synchronization Busy" mask="0x4"/>
        </register>
        <register modes="USART" name="SYNCBUSY" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="USART Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="SERCOM Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="CTRLB" caption="CTRLB Synchronization Busy" mask="0x4"/>
        </register>
        <register modes="I2CM" name="ADDR" offset="0x24" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="I2CM Address">
          <mode name="DEFAULT"/>
          <mode name="SEVENBIT" qualifier="SERCOM.ADDR.TENBITEN" value="0" caption="7-Bit Addressing mode"/>
          <mode name="TENBIT" qualifier="SERCOM.ADDR.TENBITEN" value="1" caption="10-Bit Addressing mode"/>
          <bitfield modes="SEVENBIT" name="ADDR" caption="Address" mask="0x7F"/>
          <bitfield modes="TENBIT" name="ADDR" caption="Address" mask="0x3FF"/>
          <bitfield modes="DEFAULT" name="LENEN" caption="Transfer Length Enable" mask="0x2000"/>
          <bitfield modes="DEFAULT" name="TENBITEN" caption="Ten Bit Addressing Enable" mask="0x8000"/>
          <bitfield modes="DEFAULT" name="LEN" caption="Transaction Length" mask="0xFF0000"/>
        </register>
        <register modes="I2CS" name="ADDR" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="I2CS Address">
          <mode name="DEFAULT"/>
          <mode name="SEVENBIT" qualifier="SERCOM.ADDR.TENBITEN" value="0" caption="7-Bit Addressing mode"/>
          <mode name="TENBIT" qualifier="SERCOM.ADDR.TENBITEN" value="1" caption="10-Bit Addressing mode"/>
          <bitfield modes="DEFAULT" name="GENCEN" caption="General Call Address Enable" mask="0x1"/>
          <bitfield modes="SEVENBIT" name="ADDR" caption="Address" mask="0xFE"/>
          <bitfield modes="TENBIT" name="ADDR" caption="Address" mask="0x7FE"/>
          <bitfield modes="DEFAULT" name="TENBITEN" caption="Ten Bit Addressing Enable" mask="0x8000"/>
          <bitfield modes="SEVENBIT" name="ADDRMASK" caption="Address Mask" mask="0xFE0000"/>
          <bitfield modes="TENBIT" name="ADDRMASK" caption="Address Mask" mask="0x7FE0000"/>
        </register>
        <register modes="SPI" name="ADDR" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="SPI Address">
          <bitfield name="ADDR" caption="Address" mask="0xFF"/>
          <bitfield name="ADDRMASK" caption="Address Mask" mask="0xFF0000"/>
        </register>
        <register modes="I2CM" name="DATA" offset="0x28" rw="RW" access="WSYNC" size="1" initval="0x00" caption="I2CM Data">
          <bitfield name="DATA" caption="Data" mask="0xFF"/>
        </register>
        <register modes="I2CS" name="DATA" offset="0x28" rw="RW" access="RWSYNC" size="1" initval="0x00" caption="I2CS Data">
          <bitfield name="DATA" caption="Data" mask="0xFF"/>
        </register>
        <register modes="SPI" name="DATA" offset="0x28" rw="RW" size="2" initval="0x0000" caption="SPI Data">
          <bitfield name="DATA" caption="Data" mask="0x1FF"/>
        </register>
        <register modes="USART" name="DATA" offset="0x28" rw="RW" size="2" initval="0x0000" caption="USART Data">
          <bitfield name="DATA" caption="Data" mask="0x1FF"/>
        </register>
        <register modes="I2CM" name="DBGCTRL" offset="0x30" rw="RW" size="1" initval="0x00" caption="I2CM Debug Control">
          <bitfield name="DBGSTOP" caption="Debug Stop Mode" mask="0x1"/>
        </register>
        <register modes="SPI" name="DBGCTRL" offset="0x30" rw="RW" size="1" initval="0x00" caption="SPI Debug Control">
          <bitfield name="DBGSTOP" caption="Debug Stop Mode" mask="0x1"/>
        </register>
        <register modes="USART" name="DBGCTRL" offset="0x30" rw="RW" size="1" initval="0x00" caption="USART Debug Control">
          <bitfield name="DBGSTOP" caption="Debug Stop Mode" mask="0x1"/>
        </register>
      </register-group>
      <value-group name="SERCOM_I2CM_CTRLA__MODE">
        <value name="USART_EXT" caption="USART with external clock" value="0x0"/>
        <value name="USART_INT" caption="USART with internal clock" value="0x1"/>
        <value name="SPI_SLAVE" caption="SPI Client mode" value="0x2"/>
        <value name="SPI_MASTER" caption="SPI Host mode" value="0x3"/>
        <value name="I2C_SLAVE" caption="I2C Client mode" value="0x4"/>
        <value name="I2C_MASTER" caption="I2C Host mode" value="0x5"/>
      </value-group>
      <value-group name="SERCOM_I2CM_CTRLA__SDAHOLD">
        <value name="DIS" caption="SDA hold time is disabled" value="0x0"/>
        <value name="75NS" caption="SDA hold time is 50-100 ns" value="0x1"/>
        <value name="450NS" caption="SDA hold time is 300-600 ns" value="0x2"/>
        <value name="600NS" caption="SDA hold time is 400-800 ns" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_I2CM_CTRLA__SPEED">
        <value name="SM_MODE" caption="Standard-mode (Sm) and Fast-mode (Fm)" value="0x0"/>
        <value name="FASTPLUS_MODE" caption="Fast-mode Plus (Fm+)" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_I2CM_CTRLA__INACTOUT">
        <value name="DIS" caption="Disabled" value="0x0"/>
        <value name="55US" caption="5-6 SCL cycle time-out (50-60 us)" value="0x1"/>
        <value name="105US" caption="10-11 SCL cycle time-out (100-110 us)" value="0x2"/>
        <value name="205US" caption="20-21 SCL cycle time-out (200-210 us)" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_I2CS_CTRLA__MODE">
        <value name="USART_EXT" caption="USART with external clock" value="0x0"/>
        <value name="USART_INT" caption="USART with internal clock" value="0x1"/>
        <value name="SPI_SLAVE" caption="SPI Client mode" value="0x2"/>
        <value name="SPI_MASTER" caption="SPI Host mode" value="0x3"/>
        <value name="I2C_SLAVE" caption="I2C Client mode" value="0x4"/>
        <value name="I2C_MASTER" caption="I2C Host mode" value="0x5"/>
      </value-group>
      <value-group name="SERCOM_I2CS_CTRLA__SDAHOLD">
        <value name="DIS" caption="Disabled" value="0x0"/>
        <value name="75NS" caption="50-100 ns hold time" value="0x1"/>
        <value name="450NS" caption="300-600 ns hold time" value="0x2"/>
        <value name="600NS" caption="400-800 ns hold time" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_I2CS_CTRLA__SPEED">
        <value name="SM_MODE" caption="Standard-mode (Sm) and Fast-mode (Fm)" value="0x0"/>
        <value name="FASTPLUS_MODE" caption="Fast-mode Plus (Fm+)" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_SPI_CTRLA__MODE">
        <value name="USART_EXT" caption="USART with external clock" value="0x0"/>
        <value name="USART_INT" caption="USART with internal clock" value="0x1"/>
        <value name="SPI_SLAVE" caption="SPI Client mode" value="0x2"/>
        <value name="SPI_MASTER" caption="SPI Host mode" value="0x3"/>
        <value name="I2C_SLAVE" caption="I2C Client mode" value="0x4"/>
        <value name="I2C_MASTER" caption="I2C Host mode" value="0x5"/>
      </value-group>
      <value-group name="SERCOM_SPI_CTRLA__DOPO">
        <value name="MUX0" caption="PAD[0]=DO, PAD[1]=SCK, PAD[2]=SS" value="0x0"/>
        <value name="MUX1" caption="PAD[2]=DO, PAD[3]=SCK, PAD[1]=SS" value="0x1"/>
        <value name="MUX2" caption="PAD[3]=DO, PAD[1]=SCK, PAD[2]=SS" value="0x2"/>
        <value name="MUX3" caption="PAD[0]=DO, PAD[3]=SCK, PAD[1]=SS" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_SPI_CTRLA__DIPO">
        <value name="MUX0" caption="SERCOM PAD[0] is used as data input" value="0x0"/>
        <value name="MUX1" caption="SERCOM PAD[1] is used as data input" value="0x1"/>
        <value name="MUX2" caption="SERCOM PAD[2] is used as data input" value="0x2"/>
        <value name="MUX3" caption="SERCOM PAD[3] is used as data input" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_SPI_CTRLA__FORM">
        <value name="SPI_FRAME" caption="SPI Frame" value="0x0"/>
        <value name="SPI_FRAME_WITH_ADDR" caption="SPI Frame with Address" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_SPI_CTRLA__CPHA">
        <value name="LEADING_EDGE" caption="The data is sampled on a leading SCK edge and changed on a trailing SCK edge" value="0x0"/>
        <value name="TRAILING_EDGE" caption="The data is sampled on a trailing SCK edge and changed on a leading SCK edge" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_SPI_CTRLA__CPOL">
        <value name="IDLE_LOW" caption="SCK is low when IDLE. The leading edge of a clock cycle is a rising edge, while the trailing edge is a falling edge." value="0x0"/>
        <value name="IDLE_HIGH" caption="SCK is high when IDLE. The leading edge of a clock cycle is a falling edge, while the trailing edge is a rising edge." value="0x1"/>
      </value-group>
      <value-group name="SERCOM_SPI_CTRLA__DORD">
        <value name="MSB" caption="MSb is transferred first" value="0x0"/>
        <value name="LSB" caption="LSb is transferred first" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__MODE">
        <value name="USART_EXT" caption="USART with external clock" value="0x0"/>
        <value name="USART_INT" caption="USART with internal clock" value="0x1"/>
        <value name="SPI_SLAVE" caption="SPI Client mode" value="0x2"/>
        <value name="SPI_MASTER" caption="SPI Host mode" value="0x3"/>
        <value name="I2C_SLAVE" caption="I2C Client mode" value="0x4"/>
        <value name="I2C_MASTER" caption="I2C Host mode" value="0x5"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__SAMPR">
        <value name="16X_ARITHMETIC" caption="16x over-sampling using arithmetic baud rate generation" value="0x0"/>
        <value name="16X_FRACTIONAL" caption="16x over-sampling using fractional baud rate generation" value="0x1"/>
        <value name="8X_ARITHMETIC" caption="8x over-sampling using arithmetic baud rate generation" value="0x2"/>
        <value name="8X_FRACTIONAL" caption="8x over-sampling using fractional baud rate generation" value="0x3"/>
        <value name="3X_ARITHMETIC" caption="3x over-sampling using arithmetic baud rate generation" value="0x4"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__TXPO">
        <value name="MUX0" caption="PAD[0]=TxD, PAD[1]=XCK" value="0x0"/>
        <value name="MUX1" caption="PAD[2]=TxD, PAD[3]=XCK" value="0x1"/>
        <value name="MUX2" caption="PAD[0]=TxD, PAD[2]=RTS/TE, PAD[3]=CTS" value="0x2"/>
        <value name="MUX3" caption="PAD[0]=TxD, PAD[1]=XCK, PAD[2]=RTS/TE" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__RXPO">
        <value name="MUX0" caption="SERCOM PAD[0] is used for data reception" value="0x0"/>
        <value name="MUX1" caption="SERCOM PAD[1] is used for data reception" value="0x1"/>
        <value name="MUX2" caption="SERCOM PAD[2] is used for data reception" value="0x2"/>
        <value name="MUX3" caption="SERCOM PAD[3] is used for data reception" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__SAMPA">
        <value name="ADJ0" caption="16x Over-sampling = 7-8-9; 8x Over-sampling = 3-4-5" value="0x0"/>
        <value name="ADJ1" caption="16x Over-sampling = 9-10-11; 8x Over-sampling = 4-5-6" value="0x1"/>
        <value name="ADJ2" caption="16x Over-sampling = 11-12-13; 8x Over-sampling = 5-6-7" value="0x2"/>
        <value name="ADJ3" caption="16x Over-sampling = 13-14-15; 8x Over-sampling = 6-7-8" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__FORM">
        <value name="USART_FRAME_NO_PARITY" caption="USART frame" value="0x0"/>
        <value name="USART_FRAME_WITH_PARITY" caption="USART frame with parity" value="0x1"/>
        <value name="USART_FRAME_LINBRKGEN" caption="LIN Host - Break and sync generation. See LIN Command (CTRLB.LINCMD)." value="0x2"/>
        <value name="USART_FRAME_AUTO_BAUD_NO_PARITY" caption="Auto-baud (LIN Client) - break detection and auto-baud" value="0x4"/>
        <value name="USART_FRAME_AUTO_BAUD_WITH_PARITY" caption="Auto-baud - break detection and auto-baud with parity" value="0x5"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__CMODE">
        <value name="ASYNC" caption="Asynchronous communication" value="0x0"/>
        <value name="SYNC" caption="Synchronous communication" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__CPOL">
        <value name="IDLE_LOW" caption="TxD Change: Rising XCK edge, RxD Sample: Falling XCK edge" value="0x0"/>
        <value name="IDLE_HIGH" caption="TxD Change: Falling XCK edge, RxD Sample: Rising XCK edge" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__DORD">
        <value name="MSB" caption="MSb is transferred first" value="0x0"/>
        <value name="LSB" caption="LSb is transferred first" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_I2CS_CTRLB__AMODE">
        <value name="MASK" caption="The client responds to the address written in ADDR.ADDR masked by the value in ADDR.ADDRMASK. See SERCOM - Serial Communication Interface for additional information." value="0x0"/>
        <value name="2ADDRS" caption="The client responds to the two unique addresses in ADDR.ADDR and ADDR.ADDRMASK" value="0x1"/>
        <value name="RANGE" caption="The client responds to the range of addresses between and including ADDR.ADDR and ADDR.ADDRMASK. ADDR.ADDR is the upper limit." value="0x2"/>
      </value-group>
      <value-group name="SERCOM_SPI_CTRLB__CHSIZE">
        <value name="8_BIT" caption="Eight bits" value="0x0"/>
        <value name="9_BIT" caption="Nine bits" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_SPI_CTRLB__AMODE">
        <value name="MASK" caption="ADDRMASK is used as a mask to the ADDR register" value="0x0"/>
        <value name="2ADDRS" caption="The client responds to the two unique addresses in ADDR and ADDRMASK" value="0x1"/>
        <value name="RANGE" caption="The client responds to the range of addresses between and including ADDR and ADDRMASK with ADDR as the upper limit" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLB__CHSIZE">
        <value name="8_BIT" caption="8-bits character" value="0x0"/>
        <value name="9_BIT" caption="9-bits character" value="0x1"/>
        <value name="5_BIT" caption="5-bits character" value="0x5"/>
        <value name="6_BIT" caption="6-bits character" value="0x6"/>
        <value name="7_BIT" caption="7-bits character" value="0x7"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLB__SBMODE">
        <value name="1_BIT" caption="One stop bit" value="0x0"/>
        <value name="2_BIT" caption="Two stop bits" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLB__ENC">
        <value name="IRDA" caption="Data is IrDA encoded" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLB__PMODE">
        <value name="EVEN" caption="Even parity" value="0x0"/>
        <value name="ODD" caption="Odd parity" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLB__LINCMD">
        <value name="NONE" caption="Normal USART transmission" value="0x0"/>
        <value name="SOFTWARE_CONTROL_TRANSMIT_CMD" caption="A break field is transmitted when DATA is written" value="0x1"/>
        <value name="AUTO_TRANSMIT_CMD" caption="The break, sync, and identifier fields are automatically transmitted when the DATA is written with the identifier" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLC__BRKLEN">
        <value name="13_BIT_TIME" caption="The break field transmission is 13 bit times" value="0x0"/>
        <value name="17_BIT_TIME" caption="The break field transmission is 17 bit times" value="0x1"/>
        <value name="21_BIT_TIME" caption="The break field transmission is 21 bit times" value="0x2"/>
        <value name="26_BIT_TIME" caption="The break field transmission is 26 bit times" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLC__HDRDLY">
        <value name="1_BIT_TIME" caption="Delay between break and sync transmission is one bit time. Delay between sync and ID transmission is one bit time." value="0x0"/>
        <value name="4_BIT_TIME" caption="Delay between break and sync transmission is four bit times. Delay between sync and ID transmission is four bit times." value="0x1"/>
        <value name="8_BIT_TIME" caption="Delay between break and sync transmission is eight bit times. Delay between sync and ID transmission is four bit times." value="0x2"/>
        <value name="14_BIT_TIME" caption="Delay between break and sync transmission is 14 bit times. Delay between sync and ID transmission is four bit times." value="0x3"/>
      </value-group>
      <value-group name="SERCOM_I2CM_STATUS__BUSSTATE">
        <value name="UNKNOWN" caption="The bus state is unknown to the I2C host, which will wait for a stop condition to be detected or for the bus to be forced into the IDLE state by software" value="0x0"/>
        <value name="IDLE" caption="The bus state is waiting for a transaction to be initialized" value="0x1"/>
        <value name="OWNER" caption="The I2C host is the current owner of the bus" value="0x2"/>
        <value name="BUSY" caption="Some other I2C host owns the bus" value="0x3"/>
      </value-group>
    </module>
    <module name="SUPC" id="06257" name2="pwr_supc_340k_arm_v1" version="v1" caption="Supply Controller">
      <register-group name="SUPC" caption="Supply Controller">
        <register name="INTENCLR" offset="0x4" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="BODVDDRDY" caption="BODVDD Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="VLM" caption="Voltage Level Monitor Interrupt Enable" mask="0x8"/>
          <bitfield name="VDDIO2OK" caption="VDDIO2OK Interrupt Enable" mask="0x10"/>
          <bitfield name="VDDIO2LPMPOR" caption="VDDIO2 Low-Power Mode POR Interrupt Enable" mask="0x20"/>
        </register>
        <register name="INTENSET" offset="0x8" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="BODVDDRDY" caption="BODVDD Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="VLM" caption="Voltage Level Monitor Interrupt Enable" mask="0x8"/>
          <bitfield name="VDDIO2OK" caption="VDDIO2 OK Interrupt Enable" mask="0x10"/>
          <bitfield name="VDDIO2LPMPOR" caption="VDDIO2 Low Power Mode POR Interrupt Enable" mask="0x20"/>
        </register>
        <register name="INTFLAG" offset="0xC" rw="RW" size="4" atomic-op="clear:INTFLAG" caption="Interrupt Flag Status and Clear">
          <bitfield name="BODVDDRDY" caption="BODVDD Ready" mask="0x1"/>
          <bitfield name="VLM" caption="Voltage Level Monitor" mask="0x8"/>
          <bitfield name="VDDIO2OK" caption="VDDIO2 OK" mask="0x10"/>
          <bitfield name="VDDIO2LPMPOR" caption="VDDIO2 Low Power Mode POR" mask="0x20"/>
        </register>
        <register name="INTFLAGSET" offset="0x10" rw="RW" size="4" atomic-op="clear:INTFLAGSET" initval="0x00000000" caption="Interrupt Flag Software Set">
          <bitfield name="BODVDDRDY" caption="BODVDD Ready" mask="0x1"/>
          <bitfield name="VLM" caption="Voltage Level Monitor" mask="0x8"/>
          <bitfield name="VDDIO2OK" caption="VDDIO2 OK" mask="0x10"/>
          <bitfield name="VDDIO2LPMPOR" caption="VDDIO2 Low Power Mode POR" mask="0x20"/>
        </register>
        <register name="STATUS" offset="0x14" rw="R" size="4" caption="Status">
          <bitfield name="BODVDDRDY" caption="BODVDD Ready" mask="0x1"/>
          <bitfield name="VLM" caption="Voltage Level Monitor" mask="0x8"/>
          <bitfield name="VDDIO2OK" caption="VDDIO2 OK" mask="0x10"/>
          <bitfield name="VDDIO2LPMPOR" caption="VDDIO2 Low Power Mode POR" mask="0x20"/>
        </register>
        <register name="BODVDD" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="VDD Brown-Out Detector Control">
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="STDBYCFG" caption="BOD Configuration in Standby Sleep Mode" mask="0x20" values="SUPC_BODVDD__STDBYCFG"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40"/>
          <bitfield name="ACTCFG" caption="BOD Configuration in Active Mode" mask="0x100" values="SUPC_BODVDD__ACTCFG"/>
          <bitfield name="SAMPFREQ" caption="Sampling Frequency" mask="0x1000" values="SUPC_BODVDD__SAMPFREQ"/>
          <bitfield name="LEVEL" caption="BOD Level" mask="0x30000" values="SUPC_BODVDD__LEVEL"/>
          <bitfield name="VLMLVL" caption="Voltage Level Monitor Level" mask="0x3000000" values="SUPC_BODVDD__VLMLVL"/>
          <bitfield name="VLMCFG" caption="Voltage Level Monitor Interrupt Configuration" mask="0xC000000" values="SUPC_BODVDD__VLMCFG"/>
          <bitfield name="WRTLOCK" caption="Write Lock" mask="0x80000000"/>
        </register>
        <register name="VREG" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="Voltage Regulator Control">
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40"/>
        </register>
        <register name="MVIO" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="MVIO Control">
          <bitfield name="MODE" caption="Operation Mode" mask="0x1" values="SUPC_MVIO__MODE"/>
          <bitfield name="VDDIO2CFG" caption="VDDIO2 Configuration" mask="0xC" values="SUPC_MVIO__VDDIO2CFG"/>
        </register>
        <register name="EVCTRL" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="Event Control">
          <bitfield name="MVIOEO" caption="MVIO Event Output Enable" mask="0x1"/>
          <bitfield name="VLMEO" caption="VLM Event Output Enable" mask="0x2"/>
        </register>
        <register name="WPCTRL" offset="0x2C" rw="RW" size="4" initval="0x00000000" caption="Write Protection Control">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1"/>
          <bitfield name="WPLCK" caption="Write Protection Lock" mask="0x2"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="SUPC_WPCTRL__WPKEY"/>
        </register>
      </register-group>
      <value-group name="SUPC_BODVDD__STDBYCFG">
        <value name="CONT" caption="Continuous Mode" value="0x0"/>
        <value name="SAMP" caption="Sampling Mode" value="0x1"/>
      </value-group>
      <value-group name="SUPC_BODVDD__ACTCFG">
        <value name="CONT" caption="Continuous Mode" value="0x0"/>
        <value name="SAMP" caption="Sampling Mode" value="0x1"/>
      </value-group>
      <value-group name="SUPC_BODVDD__SAMPFREQ">
        <value name="128HZ" caption="128 Hz Sampling Frequency" value="0x0"/>
        <value name="32HZ" caption="32 Hz Sampling Frequency" value="0x1"/>
      </value-group>
      <value-group name="SUPC_BODVDD__LEVEL">
        <value name="BODLEVEL0" caption="1.90V" value="0x0"/>
        <value name="BODLEVEL1" caption="2.45V" value="0x1"/>
        <value name="BODLEVEL2" caption="2.70V" value="0x2"/>
        <value name="BODLEVEL3" caption="2.85V" value="0x3"/>
      </value-group>
      <value-group name="SUPC_BODVDD__VLMLVL">
        <value name="OFF" caption="VLM is disabled" value="0x0"/>
        <value name="5ABOVE" caption="The VLM threshold is 5% above the BOD threshold" value="0x1"/>
        <value name="15ABOVE" caption="The VLM threshold is 15% above the BOD threshold" value="0x2"/>
        <value name="25ABOVE" caption="The VLM threshold is 25% above the BOD threshold" value="0x3"/>
      </value-group>
      <value-group name="SUPC_BODVDD__VLMCFG">
        <value name="FALLING" caption="VDD falls below the VLM threshold" value="0x0"/>
        <value name="RISING" caption="VDD rises above the VLM threshold" value="0x1"/>
        <value name="BOTH" caption="VDD crosses the VLM threshold" value="0x2"/>
      </value-group>
      <value-group name="SUPC_MVIO__MODE">
        <value name="DUAL" caption="MVIO operating in dual supply mode" value="0x0"/>
        <value name="SINGLE" caption="MVIO operating in Single supply mode" value="0x1"/>
      </value-group>
      <value-group name="SUPC_MVIO__VDDIO2CFG">
        <value name="NORMAL" caption="VDDIO2 with voltage protection enabled" value="0x0"/>
        <value name="LOWPOWER" caption="VDDIO2 with voltage protection disabled" value="0x1"/>
        <value name="VDDIO2OFF" caption="VDDIO2 domain is disabled. I/O pins are not available." value="0x2"/>
      </value-group>
      <value-group name="SUPC_WPCTRL__WPKEY">
        <value name="KEY" caption="Allows writes to the WPCTRL register" value="0x535550"/>
      </value-group>
    </module>
    <module name="SYSCTRL" id="06261" name2="cfg_sysctrl_arm_v1" version="v1-rc12" caption="System Controller">
      <register-group name="SYSCTRL" caption="System Controller">
        <register name="BOOTCTRL" offset="0x80" rw="RW" size="4" initval="0x00000000" caption="Boot Control">
          <bitfield name="SYSINIT" caption="System Initialization Ongoing" mask="0x1"/>
          <bitfield name="BREXTEN" caption="BREXT Enable" mask="0x2"/>
          <bitfield name="FORCEPARK" caption="Force Park Mode Entry" mask="0x4"/>
        </register>
        <register name="USERCFG" offset="0x84" rw="RW" size="4" initval="0x00000000" caption="User Configuration">
          <bitfield name="CRCSEL" caption="CRC Polynomial Selection" mask="0x40" values="SYSCTRL_USERCFG__CRCSEL"/>
          <bitfield name="CRCBOOT" caption="CRC Boot" mask="0x80"/>
          <bitfield name="SUT" caption="Start-up Time" mask="0x700" values="SYSCTRL_USERCFG__SUT"/>
        </register>
        <register name="TEMPSENSE" offset="0x88" rw="R" size="4" caption="Temperature Sensor Calibration">
          <bitfield name="TEMPSENSE0" caption="Temperature Sensor Calibration Slope" mask="0xFFFF"/>
          <bitfield name="TEMPSENSE1" caption="Temperature Sensor Calibration Offset" mask="0xFFFF0000"/>
        </register>
      </register-group>
      <value-group name="SYSCTRL_USERCFG__CRCSEL">
        <value name="CRC16" caption="CRC-16-CCITT" value="0x0"/>
        <value name="CRC32" caption="CRC-32 (IEEE 802.3)" value="0x1"/>
      </value-group>
      <value-group name="SYSCTRL_USERCFG__SUT">
        <value name="0MS" caption="0 ms" value="0x0"/>
        <value name="1MS" caption="1 ms" value="0x1"/>
        <value name="2MS" caption="2 ms" value="0x2"/>
        <value name="4MS" caption="4 ms" value="0x3"/>
        <value name="8MS" caption="8 ms" value="0x4"/>
        <value name="16MS" caption="16 ms" value="0x5"/>
        <value name="32MS" caption="32 ms" value="0x6"/>
        <value name="64MS" caption="64 ms" value="0x7"/>
      </value-group>
    </module>
    <module name="SysTick" id="SYSTEM_IP" version="1.0.0" caption="System timer">
      <register-group name="SysTick" caption="System timer">
        <register name="CSR" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000004" caption="SysTick Control and Status Register">
          <bitfield name="ENABLE" caption="SysTick Counter Enable" mask="0x1" values="SysTick_CSR__ENABLE"/>
          <bitfield name="TICKINT" caption="SysTick Exception Request Enable" mask="0x2" values="SysTick_CSR__TICKINT"/>
          <bitfield name="CLKSOURCE" caption="Clock Source 0=external, 1=processor" mask="0x4" values="SysTick_CSR__CLKSOURCE"/>
          <bitfield name="COUNTFLAG" caption="Timer counted to 0 since last read of register" mask="0x10000"/>
        </register>
        <register name="RVR" offset="0x4" rw="RW" size="4" access-size="4" caption="SysTick Reload Value Register">
          <bitfield name="RELOAD" caption="Value to load into the SysTick Current Value Register when the counter reaches 0" mask="0xFFFFFF"/>
        </register>
        <register name="CVR" offset="0x8" rw="RW" size="4" access-size="4" caption="SysTick Current Value Register">
          <bitfield name="CURRENT" caption="Current value at the time the register is accessed" mask="0xFFFFFF"/>
        </register>
        <register name="CALIB" offset="0xC" rw="R" size="4" access-size="4" initval="0x00000000" caption="SysTick Calibration Value Register">
          <bitfield name="TENMS" caption="Reload value to use for 10ms timing" mask="0xFFFFFF"/>
          <bitfield name="SKEW" caption="TENMS is rounded from non-integer ratio" mask="0x40000000" values="SysTick_CALIB__SKEW"/>
          <bitfield name="NOREF" caption="No Separate Reference Clock" mask="0x80000000" values="SysTick_CALIB__NOREF"/>
        </register>
      </register-group>
      <value-group name="SysTick_CSR__ENABLE">
        <value name="VALUE_0" caption="Counter disabled" value="0"/>
        <value name="VALUE_1" caption="Counter enabled" value="1"/>
      </value-group>
      <value-group name="SysTick_CSR__TICKINT">
        <value name="VALUE_0" caption="Counting down to 0 does not assert the SysTick exception request" value="0"/>
        <value name="VALUE_1" caption="Counting down to 0 asserts the SysTick exception request" value="1"/>
      </value-group>
      <value-group name="SysTick_CSR__CLKSOURCE">
        <value name="VALUE_0" caption="External clock" value="0"/>
        <value name="VALUE_1" caption="Processor clock" value="1"/>
      </value-group>
      <value-group name="SysTick_CALIB__SKEW">
        <value name="VALUE_0" caption="10ms calibration value is exact" value="0"/>
        <value name="VALUE_1" caption="10ms calibration value is inexact, because of the clock frequency" value="1"/>
      </value-group>
      <value-group name="SysTick_CALIB__NOREF">
        <value name="VALUE_0" caption="The reference clock is provided" value="0"/>
        <value name="VALUE_1" caption="The reference clock is not provided" value="1"/>
      </value-group>
    </module>
    <module name="SystemControl" id="SYSTEM_IP" version="1.0.0" caption="System Control Registers">
      <register-group name="SystemControl" caption="System Control Registers">
        <register name="CPUID" offset="0xD00" rw="R" size="4" access-size="4" initval="0x410CC601" caption="CPUID Base Register">
          <bitfield name="REVISION" caption="Minor revision number" mask="0xF"/>
          <bitfield name="PARTNO" caption="Processor Part Number, 0xC60=Cortex-M0+" mask="0xFFF0"/>
          <bitfield name="ARCHITECTURE" caption="Processor Architecture, 0xC=ARMv6-M" mask="0xF0000"/>
          <bitfield name="VARIANT" caption="Major revision number" mask="0xF00000"/>
          <bitfield name="IMPLEMENTER" caption="Implementer code, ARM=0x41" mask="0xFF000000"/>
        </register>
        <register name="ICSR" offset="0xD04" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Interrupt Control and State Register">
          <bitfield name="VECTACTIVE" caption="Debug: Exception number of currently executing exception, or 0 if thread mode" mask="0x1FF"/>
          <bitfield name="VECTPENDING" caption="Exception number of the highest priority pending enabled exception" mask="0x1FF000"/>
          <bitfield name="ISRPENDING" caption="Debug: NVIC interrupt pending" mask="0x400000"/>
          <bitfield name="ISRPREEMPT" caption="Debug: Pending exception serviced on exit from debug halt" mask="0x800000"/>
          <bitfield name="PENDSTCLR" caption="SysTick exception clear-pending bit" mask="0x2000000" values="SystemControl_ICSR__PENDSTCLR"/>
          <bitfield name="PENDSTSET" caption="SysTick exception set-pending bit" mask="0x4000000" values="SystemControl_ICSR__PENDSTSET"/>
          <bitfield name="PENDSVCLR" caption="PendSV clear-pending bit" mask="0x8000000" values="SystemControl_ICSR__PENDSVCLR"/>
          <bitfield name="PENDSVSET" caption="PendSV set-pending bit" mask="0x10000000" values="SystemControl_ICSR__PENDSVSET"/>
          <bitfield name="NMIPENDSET" caption="NMI set-pending bit" mask="0x80000000" values="SystemControl_ICSR__NMIPENDSET"/>
        </register>
        <register name="VTOR" offset="0xD08" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Vector Table Offset Register">
          <bitfield name="TBLOFF" caption="Vector table base offset" mask="0xFFFFFF80"/>
        </register>
        <register name="AIRCR" offset="0xD0C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Application Interrupt and Reset Control Register">
          <bitfield name="VECTCLRACTIVE" caption="Debug: Clear state information" mask="0x2"/>
          <bitfield name="SYSRESETREQ" caption="System Reset Request" mask="0x4" values="SystemControl_AIRCR__SYSRESETREQ"/>
          <bitfield name="ENDIANNESS" caption="Data Endianness, 0=little, 1=big" mask="0x8000" values="SystemControl_AIRCR__ENDIANNESS"/>
          <bitfield name="VECTKEY" caption="Register key (0x05FA)" mask="0xFFFF0000"/>
        </register>
        <register name="SCR" offset="0xD10" rw="RW" size="4" access-size="4" initval="0x00000000" caption="System Control Register">
          <bitfield name="SLEEPONEXIT" caption="Sleep-On-Exit when exiting Handler mode" mask="0x2" values="SystemControl_SCR__SLEEPONEXIT"/>
          <bitfield name="SLEEPDEEP" caption="Uses Deep Sleep as low power mode" mask="0x4" values="SystemControl_SCR__SLEEPDEEP"/>
          <bitfield name="SEVONPEND" caption="Send Event on Pending bit" mask="0x10" values="SystemControl_SCR__SEVONPEND"/>
        </register>
        <register name="CCR" offset="0xD14" rw="R" size="4" access-size="4" initval="0x00000204" caption="Configuration and Control Register">
          <bitfield name="UNALIGN_TRP" caption="Unaligned accesses generates a Hard Fault" mask="0x8" values="SystemControl_CCR__UNALIGN_TRP"/>
          <bitfield name="STKALIGN" caption="Stack 8-byte aligned on exception entry" mask="0x200" values="SystemControl_CCR__STKALIGN"/>
        </register>
        <register name="SHPR2" offset="0xD1C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="System Handler Priority Register 2">
          <bitfield name="PRI_11" caption="Priority of system handler 11, SVCall" mask="0xFF000000"/>
        </register>
        <register name="SHPR3" offset="0xD20" rw="RW" size="4" access-size="4" initval="0x00000000" caption="System Handler Priority Register 3">
          <bitfield name="PRI_14" caption="Priority of system handler 14, PendSV" mask="0xFF0000"/>
          <bitfield name="PRI_15" caption="Priority of system handler 15, SysTick exception" mask="0xFF000000"/>
        </register>
        <register name="SHCSR" offset="0xD24" rw="RW" size="4" access-size="4" initval="0x00000000" caption="System Handler Control and State Register">
          <bitfield name="SVCALLPENDED" caption="no description available" mask="0x8000"/>
        </register>
        <register name="DFSR" offset="0xD30" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Debug Fault Status Register">
          <bitfield name="HALTED" caption="Halt request debug event active" mask="0x1"/>
          <bitfield name="BKPT" caption="Breakpoint debug event" mask="0x2"/>
          <bitfield name="DWTTRAP" caption="DWT debug event" mask="0x4"/>
          <bitfield name="VCATCH" caption="Vector catch debug event" mask="0x8"/>
          <bitfield name="EXTERNAL" caption="EDBGRQ debug event" mask="0x10"/>
        </register>
      </register-group>
      <value-group name="SystemControl_ICSR__PENDSTCLR">
        <value name="VALUE_0" caption="No effect" value="0"/>
        <value name="VALUE_1" caption="Removes the pending state from the SysTick exception" value="1"/>
      </value-group>
      <value-group name="SystemControl_ICSR__PENDSTSET">
        <value name="VALUE_0" caption="Write: no effect; read: SysTick exception is not pending" value="0"/>
        <value name="VALUE_1" caption="Write: changes SysTick exception state to pending; read: SysTick exception is pending" value="1"/>
      </value-group>
      <value-group name="SystemControl_ICSR__PENDSVCLR">
        <value name="VALUE_0" caption="No effect" value="0"/>
        <value name="VALUE_1" caption="Removes the pending state from the PendSV exception" value="1"/>
      </value-group>
      <value-group name="SystemControl_ICSR__PENDSVSET">
        <value name="VALUE_0" caption="Write: no effect; read: PendSV exception is not pending" value="0"/>
        <value name="VALUE_1" caption="Write: changes PendSV exception state to pending; read: PendSV exception is pending" value="1"/>
      </value-group>
      <value-group name="SystemControl_ICSR__NMIPENDSET">
        <value name="VALUE_0" caption="Write: no effect; read: NMI exception is not pending" value="0"/>
        <value name="VALUE_1" caption="Write: changes NMI exception state to pending; read: NMI exception is pending" value="1"/>
      </value-group>
      <value-group name="SystemControl_AIRCR__SYSRESETREQ">
        <value name="VALUE_0" caption="No system reset request" value="0"/>
        <value name="VALUE_1" caption="Asserts a signal to the outer system that requests a reset" value="1"/>
      </value-group>
      <value-group name="SystemControl_AIRCR__ENDIANNESS">
        <value name="VALUE_0" caption="Little-endian" value="0"/>
        <value name="VALUE_1" caption="Big-endian" value="1"/>
      </value-group>
      <value-group name="SystemControl_SCR__SLEEPONEXIT">
        <value name="VALUE_0" caption="O not sleep when returning to Thread mode" value="0"/>
        <value name="VALUE_1" caption="Enter sleep, or deep sleep, on return from an ISR" value="1"/>
      </value-group>
      <value-group name="SystemControl_SCR__SLEEPDEEP">
        <value name="VALUE_0" caption="Sleep" value="0"/>
        <value name="VALUE_1" caption="Deep sleep" value="1"/>
      </value-group>
      <value-group name="SystemControl_SCR__SEVONPEND">
        <value name="VALUE_0" caption="Only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded" value="0"/>
        <value name="VALUE_1" caption="Enabled events and all interrupts, including disabled interrupts, can wakeup the processor" value="1"/>
      </value-group>
      <value-group name="SystemControl_CCR__UNALIGN_TRP">
        <value name="VALUE_0" caption="Do not trap unaligned halfword and word accesses" value="0"/>
        <value name="VALUE_1" caption="Trap unaligned halfword and word accesses" value="1"/>
      </value-group>
      <value-group name="SystemControl_CCR__STKALIGN">
        <value name="VALUE_0" caption="4-byte aligned" value="0"/>
        <value name="VALUE_1" caption="8-byte aligned" value="1"/>
      </value-group>
    </module>
    <module name="TC" id="03609" name2="tmr_tc_u2249_v3" version="v1" caption="Timer/Counter">
      <register-group name="TC" caption="Timer/Counter">
        <mode name="COUNT8" qualifier="TC.COUNT8.CTRLA.MODE" value="1" caption="8-bit Counter Mode"/>
        <mode name="COUNT16" qualifier="TC.COUNT16.CTRLA.MODE" value="0" caption="16-bit Counter Mode"/>
        <mode name="COUNT32" qualifier="TC.COUNT32.CTRLA.MODE" value="2" caption="32-bit Counter Mode"/>
        <register name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Timer Counter Mode" mask="0xC" values="TC_CTRLA__MODE"/>
          <bitfield name="PRESCSYNC" caption="Prescaler and Counter Synchronization" mask="0x30" values="TC_CTRLA__PRESCSYNC"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40"/>
          <bitfield name="ONDEMAND" caption="Clock On Demand" mask="0x80"/>
          <bitfield name="PRESCALER" caption="Prescaler" mask="0x700" values="TC_CTRLA__PRESCALER"/>
          <bitfield name="ALOCK" caption="Auto Lock" mask="0x800"/>
          <bitfield name="DMAOS" caption="DMA One-Shot Trigger Mode" mask="0x8000"/>
          <bitfield name="CAPTEN0" caption="Capture Channel 0 Enable" mask="0x10000"/>
          <bitfield name="CAPTEN1" caption="Capture Channel 1 Enable" mask="0x20000"/>
          <bitfield name="COPEN0" caption="Capture On Pin 0 Enable" mask="0x100000"/>
          <bitfield name="COPEN1" caption="Capture On Pin 1 Enable" mask="0x200000"/>
          <bitfield name="CAPTMODE0" caption="Capture mode Channel 0" mask="0x3000000" values="TC_CTRLA__CAPTMODE0"/>
          <bitfield name="CAPTMODE1" caption="Capture mode Channel 1" mask="0x18000000" values="TC_CTRLA__CAPTMODE1"/>
        </register>
        <register name="CTRLBCLR" offset="0x4" rw="RW" access="RWSYNC" size="1" atomic-op="clear:CTRLBCLR" initval="0x00" caption="Control B Clear">
          <bitfield name="DIR" caption="Counter Direction" mask="0x1"/>
          <bitfield name="LUPD" caption="Lock Update" mask="0x2"/>
          <bitfield name="ONESHOT" caption="One-Shot on Counter" mask="0x4"/>
          <bitfield name="CMD" caption="Command" mask="0xE0"/>
        </register>
        <register name="CTRLBSET" offset="0x5" rw="RW" access="RWSYNC" size="1" atomic-op="set:CTRLBSET" initval="0x00" caption="Control B Set">
          <bitfield name="DIR" caption="Counter Direction" mask="0x1"/>
          <bitfield name="LUPD" caption="Lock Update" mask="0x2"/>
          <bitfield name="ONESHOT" caption="One-Shot on Counter" mask="0x4"/>
          <bitfield name="CMD" caption="Command" mask="0xE0" values="TC_CTRLBSET__CMD"/>
        </register>
        <register name="EVCTRL" offset="0x6" rw="RW" size="2" initval="0x0000" caption="Event Control">
          <bitfield name="EVACT" caption="Event Action" mask="0x7" values="TC_EVCTRL__EVACT"/>
          <bitfield name="TCINV" caption="TC Inverted Event Input Polarity" mask="0x10"/>
          <bitfield name="TCEI" caption="TC Event Input Enable" mask="0x20"/>
          <bitfield name="OVFEO" caption="Overflow/Underflow Event Output Enable" mask="0x100"/>
          <bitfield name="MCEO0" caption="Match or Capture Channel 0 Event Output Enable" mask="0x1000"/>
          <bitfield name="MCEO1" caption="Match or Capture Channel 1 Event Output Enable" mask="0x2000"/>
        </register>
        <register name="INTENCLR" offset="0x8" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear">
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x1"/>
          <bitfield name="ERR" caption="Error Interrupt Enable" mask="0x2"/>
          <bitfield name="MC0" caption="Match or Capture Channel 0 Interrupt Enable" mask="0x10"/>
          <bitfield name="MC1" caption="Match or Capture Channel 1 Interrupt Enable" mask="0x20"/>
        </register>
        <register name="INTENSET" offset="0x9" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set">
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x1"/>
          <bitfield name="ERR" caption="Error Interrupt Enable" mask="0x2"/>
          <bitfield name="MC0" caption="Match or Capture Channel 0 Interrupt Enable" mask="0x10"/>
          <bitfield name="MC1" caption="Match or Capture Channel 1 Interrupt Enable" mask="0x20"/>
        </register>
        <register name="INTFLAG" offset="0xA" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="Interrupt Flag Status and Clear">
          <bitfield name="OVF" caption="Overflow Interrupt Flag" mask="0x1"/>
          <bitfield name="ERR" caption="Error Interrupt Flag" mask="0x2"/>
          <bitfield name="MC0" caption="Match or Capture Channel 0" mask="0x10"/>
          <bitfield name="MC1" caption="Match or Capture Channel 1" mask="0x20"/>
        </register>
        <register name="STATUS" offset="0xB" rw="RW" access="RWSYNC" size="1" initval="0x01" caption="Status">
          <bitfield name="STOP" caption="Stop Status Flag" mask="0x1"/>
          <bitfield name="SLAVE" caption="Client Status Flag" mask="0x2"/>
          <bitfield name="PERBUFV" caption="Period Buffer Valid" mask="0x8"/>
          <bitfield name="CCBUFV0" caption="Channel 0 Compare or Capture Buffer Valid" mask="0x10"/>
          <bitfield name="CCBUFV1" caption="Channel 1 Compare or Capture Buffer Valid" mask="0x20"/>
        </register>
        <register name="WAVE" offset="0xC" rw="RW" size="1" initval="0x00" caption="Waveform Generation Control">
          <bitfield name="WAVEGEN" caption="Waveform Generation Mode" mask="0x3" values="TC_WAVE__WAVEGEN"/>
        </register>
        <register name="DRVCTRL" offset="0xD" rw="RW" size="1" initval="0x00" caption="Driver Control">
          <bitfield name="INVEN0" caption="Waveform Output 0 Invert Enable" mask="0x1"/>
          <bitfield name="INVEN1" caption="Waveform Output 1 Invert Enable" mask="0x2"/>
        </register>
        <register name="DBGCTRL" offset="0xF" rw="RW" size="1" initval="0x00" caption="Debug Control">
          <bitfield name="DBGRUN" caption="Run in Debug Mode" mask="0x1"/>
        </register>
        <register name="SYNCBUSY" offset="0x10" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy">
          <bitfield name="SWRST" caption="SWRST Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="ENABLE Synchronization Busy" mask="0x2"/>
          <bitfield name="CTRLB" caption="CTRLB Synchronization Busy" mask="0x4"/>
          <bitfield name="STATUS" caption="STATUS Synchronization Busy" mask="0x8"/>
          <bitfield name="COUNT" caption="COUNT Synchronization Busy" mask="0x10"/>
          <bitfield name="PER" caption="PER Synchronization Busy" mask="0x20"/>
          <bitfield name="CC0" caption="Compare/Capture Channel 0 Synchronization Busy" mask="0x40"/>
          <bitfield name="CC1" caption="Compare/Capture Channel 1 Synchronization Busy" mask="0x80"/>
        </register>
        <register modes="COUNT8" name="COUNT" offset="0x14" rw="RW" access="WSYNC" size="1" initval="0x00" caption="COUNT8 Counter">
          <bitfield name="COUNT" caption="Counter Value" mask="0xFF"/>
        </register>
        <register modes="COUNT16" name="COUNT" offset="0x14" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="COUNT16 Counter">
          <bitfield name="COUNT" caption="Counter Value" mask="0xFFFF"/>
        </register>
        <register modes="COUNT32" name="COUNT" offset="0x14" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="COUNT32 Counter">
          <bitfield name="COUNT" caption="Counter Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="COUNT8" name="PER" offset="0x1B" rw="RW" access="WSYNC" size="1" initval="0xFF" caption="COUNT8 Period">
          <bitfield name="PER" caption="Period Value" mask="0xFF"/>
        </register>
        <register modes="COUNT8" name="CC" offset="0x1C" rw="RW" access="WSYNC" size="1" count="2" initval="0x00" caption="COUNT8 Channel # Compare/Capture">
          <bitfield name="CC" caption="Channel Compare/Capture Value" mask="0xFF"/>
        </register>
        <register modes="COUNT16" name="CC" offset="0x1C" rw="RW" access="WSYNC" size="2" count="2" initval="0x0000" caption="COUNT16 Channel # Compare/Capture">
          <bitfield name="CC" caption="Channel Compare/Capture Value" mask="0xFFFF"/>
        </register>
        <register modes="COUNT32" name="CC" offset="0x1C" rw="RW" access="WSYNC" size="4" count="2" initval="0x00000000" caption="COUNT32 Channel # Compare/Capture">
          <bitfield name="CC" caption="Channel Compare/Capture Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="COUNT8" name="PERBUF" offset="0x2F" rw="RW" access="WSYNC" size="1" initval="0xFF" caption="COUNT8 Period Buffer">
          <bitfield name="PERBUF" caption="Period Buffer Value" mask="0xFF"/>
        </register>
        <register modes="COUNT8" name="CCBUF" offset="0x30" rw="RW" access="WSYNC" size="1" count="2" initval="0x00" caption="COUNT8 Channel # Compare Buffer">
          <bitfield name="CCBUF" caption="Channel Compare Buffer Value" mask="0xFF"/>
        </register>
        <register modes="COUNT16" name="CCBUF" offset="0x30" rw="RW" access="WSYNC" size="2" count="2" initval="0x0000" caption="COUNT16 Channel # Compare Buffer">
          <bitfield name="CCBUF" caption="Channel Compare Buffer Value" mask="0xFFFF"/>
        </register>
        <register modes="COUNT32" name="CCBUF" offset="0x30" rw="RW" access="WSYNC" size="4" count="2" initval="0x00000000" caption="COUNT32 Channel # Compare Buffer">
          <bitfield name="CCBUF" caption="Channel Compare Buffer Value" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="TC_CTRLA__MODE">
        <value name="COUNT16" caption="Counter in 16-bit mode" value="0x0"/>
        <value name="COUNT8" caption="Counter in 8-bit mode" value="0x1"/>
        <value name="COUNT32" caption="Counter in 32-bit mode" value="0x2"/>
      </value-group>
      <value-group name="TC_CTRLA__PRESCSYNC">
        <value name="GCLK" caption="Reload or reset the counter on next generic clock" value="0x0"/>
        <value name="PRESC" caption="Reload or reset the counter on next prescaler clock" value="0x1"/>
        <value name="RESYNC" caption="Reload or reset the counter on next generic clock. Reset the prescaler counter." value="0x2"/>
      </value-group>
      <value-group name="TC_CTRLA__PRESCALER">
        <value name="DIV1" caption="Prescaler: GCLK_TC" value="0x0"/>
        <value name="DIV2" caption="Prescaler: GCLK_TC/2" value="0x1"/>
        <value name="DIV4" caption="Prescaler: GCLK_TC/4" value="0x2"/>
        <value name="DIV8" caption="Prescaler: GCLK_TC/8" value="0x3"/>
        <value name="DIV16" caption="Prescaler: GCLK_TC/16" value="0x4"/>
        <value name="DIV64" caption="Prescaler: GCLK_TC/64" value="0x5"/>
        <value name="DIV256" caption="Prescaler: GCLK_TC/256" value="0x6"/>
        <value name="DIV1024" caption="Prescaler: GCLK_TC/1024" value="0x7"/>
      </value-group>
      <value-group name="TC_CTRLA__CAPTMODE0">
        <value name="DEFAULT" caption="Default capture" value="0x0"/>
        <value name="CAPTMIN" caption="Minimum capture" value="0x1"/>
        <value name="CAPTMAX" caption="Maximum capture" value="0x2"/>
      </value-group>
      <value-group name="TC_CTRLA__CAPTMODE1">
        <value name="DEFAULT" caption="Default capture" value="0x0"/>
        <value name="CAPTMIN" caption="Minimum capture" value="0x1"/>
        <value name="CAPTMAX" caption="Maximum capture" value="0x2"/>
      </value-group>
      <value-group name="TC_CTRLBSET__CMD">
        <value name="NONE" caption="No action" value="0x0"/>
        <value name="RETRIGGER" caption="Force a start, restart or retrigger" value="0x1"/>
        <value name="STOP" caption="Force a stop" value="0x2"/>
        <value name="UPDATE" caption="Force update of double buffered registers" value="0x3"/>
        <value name="READSYNC" caption="Force a read synchronization of COUNT" value="0x4"/>
        <value name="DMAOS" caption="One-shot DMA trigger" value="0x5"/>
      </value-group>
      <value-group name="TC_EVCTRL__EVACT">
        <value name="OFF" caption="Event action disabled" value="0x0"/>
        <value name="RETRIGGER" caption="Start, restart or retrigger TC on event" value="0x1"/>
        <value name="COUNT" caption="Count on event" value="0x2"/>
        <value name="START" caption="Start TC on event" value="0x3"/>
        <value name="STAMP" caption="Time stamp capture" value="0x4"/>
        <value name="PPW" caption="Period captured in CC0, pulse width in CC1" value="0x5"/>
        <value name="PWP" caption="Period captured in CC1, pulse width in CC0" value="0x6"/>
        <value name="PW" caption="Pulse width capture" value="0x7"/>
      </value-group>
      <value-group name="TC_WAVE__WAVEGEN">
        <value name="NFRQ" caption="Normal Frequency Generation mode" value="0x0"/>
        <value name="MFRQ" caption="Match Frequency Generation mode" value="0x1"/>
        <value name="NPWM" caption="Normal Pulse-Width Modulation mode" value="0x2"/>
        <value name="MPWM" caption="Match Pulse-Width Modulation mode" value="0x3"/>
      </value-group>
    </module>
    <module name="TCC" id="03610" name2="tmr_tcc_u2213_v4" version="v1" caption="Timer/Counter for Control Applications">
      <register-group name="TCC" caption="Timer/Counter for Control Applications">
        <register name="CTRLA" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="PRESCALER" caption="Prescaler" mask="0x700" values="TCC_CTRLA__PRESCALER"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x800"/>
          <bitfield name="PRESCSYNC" caption="Prescaler and Counter Synchronization" mask="0x3000" values="TCC_CTRLA__PRESCSYNC"/>
          <bitfield name="ALOCK" caption="Auto Lock" mask="0x4000"/>
          <bitfield name="FCYCLE" caption="Full Cycle Enable" mask="0x10000"/>
          <bitfield name="DMAOS" caption="DMA One-Shot Trigger Mode" mask="0x800000"/>
          <bitfield name="CPTEN0" caption="Capture Channel 0 Enable" mask="0x1000000"/>
          <bitfield name="CPTEN1" caption="Capture Channel 1 Enable" mask="0x2000000"/>
          <bitfield name="CPTEN2" caption="Capture Channel 2 Enable" mask="0x4000000"/>
          <bitfield name="CPTEN3" caption="Capture Channel 3 Enable" mask="0x8000000"/>
        </register>
        <register name="CTRLBCLR" offset="0x4" rw="RW" access="RWSYNC" size="1" atomic-op="clear:CTRLBCLR" initval="0x00" caption="Control B Clear">
          <bitfield name="DIR" caption="Counter Direction" mask="0x1"/>
          <bitfield name="LUPD" caption="Lock Update" mask="0x2"/>
          <bitfield name="ONESHOT" caption="One-Shot" mask="0x4"/>
          <bitfield name="IDXCMD" caption="Ramp Index Command" mask="0x18"/>
          <bitfield name="CMD" caption="TCC Command" mask="0xE0"/>
        </register>
        <register name="CTRLBSET" offset="0x5" rw="RW" access="RWSYNC" size="1" atomic-op="set:CTRLBSET" initval="0x00" caption="Control B Set">
          <bitfield name="DIR" caption="Counter Direction" mask="0x1"/>
          <bitfield name="LUPD" caption="Lock Update" mask="0x2"/>
          <bitfield name="ONESHOT" caption="One-Shot" mask="0x4"/>
          <bitfield name="IDXCMD" caption="Ramp Index Command" mask="0x18" values="TCC_CTRLBSET__IDXCMD"/>
          <bitfield name="CMD" caption="TCC Command" mask="0xE0" values="TCC_CTRLBSET__CMD"/>
        </register>
        <register name="SYNCBUSY" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy">
          <bitfield name="SWRST" caption="SWRST Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="ENABLE Synchronization Busy" mask="0x2"/>
          <bitfield name="CTRLB" caption="CTRLB Synchronization Busy" mask="0x4"/>
          <bitfield name="STATUS" caption="STATUS Synchronization Busy" mask="0x8"/>
          <bitfield name="COUNT" caption="COUNT Synchronization Busy" mask="0x10"/>
          <bitfield name="PATT" caption="PATT Synchronization Busy" mask="0x20"/>
          <bitfield name="WAVE" caption="WAVE Synchronization Busy" mask="0x40"/>
          <bitfield name="PER" caption="PER Synchronization Busy" mask="0x80"/>
          <bitfield name="CC0" caption="Compare/Capture Channel 0 Synchronization Busy" mask="0x100"/>
          <bitfield name="CC1" caption="Compare/Capture Channel 1 Synchronization Busy" mask="0x200"/>
          <bitfield name="CC2" caption="Compare/Capture Channel 2 Synchronization Busy" mask="0x400"/>
          <bitfield name="CC3" caption="Compare/Capture Channel 3 Synchronization Busy" mask="0x800"/>
        </register>
        <register name="FCTRLA" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="Recoverable Fault Control #">
          <bitfield name="SRC" caption="Recoverable Fault Source" mask="0x3" values="TCC_FCTRLA__SRC"/>
          <bitfield name="KEEP" caption="Recoverable Fault Keep" mask="0x8"/>
          <bitfield name="QUAL" caption="Recoverable Fault Qualification" mask="0x10"/>
          <bitfield name="BLANK" caption="Recoverable Fault Blanking Operation" mask="0x60" values="TCC_FCTRLA__BLANK"/>
          <bitfield name="RESTART" caption="Recoverable Fault Restart" mask="0x80"/>
          <bitfield name="HALT" caption="Recoverable Fault Halt Operation" mask="0x300" values="TCC_FCTRLA__HALT"/>
          <bitfield name="CHSEL" caption="Recoverable Fault Capture Channel" mask="0xC00" values="TCC_FCTRLA__CHSEL"/>
          <bitfield name="CAPTURE" caption="Recoverable Fault Capture Action" mask="0x7000" values="TCC_FCTRLA__CAPTURE"/>
          <bitfield name="BLANKPRESC" caption="Recoverable Fault Blanking Value Prescaler" mask="0x8000"/>
          <bitfield name="BLANKVAL" caption="Recoverable Fault Blanking Value" mask="0xFF0000"/>
          <bitfield name="FILTERVAL" caption="Recoverable Fault Filter Value" mask="0xF000000"/>
        </register>
        <register name="FCTRLB" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Recoverable Fault Control #">
          <bitfield name="SRC" caption="Recoverable Fault Source" mask="0x3" values="TCC_FCTRLB__SRC"/>
          <bitfield name="KEEP" caption="Recoverable Fault Keep" mask="0x8"/>
          <bitfield name="QUAL" caption="Recoverable Fault Qualification" mask="0x10"/>
          <bitfield name="BLANK" caption="Recoverable Fault Blanking Operation" mask="0x60" values="TCC_FCTRLB__BLANK"/>
          <bitfield name="RESTART" caption="Recoverable Fault Restart" mask="0x80"/>
          <bitfield name="HALT" caption="Recoverable Fault Halt Operation" mask="0x300" values="TCC_FCTRLB__HALT"/>
          <bitfield name="CHSEL" caption="Recoverable Fault Capture Channel" mask="0xC00" values="TCC_FCTRLB__CHSEL"/>
          <bitfield name="CAPTURE" caption="Recoverable Fault Capture Action" mask="0x7000" values="TCC_FCTRLB__CAPTURE"/>
          <bitfield name="BLANKPRESC" caption="Recoverable Fault Blanking Value Prescaler" mask="0x8000"/>
          <bitfield name="BLANKVAL" caption="Recoverable Fault Blanking Value" mask="0xFF0000"/>
          <bitfield name="FILTERVAL" caption="Recoverable Fault Filter Value" mask="0xF000000"/>
        </register>
        <register name="WEXCTRL" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="Waveform Extension Control">
          <bitfield name="OTMX" caption="Output Matrix" mask="0x3"/>
        </register>
        <register name="DRVCTRL" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="Driver Control">
          <bitfield name="NRE0" caption="Non-Recoverable State 0 Output Enable" mask="0x1"/>
          <bitfield name="NRE1" caption="Non-Recoverable State 1 Output Enable" mask="0x2"/>
          <bitfield name="NRE2" caption="Non-Recoverable State 2 Output Enable" mask="0x4"/>
          <bitfield name="NRE3" caption="Non-Recoverable State 3 Output Enable" mask="0x8"/>
          <bitfield name="NRV0" caption="Non-Recoverable State 0 Output Value" mask="0x100"/>
          <bitfield name="NRV1" caption="Non-Recoverable State 1 Output Value" mask="0x200"/>
          <bitfield name="NRV2" caption="Non-Recoverable State 2 Output Value" mask="0x400"/>
          <bitfield name="NRV3" caption="Non-Recoverable State 3 Output Value" mask="0x800"/>
          <bitfield name="INVEN0" caption="Waveform Output 0 Inversion" mask="0x10000"/>
          <bitfield name="INVEN1" caption="Waveform Output 1 Inversion" mask="0x20000"/>
          <bitfield name="INVEN2" caption="Waveform Output 2 Inversion" mask="0x40000"/>
          <bitfield name="INVEN3" caption="Waveform Output 3 Inversion" mask="0x80000"/>
          <bitfield name="FILTERVAL0" caption="Non-Recoverable Fault Input 0 Filter Value" mask="0xF000000"/>
          <bitfield name="FILTERVAL1" caption="Non-Recoverable Fault Input 1 Filter Value" mask="0xF0000000"/>
        </register>
        <register name="DBGCTRL" offset="0x1E" rw="RW" size="1" initval="0x00" caption="Debug control">
          <bitfield name="DBGRUN" caption="Debug Running State" mask="0x1"/>
          <bitfield name="FDDBD" caption="Fault Detection on Debug Break Detection" mask="0x4"/>
        </register>
        <register name="EVCTRL" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="Event Control">
          <bitfield name="EVACT0" caption="Timer/Counter Event Input 0 Action" mask="0x7" values="TCC_EVCTRL__EVACT0"/>
          <bitfield name="EVACT1" caption="Timer/Counter Event Input 1 Action" mask="0x38" values="TCC_EVCTRL__EVACT1"/>
          <bitfield name="CNTSEL" caption="Timer/Counter Interrupt and Event Output Selection" mask="0xC0" values="TCC_EVCTRL__CNTSEL"/>
          <bitfield name="OVFEO" caption="Overflow/Underflow Event Output Enable" mask="0x100"/>
          <bitfield name="TRGEO" caption="Retrigger Event Output Enable" mask="0x200"/>
          <bitfield name="CNTEO" caption="Timer/Counter Event Output Enable" mask="0x400"/>
          <bitfield name="TCINV0" caption="Timer/Counter Event 0 Invert Enable" mask="0x1000"/>
          <bitfield name="TCINV1" caption="Timer/Counter Event 1 Invert Enable" mask="0x2000"/>
          <bitfield name="TCEI0" caption="Timer/Counter Event Input 0 Enable" mask="0x4000"/>
          <bitfield name="TCEI1" caption="Timer/Counter Event Input 1 Enable" mask="0x8000"/>
          <bitfield name="MCEI0" caption="Match or Capture Channel 0 Event Input Enable" mask="0x10000"/>
          <bitfield name="MCEI1" caption="Match or Capture Channel 1 Event Input Enable" mask="0x20000"/>
          <bitfield name="MCEI2" caption="Match or Capture Channel 2 Event Input Enable" mask="0x40000"/>
          <bitfield name="MCEI3" caption="Match or Capture Channel 3 Event Input Enable" mask="0x80000"/>
          <bitfield name="MCEO0" caption="Match or Capture Channel 0 Event Output Enable" mask="0x1000000"/>
          <bitfield name="MCEO1" caption="Match or Capture Channel 1 Event Output Enable" mask="0x2000000"/>
          <bitfield name="MCEO2" caption="Match or Capture Channel 2 Event Output Enable" mask="0x4000000"/>
          <bitfield name="MCEO3" caption="Match or Capture Channel 3 Event Output Enable" mask="0x8000000"/>
        </register>
        <register name="INTENCLR" offset="0x24" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x1"/>
          <bitfield name="TRG" caption="Retrigger Interrupt Enable" mask="0x2"/>
          <bitfield name="CNT" caption="Counter Interrupt Enable" mask="0x4"/>
          <bitfield name="ERR" caption="Error Interrupt Enable" mask="0x8"/>
          <bitfield name="UFS" caption="Non-Recoverable Update Fault Interrupt Enable" mask="0x400"/>
          <bitfield name="DFS" caption="Non-Recoverable Debug Fault Interrupt Enable" mask="0x800"/>
          <bitfield name="FAULTA" caption="Recoverable Fault A Interrupt Enable" mask="0x1000"/>
          <bitfield name="FAULTB" caption="Recoverable Fault B Interrupt Enable" mask="0x2000"/>
          <bitfield name="FAULT0" caption="Non-Recoverable Fault 0 Interrupt Enable" mask="0x4000"/>
          <bitfield name="FAULT1" caption="Non-Recoverable Fault 1 Interrupt Enable" mask="0x8000"/>
          <bitfield name="MC0" caption="Match or Capture Channel 0 Interrupt Enable" mask="0x10000"/>
          <bitfield name="MC1" caption="Match or Capture Channel 1 Interrupt Enable" mask="0x20000"/>
          <bitfield name="MC2" caption="Match or Capture Channel 2 Interrupt Enable" mask="0x40000"/>
          <bitfield name="MC3" caption="Match or Capture Channel 3 Interrupt Enable" mask="0x80000"/>
        </register>
        <register name="INTENSET" offset="0x28" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x1"/>
          <bitfield name="TRG" caption="Retrigger Interrupt Enable" mask="0x2"/>
          <bitfield name="CNT" caption="Counter Interrupt Enable" mask="0x4"/>
          <bitfield name="ERR" caption="Error Interrupt Enable" mask="0x8"/>
          <bitfield name="UFS" caption="Non-Recoverable Update Fault Interrupt Enable" mask="0x400"/>
          <bitfield name="DFS" caption="Non-Recoverable Debug Fault Interrupt Enable" mask="0x800"/>
          <bitfield name="FAULTA" caption="Recoverable Fault A Interrupt Enable" mask="0x1000"/>
          <bitfield name="FAULTB" caption="Recoverable Fault B Interrupt Enable" mask="0x2000"/>
          <bitfield name="FAULT0" caption="Non-Recoverable Fault 0 Interrupt Enable" mask="0x4000"/>
          <bitfield name="FAULT1" caption="Non-Recoverable Fault 1 Interrupt Enable" mask="0x8000"/>
          <bitfield name="MC0" caption="Match or Capture Channel 0 Interrupt Enable" mask="0x10000"/>
          <bitfield name="MC1" caption="Match or Capture Channel 1 Interrupt Enable" mask="0x20000"/>
          <bitfield name="MC2" caption="Match or Capture Channel 2 Interrupt Enable" mask="0x40000"/>
          <bitfield name="MC3" caption="Match or Capture Channel 3 Interrupt Enable" mask="0x80000"/>
        </register>
        <register name="INTFLAG" offset="0x2C" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="OVF" caption="Overflow Interrupt Flag" mask="0x1"/>
          <bitfield name="TRG" caption="Retrigger Interrupt Flag" mask="0x2"/>
          <bitfield name="CNT" caption="Counter Interrupt Flag" mask="0x4"/>
          <bitfield name="ERR" caption="Error Interrupt Flag" mask="0x8"/>
          <bitfield name="UFS" caption="Non-Recoverable Update Fault" mask="0x400"/>
          <bitfield name="DFS" caption="Non-Recoverable Debug Fault State Interrupt Flag" mask="0x800"/>
          <bitfield name="FAULTA" caption="Recoverable Fault A Interrupt Flag" mask="0x1000"/>
          <bitfield name="FAULTB" caption="Recoverable Fault B Interrupt Flag" mask="0x2000"/>
          <bitfield name="FAULT0" caption="Non-Recoverable Fault 0 Interrupt Flag" mask="0x4000"/>
          <bitfield name="FAULT1" caption="Non-Recoverable Fault 1 Interrupt Flag" mask="0x8000"/>
          <bitfield name="MC0" caption="Match or Capture Channel 0 Interrupt Flag" mask="0x10000"/>
          <bitfield name="MC1" caption="Match or Capture Channel 1 Interrupt Flag" mask="0x20000"/>
          <bitfield name="MC2" caption="Match or Capture Channel 2 Interrupt Flag" mask="0x40000"/>
          <bitfield name="MC3" caption="Match or Capture Channel 3 Interrupt Flag" mask="0x80000"/>
        </register>
        <register name="STATUS" offset="0x30" rw="RW" access="RWSYNC" size="4" initval="0x00000001" caption="Status">
          <bitfield name="STOP" caption="Stop" mask="0x1"/>
          <bitfield name="IDX" caption="Ramp Index" mask="0x2"/>
          <bitfield name="UFS" caption="Non-recoverable Update Fault State" mask="0x4"/>
          <bitfield name="DFS" caption="Debug Fault State" mask="0x8"/>
          <bitfield name="PATTBUFV" caption="Pattern Generator Value Buffer Valid" mask="0x20"/>
          <bitfield name="PERBUFV" caption="Period Buffer Valid" mask="0x80"/>
          <bitfield name="FAULTAIN" caption="Recoverable Fault A Input" mask="0x100"/>
          <bitfield name="FAULTBIN" caption="Recoverable Fault B Input" mask="0x200"/>
          <bitfield name="FAULT0IN" caption="Non-Recoverable Fault 0 Input" mask="0x400"/>
          <bitfield name="FAULT1IN" caption="Non-Recoverable Fault 1 Input" mask="0x800"/>
          <bitfield name="FAULTA" caption="Recoverable Fault A State" mask="0x1000"/>
          <bitfield name="FAULTB" caption="Recoverable Fault B State" mask="0x2000"/>
          <bitfield name="FAULT0" caption="Non-recoverable Fault 0 State" mask="0x4000"/>
          <bitfield name="FAULT1" caption="Non-recoverable Fault 1 State" mask="0x8000"/>
          <bitfield name="CCBUFV0" caption="Compare/Capture Channel 0 Buffer Valid" mask="0x10000"/>
          <bitfield name="CCBUFV1" caption="Compare/Capture Channel 1 Buffer Valid" mask="0x20000"/>
          <bitfield name="CCBUFV2" caption="Compare/Capture Channel 2 Buffer Valid" mask="0x40000"/>
          <bitfield name="CCBUFV3" caption="Compare/Capture Channel 3 Buffer Valid" mask="0x80000"/>
          <bitfield name="CMP0" caption="Compare Channel 0 Value" mask="0x1000000"/>
          <bitfield name="CMP1" caption="Compare Channel 1 Value" mask="0x2000000"/>
          <bitfield name="CMP2" caption="Compare Channel 2 Value" mask="0x4000000"/>
          <bitfield name="CMP3" caption="Compare Channel 3 Value" mask="0x8000000"/>
        </register>
        <register name="COUNT" offset="0x34" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="Counter">
          <bitfield name="COUNT" caption="Counter Value" mask="0xFFFF"/>
        </register>
        <register name="PATT" offset="0x38" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="Pattern">
          <bitfield name="PGE0" caption="Pattern Generation Output 0 Enable" mask="0x1"/>
          <bitfield name="PGE1" caption="Pattern Generation Output 1 Enable" mask="0x2"/>
          <bitfield name="PGE2" caption="Pattern Generation Output 2 Enable" mask="0x4"/>
          <bitfield name="PGE3" caption="Pattern Generation Output 3 Enable" mask="0x8"/>
          <bitfield name="PGV0" caption="Pattern Generation Output 0 Value" mask="0x100"/>
          <bitfield name="PGV1" caption="Pattern Generation Output 1 Value" mask="0x200"/>
          <bitfield name="PGV2" caption="Pattern Generation Output 2 Value" mask="0x400"/>
          <bitfield name="PGV3" caption="Pattern Generation Output 3 Value" mask="0x800"/>
        </register>
        <register name="WAVE" offset="0x3C" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="Waveform">
          <mode name="DEFAULT"/>
          <mode name="DUALCOMPARE" qualifier="TCC.WAVE.WAVEGEN" value="3"/>
          <mode name="DUALSLOPE" qualifier="TCC.WAVE.WAVEGEN" value="4 5 6 7"/>
          <mode name="SINGLESLOPE" qualifier="TCC.WAVE.WAVEGEN" value="0 1 2"/>
          <bitfield modes="DEFAULT" name="WAVEGEN" caption="Waveform Generation Operation" mask="0x7" values="TCC_WAVE__WAVEGEN"/>
          <bitfield modes="DEFAULT" name="RAMP" caption="Ramp Operation" mask="0x70" values="TCC_WAVE__RAMP"/>
          <bitfield modes="DEFAULT" name="CIPEREN" caption="Circular Period Enable" mask="0x80"/>
          <bitfield modes="DEFAULT" name="CICCEN0" caption="Circular Compare/Capture Channel 0 Enable" mask="0x100"/>
          <bitfield modes="DEFAULT" name="CICCEN1" caption="Circular Compare/Capture Channel 1 Enable" mask="0x200"/>
          <bitfield modes="DEFAULT" name="CICCEN2" caption="Circular Compare/Capture Channel 2 Enable" mask="0x400"/>
          <bitfield modes="DEFAULT" name="CICCEN3" caption="Circular Compare/Capture Channel 3 Enable" mask="0x800"/>
          <bitfield modes="DUALCOMPARE" name="POL0" caption="Channel 0 Polarity" mask="0x10000" values="TCC_WAVE_DUALCOMPARE__POLx"/>
          <bitfield modes="DUALSLOPE" name="POL0" caption="Channel 0 Polarity" mask="0x10000" values="TCC_WAVE_DUALSLOPE__POLx"/>
          <bitfield modes="SINGLESLOPE" name="POL0" caption="Channel 0 Polarity" mask="0x10000" values="TCC_WAVE_SINGLESLOPE__POLx"/>
          <bitfield modes="DUALCOMPARE" name="POL1" caption="Channel 1 Polarity" mask="0x20000" values="TCC_WAVE_DUALCOMPARE__POLx"/>
          <bitfield modes="DUALSLOPE" name="POL1" caption="Channel 1 Polarity" mask="0x20000" values="TCC_WAVE_DUALSLOPE__POLx"/>
          <bitfield modes="SINGLESLOPE" name="POL1" caption="Channel 1 Polarity" mask="0x20000" values="TCC_WAVE_SINGLESLOPE__POLx"/>
          <bitfield modes="DUALCOMPARE" name="POL2" caption="Channel 2 Polarity" mask="0x40000" values="TCC_WAVE_DUALCOMPARE__POLx"/>
          <bitfield modes="DUALSLOPE" name="POL2" caption="Channel 2 Polarity" mask="0x40000" values="TCC_WAVE_DUALSLOPE__POLx"/>
          <bitfield modes="SINGLESLOPE" name="POL2" caption="Channel 2 Polarity" mask="0x40000" values="TCC_WAVE_SINGLESLOPE__POLx"/>
          <bitfield modes="DUALCOMPARE" name="POL3" caption="Channel 3 Polarity" mask="0x80000" values="TCC_WAVE_DUALCOMPARE__POLx"/>
          <bitfield modes="DUALSLOPE" name="POL3" caption="Channel 3 Polarity" mask="0x80000" values="TCC_WAVE_DUALSLOPE__POLx"/>
          <bitfield modes="SINGLESLOPE" name="POL3" caption="Channel 3 Polarity" mask="0x80000" values="TCC_WAVE_SINGLESLOPE__POLx"/>
        </register>
        <register name="PER" offset="0x40" rw="RW" access="WSYNC" size="4" initval="0xFFFFFFFF" caption="Period">
          <bitfield name="PER" caption="Period Value" mask="0xFFFF"/>
        </register>
        <register name="CC" offset="0x44" rw="RW" access="WSYNC" size="4" count="4" initval="0x00000000" caption="Compare/Capture Channel #">
          <bitfield name="CC" caption="Compare/Capture Channel Value" mask="0xFFFF"/>
        </register>
        <register name="PATTBUF" offset="0x64" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="Pattern Buffer">
          <bitfield name="PGEB0" caption="Pattern Generation Output Enable Buffer 0" mask="0x1"/>
          <bitfield name="PGEB1" caption="Pattern Generation Output Enable Buffer 1" mask="0x2"/>
          <bitfield name="PGEB2" caption="Pattern Generation Output Enable Buffer 2" mask="0x4"/>
          <bitfield name="PGEB3" caption="Pattern Generation Output Enable Buffer 3" mask="0x8"/>
          <bitfield name="PGVB0" caption="Pattern Generation Output Value Buffer 0" mask="0x100"/>
          <bitfield name="PGVB1" caption="Pattern Generation Output Value Buffer 1" mask="0x200"/>
          <bitfield name="PGVB2" caption="Pattern Generation Output Value Buffer 2" mask="0x400"/>
          <bitfield name="PGVB3" caption="Pattern Generation Output Value Buffer 3" mask="0x800"/>
        </register>
        <register name="PERBUF" offset="0x6C" rw="RW" access="WSYNC" size="4" initval="0xFFFFFFFF" caption="Period Buffer">
          <bitfield name="PERBUF" caption="Period Buffer Value" mask="0xFFFF"/>
        </register>
        <register name="CCBUF" offset="0x70" rw="RW" access="WSYNC" size="4" count="4" initval="0x00000000" caption="Compare/Capture Channel # Buffer">
          <bitfield name="CCBUF" caption="Compare/Capture Channel Buffer Value" mask="0xFFFF"/>
        </register>
      </register-group>
      <value-group name="TCC_CTRLA__PRESCALER">
        <value name="DIV1" caption="Prescaler: GCLK_TCC" value="0x0"/>
        <value name="DIV2" caption="Prescaler: GCLK_TCC/2" value="0x1"/>
        <value name="DIV4" caption="Prescaler: GCLK_TCC/4" value="0x2"/>
        <value name="DIV8" caption="Prescaler: GCLK_TCC/8" value="0x3"/>
        <value name="DIV16" caption="Prescaler: GCLK_TCC/16" value="0x4"/>
        <value name="DIV64" caption="Prescaler: GCLK_TCC/64" value="0x5"/>
        <value name="DIV256" caption="Prescaler: GCLK_TCC/256" value="0x6"/>
        <value name="DIV1024" caption="Prescaler: GCLK_TCC/1024" value="0x7"/>
      </value-group>
      <value-group name="TCC_CTRLA__PRESCSYNC">
        <value name="GCLK" caption="Reload or reset Counter on the next GCLK" value="0x0"/>
        <value name="PRESC" caption="Reload or reset Counter on the next prescaler clock" value="0x1"/>
        <value name="RESYNC" caption="Reload or reset Counter on the next GCLK and reset prescaler counter" value="0x2"/>
      </value-group>
      <value-group name="TCC_CTRLBSET__IDXCMD">
        <value name="DISABLE" caption="Command disabled: IDX toggles between cycles A and B" value="0x0"/>
        <value name="SET" caption="Set IDX: Cycle B will be forced in the next cycle" value="0x1"/>
        <value name="CLEAR" caption="Clear IDX: Cycle A will be forced in next cycle" value="0x2"/>
        <value name="HOLD" caption="Hold IDX: The next cycle will be the same as the current cycle" value="0x3"/>
      </value-group>
      <value-group name="TCC_CTRLBSET__CMD">
        <value name="NONE" caption="No action" value="0x0"/>
        <value name="RETRIGGER" caption="Force start, restart or retrigger" value="0x1"/>
        <value name="STOP" caption="Force stop" value="0x2"/>
        <value name="UPDATE" caption="Force update of double buffered registers" value="0x3"/>
        <value name="READSYNC" caption="Force a read synchronization of COUNT" value="0x4"/>
        <value name="DMAOS" caption="One-shot DMA trigger" value="0x5"/>
      </value-group>
      <value-group name="TCC_FCTRLA__SRC">
        <value name="DISABLE" caption="Fault input disabled" value="0x0"/>
        <value name="ENABLE" caption="MCEn (n = 0,1) event input" value="0x1"/>
        <value name="INVERT" caption="Inverted MCEn (n = 0,1) event input" value="0x2"/>
        <value name="ALTFAULT" caption="Alternate fault (A or B) state at the end of the previous period." value="0x3"/>
      </value-group>
      <value-group name="TCC_FCTRLA__BLANK">
        <value name="START" caption="Blanking is applied from the start of the ramp period" value="0x0"/>
        <value name="RISE" caption="Blanking is applied from the rising edge of the waveform output" value="0x1"/>
        <value name="FALL" caption="Blanking is applied from the falling edge of the waveform output" value="0x2"/>
        <value name="BOTH" caption="Blanking is applied from each toggle of the waveform output" value="0x3"/>
      </value-group>
      <value-group name="TCC_FCTRLA__HALT">
        <value name="DISABLE" caption="Halt action disabled" value="0x0"/>
        <value name="HW" caption="Hardware halt action" value="0x1"/>
        <value name="SW" caption="Software halt action" value="0x2"/>
        <value name="NR" caption="Non-recoverable fault" value="0x3"/>
      </value-group>
      <value-group name="TCC_FCTRLA__CHSEL">
        <value name="CC0" caption="The captured value stored in CC0" value="0x0"/>
        <value name="CC1" caption="The captured value stored in CC1" value="0x1"/>
        <value name="CC2" caption="The captured value stored in CC2" value="0x2"/>
        <value name="CC3" caption="The captured value stored in CC3" value="0x3"/>
      </value-group>
      <value-group name="TCC_FCTRLA__CAPTURE">
        <value name="DISABLE" caption="Capture on valid recoverable Fault is disabled" value="0x0"/>
        <value name="CAPT" caption="On the rising edge of a valid recoverable fault, the counter value is captured on the channel selected by CHSEL[1:0]The INTFLAG.FAULTn flag is set on each new captured value." value="0x1"/>
        <value name="CAPTMIN" caption="On the rising edge of a valid recoverable fault, the counter value is captured on the channel selected by CHSEL[1:0] if the COUNT value is lower than the last stored capture value (CC).The INTFLAG.FAULTn flag is set on each local minimum detection." value="0x2"/>
        <value name="CAPTMAX" caption="On the rising edge of a valid recoverable fault, the counter value is captured on the channel selected by CHSEL[1:0] if the COUNT value is higher than the last stored capture value (CC).The INTFLAG.FAULTn flag is set on each local maximun detection." value="0x3"/>
        <value name="LOCMIN" caption="On the rising edge of a valid recoverable fault, the counter value is captured on the channel selected by CHSEL[1:0].The INTFLAG.FAULTn flag is set on each local minimum value detection." value="0x4"/>
        <value name="LOCMAX" caption="On the rising edge of a valid recoverable fault, the counter value is captured on the channel selected by CHSEL[1:0].The INTFLAG.FAULTn flag is set on each local maximun detection." value="0x5"/>
        <value name="DERIV0" caption="On the rising edge of a valid recoverable fault, the counter value is captured on the channel selected by CHSEL[1:0].The INTFLAG.FAULTn flag is set on each local maximun or minimum detection." value="0x6"/>
        <value name="CAPTMARK" caption="Capture with the ramp index as the MSB value" value="0x7"/>
      </value-group>
      <value-group name="TCC_FCTRLB__SRC">
        <value name="DISABLE" caption="Fault input disabled" value="0x0"/>
        <value name="ENABLE" caption="MCEn (n = 0,1) event input" value="0x1"/>
        <value name="INVERT" caption="Inverted MCEn (n = 0,1) event input" value="0x2"/>
        <value name="ALTFAULT" caption="Alternate fault (A or B) state at the end of the previous period." value="0x3"/>
      </value-group>
      <value-group name="TCC_FCTRLB__BLANK">
        <value name="START" caption="Blanking is applied from the start of the ramp period" value="0x0"/>
        <value name="RISE" caption="Blanking is applied from the rising edge of the waveform output" value="0x1"/>
        <value name="FALL" caption="Blanking is applied from the falling edge of the waveform output" value="0x2"/>
        <value name="BOTH" caption="Blanking is applied from each toggle of the waveform output" value="0x3"/>
      </value-group>
      <value-group name="TCC_FCTRLB__HALT">
        <value name="DISABLE" caption="Halt action disabled" value="0x0"/>
        <value name="HW" caption="Hardware halt action" value="0x1"/>
        <value name="SW" caption="Software halt action" value="0x2"/>
        <value name="NR" caption="Non-recoverable fault" value="0x3"/>
      </value-group>
      <value-group name="TCC_FCTRLB__CHSEL">
        <value name="CC0" caption="The captured value stored in CC0" value="0x0"/>
        <value name="CC1" caption="The captured value stored in CC1" value="0x1"/>
        <value name="CC2" caption="The captured value stored in CC2" value="0x2"/>
        <value name="CC3" caption="The captured value stored in CC3" value="0x3"/>
      </value-group>
      <value-group name="TCC_FCTRLB__CAPTURE">
        <value name="DISABLE" caption="Capture on valid recoverable Fault is disabled" value="0x0"/>
        <value name="CAPT" caption="On the rising edge of a valid recoverable fault, the counter value is captured on the channel selected by CHSEL[1:0]The INTFLAG.FAULTn flag is set on each new captured value." value="0x1"/>
        <value name="CAPTMIN" caption="On the rising edge of a valid recoverable fault, the counter value is captured on the channel selected by CHSEL[1:0] if the COUNT value is lower than the last stored capture value (CC).The INTFLAG.FAULTn flag is set on each local minimum detection." value="0x2"/>
        <value name="CAPTMAX" caption="On the rising edge of a valid recoverable fault, the counter value is captured on the channel selected by CHSEL[1:0] if the COUNT value is higher than the last stored capture value (CC).The INTFLAG.FAULTn flag is set on each local maximun detection." value="0x3"/>
        <value name="LOCMIN" caption="On the rising edge of a valid recoverable fault, the counter value is captured on the channel selected by CHSEL[1:0].The INTFLAG.FAULTn flag is set on each local minimum value detection." value="0x4"/>
        <value name="LOCMAX" caption="On the rising edge of a valid recoverable fault, the counter value is captured on the channel selected by CHSEL[1:0].The INTFLAG.FAULTn flag is set on each local maximun detection." value="0x5"/>
        <value name="DERIV0" caption="On the rising edge of a valid recoverable fault, the counter value is captured on the channel selected by CHSEL[1:0].The INTFLAG.FAULTn flag is set on each local maximun or minimum detection." value="0x6"/>
        <value name="CAPTMARK" caption="Capture with the ramp index as the MSB value" value="0x7"/>
      </value-group>
      <value-group name="TCC_EVCTRL__EVACT0">
        <value name="OFF" caption="Event action disabled" value="0x0"/>
        <value name="RETRIGGER" caption="Restart or retrigger TCC on event" value="0x1"/>
        <value name="COUNTEV" caption="Count on event" value="0x2"/>
        <value name="START" caption="Start TCC on event" value="0x3"/>
        <value name="INC" caption="Increment TCC on event" value="0x4"/>
        <value name="COUNT" caption="Count on the active state of an asynchronous event" value="0x5"/>
        <value name="STAMP" caption="Capture Time-stamp (overflow)" value="0x6"/>
        <value name="FAULT" caption="Non-recoverable fault" value="0x7"/>
      </value-group>
      <value-group name="TCC_EVCTRL__EVACT1">
        <value name="OFF" caption="Event action disabled" value="0x0"/>
        <value name="RETRIGGER" caption="Restart or retrigger TCC on event" value="0x1"/>
        <value name="DIR" caption="Direction control" value="0x2"/>
        <value name="STOP" caption="Stop TCC on event" value="0x3"/>
        <value name="DEC" caption="Decrement TCC on event" value="0x4"/>
        <value name="PWP" caption="Period captured into CC1 Pulse Width on CC0" value="0x6"/>
        <value name="FAULT" caption="Non-recoverable fault" value="0x7"/>
      </value-group>
      <value-group name="TCC_EVCTRL__CNTSEL">
        <value name="START" caption="An interrupt/event is generated at the beginning of each counter cycle" value="0x0"/>
        <value name="END" caption="An interrupt/event is generated at the end of each counter cycle" value="0x1"/>
        <value name="BOUNDARY" caption="An interrupt/event is generated at the beginning of the first counter cycle, and at the end of last counter cycle" value="0x3"/>
      </value-group>
      <value-group name="TCC_WAVE__WAVEGEN">
        <value name="NFRQ" caption="Normal Frequency" value="0x0"/>
        <value name="MFRQ" caption="Match Frequency" value="0x1"/>
        <value name="NPWM" caption="Normal PWM" value="0x2"/>
        <value name="DPWM" caption="Dual Compare PWM" value="0x3"/>
        <value name="DSCRITICAL" caption="Dual-slope PWM" value="0x4"/>
        <value name="DSBOTTOM" caption="Dual-slope PWM" value="0x5"/>
        <value name="DSBOTH" caption="Dual-slope PWM" value="0x6"/>
        <value name="DSTOP" caption="Dual-slope PWM" value="0x7"/>
      </value-group>
      <value-group name="TCC_WAVE__RAMP">
        <value name="RAMP1" caption="RAMP1 operation" value="0x0"/>
        <value name="RAMP2A" caption="Alternative RAMP2 operation" value="0x1"/>
        <value name="RAMP2" caption="RAMP2 operation" value="0x2"/>
        <value name="RAMP2C" caption="Critical RAMP2 operation" value="0x3"/>
      </value-group>
      <value-group name="TCC_WAVE_DUALCOMPARE__POLx">
        <value name="NORMAL" caption="Compare output is initialized to ~DIR, set to DIR when TCC counter matches CCn value and set to ~DIR when TCC counter matches CC[n+WO_NUM/2] value." value="0x0"/>
        <value name="INVERTED" caption="Compare output is initialized to DIR, set to ~DIR when TCC counter matches CCn value and set to DIR when TCC counter matches CC[n+WO_NUM/2] value." value="0x1"/>
      </value-group>
      <value-group name="TCC_WAVE_DUALSLOPE__POLx">
        <value name="NORMAL" caption="Compare output is set to ~DIR when TCC counter matches CCn value" value="0x0"/>
        <value name="INVERTED" caption="Compare output is set to DIR when TCC counter matches CCn value." value="0x1"/>
      </value-group>
      <value-group name="TCC_WAVE_SINGLESLOPE__POLx">
        <value name="NORMAL" caption="Compare output is initialized to ~DIR and set to DIR when TCC counter matches CCn value." value="0x0"/>
        <value name="INVERTED" caption="Compare output is initialized to DIR and set to ~DIR when TCC counter matches CCn value." value="0x1"/>
      </value-group>
    </module>
    <module name="WDT" id="U2251" name2="U2251" version="v1" caption="Watchdog Timer">
      <register-group name="WDT" caption="Watchdog Timer">
        <register name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="1" caption="Control A">
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="WEN" caption="Watchdog Timer Window Mode Enable" mask="0x4"/>
          <bitfield name="ALWAYSON" caption="Always-On" mask="0x80"/>
        </register>
        <register name="CONFIG" offset="0x1" rw="RW" size="1" caption="Configuration">
          <bitfield name="PER" caption="Time-Out Period" mask="0xF" values="WDT_CONFIG__PER"/>
          <bitfield name="WINDOW" caption="Window Mode Time-Out Period" mask="0xF0" values="WDT_CONFIG__WINDOW"/>
        </register>
        <register name="EWCTRL" offset="0x2" rw="RW" size="1" caption="Early Warning Control">
          <bitfield name="EWOFFSET" caption="Early Warning Interrupt Time Offset" mask="0xF" values="WDT_EWCTRL__EWOFFSET"/>
        </register>
        <register name="INTENCLR" offset="0x4" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear">
          <bitfield name="EW" caption="Early Warning Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTENSET" offset="0x5" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set">
          <bitfield name="EW" caption="Early Warning Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTFLAG" offset="0x6" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="Interrupt Flag Status and Clear">
          <bitfield name="EW" caption="Early Warning" mask="0x1"/>
        </register>
        <register name="SYNCBUSY" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy">
          <bitfield name="ENABLE" caption="Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="WEN" caption="Window Enable Synchronization Busy" mask="0x4"/>
          <bitfield name="ALWAYSON" caption="ALWAYSON Synchronization Busy" mask="0x8"/>
          <bitfield name="CLEAR" caption="CLEAR Synchronization Busy" mask="0x10"/>
        </register>
        <register name="CLEAR" offset="0xC" rw="W" access="WSYNC" size="1" initval="0x00" caption="Clear">
          <bitfield name="CLEAR" caption="Watchdog Clear" mask="0xFF" values="WDT_CLEAR__CLEAR"/>
        </register>
      </register-group>
      <value-group name="WDT_CONFIG__PER">
        <value name="CYC8" caption="8 clock cycles" value="0x0"/>
        <value name="CYC16" caption="16 clock cycles" value="0x1"/>
        <value name="CYC32" caption="32 clock cycles" value="0x2"/>
        <value name="CYC64" caption="64 clock cycles" value="0x3"/>
        <value name="CYC128" caption="128 clock cycles" value="0x4"/>
        <value name="CYC256" caption="256 clock cycles" value="0x5"/>
        <value name="CYC512" caption="512 clock cycles" value="0x6"/>
        <value name="CYC1024" caption="1024 clock cycles" value="0x7"/>
        <value name="CYC2048" caption="2048 clock cycles" value="0x8"/>
        <value name="CYC4096" caption="4096 clock cycles" value="0x9"/>
        <value name="CYC8192" caption="8192 clock cycles" value="0xA"/>
        <value name="CYC16384" caption="16384 clock cycles" value="0xB"/>
      </value-group>
      <value-group name="WDT_CONFIG__WINDOW">
        <value name="CYC8" caption="8 clock cycles" value="0x0"/>
        <value name="CYC16" caption="16 clock cycles" value="0x1"/>
        <value name="CYC32" caption="32 clock cycles" value="0x2"/>
        <value name="CYC64" caption="64 clock cycles" value="0x3"/>
        <value name="CYC128" caption="128 clock cycles" value="0x4"/>
        <value name="CYC256" caption="256 clock cycles" value="0x5"/>
        <value name="CYC512" caption="512 clock cycles" value="0x6"/>
        <value name="CYC1024" caption="1024 clock cycles" value="0x7"/>
        <value name="CYC2048" caption="2048 clock cycles" value="0x8"/>
        <value name="CYC4096" caption="4096 clock cycles" value="0x9"/>
        <value name="CYC8192" caption="8192 clock cycles" value="0xA"/>
        <value name="CYC16384" caption="16384 clock cycles" value="0xB"/>
      </value-group>
      <value-group name="WDT_EWCTRL__EWOFFSET">
        <value name="CYC8" caption="8 clock cycles" value="0x0"/>
        <value name="CYC16" caption="16 clock cycles" value="0x1"/>
        <value name="CYC32" caption="32 clock cycles" value="0x2"/>
        <value name="CYC64" caption="64 clock cycles" value="0x3"/>
        <value name="CYC128" caption="128 clock cycles" value="0x4"/>
        <value name="CYC256" caption="256 clock cycles" value="0x5"/>
        <value name="CYC512" caption="512 clock cycles" value="0x6"/>
        <value name="CYC1024" caption="1024 clock cycles" value="0x7"/>
        <value name="CYC2048" caption="2048 clock cycles" value="0x8"/>
        <value name="CYC4096" caption="4096 clock cycles" value="0x9"/>
        <value name="CYC8192" caption="8192 clock cycles" value="0xA"/>
        <value name="CYC16384" caption="16384 clock cycles" value="0xB"/>
      </value-group>
      <value-group name="WDT_CLEAR__CLEAR">
        <value name="KEY" caption="In Normal mode, writing during the WDT time-out period will clear the WDT and restart the WDT time-out period.(1) In Window mode, writing during the open window will clear the WDT and restart the WDT time-out sequence.(2)" value="0xA5"/>
      </value-group>
    </module>
  </modules>
  <pinouts>
    <pinout name="QUAD28MVIO" caption="QUAD28MVIO">
      <pin position="1" pad="PA03"/>
      <pin position="2" pad="PA04"/>
      <pin position="3" pad="PA05"/>
      <pin position="4" pad="PA06"/>
      <pin position="5" pad="PA07"/>
      <pin position="6" pad="PA08"/>
      <pin position="7" pad="PA09"/>
      <pin position="8" pad="PA10"/>
      <pin position="9" pad="PA11"/>
      <pin position="10" pad="VDDIO2PAD"/>
      <pin position="11" pad="PA17"/>
      <pin position="12" pad="PA18"/>
      <pin position="13" pad="PA19"/>
      <pin position="14" pad="PA20"/>
      <pin position="15" pad="PA21"/>
      <pin position="16" pad="PA22"/>
      <pin position="17" pad="PA23"/>
      <pin position="18" pad="VDDDBL"/>
      <pin position="19" pad="GNDDBL"/>
      <pin position="20" pad="PA24"/>
      <pin position="21" pad="PA25"/>
      <pin position="22" pad="PA30"/>
      <pin position="23" pad="PA31"/>
      <pin position="24" pad="VDDPAD"/>
      <pin position="25" pad="GNDPAD"/>
      <pin position="26" pad="PA00"/>
      <pin position="27" pad="PA01"/>
      <pin position="28" pad="PA02"/>
    </pinout>
    <pinout name="DUAL28MVIO" caption="DUAL28MVIO">
      <pin position="1" pad="PA07"/>
      <pin position="2" pad="PA08"/>
      <pin position="3" pad="PA09"/>
      <pin position="4" pad="PA10"/>
      <pin position="5" pad="PA11"/>
      <pin position="6" pad="VDDIO2PAD"/>
      <pin position="7" pad="PA17"/>
      <pin position="8" pad="PA18"/>
      <pin position="9" pad="PA19"/>
      <pin position="10" pad="PA20"/>
      <pin position="11" pad="PA21"/>
      <pin position="12" pad="PA22"/>
      <pin position="13" pad="PA23"/>
      <pin position="14" pad="VDDDBL"/>
      <pin position="15" pad="GNDDBL"/>
      <pin position="16" pad="PA24"/>
      <pin position="17" pad="PA25"/>
      <pin position="18" pad="PA30"/>
      <pin position="19" pad="PA31"/>
      <pin position="20" pad="VDDPAD"/>
      <pin position="21" pad="GNDPAD"/>
      <pin position="22" pad="PA00"/>
      <pin position="23" pad="PA01"/>
      <pin position="24" pad="PA02"/>
      <pin position="25" pad="PA03"/>
      <pin position="26" pad="PA04"/>
      <pin position="27" pad="PA05"/>
      <pin position="28" pad="PA06"/>
    </pinout>
  </pinouts>
</avr-tools-device-file>
