///Register `VCTR22` reader
pub type R = crate::R<VCTR22rs>;
///Register `VCTR22` writer
pub type W = crate::W<VCTR22rs>;
///Field `B704` reader - B704
pub type B704_R = crate::BitReader;
///Field `B704` writer - B704
pub type B704_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B705` reader - B705
pub type B705_R = crate::BitReader;
///Field `B705` writer - B705
pub type B705_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B706` reader - B706
pub type B706_R = crate::BitReader;
///Field `B706` writer - B706
pub type B706_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B707` reader - B707
pub type B707_R = crate::BitReader;
///Field `B707` writer - B707
pub type B707_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B708` reader - B708
pub type B708_R = crate::BitReader;
///Field `B708` writer - B708
pub type B708_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B709` reader - B709
pub type B709_R = crate::BitReader;
///Field `B709` writer - B709
pub type B709_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B710` reader - B710
pub type B710_R = crate::BitReader;
///Field `B710` writer - B710
pub type B710_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B711` reader - B711
pub type B711_R = crate::BitReader;
///Field `B711` writer - B711
pub type B711_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B712` reader - B712
pub type B712_R = crate::BitReader;
///Field `B712` writer - B712
pub type B712_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B713` reader - B713
pub type B713_R = crate::BitReader;
///Field `B713` writer - B713
pub type B713_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B714` reader - B714
pub type B714_R = crate::BitReader;
///Field `B714` writer - B714
pub type B714_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B715` reader - B715
pub type B715_R = crate::BitReader;
///Field `B715` writer - B715
pub type B715_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B716` reader - B716
pub type B716_R = crate::BitReader;
///Field `B716` writer - B716
pub type B716_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B717` reader - B717
pub type B717_R = crate::BitReader;
///Field `B717` writer - B717
pub type B717_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B718` reader - B718
pub type B718_R = crate::BitReader;
///Field `B718` writer - B718
pub type B718_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B719` reader - B719
pub type B719_R = crate::BitReader;
///Field `B719` writer - B719
pub type B719_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B720` reader - B720
pub type B720_R = crate::BitReader;
///Field `B720` writer - B720
pub type B720_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B721` reader - B721
pub type B721_R = crate::BitReader;
///Field `B721` writer - B721
pub type B721_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B722` reader - B722
pub type B722_R = crate::BitReader;
///Field `B722` writer - B722
pub type B722_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B723` reader - B723
pub type B723_R = crate::BitReader;
///Field `B723` writer - B723
pub type B723_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B724` reader - B724
pub type B724_R = crate::BitReader;
///Field `B724` writer - B724
pub type B724_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B725` reader - B725
pub type B725_R = crate::BitReader;
///Field `B725` writer - B725
pub type B725_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B726` reader - B726
pub type B726_R = crate::BitReader;
///Field `B726` writer - B726
pub type B726_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B727` reader - B727
pub type B727_R = crate::BitReader;
///Field `B727` writer - B727
pub type B727_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B728` reader - B728
pub type B728_R = crate::BitReader;
///Field `B728` writer - B728
pub type B728_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B729` reader - B729
pub type B729_R = crate::BitReader;
///Field `B729` writer - B729
pub type B729_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B730` reader - B730
pub type B730_R = crate::BitReader;
///Field `B730` writer - B730
pub type B730_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B731` reader - B731
pub type B731_R = crate::BitReader;
///Field `B731` writer - B731
pub type B731_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B732` reader - B732
pub type B732_R = crate::BitReader;
///Field `B732` writer - B732
pub type B732_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B733` reader - B733
pub type B733_R = crate::BitReader;
///Field `B733` writer - B733
pub type B733_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B734` reader - B734
pub type B734_R = crate::BitReader;
///Field `B734` writer - B734
pub type B734_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B735` reader - B735
pub type B735_R = crate::BitReader;
///Field `B735` writer - B735
pub type B735_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - B704
    #[inline(always)]
    pub fn b704(&self) -> B704_R {
        B704_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - B705
    #[inline(always)]
    pub fn b705(&self) -> B705_R {
        B705_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - B706
    #[inline(always)]
    pub fn b706(&self) -> B706_R {
        B706_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - B707
    #[inline(always)]
    pub fn b707(&self) -> B707_R {
        B707_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - B708
    #[inline(always)]
    pub fn b708(&self) -> B708_R {
        B708_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - B709
    #[inline(always)]
    pub fn b709(&self) -> B709_R {
        B709_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - B710
    #[inline(always)]
    pub fn b710(&self) -> B710_R {
        B710_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - B711
    #[inline(always)]
    pub fn b711(&self) -> B711_R {
        B711_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - B712
    #[inline(always)]
    pub fn b712(&self) -> B712_R {
        B712_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - B713
    #[inline(always)]
    pub fn b713(&self) -> B713_R {
        B713_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - B714
    #[inline(always)]
    pub fn b714(&self) -> B714_R {
        B714_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - B715
    #[inline(always)]
    pub fn b715(&self) -> B715_R {
        B715_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - B716
    #[inline(always)]
    pub fn b716(&self) -> B716_R {
        B716_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - B717
    #[inline(always)]
    pub fn b717(&self) -> B717_R {
        B717_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - B718
    #[inline(always)]
    pub fn b718(&self) -> B718_R {
        B718_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - B719
    #[inline(always)]
    pub fn b719(&self) -> B719_R {
        B719_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - B720
    #[inline(always)]
    pub fn b720(&self) -> B720_R {
        B720_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - B721
    #[inline(always)]
    pub fn b721(&self) -> B721_R {
        B721_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - B722
    #[inline(always)]
    pub fn b722(&self) -> B722_R {
        B722_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - B723
    #[inline(always)]
    pub fn b723(&self) -> B723_R {
        B723_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - B724
    #[inline(always)]
    pub fn b724(&self) -> B724_R {
        B724_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - B725
    #[inline(always)]
    pub fn b725(&self) -> B725_R {
        B725_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - B726
    #[inline(always)]
    pub fn b726(&self) -> B726_R {
        B726_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - B727
    #[inline(always)]
    pub fn b727(&self) -> B727_R {
        B727_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - B728
    #[inline(always)]
    pub fn b728(&self) -> B728_R {
        B728_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - B729
    #[inline(always)]
    pub fn b729(&self) -> B729_R {
        B729_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - B730
    #[inline(always)]
    pub fn b730(&self) -> B730_R {
        B730_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - B731
    #[inline(always)]
    pub fn b731(&self) -> B731_R {
        B731_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - B732
    #[inline(always)]
    pub fn b732(&self) -> B732_R {
        B732_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - B733
    #[inline(always)]
    pub fn b733(&self) -> B733_R {
        B733_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - B734
    #[inline(always)]
    pub fn b734(&self) -> B734_R {
        B734_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - B735
    #[inline(always)]
    pub fn b735(&self) -> B735_R {
        B735_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("VCTR22")
            .field("b704", &self.b704())
            .field("b705", &self.b705())
            .field("b706", &self.b706())
            .field("b707", &self.b707())
            .field("b708", &self.b708())
            .field("b709", &self.b709())
            .field("b710", &self.b710())
            .field("b711", &self.b711())
            .field("b712", &self.b712())
            .field("b713", &self.b713())
            .field("b714", &self.b714())
            .field("b715", &self.b715())
            .field("b716", &self.b716())
            .field("b717", &self.b717())
            .field("b718", &self.b718())
            .field("b719", &self.b719())
            .field("b720", &self.b720())
            .field("b721", &self.b721())
            .field("b722", &self.b722())
            .field("b723", &self.b723())
            .field("b724", &self.b724())
            .field("b725", &self.b725())
            .field("b726", &self.b726())
            .field("b727", &self.b727())
            .field("b728", &self.b728())
            .field("b729", &self.b729())
            .field("b730", &self.b730())
            .field("b731", &self.b731())
            .field("b732", &self.b732())
            .field("b733", &self.b733())
            .field("b734", &self.b734())
            .field("b735", &self.b735())
            .finish()
    }
}
impl W {
    ///Bit 0 - B704
    #[inline(always)]
    pub fn b704(&mut self) -> B704_W<VCTR22rs> {
        B704_W::new(self, 0)
    }
    ///Bit 1 - B705
    #[inline(always)]
    pub fn b705(&mut self) -> B705_W<VCTR22rs> {
        B705_W::new(self, 1)
    }
    ///Bit 2 - B706
    #[inline(always)]
    pub fn b706(&mut self) -> B706_W<VCTR22rs> {
        B706_W::new(self, 2)
    }
    ///Bit 3 - B707
    #[inline(always)]
    pub fn b707(&mut self) -> B707_W<VCTR22rs> {
        B707_W::new(self, 3)
    }
    ///Bit 4 - B708
    #[inline(always)]
    pub fn b708(&mut self) -> B708_W<VCTR22rs> {
        B708_W::new(self, 4)
    }
    ///Bit 5 - B709
    #[inline(always)]
    pub fn b709(&mut self) -> B709_W<VCTR22rs> {
        B709_W::new(self, 5)
    }
    ///Bit 6 - B710
    #[inline(always)]
    pub fn b710(&mut self) -> B710_W<VCTR22rs> {
        B710_W::new(self, 6)
    }
    ///Bit 7 - B711
    #[inline(always)]
    pub fn b711(&mut self) -> B711_W<VCTR22rs> {
        B711_W::new(self, 7)
    }
    ///Bit 8 - B712
    #[inline(always)]
    pub fn b712(&mut self) -> B712_W<VCTR22rs> {
        B712_W::new(self, 8)
    }
    ///Bit 9 - B713
    #[inline(always)]
    pub fn b713(&mut self) -> B713_W<VCTR22rs> {
        B713_W::new(self, 9)
    }
    ///Bit 10 - B714
    #[inline(always)]
    pub fn b714(&mut self) -> B714_W<VCTR22rs> {
        B714_W::new(self, 10)
    }
    ///Bit 11 - B715
    #[inline(always)]
    pub fn b715(&mut self) -> B715_W<VCTR22rs> {
        B715_W::new(self, 11)
    }
    ///Bit 12 - B716
    #[inline(always)]
    pub fn b716(&mut self) -> B716_W<VCTR22rs> {
        B716_W::new(self, 12)
    }
    ///Bit 13 - B717
    #[inline(always)]
    pub fn b717(&mut self) -> B717_W<VCTR22rs> {
        B717_W::new(self, 13)
    }
    ///Bit 14 - B718
    #[inline(always)]
    pub fn b718(&mut self) -> B718_W<VCTR22rs> {
        B718_W::new(self, 14)
    }
    ///Bit 15 - B719
    #[inline(always)]
    pub fn b719(&mut self) -> B719_W<VCTR22rs> {
        B719_W::new(self, 15)
    }
    ///Bit 16 - B720
    #[inline(always)]
    pub fn b720(&mut self) -> B720_W<VCTR22rs> {
        B720_W::new(self, 16)
    }
    ///Bit 17 - B721
    #[inline(always)]
    pub fn b721(&mut self) -> B721_W<VCTR22rs> {
        B721_W::new(self, 17)
    }
    ///Bit 18 - B722
    #[inline(always)]
    pub fn b722(&mut self) -> B722_W<VCTR22rs> {
        B722_W::new(self, 18)
    }
    ///Bit 19 - B723
    #[inline(always)]
    pub fn b723(&mut self) -> B723_W<VCTR22rs> {
        B723_W::new(self, 19)
    }
    ///Bit 20 - B724
    #[inline(always)]
    pub fn b724(&mut self) -> B724_W<VCTR22rs> {
        B724_W::new(self, 20)
    }
    ///Bit 21 - B725
    #[inline(always)]
    pub fn b725(&mut self) -> B725_W<VCTR22rs> {
        B725_W::new(self, 21)
    }
    ///Bit 22 - B726
    #[inline(always)]
    pub fn b726(&mut self) -> B726_W<VCTR22rs> {
        B726_W::new(self, 22)
    }
    ///Bit 23 - B727
    #[inline(always)]
    pub fn b727(&mut self) -> B727_W<VCTR22rs> {
        B727_W::new(self, 23)
    }
    ///Bit 24 - B728
    #[inline(always)]
    pub fn b728(&mut self) -> B728_W<VCTR22rs> {
        B728_W::new(self, 24)
    }
    ///Bit 25 - B729
    #[inline(always)]
    pub fn b729(&mut self) -> B729_W<VCTR22rs> {
        B729_W::new(self, 25)
    }
    ///Bit 26 - B730
    #[inline(always)]
    pub fn b730(&mut self) -> B730_W<VCTR22rs> {
        B730_W::new(self, 26)
    }
    ///Bit 27 - B731
    #[inline(always)]
    pub fn b731(&mut self) -> B731_W<VCTR22rs> {
        B731_W::new(self, 27)
    }
    ///Bit 28 - B732
    #[inline(always)]
    pub fn b732(&mut self) -> B732_W<VCTR22rs> {
        B732_W::new(self, 28)
    }
    ///Bit 29 - B733
    #[inline(always)]
    pub fn b733(&mut self) -> B733_W<VCTR22rs> {
        B733_W::new(self, 29)
    }
    ///Bit 30 - B734
    #[inline(always)]
    pub fn b734(&mut self) -> B734_W<VCTR22rs> {
        B734_W::new(self, 30)
    }
    ///Bit 31 - B735
    #[inline(always)]
    pub fn b735(&mut self) -> B735_W<VCTR22rs> {
        B735_W::new(self, 31)
    }
}
/**MPCBBx vector register

You can [`read`](crate::Reg::read) this register and get [`vctr22::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`vctr22::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L552.html#GTZC_MPCBB1:VCTR22)*/
pub struct VCTR22rs;
impl crate::RegisterSpec for VCTR22rs {
    type Ux = u32;
}
///`read()` method returns [`vctr22::R`](R) reader structure
impl crate::Readable for VCTR22rs {}
///`write(|w| ..)` method takes [`vctr22::W`](W) writer structure
impl crate::Writable for VCTR22rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets VCTR22 to value 0xffff_ffff
impl crate::Resettable for VCTR22rs {
    const RESET_VALUE: u32 = 0xffff_ffff;
}
