{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703164850949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703164850954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 15:20:50 2023 " "Processing started: Thu Dec 21 15:20:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703164850954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703164850954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase3 -c Phase3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase3 -c Phase3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703164850954 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703164851566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703164851566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topwimax_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topwimax_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopWiMax_3-TopWiMax_RTL " "Found design unit 1: TopWiMax_3-TopWiMax_RTL" {  } { { "TopWiMax_3.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703164859515 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopWiMax_3 " "Found entity 1: TopWiMax_3" {  } { { "TopWiMax_3.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703164859515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703164859515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file test_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Test_Pack " "Found design unit 1: Test_Pack" {  } { { "Test_Pack.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/Test_Pack.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703164859517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Test_Pack-body " "Found design unit 2: Test_Pack-body" {  } { { "Test_Pack.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/Test_Pack.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703164859517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703164859517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topwimax_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topwimax_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopWiMax_wrapper-TopWiMax_wrapper_RTL " "Found design unit 1: TopWiMax_wrapper-TopWiMax_wrapper_RTL" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703164859520 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopWiMax_wrapper " "Found entity 1: TopWiMax_wrapper" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703164859520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703164859520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rams/inter_ram_2port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rams/inter_ram_2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTER_RAM_2PORT-SYN " "Found design unit 1: INTER_RAM_2PORT-SYN" {  } { { "RAMs/INTER_RAM_2port.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/RAMs/INTER_RAM_2port.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703164859523 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTER_RAM_2PORT " "Found entity 1: INTER_RAM_2PORT" {  } { { "RAMs/INTER_RAM_2port.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/RAMs/INTER_RAM_2port.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703164859523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703164859523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rams/fec_ram_2ports.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rams/fec_ram_2ports.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FEC_RAM_2PORTS-SYN " "Found design unit 1: FEC_RAM_2PORTS-SYN" {  } { { "RAMs/FEC_RAM_2PORTS.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/RAMs/FEC_RAM_2PORTS.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703164859525 ""} { "Info" "ISGN_ENTITY_NAME" "1 FEC_RAM_2PORTS " "Found entity 1: FEC_RAM_2PORTS" {  } { { "RAMs/FEC_RAM_2PORTS.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/RAMs/FEC_RAM_2PORTS.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703164859525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703164859525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_main/pll_main_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_main/pll_main_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_main_0002 " "Found entity 1: PLL_main_0002" {  } { { "PLL_main/PLL_main_0002.v" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/PLL_main/PLL_main_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703164859527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703164859527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 randi-randi_rtl " "Found design unit 1: randi-randi_rtl" {  } { { "randi.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/randi.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703164859529 ""} { "Info" "ISGN_ENTITY_NAME" "1 randi " "Found entity 1: randi" {  } { { "randi.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/randi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703164859529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703164859529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_main-rtl " "Found design unit 1: PLL_main-rtl" {  } { { "PLL_main.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703164859531 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_main " "Found entity 1: PLL_main" {  } { { "PLL_main.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703164859531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703164859531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MODU-MODU_rtl " "Found design unit 1: MODU-MODU_rtl" {  } { { "MODU.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/MODU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703164859533 ""} { "Info" "ISGN_ENTITY_NAME" "1 MODU " "Found entity 1: MODU" {  } { { "MODU.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/MODU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703164859533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703164859533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTER-INTER_RTL " "Found design unit 1: INTER-INTER_RTL" {  } { { "INTER.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/INTER.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703164859535 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTER " "Found entity 1: INTER" {  } { { "INTER.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/INTER.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703164859535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703164859535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FEC-FEC_rtl " "Found design unit 1: FEC-FEC_rtl" {  } { { "FEC.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703164859538 ""} { "Info" "ISGN_ENTITY_NAME" "1 FEC " "Found entity 1: FEC" {  } { { "FEC.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703164859538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703164859538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopWiMax_wrapper " "Elaborating entity \"TopWiMax_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703164859748 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RANDI_VECTOR_INPUT TopWiMax_wrapper.vhd(68) " "VHDL Signal Declaration warning at TopWiMax_wrapper.vhd(68): used explicit default value for signal \"RANDI_VECTOR_INPUT\" because signal was never assigned a value" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1703164859750 "|TopWiMax_wrapper"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RANDI_VECTOR_OUTPUT TopWiMax_wrapper.vhd(69) " "VHDL Signal Declaration warning at TopWiMax_wrapper.vhd(69): used explicit default value for signal \"RANDI_VECTOR_OUTPUT\" because signal was never assigned a value" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1703164859750 "|TopWiMax_wrapper"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FEC_VECTOR_OUTPUT TopWiMax_wrapper.vhd(70) " "VHDL Signal Declaration warning at TopWiMax_wrapper.vhd(70): used explicit default value for signal \"FEC_VECTOR_OUTPUT\" because signal was never assigned a value" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1703164859750 "|TopWiMax_wrapper"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "INTER_VECTOR_OUTPUT TopWiMax_wrapper.vhd(71) " "VHDL Signal Declaration warning at TopWiMax_wrapper.vhd(71): used explicit default value for signal \"INTER_VECTOR_OUTPUT\" because signal was never assigned a value" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 71 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1703164859750 "|TopWiMax_wrapper"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MODU_VECTOR_OUTPUT_Q TopWiMax_wrapper.vhd(73) " "VHDL Signal Declaration warning at TopWiMax_wrapper.vhd(73): used explicit default value for signal \"MODU_VECTOR_OUTPUT_Q\" because signal was never assigned a value" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1703164859750 "|TopWiMax_wrapper"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MODU_VECTOR_OUTPUT_I TopWiMax_wrapper.vhd(74) " "VHDL Signal Declaration warning at TopWiMax_wrapper.vhd(74): used explicit default value for signal \"MODU_VECTOR_OUTPUT_I\" because signal was never assigned a value" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1703164859750 "|TopWiMax_wrapper"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TopWiMax_input_valid TopWiMax_wrapper.vhd(87) " "Verilog HDL or VHDL warning at TopWiMax_wrapper.vhd(87): object \"TopWiMax_input_valid\" assigned a value but never read" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1703164859750 "|TopWiMax_wrapper"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RANDI_Output_valid_test_signal TopWiMax_wrapper.vhd(112) " "Verilog HDL or VHDL warning at TopWiMax_wrapper.vhd(112): object \"RANDI_Output_valid_test_signal\" assigned a value but never read" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1703164859750 "|TopWiMax_wrapper"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INTER_Vector_Output2 TopWiMax_wrapper.vhd(122) " "Verilog HDL or VHDL warning at TopWiMax_wrapper.vhd(122): object \"INTER_Vector_Output2\" assigned a value but never read" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1703164859751 "|TopWiMax_wrapper"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FEC_Vector_Output2 TopWiMax_wrapper.vhd(123) " "Verilog HDL or VHDL warning at TopWiMax_wrapper.vhd(123): object \"FEC_Vector_Output2\" assigned a value but never read" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1703164859751 "|TopWiMax_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_main PLL_main:pll1_wrap " "Elaborating entity \"PLL_main\" for hierarchy \"PLL_main:pll1_wrap\"" {  } { { "TopWiMax_wrapper.vhd" "pll1_wrap" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703164859789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_main_0002 PLL_main:pll1_wrap\|PLL_main_0002:pll_main_inst " "Elaborating entity \"PLL_main_0002\" for hierarchy \"PLL_main:pll1_wrap\|PLL_main_0002:pll_main_inst\"" {  } { { "PLL_main.vhd" "pll_main_inst" { Text "D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703164859790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_main:pll1_wrap\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_main:pll1_wrap\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_main/PLL_main_0002.v" "altera_pll_i" { Text "D:/AUC/ASIC/Project/Phase3_Submission/PLL_main/PLL_main_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703164859823 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1703164859826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_main:pll1_wrap\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_main:pll1_wrap\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_main/PLL_main_0002.v" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/PLL_main/PLL_main_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703164859826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_main:pll1_wrap\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_main:pll1_wrap\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859826 ""}  } { { "PLL_main/PLL_main_0002.v" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/PLL_main/PLL_main_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703164859826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TopWiMax_3 TopWiMax_3:twimax_wrap " "Elaborating entity \"TopWiMax_3\" for hierarchy \"TopWiMax_3:twimax_wrap\"" {  } { { "TopWiMax_wrapper.vhd" "twimax_wrap" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703164859829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randi TopWiMax_3:twimax_wrap\|randi:RANDI1 " "Elaborating entity \"randi\" for hierarchy \"TopWiMax_3:twimax_wrap\|randi:RANDI1\"" {  } { { "TopWiMax_3.vhd" "RANDI1" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_3.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703164859830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FEC TopWiMax_3:twimax_wrap\|FEC:fec1 " "Elaborating entity \"FEC\" for hierarchy \"TopWiMax_3:twimax_wrap\|FEC:fec1\"" {  } { { "TopWiMax_3.vhd" "fec1" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_3.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703164859831 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_b FEC.vhd(67) " "VHDL Signal Declaration warning at FEC.vhd(67): used implicit default value for signal \"data_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FEC.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1703164859833 "|TopWiMax_wrapper|TopWiMax_3:twimax_wrap|FEC:fec1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wren_b FEC.vhd(69) " "VHDL Signal Declaration warning at FEC.vhd(69): used explicit default value for signal \"wren_b\" because signal was never assigned a value" {  } { { "FEC.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1703164859833 "|TopWiMax_wrapper|TopWiMax_3:twimax_wrap|FEC:fec1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_a FEC.vhd(70) " "Verilog HDL or VHDL warning at FEC.vhd(70): object \"q_a\" assigned a value but never read" {  } { { "FEC.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1703164859833 "|TopWiMax_wrapper|TopWiMax_3:twimax_wrap|FEC:fec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FEC_RAM_2PORTS TopWiMax_3:twimax_wrap\|FEC:fec1\|FEC_RAM_2PORTS:ram1 " "Elaborating entity \"FEC_RAM_2PORTS\" for hierarchy \"TopWiMax_3:twimax_wrap\|FEC:fec1\|FEC_RAM_2PORTS:ram1\"" {  } { { "FEC.vhd" "ram1" { Text "D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703164859834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TopWiMax_3:twimax_wrap\|FEC:fec1\|FEC_RAM_2PORTS:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TopWiMax_3:twimax_wrap\|FEC:fec1\|FEC_RAM_2PORTS:ram1\|altsyncram:altsyncram_component\"" {  } { { "RAMs/FEC_RAM_2PORTS.vhd" "altsyncram_component" { Text "D:/AUC/ASIC/Project/Phase3_Submission/RAMs/FEC_RAM_2PORTS.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703164859885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TopWiMax_3:twimax_wrap\|FEC:fec1\|FEC_RAM_2PORTS:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TopWiMax_3:twimax_wrap\|FEC:fec1\|FEC_RAM_2PORTS:ram1\|altsyncram:altsyncram_component\"" {  } { { "RAMs/FEC_RAM_2PORTS.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/RAMs/FEC_RAM_2PORTS.vhd" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703164859905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TopWiMax_3:twimax_wrap\|FEC:fec1\|FEC_RAM_2PORTS:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"TopWiMax_3:twimax_wrap\|FEC:fec1\|FEC_RAM_2PORTS:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 192 " "Parameter \"numwords_a\" = \"192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 192 " "Parameter \"numwords_b\" = \"192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859905 ""}  } { { "RAMs/FEC_RAM_2PORTS.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/RAMs/FEC_RAM_2PORTS.vhd" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703164859905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1014.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1014.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1014 " "Found entity 1: altsyncram_1014" {  } { { "db/altsyncram_1014.tdf" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/db/altsyncram_1014.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703164859945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703164859945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1014 TopWiMax_3:twimax_wrap\|FEC:fec1\|FEC_RAM_2PORTS:ram1\|altsyncram:altsyncram_component\|altsyncram_1014:auto_generated " "Elaborating entity \"altsyncram_1014\" for hierarchy \"TopWiMax_3:twimax_wrap\|FEC:fec1\|FEC_RAM_2PORTS:ram1\|altsyncram:altsyncram_component\|altsyncram_1014:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703164859945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTER TopWiMax_3:twimax_wrap\|INTER:inter1 " "Elaborating entity \"INTER\" for hierarchy \"TopWiMax_3:twimax_wrap\|INTER:inter1\"" {  } { { "TopWiMax_3.vhd" "inter1" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_3.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703164859950 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INTER_Input_data_buffer INTER.vhd(27) " "Verilog HDL or VHDL warning at INTER.vhd(27): object \"INTER_Input_data_buffer\" assigned a value but never read" {  } { { "INTER.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/INTER.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1703164859952 "|TopWiMax_wrapper|TopWiMax_3:twimax_wrap|INTER:inter1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_b INTER.vhd(62) " "VHDL Signal Declaration warning at INTER.vhd(62): used implicit default value for signal \"data_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "INTER.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/INTER.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1703164859952 "|TopWiMax_wrapper|TopWiMax_3:twimax_wrap|INTER:inter1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wren_b INTER.vhd(64) " "VHDL Signal Declaration warning at INTER.vhd(64): used explicit default value for signal \"wren_b\" because signal was never assigned a value" {  } { { "INTER.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/INTER.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1703164859952 "|TopWiMax_wrapper|TopWiMax_3:twimax_wrap|INTER:inter1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_a INTER.vhd(65) " "Verilog HDL or VHDL warning at INTER.vhd(65): object \"q_a\" assigned a value but never read" {  } { { "INTER.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/INTER.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1703164859952 "|TopWiMax_wrapper|TopWiMax_3:twimax_wrap|INTER:inter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTER_RAM_2PORT TopWiMax_3:twimax_wrap\|INTER:inter1\|INTER_RAM_2PORT:ram2 " "Elaborating entity \"INTER_RAM_2PORT\" for hierarchy \"TopWiMax_3:twimax_wrap\|INTER:inter1\|INTER_RAM_2PORT:ram2\"" {  } { { "INTER.vhd" "ram2" { Text "D:/AUC/ASIC/Project/Phase3_Submission/INTER.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703164859952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TopWiMax_3:twimax_wrap\|INTER:inter1\|INTER_RAM_2PORT:ram2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TopWiMax_3:twimax_wrap\|INTER:inter1\|INTER_RAM_2PORT:ram2\|altsyncram:altsyncram_component\"" {  } { { "RAMs/INTER_RAM_2port.vhd" "altsyncram_component" { Text "D:/AUC/ASIC/Project/Phase3_Submission/RAMs/INTER_RAM_2port.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703164859962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TopWiMax_3:twimax_wrap\|INTER:inter1\|INTER_RAM_2PORT:ram2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TopWiMax_3:twimax_wrap\|INTER:inter1\|INTER_RAM_2PORT:ram2\|altsyncram:altsyncram_component\"" {  } { { "RAMs/INTER_RAM_2port.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/RAMs/INTER_RAM_2port.vhd" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703164859983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TopWiMax_3:twimax_wrap\|INTER:inter1\|INTER_RAM_2PORT:ram2\|altsyncram:altsyncram_component " "Instantiated megafunction \"TopWiMax_3:twimax_wrap\|INTER:inter1\|INTER_RAM_2PORT:ram2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 384 " "Parameter \"numwords_a\" = \"384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 384 " "Parameter \"numwords_b\" = \"384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703164859983 ""}  } { { "RAMs/INTER_RAM_2port.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/RAMs/INTER_RAM_2port.vhd" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703164859983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9014.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9014.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9014 " "Found entity 1: altsyncram_9014" {  } { { "db/altsyncram_9014.tdf" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/db/altsyncram_9014.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703164860031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703164860031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9014 TopWiMax_3:twimax_wrap\|INTER:inter1\|INTER_RAM_2PORT:ram2\|altsyncram:altsyncram_component\|altsyncram_9014:auto_generated " "Elaborating entity \"altsyncram_9014\" for hierarchy \"TopWiMax_3:twimax_wrap\|INTER:inter1\|INTER_RAM_2PORT:ram2\|altsyncram:altsyncram_component\|altsyncram_9014:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703164860031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODU TopWiMax_3:twimax_wrap\|MODU:modu1 " "Elaborating entity \"MODU\" for hierarchy \"TopWiMax_3:twimax_wrap\|MODU:modu1\"" {  } { { "TopWiMax_3.vhd" "modu1" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_3.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703164860035 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1703164861143 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "RANDI_Counter2\[6\] High " "Register RANDI_Counter2\[6\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "RANDI_Counter2\[31\] Low " "Register RANDI_Counter2\[31\] will power up to Low" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "RANDI_Counter2\[4\] High " "Register RANDI_Counter2\[4\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "RANDI_Counter2\[2\] High " "Register RANDI_Counter2\[2\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "RANDI_Counter2\[3\] High " "Register RANDI_Counter2\[3\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "RANDI_Counter2\[1\] High " "Register RANDI_Counter2\[1\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "RANDI_Counter2\[0\] High " "Register RANDI_Counter2\[0\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "FEC_Counter\[31\] Low " "Register FEC_Counter\[31\] will power up to Low" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "FEC_Counter\[7\] High " "Register FEC_Counter\[7\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "FEC_Counter\[0\] High " "Register FEC_Counter\[0\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "FEC_Counter\[1\] High " "Register FEC_Counter\[1\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "FEC_Counter\[2\] High " "Register FEC_Counter\[2\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "FEC_Counter\[3\] High " "Register FEC_Counter\[3\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "FEC_Counter\[4\] High " "Register FEC_Counter\[4\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "FEC_Counter\[5\] High " "Register FEC_Counter\[5\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "INTER_Counter\[31\] Low " "Register INTER_Counter\[31\] will power up to Low" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 236 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "INTER_Counter\[7\] High " "Register INTER_Counter\[7\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 236 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "INTER_Counter\[0\] High " "Register INTER_Counter\[0\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 236 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "INTER_Counter\[1\] High " "Register INTER_Counter\[1\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 236 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "INTER_Counter\[2\] High " "Register INTER_Counter\[2\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 236 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "INTER_Counter\[3\] High " "Register INTER_Counter\[3\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 236 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "INTER_Counter\[4\] High " "Register INTER_Counter\[4\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 236 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "INTER_Counter\[5\] High " "Register INTER_Counter\[5\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 236 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MODU_Counter\[3\] High " "Register MODU_Counter\[3\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 261 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MODU_Counter\[5\] High " "Register MODU_Counter\[5\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 261 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MODU_Counter\[4\] High " "Register MODU_Counter\[4\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 261 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MODU_Counter\[0\] High " "Register MODU_Counter\[0\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 261 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MODU_Counter\[1\] High " "Register MODU_Counter\[1\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 261 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MODU_Counter\[2\] High " "Register MODU_Counter\[2\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 261 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MODU_Counter\[7\] High " "Register MODU_Counter\[7\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 261 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MODU_Counter\[31\] Low " "Register MODU_Counter\[31\] will power up to Low" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 261 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "RANDI_Counter\[6\] High " "Register RANDI_Counter\[6\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 171 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "RANDI_Counter\[31\] Low " "Register RANDI_Counter\[31\] will power up to Low" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 171 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "RANDI_Counter\[4\] High " "Register RANDI_Counter\[4\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 171 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "RANDI_Counter\[3\] High " "Register RANDI_Counter\[3\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 171 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "RANDI_Counter\[0\] High " "Register RANDI_Counter\[0\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 171 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "RANDI_Counter\[2\] High " "Register RANDI_Counter\[2\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 171 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "RANDI_Counter\[1\] High " "Register RANDI_Counter\[1\] will power up to High" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 171 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TopWiMax_3:twimax_wrap\|randi:RANDI1\|counter_reset_seed\[31\] Low " "Register TopWiMax_3:twimax_wrap\|randi:RANDI1\|counter_reset_seed\[31\] will power up to Low" {  } { { "randi.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/randi.vhd" 49 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TopWiMax_3:twimax_wrap\|FEC:fec1\|counter_buffer_input\[31\] Low " "Register TopWiMax_3:twimax_wrap\|FEC:fec1\|counter_buffer_input\[31\] will power up to Low" {  } { { "FEC.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd" 111 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TopWiMax_3:twimax_wrap\|FEC:fec1\|counter_shift_and_output\[31\] Low " "Register TopWiMax_3:twimax_wrap\|FEC:fec1\|counter_shift_and_output\[31\] will power up to Low" {  } { { "FEC.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd" 111 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TopWiMax_3:twimax_wrap\|INTER:inter1\|counter_out\[31\] Low " "Register TopWiMax_3:twimax_wrap\|INTER:inter1\|counter_out\[31\] will power up to Low" {  } { { "INTER.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/INTER.vhd" 100 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703164861256 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1703164861256 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "6 0 2 0 0 " "Adding 6 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703164861929 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703164861929 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "681 " "Implemented 681 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703164862323 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703164862323 ""} { "Info" "ICUT_CUT_TM_LCELLS" "669 " "Implemented 669 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703164862323 ""} { "Info" "ICUT_CUT_TM_RAMS" "2 " "Implemented 2 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1703164862323 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1703164862323 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703164862323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703164862341 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 15:21:02 2023 " "Processing ended: Thu Dec 21 15:21:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703164862341 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703164862341 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703164862341 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703164862341 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1703164863498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703164863504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 15:21:03 2023 " "Processing started: Thu Dec 21 15:21:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703164863504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1703164863504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Phase3 -c Phase3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Phase3 -c Phase3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1703164863504 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1703164863657 ""}
{ "Info" "0" "" "Project  = Phase3" {  } {  } 0 0 "Project  = Phase3" 0 0 "Fitter" 0 0 1703164863658 ""}
{ "Info" "0" "" "Revision = Phase3" {  } {  } 0 0 "Revision = Phase3" 0 0 "Fitter" 0 0 1703164863658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1703164863773 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1703164863773 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Phase3 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Phase3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1703164863785 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703164863822 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703164863822 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1703164864126 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1703164864148 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1703164864446 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1703164864457 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1703164867791 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL_main:pll1_wrap\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 231 global CLKCTRL_G2 " "PLL_main:pll1_wrap\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 231 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1703164867856 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL_main:pll1_wrap\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 127 global CLKCTRL_G6 " "PLL_main:pll1_wrap\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 127 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1703164867856 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1703164867856 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset~inputCLKENA0 169 global CLKCTRL_G5 " "reset~inputCLKENA0 with 169 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1703164867856 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1703164867856 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1703164867856 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver reset~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver reset~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad reset PIN_U13 " "Refclk input I/O pad reset is placed onto PIN_U13" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1703164867856 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1703164867856 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1703164867856 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703164867856 ""}
{ "Info" "ISTA_SDC_FOUND" "constraint.sdc " "Reading SDC File: 'constraint.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1703164868713 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraint.sdc 65 clk_50mhz clock " "Ignored filter at constraint.sdc(65): clk_50mhz could not be matched with a clock" {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1703164868716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 65 Argument -rise_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(65): Argument -rise_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50mhz\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{clk_50mhz\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.100  " {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703164868716 ""}  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703164868716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 65 Argument -rise_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(65): Argument -rise_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements" {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703164868716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 66 Argument -rise_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(66): Argument -rise_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50mhz\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{clk_50mhz\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.060  " {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703164868716 ""}  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703164868716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 66 Argument -rise_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(66): Argument -rise_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements" {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703164868716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 67 Argument -rise_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(67): Argument -rise_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50mhz\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{clk_50mhz\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.100  " {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703164868716 ""}  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703164868716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 67 Argument -fall_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(67): Argument -fall_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements" {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703164868716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 68 Argument -rise_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(68): Argument -rise_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50mhz\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{clk_50mhz\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.060  " {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703164868717 ""}  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703164868717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 68 Argument -fall_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(68): Argument -fall_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements" {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703164868717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 69 Argument -fall_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(69): Argument -fall_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50mhz\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{clk_50mhz\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.100  " {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703164868717 ""}  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703164868717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 69 Argument -rise_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(69): Argument -rise_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements" {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703164868717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 70 Argument -fall_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(70): Argument -fall_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50mhz\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{clk_50mhz\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.060  " {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703164868717 ""}  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703164868717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 70 Argument -rise_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(70): Argument -rise_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements" {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703164868717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 71 Argument -fall_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(71): Argument -fall_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50mhz\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{clk_50mhz\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.100  " {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703164868717 ""}  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703164868717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 71 Argument -fall_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(71): Argument -fall_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements" {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703164868717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 72 Argument -fall_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(72): Argument -fall_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50mhz\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{clk_50mhz\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.060  " {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703164868717 ""}  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703164868717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 72 Argument -fall_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(72): Argument -fall_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements" {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1703164868718 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703164868722 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703164868722 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703164868722 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703164868722 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1703164868722 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1703164868725 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1703164868725 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1703164868727 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1703164868727 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLK_50Mhz_sig " "Virtual clock CLK_50Mhz_sig is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1703164868727 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk_100mhz_sig " "Virtual clock clk_100mhz_sig is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1703164868727 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1703164868727 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703164868727 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703164868727 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLK_50Mhz_sig " "  20.000 CLK_50Mhz_sig" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703164868727 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   CLK_50Mhzs " "  20.000   CLK_50Mhzs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703164868727 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 clk_100mhz_sig " "  10.000 clk_100mhz_sig" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703164868727 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1703164868727 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1703164868745 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703164868745 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703164868747 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1703164868748 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1703164868748 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1703164868749 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1703164868821 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1703164868822 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1703164868822 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703164868880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1703164870617 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1703164870756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703164876525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1703164883242 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1703164883607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703164883607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1703164884737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "D:/AUC/ASIC/Project/Phase3_Submission/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1703164886606 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1703164886606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1703164886862 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1703164886862 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1703164886862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703164886866 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.66 " "Total time spent on timing analysis during the Fitter is 0.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1703164888370 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703164888388 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703164888741 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703164888742 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703164889093 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703164890884 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/AUC/ASIC/Project/Phase3_Submission/output_files/Phase3.fit.smsg " "Generated suppressed messages file D:/AUC/ASIC/Project/Phase3_Submission/output_files/Phase3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1703164891131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 26 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6553 " "Peak virtual memory: 6553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703164891699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 15:21:31 2023 " "Processing ended: Thu Dec 21 15:21:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703164891699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703164891699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703164891699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1703164891699 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1703164892703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703164892709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 15:21:32 2023 " "Processing started: Thu Dec 21 15:21:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703164892709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1703164892709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Phase3 -c Phase3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Phase3 -c Phase3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1703164892709 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1703164893595 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1703164895895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703164896088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 15:21:36 2023 " "Processing ended: Thu Dec 21 15:21:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703164896088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703164896088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703164896088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1703164896088 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1703164897011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703164897016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 15:21:36 2023 " "Processing started: Thu Dec 21 15:21:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703164897016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1703164897016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off Phase3 -c Phase3 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off Phase3 -c Phase3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1703164897016 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1703164897774 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1703164897776 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1703164897776 ""}
{ "Info" "ISTA_SDC_FOUND" "constraint.sdc " "Reading SDC File: 'constraint.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1703164898909 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraint.sdc 65 clk_50mhz clock " "Ignored filter at constraint.sdc(65): clk_50mhz could not be matched with a clock" {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1703164898911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 65 Argument -rise_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(65): Argument -rise_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50mhz\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{clk_50mhz\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.100  " {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703164898912 ""}  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1703164898912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 65 Argument -rise_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(65): Argument -rise_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements" {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1703164898912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 66 Argument -rise_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(66): Argument -rise_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50mhz\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{clk_50mhz\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.060  " {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703164898912 ""}  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1703164898912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 66 Argument -rise_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(66): Argument -rise_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements" {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1703164898912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 67 Argument -rise_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(67): Argument -rise_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50mhz\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{clk_50mhz\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.100  " {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703164898913 ""}  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1703164898913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 67 Argument -fall_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(67): Argument -fall_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements" {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1703164898913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 68 Argument -rise_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(68): Argument -rise_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50mhz\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{clk_50mhz\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.060  " {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703164898913 ""}  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1703164898913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 68 Argument -fall_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(68): Argument -fall_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements" {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1703164898913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 69 Argument -fall_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(69): Argument -fall_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50mhz\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{clk_50mhz\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.100  " {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703164898913 ""}  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1703164898913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 69 Argument -rise_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(69): Argument -rise_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements" {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1703164898913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 70 Argument -fall_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(70): Argument -fall_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50mhz\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{clk_50mhz\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.060  " {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703164898914 ""}  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1703164898914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 70 Argument -rise_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(70): Argument -rise_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements" {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1703164898914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 71 Argument -fall_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(71): Argument -fall_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50mhz\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{clk_50mhz\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.100  " {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703164898914 ""}  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1703164898914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 71 Argument -fall_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(71): Argument -fall_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements" {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1703164898914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 72 Argument -fall_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(72): Argument -fall_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50mhz\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{clk_50mhz\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.060  " {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703164898914 ""}  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1703164898914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 72 Argument -fall_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(72): Argument -fall_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements" {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1703164898914 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703164898919 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703164898919 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703164898919 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703164898919 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Power Analyzer" 0 -1 1703164898919 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Power Analyzer" 0 -1 1703164898923 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Power Analyzer" 0 -1 1703164898923 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1703164898923 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1703164898923 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLK_50Mhz_sig " "Virtual clock CLK_50Mhz_sig is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Power Analyzer" 0 -1 1703164898923 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk_100mhz_sig " "Virtual clock clk_100mhz_sig is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Power Analyzer" 0 -1 1703164898923 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1703164898933 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1703164898934 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1703164898977 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1703164899177 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1703164899447 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1703164899877 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "5.614 millions of transitions / sec " "Average toggle rate for this design is 5.614 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1703164900474 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "205.93 mW " "Total thermal power estimate for the design is 205.93 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1703164900744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 23 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5214 " "Peak virtual memory: 5214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703164901026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 15:21:41 2023 " "Processing ended: Thu Dec 21 15:21:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703164901026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703164901026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703164901026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1703164901026 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1703164902186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703164902192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 15:21:41 2023 " "Processing started: Thu Dec 21 15:21:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703164902192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1703164902192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Phase3 -c Phase3 " "Command: quartus_sta Phase3 -c Phase3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1703164902192 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1703164902340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1703164903128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1703164903128 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703164903162 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703164903162 ""}
{ "Info" "ISTA_SDC_FOUND" "constraint.sdc " "Reading SDC File: 'constraint.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1703164903517 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraint.sdc 65 clk_50mhz clock " "Ignored filter at constraint.sdc(65): clk_50mhz could not be matched with a clock" {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1703164903519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 65 Argument -rise_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(65): Argument -rise_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50mhz\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{clk_50mhz\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.100  " {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703164903520 ""}  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703164903520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 65 Argument -rise_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(65): Argument -rise_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements" {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703164903520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 66 Argument -rise_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(66): Argument -rise_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50mhz\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{clk_50mhz\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.060  " {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703164903521 ""}  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703164903521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 66 Argument -rise_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(66): Argument -rise_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements" {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703164903521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 67 Argument -rise_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(67): Argument -rise_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50mhz\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{clk_50mhz\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.100  " {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703164903521 ""}  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703164903521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 67 Argument -fall_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(67): Argument -fall_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements" {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703164903521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 68 Argument -rise_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(68): Argument -rise_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50mhz\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{clk_50mhz\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.060  " {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703164903521 ""}  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703164903521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 68 Argument -fall_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(68): Argument -fall_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements" {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703164903521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 69 Argument -fall_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(69): Argument -fall_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50mhz\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{clk_50mhz\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.100  " {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703164903522 ""}  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703164903522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 69 Argument -rise_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(69): Argument -rise_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements" {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703164903522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 70 Argument -fall_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(70): Argument -fall_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50mhz\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{clk_50mhz\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.060  " {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703164903522 ""}  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703164903522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 70 Argument -rise_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(70): Argument -rise_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements" {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703164903522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 71 Argument -fall_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(71): Argument -fall_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50mhz\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{clk_50mhz\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.100  " {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703164903522 ""}  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703164903522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 71 Argument -fall_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(71): Argument -fall_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements" {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703164903522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 72 Argument -fall_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(72): Argument -fall_from with value \[get_clocks \{clk_50mhz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50mhz\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{clk_50mhz\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.060  " {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1703164903522 ""}  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703164903522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constraint.sdc 72 Argument -fall_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements " "Ignored set_clock_uncertainty at constraint.sdc(72): Argument -fall_to with value \[get_clocks \{clk_50mhz\}\] contains zero elements" {  } { { "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/constraint.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1703164903522 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703164903528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703164903528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703164903528 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703164903528 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1703164903528 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1703164903529 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703164903529 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1703164903530 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703164903530 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLK_50Mhz_sig " "Virtual clock CLK_50Mhz_sig is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1703164903530 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk_100mhz_sig " "Virtual clock clk_100mhz_sig is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1703164903530 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1703164903530 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1703164903536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.249 " "Worst-case setup slack is 11.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164903556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164903556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.249               0.000 CLK_50Mhzs  " "   11.249               0.000 CLK_50Mhzs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164903556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703164903556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.334 " "Worst-case hold slack is 0.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164903562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164903562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 CLK_50Mhzs  " "    0.334               0.000 CLK_50Mhzs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164903562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703164903562 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703164903564 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703164903566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.648 " "Worst-case minimum pulse width slack is 8.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164903568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164903568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.648               0.000 CLK_50Mhzs  " "    8.648               0.000 CLK_50Mhzs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164903568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703164903568 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1703164903582 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1703164903611 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1703164904770 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703164905168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703164905168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703164905168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703164905168 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1703164905168 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703164905169 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1703164905169 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703164905169 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLK_50Mhz_sig " "Virtual clock CLK_50Mhz_sig is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1703164905169 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk_100mhz_sig " "Virtual clock clk_100mhz_sig is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1703164905169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.314 " "Worst-case setup slack is 11.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164905179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164905179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.314               0.000 CLK_50Mhzs  " "   11.314               0.000 CLK_50Mhzs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164905179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703164905179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.319 " "Worst-case hold slack is 0.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164905184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164905184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 CLK_50Mhzs  " "    0.319               0.000 CLK_50Mhzs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164905184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703164905184 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703164905186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703164905188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.565 " "Worst-case minimum pulse width slack is 8.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164905190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164905190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.565               0.000 CLK_50Mhzs  " "    8.565               0.000 CLK_50Mhzs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164905190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703164905190 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1703164905201 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1703164905355 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1703164906398 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703164906530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703164906530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703164906530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703164906530 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1703164906530 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703164906531 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1703164906531 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703164906531 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLK_50Mhz_sig " "Virtual clock CLK_50Mhz_sig is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1703164906531 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk_100mhz_sig " "Virtual clock clk_100mhz_sig is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1703164906531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.244 " "Worst-case setup slack is 15.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164906535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164906535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.244               0.000 CLK_50Mhzs  " "   15.244               0.000 CLK_50Mhzs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164906535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703164906535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.156 " "Worst-case hold slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164906539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164906539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 CLK_50Mhzs  " "    0.156               0.000 CLK_50Mhzs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164906539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703164906539 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703164906540 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703164906542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.793 " "Worst-case minimum pulse width slack is 8.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164906544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164906544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.793               0.000 CLK_50Mhzs  " "    8.793               0.000 CLK_50Mhzs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164906544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703164906544 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1703164906555 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703164906720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703164906720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703164906720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703164906720 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1703164906720 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703164906720 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1_wrap\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1703164906720 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703164906720 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLK_50Mhz_sig " "Virtual clock CLK_50Mhz_sig is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1703164906720 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk_100mhz_sig " "Virtual clock clk_100mhz_sig is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1703164906720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.611 " "Worst-case setup slack is 15.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164906724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164906724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.611               0.000 CLK_50Mhzs  " "   15.611               0.000 CLK_50Mhzs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164906724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703164906724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164906729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164906729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 CLK_50Mhzs  " "    0.135               0.000 CLK_50Mhzs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164906729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703164906729 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703164906731 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703164906733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.783 " "Worst-case minimum pulse width slack is 8.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164906735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164906735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.783               0.000 CLK_50Mhzs  " "    8.783               0.000 CLK_50Mhzs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703164906735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703164906735 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1703164908263 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1703164908264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 34 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5157 " "Peak virtual memory: 5157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703164908310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 15:21:48 2023 " "Processing ended: Thu Dec 21 15:21:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703164908310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703164908310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703164908310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1703164908310 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1703164909251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703164909257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 15:21:49 2023 " "Processing started: Thu Dec 21 15:21:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703164909257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1703164909257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Phase3 -c Phase3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Phase3 -c Phase3" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1703164909257 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1703164910970 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1703164911003 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Phase3.vho D:/AUC/ASIC/Project/Phase3_Submission/simulation/modelsim/ simulation " "Generated file Phase3.vho in folder \"D:/AUC/ASIC/Project/Phase3_Submission/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1703164911379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703164911439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 15:21:51 2023 " "Processing ended: Thu Dec 21 15:21:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703164911439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703164911439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703164911439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1703164911439 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 147 s " "Quartus Prime Full Compilation was successful. 0 errors, 147 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1703164912050 ""}
