// Seed: 3809066864
`timescale 1ps / 1ps
module module_0;
  type_3(
      1, 1 - id_0, 1'b0
  );
  assign id_0 = id_0;
  logic id_1;
  logic id_2;
endmodule
