
/*
 * Auto generated Run-Time-Environment Configuration File
 *      *** Do not modify ! ***
 *
 * Project: 'gd32f130_all' 
 * Target:  'Target 1' 
 */

#ifndef RTE_COMPONENTS_H
#define RTE_COMPONENTS_H


/*
 * Define the Device Header File: 
 */
#define CMSIS_device_header "gd32f1x0.h"

/* GigaDevice::Device:GD32F1x0_StdPeripherals:ADC:3.2.0 */
#define RTE_DEVICE_STDPERIPHERALS_ADC
/* GigaDevice::Device:GD32F1x0_StdPeripherals:CAN:3.2.0 */
#define RTE_DEVICE_STDPERIPHERALS_CAN
/* GigaDevice::Device:GD32F1x0_StdPeripherals:CEC:3.2.0 */
#define RTE_DEVICE_STDPERIPHERALS_CEC
/* GigaDevice::Device:GD32F1x0_StdPeripherals:CMP:3.2.0 */
#define RTE_DEVICE_STDPERIPHERALS_CMP
/* GigaDevice::Device:GD32F1x0_StdPeripherals:CRC:3.2.0 */
#define RTE_DEVICE_STDPERIPHERALS_CRC
/* GigaDevice::Device:GD32F1x0_StdPeripherals:DAC:3.2.0 */
#define RTE_DEVICE_STDPERIPHERALS_DAC
/* GigaDevice::Device:GD32F1x0_StdPeripherals:DMA:3.2.0 */
#define RTE_DEVICE_STDPERIPHERALS_DMA
/* GigaDevice::Device:GD32F1x0_StdPeripherals:EXTI:3.2.0 */
#define RTE_DEVICE_STDPERIPHERALS_EXTI
/* GigaDevice::Device:GD32F1x0_StdPeripherals:FMC:3.2.0 */
#define RTE_DEVICE_STDPERIPHERALS_FMC
/* GigaDevice::Device:GD32F1x0_StdPeripherals:FWDGT:3.2.0 */
#define RTE_DEVICE_STDPERIPHERALS_FWDGT
/* GigaDevice::Device:GD32F1x0_StdPeripherals:GPIO:3.2.0 */
#define RTE_DEVICE_STDPERIPHERALS_GPIO
/* GigaDevice::Device:GD32F1x0_StdPeripherals:I2C:3.2.0 */
#define RTE_DEVICE_STDPERIPHERALS_I2C
/* GigaDevice::Device:GD32F1x0_StdPeripherals:IVREF:3.2.0 */
#define RTE_DEVICE_STDPERIPHERALS_IVREF
/* GigaDevice::Device:GD32F1x0_StdPeripherals:MCUDBG:3.2.0 */
#define RTE_DEVICE_STDPERIPHERALS_DBG
/* GigaDevice::Device:GD32F1x0_StdPeripherals:MISC:3.2.0 */
#define RTE_DEVICE_STDPERIPHERALS_MISC
/* GigaDevice::Device:GD32F1x0_StdPeripherals:OPA:3.2.0 */
#define RTE_DEVICE_STDPERIPHERALS_OPA
/* GigaDevice::Device:GD32F1x0_StdPeripherals:PMU:3.2.0 */
#define RTE_DEVICE_STDPERIPHERALS_PMU
/* GigaDevice::Device:GD32F1x0_StdPeripherals:RCU:3.2.0 */
#define RTE_DEVICE_STDPERIPHERALS_RCU
/* GigaDevice::Device:GD32F1x0_StdPeripherals:RTC:3.2.0 */
#define RTE_DEVICE_STDPERIPHERALS_RTC
/* GigaDevice::Device:GD32F1x0_StdPeripherals:SLCD:3.2.0 */
#define RTE_DEVICE_STDPERIPHERALS_SLCD
/* GigaDevice::Device:GD32F1x0_StdPeripherals:SPI_I2S:3.2.0 */
#define RTE_DEVICE_STDPERIPHERALS_SPI
/* GigaDevice::Device:GD32F1x0_StdPeripherals:SYSCFG:3.2.0 */
#define RTE_DEVICE_STDPERIPHERALS_SYSCFG
/* GigaDevice::Device:GD32F1x0_StdPeripherals:TIMER:3.2.0 */
#define RTE_DEVICE_STDPERIPHERALS_TIMER
/* GigaDevice::Device:GD32F1x0_StdPeripherals:TSI:3.2.0 */
#define RTE_DEVICE_STDPERIPHERALS_TSI
/* GigaDevice::Device:GD32F1x0_StdPeripherals:USART:3.2.0 */
#define RTE_DEVICE_STDPERIPHERALS_USART
/* GigaDevice::Device:GD32F1x0_StdPeripherals:WWDGT:3.2.0 */
#define RTE_DEVICE_STDPERIPHERALS_WWDGT


#endif /* RTE_COMPONENTS_H */
