    </div></td><td width="32">Â </td></tr><tr><td valign="top"><div class="es-jasper-simpleCalendar" baseurl="/lkml/"></div><div class="threadlist">Messages in this thread</div><ul class="threadlist"><li class="root"><a href="/lkml/1998/8/23/58">First message in thread</a></li><li><a href="/lkml/1998/8/23/149">Gerard Roudier</a><ul><li><a href="/lkml/1998/8/23/164">"David S. Miller"</a><ul><li><a href="/lkml/1998/8/24/19">Jes Sorensen</a></li><li><a href="/lkml/1998/8/24/26">Gerard Roudier</a></li><li class="origin"><a href="">Linus Torvalds</a></li></ul></li><li><a href="/lkml/1998/8/24/28">Martin Mares</a></li></ul></li></ul></td><td width="32" rowspan="2" class="c" valign="top"><img src="/images/icornerl.gif" width="32" height="32" alt="/" /></td><td class="c" rowspan="2" valign="top" style="padding-top: 1em"><table><tr><td colspan="2"><!--BuySellAds Zone Code--><div id="bsap_1297613" class="bsarocks bsap_5aa49c00cc06c882289a1dd6a5e50b62"></div><!--End BuySellAds Zone Code--></td></tr><tr><td><table><tr><td class="lp">Date</td><td class="rp" itemprop="datePublished">Mon, 24 Aug 1998 09:28:39 -0700 (PDT)</td></tr><tr><td class="lp">From</td><td class="rp" itemprop="author">Linus Torvalds &lt;&gt;</td></tr><tr><td class="lp">Subject</td><td class="rp" itemprop="name">Re: 64 bit PCI and Linux</td></tr></table></td><td><div class="shariff" data-services="[&quot;reddit&quot;]" data-theme="grey" data-lang="en" data-backend-url="//shariff.lkml.org/index.php"></div></td></tr></table><pre itemprop="articleBody"><br /><br />On Sun, 23 Aug 1998, David S. Miller wrote:<br />&gt; <br />&gt; Keep in mind that Linux will probably never support a &gt;2GB physical<br />&gt; address space, let alone a 36-bit one...  The memory management issues<br />&gt; are just too hairy and hard to make work when the physical address<br />&gt; space is larger than the virtual one.<br /><br />Note that Linux probably _will_ support access to the high physical memory<br />as a buffer cache or similar. It's the only reasonable use for it, and<br />it's the same thing NT does, for example. For once MS did a reasonable<br />thing - they told intel to forget about their original extremely hairy<br />scheme, and the new PAE36 things in the Xeon etc CPU's make it easy to<br />access the high memory without doing the horrible cludgy 3-level page<br />table thing. <br /><br />(Not that three level page tables are bad - they aren't - but as done by<br />intel they just sucked ;)<br /><br />So there might actually be interest in using 64-bit PCI on intel, but<br />probably only in a very limited sense: using 64-bit DMA in order to fill<br />and write from the upper memory region. That should be fairly transparent<br />from anything else - it doesn't involve remapping shared areas or anything<br />like that. <br /><br />[ Side issue: I don't actually know how shared PCI devices show up in a<br />  machine with 4GB of memory, so that may be a problem. It's not a problem<br />  on non-intel machines, because on the alpha and others the PCI space is<br />  completely separated from normal memory, so it should be ok to have<br />  memory and PCI mapped at the same address even though it probably means<br />  that you lose device-to-device direct transfers ]<br /><br />		Linus<br /><br /><br />-<br />To unsubscribe from this list: send the line "unsubscribe linux-kernel" in<br />the body of a message to majordomo&#64;vger.rutgers.edu<br />Please read the FAQ at <a href="http://www.altern.org/andrebalsa/doc/lkml-faq.html">http://www.altern.org/andrebalsa/doc/lkml-faq.html</a><br /><br /></pre><div align="center"><div class="shariff" data-services="[&quot;reddit&quot;]" data-theme="grey" data-lang="en" data-backend-url="//shariff.lkml.org/index.php"></div></div></td><td width="32" rowspan="2" class="c" valign="top"><img src="/images/icornerr.gif" width="32" height="32" alt="\" /></td></tr><tr><td align="right" valign="bottom">
