Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Apr 30 11:14:17 2025
| Host         : BroCashPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.463        0.000                      0                  195        0.106        0.000                      0                  195        4.500        0.000                       0                    98  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.463        0.000                      0                  195        0.106        0.000                      0                  195        4.500        0.000                       0                    98  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 clkEn10ms/sig_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkLogic/sec_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 1.104ns (18.222%)  route 4.955ns (81.778%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.637     5.189    clkEn10ms/CLK
    SLICE_X7Y46          FDRE                                         r  clkEn10ms/sig_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  clkEn10ms/sig_count_reg[3]/Q
                         net (fo=2, routed)           0.818     6.463    clkEn10ms/sig_count_reg[3]
    SLICE_X7Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.587 f  clkEn10ms/running_i_9/O
                         net (fo=3, routed)           1.200     7.788    clkEn10ms/sig_count_reg[1]_0
    SLICE_X8Y48          LUT5 (Prop_lut5_I0_O)        0.124     7.912 f  clkEn10ms/min[3]_i_7/O
                         net (fo=1, routed)           0.821     8.733    clkEn100ms/sec[5]_i_4
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     8.857 f  clkEn100ms/min[3]_i_5/O
                         net (fo=6, routed)           0.747     9.604    clkEn100ms/running_reg_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.124     9.728 r  clkEn100ms/sec[5]_i_3/O
                         net (fo=6, routed)           0.832    10.560    clkLogic/sec_reg[2]_0
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.152    10.712 r  clkLogic/sec[5]_i_1/O
                         net (fo=5, routed)           0.536    11.248    clkLogic/sec[5]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  clkLogic/sec_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.522    14.894    clkLogic/CLK
    SLICE_X3Y45          FDRE                                         r  clkLogic/sec_reg[0]/C
                         clock pessimism              0.259    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X3Y45          FDRE (Setup_fdre_C_CE)      -0.407    14.710    clkLogic/sec_reg[0]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 clkEn10ms/sig_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkLogic/sec_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 1.104ns (18.305%)  route 4.927ns (81.695%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.637     5.189    clkEn10ms/CLK
    SLICE_X7Y46          FDRE                                         r  clkEn10ms/sig_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  clkEn10ms/sig_count_reg[3]/Q
                         net (fo=2, routed)           0.818     6.463    clkEn10ms/sig_count_reg[3]
    SLICE_X7Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.587 f  clkEn10ms/running_i_9/O
                         net (fo=3, routed)           1.200     7.788    clkEn10ms/sig_count_reg[1]_0
    SLICE_X8Y48          LUT5 (Prop_lut5_I0_O)        0.124     7.912 f  clkEn10ms/min[3]_i_7/O
                         net (fo=1, routed)           0.821     8.733    clkEn100ms/sec[5]_i_4
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     8.857 f  clkEn100ms/min[3]_i_5/O
                         net (fo=6, routed)           0.747     9.604    clkEn100ms/running_reg_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.124     9.728 r  clkEn100ms/sec[5]_i_3/O
                         net (fo=6, routed)           0.832    10.560    clkLogic/sec_reg[2]_0
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.152    10.712 r  clkLogic/sec[5]_i_1/O
                         net (fo=5, routed)           0.508    11.220    clkLogic/sec[5]_i_1_n_0
    SLICE_X1Y45          FDRE                                         r  clkLogic/sec_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.522    14.894    clkLogic/CLK
    SLICE_X1Y45          FDRE                                         r  clkLogic/sec_reg[1]/C
                         clock pessimism              0.259    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X1Y45          FDRE (Setup_fdre_C_CE)      -0.407    14.710    clkLogic/sec_reg[1]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -11.220    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 clkEn10ms/sig_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkLogic/sec_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 1.104ns (18.305%)  route 4.927ns (81.695%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.637     5.189    clkEn10ms/CLK
    SLICE_X7Y46          FDRE                                         r  clkEn10ms/sig_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  clkEn10ms/sig_count_reg[3]/Q
                         net (fo=2, routed)           0.818     6.463    clkEn10ms/sig_count_reg[3]
    SLICE_X7Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.587 f  clkEn10ms/running_i_9/O
                         net (fo=3, routed)           1.200     7.788    clkEn10ms/sig_count_reg[1]_0
    SLICE_X8Y48          LUT5 (Prop_lut5_I0_O)        0.124     7.912 f  clkEn10ms/min[3]_i_7/O
                         net (fo=1, routed)           0.821     8.733    clkEn100ms/sec[5]_i_4
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     8.857 f  clkEn100ms/min[3]_i_5/O
                         net (fo=6, routed)           0.747     9.604    clkEn100ms/running_reg_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.124     9.728 r  clkEn100ms/sec[5]_i_3/O
                         net (fo=6, routed)           0.832    10.560    clkLogic/sec_reg[2]_0
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.152    10.712 r  clkLogic/sec[5]_i_1/O
                         net (fo=5, routed)           0.508    11.220    clkLogic/sec[5]_i_1_n_0
    SLICE_X0Y45          FDRE                                         r  clkLogic/sec_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.522    14.894    clkLogic/CLK
    SLICE_X0Y45          FDRE                                         r  clkLogic/sec_reg[3]/C
                         clock pessimism              0.259    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X0Y45          FDRE (Setup_fdre_C_CE)      -0.407    14.710    clkLogic/sec_reg[3]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -11.220    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 clkEn10ms/sig_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkLogic/sec_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 1.104ns (18.305%)  route 4.927ns (81.695%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.637     5.189    clkEn10ms/CLK
    SLICE_X7Y46          FDRE                                         r  clkEn10ms/sig_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  clkEn10ms/sig_count_reg[3]/Q
                         net (fo=2, routed)           0.818     6.463    clkEn10ms/sig_count_reg[3]
    SLICE_X7Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.587 f  clkEn10ms/running_i_9/O
                         net (fo=3, routed)           1.200     7.788    clkEn10ms/sig_count_reg[1]_0
    SLICE_X8Y48          LUT5 (Prop_lut5_I0_O)        0.124     7.912 f  clkEn10ms/min[3]_i_7/O
                         net (fo=1, routed)           0.821     8.733    clkEn100ms/sec[5]_i_4
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     8.857 f  clkEn100ms/min[3]_i_5/O
                         net (fo=6, routed)           0.747     9.604    clkEn100ms/running_reg_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.124     9.728 r  clkEn100ms/sec[5]_i_3/O
                         net (fo=6, routed)           0.832    10.560    clkLogic/sec_reg[2]_0
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.152    10.712 r  clkLogic/sec[5]_i_1/O
                         net (fo=5, routed)           0.508    11.220    clkLogic/sec[5]_i_1_n_0
    SLICE_X0Y45          FDRE                                         r  clkLogic/sec_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.522    14.894    clkLogic/CLK
    SLICE_X0Y45          FDRE                                         r  clkLogic/sec_reg[4]/C
                         clock pessimism              0.259    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X0Y45          FDRE (Setup_fdre_C_CE)      -0.407    14.710    clkLogic/sec_reg[4]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -11.220    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 clkEn10ms/sig_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkLogic/sec_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 1.104ns (18.771%)  route 4.777ns (81.229%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.637     5.189    clkEn10ms/CLK
    SLICE_X7Y46          FDRE                                         r  clkEn10ms/sig_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  clkEn10ms/sig_count_reg[3]/Q
                         net (fo=2, routed)           0.818     6.463    clkEn10ms/sig_count_reg[3]
    SLICE_X7Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.587 f  clkEn10ms/running_i_9/O
                         net (fo=3, routed)           1.200     7.788    clkEn10ms/sig_count_reg[1]_0
    SLICE_X8Y48          LUT5 (Prop_lut5_I0_O)        0.124     7.912 f  clkEn10ms/min[3]_i_7/O
                         net (fo=1, routed)           0.821     8.733    clkEn100ms/sec[5]_i_4
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     8.857 f  clkEn100ms/min[3]_i_5/O
                         net (fo=6, routed)           0.747     9.604    clkEn100ms/running_reg_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.124     9.728 r  clkEn100ms/sec[5]_i_3/O
                         net (fo=6, routed)           0.832    10.560    clkLogic/sec_reg[2]_0
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.152    10.712 r  clkLogic/sec[5]_i_1/O
                         net (fo=5, routed)           0.358    11.070    clkLogic/sec[5]_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  clkLogic/sec_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.522    14.894    clkLogic/CLK
    SLICE_X0Y46          FDRE                                         r  clkLogic/sec_reg[5]/C
                         clock pessimism              0.259    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X0Y46          FDRE (Setup_fdre_C_CE)      -0.407    14.710    clkLogic/sec_reg[5]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -11.070    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 clkEn10ms/sig_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkLogic/ms_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 1.076ns (18.371%)  route 4.781ns (81.629%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.637     5.189    clkEn10ms/CLK
    SLICE_X7Y46          FDRE                                         r  clkEn10ms/sig_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  clkEn10ms/sig_count_reg[3]/Q
                         net (fo=2, routed)           0.818     6.463    clkEn10ms/sig_count_reg[3]
    SLICE_X7Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.587 f  clkEn10ms/running_i_9/O
                         net (fo=3, routed)           1.200     7.788    clkEn10ms/sig_count_reg[1]_0
    SLICE_X8Y48          LUT5 (Prop_lut5_I0_O)        0.124     7.912 f  clkEn10ms/min[3]_i_7/O
                         net (fo=1, routed)           0.821     8.733    clkEn100ms/sec[5]_i_4
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     8.857 f  clkEn100ms/min[3]_i_5/O
                         net (fo=6, routed)           0.747     9.604    clkEn100ms/running_reg_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.124     9.728 r  clkEn100ms/sec[5]_i_3/O
                         net (fo=6, routed)           0.704    10.432    clkEn100ms/running_reg
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  clkEn100ms/ms[6]_i_1/O
                         net (fo=4, routed)           0.489    11.046    clkLogic/E[0]
    SLICE_X4Y48          FDRE                                         r  clkLogic/ms_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.521    14.893    clkLogic/CLK
    SLICE_X4Y48          FDRE                                         r  clkLogic/ms_reg[0]/C
                         clock pessimism              0.272    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X4Y48          FDRE (Setup_fdre_C_CE)      -0.205    14.924    clkLogic/ms_reg[0]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 clkEn10ms/sig_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkLogic/ms_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 1.076ns (18.371%)  route 4.781ns (81.629%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.637     5.189    clkEn10ms/CLK
    SLICE_X7Y46          FDRE                                         r  clkEn10ms/sig_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  clkEn10ms/sig_count_reg[3]/Q
                         net (fo=2, routed)           0.818     6.463    clkEn10ms/sig_count_reg[3]
    SLICE_X7Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.587 f  clkEn10ms/running_i_9/O
                         net (fo=3, routed)           1.200     7.788    clkEn10ms/sig_count_reg[1]_0
    SLICE_X8Y48          LUT5 (Prop_lut5_I0_O)        0.124     7.912 f  clkEn10ms/min[3]_i_7/O
                         net (fo=1, routed)           0.821     8.733    clkEn100ms/sec[5]_i_4
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     8.857 f  clkEn100ms/min[3]_i_5/O
                         net (fo=6, routed)           0.747     9.604    clkEn100ms/running_reg_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.124     9.728 r  clkEn100ms/sec[5]_i_3/O
                         net (fo=6, routed)           0.704    10.432    clkEn100ms/running_reg
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  clkEn100ms/ms[6]_i_1/O
                         net (fo=4, routed)           0.489    11.046    clkLogic/E[0]
    SLICE_X4Y48          FDRE                                         r  clkLogic/ms_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.521    14.893    clkLogic/CLK
    SLICE_X4Y48          FDRE                                         r  clkLogic/ms_reg[1]/C
                         clock pessimism              0.272    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X4Y48          FDRE (Setup_fdre_C_CE)      -0.205    14.924    clkLogic/ms_reg[1]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 clkEn10ms/sig_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkLogic/ms_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 1.076ns (18.821%)  route 4.641ns (81.179%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.637     5.189    clkEn10ms/CLK
    SLICE_X7Y46          FDRE                                         r  clkEn10ms/sig_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  clkEn10ms/sig_count_reg[3]/Q
                         net (fo=2, routed)           0.818     6.463    clkEn10ms/sig_count_reg[3]
    SLICE_X7Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.587 f  clkEn10ms/running_i_9/O
                         net (fo=3, routed)           1.200     7.788    clkEn10ms/sig_count_reg[1]_0
    SLICE_X8Y48          LUT5 (Prop_lut5_I0_O)        0.124     7.912 f  clkEn10ms/min[3]_i_7/O
                         net (fo=1, routed)           0.821     8.733    clkEn100ms/sec[5]_i_4
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     8.857 f  clkEn100ms/min[3]_i_5/O
                         net (fo=6, routed)           0.747     9.604    clkEn100ms/running_reg_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.124     9.728 r  clkEn100ms/sec[5]_i_3/O
                         net (fo=6, routed)           0.704    10.432    clkEn100ms/running_reg
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  clkEn100ms/ms[6]_i_1/O
                         net (fo=4, routed)           0.350    10.906    clkLogic/E[0]
    SLICE_X4Y47          FDRE                                         r  clkLogic/ms_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.521    14.893    clkLogic/CLK
    SLICE_X4Y47          FDRE                                         r  clkLogic/ms_reg[5]/C
                         clock pessimism              0.272    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X4Y47          FDRE (Setup_fdre_C_CE)      -0.205    14.924    clkLogic/ms_reg[5]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -10.906    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 clkEn10ms/sig_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkLogic/ms_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 1.076ns (18.821%)  route 4.641ns (81.179%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.637     5.189    clkEn10ms/CLK
    SLICE_X7Y46          FDRE                                         r  clkEn10ms/sig_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  clkEn10ms/sig_count_reg[3]/Q
                         net (fo=2, routed)           0.818     6.463    clkEn10ms/sig_count_reg[3]
    SLICE_X7Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.587 f  clkEn10ms/running_i_9/O
                         net (fo=3, routed)           1.200     7.788    clkEn10ms/sig_count_reg[1]_0
    SLICE_X8Y48          LUT5 (Prop_lut5_I0_O)        0.124     7.912 f  clkEn10ms/min[3]_i_7/O
                         net (fo=1, routed)           0.821     8.733    clkEn100ms/sec[5]_i_4
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     8.857 f  clkEn100ms/min[3]_i_5/O
                         net (fo=6, routed)           0.747     9.604    clkEn100ms/running_reg_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.124     9.728 r  clkEn100ms/sec[5]_i_3/O
                         net (fo=6, routed)           0.704    10.432    clkEn100ms/running_reg
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.124    10.556 r  clkEn100ms/ms[6]_i_1/O
                         net (fo=4, routed)           0.350    10.906    clkLogic/E[0]
    SLICE_X5Y47          FDRE                                         r  clkLogic/ms_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.521    14.893    clkLogic/CLK
    SLICE_X5Y47          FDRE                                         r  clkLogic/ms_reg[6]/C
                         clock pessimism              0.272    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X5Y47          FDRE (Setup_fdre_C_CE)      -0.205    14.924    clkLogic/ms_reg[6]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -10.906    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.578ns  (required time - arrival time)
  Source:                 clkEn100ms/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkEn100ms/sig_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 1.138ns (23.401%)  route 3.725ns (76.599%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.637     5.189    clkEn100ms/CLK
    SLICE_X6Y46          FDRE                                         r  clkEn100ms/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.518     5.707 r  clkEn100ms/sig_count_reg[0]/Q
                         net (fo=2, routed)           0.914     6.620    clkEn100ms/sig_count_reg[0]
    SLICE_X8Y46          LUT4 (Prop_lut4_I1_O)        0.124     6.744 f  clkEn100ms/running_i_13/O
                         net (fo=1, routed)           0.466     7.210    clkEn100ms/running_i_13_n_0
    SLICE_X8Y46          LUT4 (Prop_lut4_I3_O)        0.124     7.334 f  clkEn100ms/running_i_8/O
                         net (fo=3, routed)           0.694     8.029    clkEn100ms/running_i_8_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I2_O)        0.124     8.153 f  clkEn100ms/sig_count[0]_i_7/O
                         net (fo=1, routed)           0.681     8.833    clkEn100ms/sig_count[0]_i_7_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I3_O)        0.124     8.957 f  clkEn100ms/sig_count[0]_i_3/O
                         net (fo=1, routed)           0.151     9.109    clkEn100ms/sig_count[0]_i_3_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I3_O)        0.124     9.233 r  clkEn100ms/sig_count[0]_i_1/O
                         net (fo=24, routed)          0.819    10.052    clkEn100ms/clear
    SLICE_X6Y46          FDRE                                         r  clkEn100ms/sig_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.520    14.892    clkEn100ms/CLK
    SLICE_X6Y46          FDRE                                         r  clkEn100ms/sig_count_reg[0]/C
                         clock pessimism              0.297    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X6Y46          FDRE (Setup_fdre_C_R)       -0.524    14.629    clkEn100ms/sig_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  4.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 clkEn10ms/sig_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkEn10ms/sig_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.596     1.509    clkEn10ms/CLK
    SLICE_X7Y49          FDRE                                         r  clkEn10ms/sig_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  clkEn10ms/sig_count_reg[15]/Q
                         net (fo=4, routed)           0.120     1.771    clkEn10ms/sig_count_reg[15]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  clkEn10ms/sig_count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.931    clkEn10ms/sig_count_reg[12]_i_1__1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.985 r  clkEn10ms/sig_count_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.985    clkEn10ms/sig_count_reg[16]_i_1__1_n_7
    SLICE_X7Y50          FDRE                                         r  clkEn10ms/sig_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.861     2.019    clkEn10ms/CLK
    SLICE_X7Y50          FDRE                                         r  clkEn10ms/sig_count_reg[16]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    clkEn10ms/sig_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 clkEn100ms/sig_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkEn100ms/sig_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.373ns (72.794%)  route 0.139ns (27.206%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.596     1.509    clkEn100ms/CLK
    SLICE_X6Y49          FDRE                                         r  clkEn100ms/sig_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  clkEn100ms/sig_count_reg[14]/Q
                         net (fo=3, routed)           0.139     1.812    clkEn100ms/sig_count_reg[14]
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.968 r  clkEn100ms/sig_count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.969    clkEn100ms/sig_count_reg[12]_i_1__0_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.022 r  clkEn100ms/sig_count_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.022    clkEn100ms/sig_count_reg[16]_i_1__0_n_7
    SLICE_X6Y50          FDRE                                         r  clkEn100ms/sig_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.861     2.019    clkEn100ms/CLK
    SLICE_X6Y50          FDRE                                         r  clkEn100ms/sig_count_reg[16]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.134     1.908    clkEn100ms/sig_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 clkEn10ms/sig_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkEn10ms/sig_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.596     1.509    clkEn10ms/CLK
    SLICE_X7Y49          FDRE                                         r  clkEn10ms/sig_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  clkEn10ms/sig_count_reg[15]/Q
                         net (fo=4, routed)           0.120     1.771    clkEn10ms/sig_count_reg[15]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  clkEn10ms/sig_count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.931    clkEn10ms/sig_count_reg[12]_i_1__1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.996 r  clkEn10ms/sig_count_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.996    clkEn10ms/sig_count_reg[16]_i_1__1_n_5
    SLICE_X7Y50          FDRE                                         r  clkEn10ms/sig_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.861     2.019    clkEn10ms/CLK
    SLICE_X7Y50          FDRE                                         r  clkEn10ms/sig_count_reg[18]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    clkEn10ms/sig_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 clkEn1kHz/sig_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkEn1kHz/sig_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.598     1.511    clkEn1kHz/CLK
    SLICE_X0Y49          FDRE                                         r  clkEn1kHz/sig_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  clkEn1kHz/sig_count_reg[6]/Q
                         net (fo=3, routed)           0.133     1.785    clkEn1kHz/sig_count_reg[6]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.945 r  clkEn1kHz/sig_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    clkEn1kHz/sig_count_reg[4]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.000 r  clkEn1kHz/sig_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.000    clkEn1kHz/sig_count_reg[8]_i_1_n_7
    SLICE_X0Y50          FDRE                                         r  clkEn1kHz/sig_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.863     2.021    clkEn1kHz/CLK
    SLICE_X0Y50          FDRE                                         r  clkEn1kHz/sig_count_reg[8]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    clkEn1kHz/sig_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 clkEn100ms/sig_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkEn100ms/sig_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.386ns (73.467%)  route 0.139ns (26.533%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.596     1.509    clkEn100ms/CLK
    SLICE_X6Y49          FDRE                                         r  clkEn100ms/sig_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  clkEn100ms/sig_count_reg[14]/Q
                         net (fo=3, routed)           0.139     1.812    clkEn100ms/sig_count_reg[14]
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.968 r  clkEn100ms/sig_count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.969    clkEn100ms/sig_count_reg[12]_i_1__0_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.035 r  clkEn100ms/sig_count_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.035    clkEn100ms/sig_count_reg[16]_i_1__0_n_5
    SLICE_X6Y50          FDRE                                         r  clkEn100ms/sig_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.861     2.019    clkEn100ms/CLK
    SLICE_X6Y50          FDRE                                         r  clkEn100ms/sig_count_reg[18]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.134     1.908    clkEn100ms/sig_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 clkEn1kHz/sig_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkEn1kHz/sig_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.254%)  route 0.134ns (26.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.598     1.511    clkEn1kHz/CLK
    SLICE_X0Y49          FDRE                                         r  clkEn1kHz/sig_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  clkEn1kHz/sig_count_reg[6]/Q
                         net (fo=3, routed)           0.133     1.785    clkEn1kHz/sig_count_reg[6]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.945 r  clkEn1kHz/sig_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    clkEn1kHz/sig_count_reg[4]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.011 r  clkEn1kHz/sig_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.011    clkEn1kHz/sig_count_reg[8]_i_1_n_5
    SLICE_X0Y50          FDRE                                         r  clkEn1kHz/sig_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.863     2.021    clkEn1kHz/CLK
    SLICE_X0Y50          FDRE                                         r  clkEn1kHz/sig_count_reg[10]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    clkEn1kHz/sig_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 clkEn10ms/sig_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkEn10ms/sig_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.596     1.509    clkEn10ms/CLK
    SLICE_X7Y49          FDRE                                         r  clkEn10ms/sig_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  clkEn10ms/sig_count_reg[15]/Q
                         net (fo=4, routed)           0.120     1.771    clkEn10ms/sig_count_reg[15]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  clkEn10ms/sig_count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.931    clkEn10ms/sig_count_reg[12]_i_1__1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.021 r  clkEn10ms/sig_count_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.021    clkEn10ms/sig_count_reg[16]_i_1__1_n_6
    SLICE_X7Y50          FDRE                                         r  clkEn10ms/sig_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.861     2.019    clkEn10ms/CLK
    SLICE_X7Y50          FDRE                                         r  clkEn10ms/sig_count_reg[17]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    clkEn10ms/sig_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 clkEn10ms/sig_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkEn10ms/sig_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.596     1.509    clkEn10ms/CLK
    SLICE_X7Y49          FDRE                                         r  clkEn10ms/sig_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  clkEn10ms/sig_count_reg[15]/Q
                         net (fo=4, routed)           0.120     1.771    clkEn10ms/sig_count_reg[15]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  clkEn10ms/sig_count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.931    clkEn10ms/sig_count_reg[12]_i_1__1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.021 r  clkEn10ms/sig_count_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.021    clkEn10ms/sig_count_reg[16]_i_1__1_n_4
    SLICE_X7Y50          FDRE                                         r  clkEn10ms/sig_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.861     2.019    clkEn10ms/CLK
    SLICE_X7Y50          FDRE                                         r  clkEn10ms/sig_count_reg[19]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    clkEn10ms/sig_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 clkEn100ms/sig_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkEn100ms/sig_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.409ns (74.580%)  route 0.139ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.596     1.509    clkEn100ms/CLK
    SLICE_X6Y49          FDRE                                         r  clkEn100ms/sig_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  clkEn100ms/sig_count_reg[14]/Q
                         net (fo=3, routed)           0.139     1.812    clkEn100ms/sig_count_reg[14]
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.968 r  clkEn100ms/sig_count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.969    clkEn100ms/sig_count_reg[12]_i_1__0_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.058 r  clkEn100ms/sig_count_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.058    clkEn100ms/sig_count_reg[16]_i_1__0_n_6
    SLICE_X6Y50          FDRE                                         r  clkEn100ms/sig_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.861     2.019    clkEn100ms/CLK
    SLICE_X6Y50          FDRE                                         r  clkEn100ms/sig_count_reg[17]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.134     1.908    clkEn100ms/sig_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clkEn100ms/sig_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkEn100ms/sig_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.411ns (74.672%)  route 0.139ns (25.328%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.596     1.509    clkEn100ms/CLK
    SLICE_X6Y49          FDRE                                         r  clkEn100ms/sig_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  clkEn100ms/sig_count_reg[14]/Q
                         net (fo=3, routed)           0.139     1.812    clkEn100ms/sig_count_reg[14]
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.968 r  clkEn100ms/sig_count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.969    clkEn100ms/sig_count_reg[12]_i_1__0_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.060 r  clkEn100ms/sig_count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.060    clkEn100ms/sig_count_reg[16]_i_1__0_n_4
    SLICE_X6Y50          FDRE                                         r  clkEn100ms/sig_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.861     2.019    clkEn100ms/CLK
    SLICE_X6Y50          FDRE                                         r  clkEn100ms/sig_count_reg[19]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.134     1.908    clkEn100ms/sig_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y46     clkEn100ms/sig_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y48     clkEn100ms/sig_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y48     clkEn100ms/sig_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y49     clkEn100ms/sig_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y49     clkEn100ms/sig_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y49     clkEn100ms/sig_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y49     clkEn100ms/sig_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y50     clkEn100ms/sig_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y50     clkEn100ms/sig_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y46     clkEn100ms/sig_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y46     clkEn100ms/sig_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y48     clkEn100ms/sig_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y48     clkEn100ms/sig_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y48     clkEn100ms/sig_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y48     clkEn100ms/sig_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49     clkEn100ms/sig_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49     clkEn100ms/sig_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49     clkEn100ms/sig_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49     clkEn100ms/sig_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y46     clkEn100ms/sig_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y46     clkEn100ms/sig_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y48     clkEn100ms/sig_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y48     clkEn100ms/sig_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y48     clkEn100ms/sig_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y48     clkEn100ms/sig_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49     clkEn100ms/sig_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49     clkEn100ms/sig_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49     clkEn100ms/sig_count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y49     clkEn100ms/sig_count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.594ns  (logic 5.754ns (42.330%)  route 7.840ns (57.670%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          2.137     3.627    clkLogic/SW_IBUF[0]
    SLICE_X1Y47          LUT6 (Prop_lut6_I2_O)        0.124     3.751 f  clkLogic/SEG_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.797     4.549    clkLogic/SEG_OBUF[6]_inst_i_30_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.124     4.673 r  clkLogic/SEG_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.819     5.492    clkLogic/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I4_O)        0.124     5.616 r  clkLogic/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.952     6.567    clkLogic/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y44          LUT4 (Prop_lut4_I3_O)        0.150     6.717 r  clkLogic/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.135     9.852    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.741    13.594 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.594    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.352ns  (logic 5.757ns (43.120%)  route 7.595ns (56.880%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          2.137     3.627    clkLogic/SW_IBUF[0]
    SLICE_X1Y47          LUT6 (Prop_lut6_I2_O)        0.124     3.751 f  clkLogic/SEG_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.797     4.549    clkLogic/SEG_OBUF[6]_inst_i_30_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.124     4.673 r  clkLogic/SEG_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.819     5.492    clkLogic/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I4_O)        0.124     5.616 r  clkLogic/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.941     6.556    clkLogic/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y44          LUT4 (Prop_lut4_I2_O)        0.150     6.706 r  clkLogic/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.901     9.607    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.744    13.352 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.352    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.215ns  (logic 5.522ns (41.790%)  route 7.692ns (58.210%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          2.137     3.627    clkLogic/SW_IBUF[0]
    SLICE_X1Y47          LUT6 (Prop_lut6_I2_O)        0.124     3.751 r  clkLogic/SEG_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.797     4.549    clkLogic/SEG_OBUF[6]_inst_i_30_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.124     4.673 f  clkLogic/SEG_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.819     5.492    clkLogic/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I4_O)        0.124     5.616 f  clkLogic/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.952     6.567    clkLogic/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y44          LUT4 (Prop_lut4_I3_O)        0.124     6.691 r  clkLogic/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.988     9.679    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.536    13.215 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.215    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.649ns  (logic 6.125ns (48.420%)  route 6.524ns (51.580%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          1.639     3.129    clkLogic/SW_IBUF[0]
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.253 f  clkLogic/SEG_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.844     4.097    clkLogic/SEG_OBUF[6]_inst_i_35_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I4_O)        0.124     4.221 r  clkLogic/SEG_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.585     4.806    clkLogic/SEG_OBUF[6]_inst_i_23_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I0_O)        0.124     4.930 r  clkLogic/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     4.930    clkLogic/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X2Y47          MUXF7 (Prop_muxf7_I1_O)      0.214     5.144 r  clkLogic/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.974     6.118    clkLogic/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y44          LUT4 (Prop_lut4_I1_O)        0.327     6.445 r  clkLogic/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.483     8.928    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.721    12.649 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.649    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.419ns  (logic 5.909ns (47.585%)  route 6.509ns (52.415%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          1.639     3.129    clkLogic/SW_IBUF[0]
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.253 f  clkLogic/SEG_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.844     4.097    clkLogic/SEG_OBUF[6]_inst_i_35_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I4_O)        0.124     4.221 r  clkLogic/SEG_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.585     4.806    clkLogic/SEG_OBUF[6]_inst_i_23_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I0_O)        0.124     4.930 r  clkLogic/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     4.930    clkLogic/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X2Y47          MUXF7 (Prop_muxf7_I1_O)      0.214     5.144 r  clkLogic/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.974     6.118    clkLogic/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y44          LUT4 (Prop_lut4_I0_O)        0.297     6.415 r  clkLogic/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.468     8.883    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.536    12.419 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.419    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.912ns  (logic 5.492ns (46.107%)  route 6.420ns (53.893%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          2.137     3.627    clkLogic/SW_IBUF[0]
    SLICE_X1Y47          LUT6 (Prop_lut6_I2_O)        0.124     3.751 f  clkLogic/SEG_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.797     4.549    clkLogic/SEG_OBUF[6]_inst_i_30_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.124     4.673 r  clkLogic/SEG_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.819     5.492    clkLogic/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I4_O)        0.124     5.616 r  clkLogic/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.941     6.556    clkLogic/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y44          LUT4 (Prop_lut4_I2_O)        0.124     6.680 r  clkLogic/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.727     8.407    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.506    11.912 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.912    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.903ns  (logic 5.525ns (46.419%)  route 6.378ns (53.581%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          2.137     3.627    clkLogic/SW_IBUF[0]
    SLICE_X1Y47          LUT6 (Prop_lut6_I2_O)        0.124     3.751 f  clkLogic/SEG_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.797     4.549    clkLogic/SEG_OBUF[6]_inst_i_30_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.124     4.673 r  clkLogic/SEG_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.819     5.492    clkLogic/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I4_O)        0.124     5.616 r  clkLogic/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.802     6.417    clkLogic/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y44          LUT4 (Prop_lut4_I3_O)        0.124     6.541 r  clkLogic/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.823     8.365    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.538    11.903 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.903    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.674ns  (logic 5.391ns (50.503%)  route 5.283ns (49.497%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          1.955     3.446    segLogic/SW_IBUF[0]
    SLICE_X0Y47          LUT4 (Prop_lut4_I2_O)        0.152     3.598 r  segLogic/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.328     6.926    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.748    10.674 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.674    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.583ns  (logic 5.397ns (56.319%)  route 4.186ns (43.681%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          1.958     3.449    segLogic/SW_IBUF[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.152     3.601 r  segLogic/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.228     5.829    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.754     9.583 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     9.583    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.120ns  (logic 5.403ns (59.242%)  route 3.717ns (40.758%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          1.984     3.475    segLogic/SW_IBUF[0]
    SLICE_X0Y47          LUT4 (Prop_lut4_I2_O)        0.149     3.624 r  segLogic/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.733     5.357    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.763     9.120 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.120    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.778ns  (logic 1.551ns (55.827%)  route 1.227ns (44.173%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          0.824     1.083    segLogic/SW_IBUF[0]
    SLICE_X0Y47          LUT4 (Prop_lut4_I0_O)        0.045     1.128 r  segLogic/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.403     1.531    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.247     2.778 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.778    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.821ns  (logic 1.624ns (57.554%)  route 1.197ns (42.446%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          0.824     1.082    segLogic/SW_IBUF[0]
    SLICE_X0Y47          LUT4 (Prop_lut4_I2_O)        0.042     1.124 r  segLogic/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.373     1.498    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.323     2.821 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.821    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.864ns  (logic 1.588ns (55.436%)  route 1.276ns (44.564%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          0.684     0.942    clkLogic/SW_IBUF[0]
    SLICE_X2Y46          LUT6 (Prop_lut6_I2_O)        0.045     0.987 r  clkLogic/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.219     1.207    clkLogic/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y44          LUT4 (Prop_lut4_I2_O)        0.045     1.252 r  clkLogic/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.373     1.625    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.239     2.864 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.864    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.950ns  (logic 1.555ns (52.719%)  route 1.395ns (47.281%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          0.684     0.942    clkLogic/SW_IBUF[0]
    SLICE_X2Y46          LUT6 (Prop_lut6_I2_O)        0.045     0.987 r  clkLogic/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.344     1.332    clkLogic/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y44          LUT4 (Prop_lut4_I1_O)        0.045     1.377 r  clkLogic/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.367     1.743    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.207     2.950 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.950    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.001ns  (logic 1.615ns (53.824%)  route 1.386ns (46.176%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          0.828     1.087    segLogic/SW_IBUF[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.043     1.130 r  segLogic/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.558     1.687    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.314     3.001 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     3.001    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.219ns  (logic 1.585ns (49.236%)  route 1.634ns (50.764%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          0.684     0.942    clkLogic/SW_IBUF[0]
    SLICE_X2Y46          LUT6 (Prop_lut6_I2_O)        0.045     0.987 r  clkLogic/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.285     1.273    clkLogic/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y44          LUT4 (Prop_lut4_I1_O)        0.045     1.318 r  clkLogic/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.665     1.983    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.236     3.219 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.219    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.289ns  (logic 1.629ns (49.545%)  route 1.659ns (50.455%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          0.684     0.942    clkLogic/SW_IBUF[0]
    SLICE_X2Y46          LUT6 (Prop_lut6_I2_O)        0.045     0.987 r  clkLogic/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.285     1.273    clkLogic/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y44          LUT4 (Prop_lut4_I0_O)        0.042     1.315 r  clkLogic/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.690     2.005    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.284     3.289 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.289    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.477ns  (logic 1.611ns (46.346%)  route 1.865ns (53.654%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          0.824     1.083    segLogic/SW_IBUF[0]
    SLICE_X0Y47          LUT4 (Prop_lut4_I2_O)        0.044     1.127 r  segLogic/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.041     2.168    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.309     3.477 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.477    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.494ns  (logic 1.585ns (45.362%)  route 1.909ns (54.638%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          0.684     0.942    clkLogic/SW_IBUF[0]
    SLICE_X2Y46          LUT6 (Prop_lut6_I2_O)        0.045     0.987 r  clkLogic/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.355     1.342    clkLogic/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y44          LUT4 (Prop_lut4_I1_O)        0.045     1.387 r  clkLogic/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.871     2.258    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.236     3.494 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.494    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.578ns  (logic 1.653ns (46.191%)  route 1.925ns (53.809%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          0.684     0.942    clkLogic/SW_IBUF[0]
    SLICE_X2Y46          LUT6 (Prop_lut6_I2_O)        0.045     0.987 r  clkLogic/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.344     1.332    clkLogic/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y44          LUT4 (Prop_lut4_I1_O)        0.045     1.377 r  clkLogic/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.897     2.274    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.304     3.578 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.578    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segLogic/digit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.360ns  (logic 4.843ns (39.186%)  route 7.517ns (60.814%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.641     5.193    segLogic/CLK
    SLICE_X1Y49          FDRE                                         r  segLogic/digit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 f  segLogic/digit_index_reg[0]/Q
                         net (fo=28, routed)          1.026     6.675    clkLogic/digit_index[0]
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.799 f  clkLogic/SEG_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.788     7.587    clkLogic/SEG_OBUF[6]_inst_i_37_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.124     7.711 f  clkLogic/SEG_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.797     8.508    clkLogic/SEG_OBUF[6]_inst_i_30_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.124     8.632 r  clkLogic/SEG_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.819     9.451    clkLogic/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I4_O)        0.124     9.575 r  clkLogic/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.952    10.527    clkLogic/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y44          LUT4 (Prop_lut4_I3_O)        0.150    10.677 r  clkLogic/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.135    13.812    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.741    17.553 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.553    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segLogic/digit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.118ns  (logic 4.846ns (39.993%)  route 7.272ns (60.007%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.641     5.193    segLogic/CLK
    SLICE_X1Y49          FDRE                                         r  segLogic/digit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 f  segLogic/digit_index_reg[0]/Q
                         net (fo=28, routed)          1.026     6.675    clkLogic/digit_index[0]
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.799 f  clkLogic/SEG_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.788     7.587    clkLogic/SEG_OBUF[6]_inst_i_37_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.124     7.711 f  clkLogic/SEG_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.797     8.508    clkLogic/SEG_OBUF[6]_inst_i_30_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.124     8.632 r  clkLogic/SEG_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.819     9.451    clkLogic/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I4_O)        0.124     9.575 r  clkLogic/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.941    10.515    clkLogic/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y44          LUT4 (Prop_lut4_I2_O)        0.150    10.665 r  clkLogic/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.901    13.567    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.744    17.311 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.311    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segLogic/digit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.981ns  (logic 4.612ns (38.490%)  route 7.369ns (61.510%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.641     5.193    segLogic/CLK
    SLICE_X1Y49          FDRE                                         r  segLogic/digit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  segLogic/digit_index_reg[0]/Q
                         net (fo=28, routed)          1.026     6.675    clkLogic/digit_index[0]
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.799 r  clkLogic/SEG_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.788     7.587    clkLogic/SEG_OBUF[6]_inst_i_37_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.124     7.711 r  clkLogic/SEG_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.797     8.508    clkLogic/SEG_OBUF[6]_inst_i_30_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.124     8.632 f  clkLogic/SEG_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.819     9.451    clkLogic/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I4_O)        0.124     9.575 f  clkLogic/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.952    10.527    clkLogic/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y44          LUT4 (Prop_lut4_I3_O)        0.124    10.651 r  clkLogic/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.988    13.638    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.536    17.174 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.174    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segLogic/digit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.293ns  (logic 4.793ns (42.442%)  route 6.500ns (57.558%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.641     5.193    segLogic/CLK
    SLICE_X1Y49          FDRE                                         r  segLogic/digit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  segLogic/digit_index_reg[0]/Q
                         net (fo=28, routed)          1.026     6.675    clkLogic/digit_index[0]
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.799 r  clkLogic/SEG_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.788     7.587    clkLogic/SEG_OBUF[6]_inst_i_37_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.124     7.711 r  clkLogic/SEG_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.797     8.508    clkLogic/SEG_OBUF[6]_inst_i_30_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.124     8.632 f  clkLogic/SEG_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.819     9.451    clkLogic/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I4_O)        0.124     9.575 f  clkLogic/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.586    10.161    clkLogic/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y44          LUT4 (Prop_lut4_I2_O)        0.120    10.281 r  clkLogic/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.483    12.765    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.721    16.485 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.485    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segLogic/digit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.096ns  (logic 4.612ns (41.560%)  route 6.485ns (58.440%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.641     5.193    segLogic/CLK
    SLICE_X1Y49          FDRE                                         r  segLogic/digit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 f  segLogic/digit_index_reg[0]/Q
                         net (fo=28, routed)          1.026     6.675    clkLogic/digit_index[0]
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.799 f  clkLogic/SEG_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.788     7.587    clkLogic/SEG_OBUF[6]_inst_i_37_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.124     7.711 f  clkLogic/SEG_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.797     8.508    clkLogic/SEG_OBUF[6]_inst_i_30_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.124     8.632 r  clkLogic/SEG_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.819     9.451    clkLogic/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I4_O)        0.124     9.575 r  clkLogic/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.586    10.161    clkLogic/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y44          LUT4 (Prop_lut4_I3_O)        0.124    10.285 r  clkLogic/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.468    12.753    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.536    16.289 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.289    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segLogic/digit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.679ns  (logic 4.582ns (42.903%)  route 6.097ns (57.097%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.641     5.193    segLogic/CLK
    SLICE_X1Y49          FDRE                                         r  segLogic/digit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 f  segLogic/digit_index_reg[0]/Q
                         net (fo=28, routed)          1.026     6.675    clkLogic/digit_index[0]
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.799 f  clkLogic/SEG_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.788     7.587    clkLogic/SEG_OBUF[6]_inst_i_37_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.124     7.711 f  clkLogic/SEG_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.797     8.508    clkLogic/SEG_OBUF[6]_inst_i_30_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.124     8.632 r  clkLogic/SEG_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.819     9.451    clkLogic/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I4_O)        0.124     9.575 r  clkLogic/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.941    10.515    clkLogic/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y44          LUT4 (Prop_lut4_I2_O)        0.124    10.639 r  clkLogic/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.727    12.366    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.506    15.872 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.872    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segLogic/digit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.670ns  (logic 4.614ns (43.249%)  route 6.055ns (56.751%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.641     5.193    segLogic/CLK
    SLICE_X1Y49          FDRE                                         r  segLogic/digit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 f  segLogic/digit_index_reg[0]/Q
                         net (fo=28, routed)          1.026     6.675    clkLogic/digit_index[0]
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.799 f  clkLogic/SEG_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.788     7.587    clkLogic/SEG_OBUF[6]_inst_i_37_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.124     7.711 f  clkLogic/SEG_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.797     8.508    clkLogic/SEG_OBUF[6]_inst_i_30_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.124     8.632 r  clkLogic/SEG_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.819     9.451    clkLogic/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I4_O)        0.124     9.575 r  clkLogic/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.802    10.377    clkLogic/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y44          LUT4 (Prop_lut4_I3_O)        0.124    10.501 r  clkLogic/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.823    12.324    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.538    15.862 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.862    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segLogic/digit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.876ns  (logic 4.334ns (48.831%)  route 4.541ns (51.169%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.641     5.193    segLogic/CLK
    SLICE_X1Y49          FDRE                                         r  segLogic/digit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 f  segLogic/digit_index_reg[0]/Q
                         net (fo=28, routed)          1.012     6.661    segLogic/digit_index[0]
    SLICE_X3Y49          LUT3 (Prop_lut3_I1_O)        0.152     6.813 r  segLogic/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.529    10.342    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726    14.068 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.068    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segLogic/digit_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.856ns  (logic 4.492ns (50.725%)  route 4.364ns (49.275%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.641     5.193    segLogic/CLK
    SLICE_X1Y49          FDRE                                         r  segLogic/digit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.419     5.612 f  segLogic/digit_index_reg[2]/Q
                         net (fo=15, routed)          1.036     6.647    segLogic/digit_index[2]
    SLICE_X0Y47          LUT4 (Prop_lut4_I3_O)        0.325     6.972 r  segLogic/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.328    10.300    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.748    14.048 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.048    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segLogic/digit_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.398ns  (logic 4.251ns (50.617%)  route 4.147ns (49.383%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.641     5.193    segLogic/CLK
    SLICE_X1Y49          FDRE                                         r  segLogic/digit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.419     5.612 r  segLogic/digit_index_reg[2]/Q
                         net (fo=15, routed)          1.028     6.640    segLogic/digit_index[2]
    SLICE_X0Y47          LUT3 (Prop_lut3_I0_O)        0.297     6.937 r  segLogic/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.119    10.056    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.535    13.590 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.590    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segLogic/digit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.433ns (66.450%)  route 0.724ns (33.550%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.598     1.511    segLogic/CLK
    SLICE_X1Y49          FDRE                                         r  segLogic/digit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  segLogic/digit_index_reg[0]/Q
                         net (fo=28, routed)          0.321     1.973    segLogic/digit_index[0]
    SLICE_X0Y47          LUT4 (Prop_lut4_I3_O)        0.045     2.018 r  segLogic/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.403     2.421    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.247     3.668 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.668    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segLogic/digit_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.544ns (71.327%)  route 0.620ns (28.673%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.598     1.511    segLogic/CLK
    SLICE_X1Y49          FDRE                                         r  segLogic/digit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.639 f  segLogic/digit_index_reg[2]/Q
                         net (fo=15, routed)          0.116     1.755    segLogic/digit_index[2]
    SLICE_X1Y49          LUT3 (Prop_lut3_I0_O)        0.102     1.857 r  segLogic/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.504     2.362    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.314     3.675 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.675    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segLogic/digit_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.188ns  (logic 1.553ns (70.985%)  route 0.635ns (29.015%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.598     1.511    segLogic/CLK
    SLICE_X1Y49          FDRE                                         r  segLogic/digit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.639 f  segLogic/digit_index_reg[2]/Q
                         net (fo=15, routed)          0.261     1.901    segLogic/digit_index[2]
    SLICE_X0Y47          LUT4 (Prop_lut4_I3_O)        0.102     2.003 r  segLogic/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.373     2.376    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.323     3.699 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.699    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segLogic/digit_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.533ns (66.207%)  route 0.782ns (33.793%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.598     1.511    segLogic/CLK
    SLICE_X1Y49          FDRE                                         r  segLogic/digit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.639 r  segLogic/digit_index_reg[2]/Q
                         net (fo=15, routed)          0.265     1.904    segLogic/digit_index[2]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.104     2.008 r  segLogic/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.517     2.526    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.301     3.826 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.826    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segLogic/digit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.498ns (63.317%)  route 0.868ns (36.683%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.598     1.511    segLogic/CLK
    SLICE_X1Y49          FDRE                                         r  segLogic/digit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  segLogic/digit_index_reg[0]/Q
                         net (fo=28, routed)          0.310     1.962    segLogic/digit_index[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I0_O)        0.043     2.005 r  segLogic/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.558     2.563    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.314     3.877 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     3.877    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkLogic/lap_min_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.404ns  (logic 1.538ns (63.990%)  route 0.866ns (36.010%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.597     1.510    clkLogic/CLK
    SLICE_X2Y46          FDRE                                         r  clkLogic/lap_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  clkLogic/lap_min_reg[3]/Q
                         net (fo=1, routed)           0.221     1.895    clkLogic/lap_min[3]
    SLICE_X2Y46          LUT6 (Prop_lut6_I3_O)        0.045     1.940 f  clkLogic/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.052     1.992    clkLogic/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I4_O)        0.045     2.037 r  clkLogic/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.219     2.257    clkLogic/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y44          LUT4 (Prop_lut4_I2_O)        0.045     2.302 r  clkLogic/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.373     2.675    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.239     3.914 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.914    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segLogic/digit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.424ns (58.932%)  route 0.992ns (41.068%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.598     1.511    segLogic/CLK
    SLICE_X1Y49          FDRE                                         r  segLogic/digit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  segLogic/digit_index_reg[1]/Q
                         net (fo=23, routed)          0.224     1.877    segLogic/digit_index[1]
    SLICE_X3Y49          LUT3 (Prop_lut3_I1_O)        0.045     1.922 r  segLogic/AN_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.768     2.690    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.238     3.928 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.928    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segLogic/digit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.436ns  (logic 1.483ns (60.868%)  route 0.953ns (39.132%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.598     1.511    segLogic/CLK
    SLICE_X1Y49          FDRE                                         r  segLogic/digit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  segLogic/digit_index_reg[1]/Q
                         net (fo=23, routed)          0.150     1.802    clkLogic/digit_index[1]
    SLICE_X3Y48          LUT6 (Prop_lut6_I3_O)        0.045     1.847 r  clkLogic/SEG_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.107     1.954    clkLogic/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I3_O)        0.045     1.999 r  clkLogic/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.330     2.329    clkLogic/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y44          LUT4 (Prop_lut4_I2_O)        0.045     2.374 r  clkLogic/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.367     2.741    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.207     3.947 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.947    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segLogic/digit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.654ns  (logic 1.512ns (56.987%)  route 1.142ns (43.013%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.598     1.511    segLogic/CLK
    SLICE_X1Y49          FDRE                                         r  segLogic/digit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  segLogic/digit_index_reg[1]/Q
                         net (fo=23, routed)          0.150     1.802    clkLogic/digit_index[1]
    SLICE_X3Y48          LUT6 (Prop_lut6_I3_O)        0.045     1.847 r  clkLogic/SEG_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.107     1.954    clkLogic/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I3_O)        0.045     1.999 r  clkLogic/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.219     2.219    clkLogic/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y44          LUT4 (Prop_lut4_I3_O)        0.045     2.264 r  clkLogic/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.665     2.929    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.236     4.165 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.165    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segLogic/digit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.699ns  (logic 1.421ns (52.664%)  route 1.278ns (47.336%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.598     1.511    segLogic/CLK
    SLICE_X1Y49          FDRE                                         r  segLogic/digit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  segLogic/digit_index_reg[0]/Q
                         net (fo=28, routed)          0.310     1.962    segLogic/digit_index[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I2_O)        0.045     2.007 r  segLogic/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.968     2.975    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.235     4.210 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.210    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            clkLogic/sec_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.903ns  (logic 2.139ns (27.062%)  route 5.765ns (72.938%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          2.139     3.630    clkEn10ms/SW_IBUF[0]
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     3.754 r  clkEn10ms/min[3]_i_9/O
                         net (fo=1, routed)           0.689     4.444    clkEn10ms/min[3]_i_9_n_0
    SLICE_X8Y48          LUT5 (Prop_lut5_I4_O)        0.124     4.568 f  clkEn10ms/min[3]_i_7/O
                         net (fo=1, routed)           0.821     5.389    clkEn100ms/sec[5]_i_4
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     5.513 f  clkEn100ms/min[3]_i_5/O
                         net (fo=6, routed)           0.747     6.260    clkEn100ms/running_reg_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.124     6.384 r  clkEn100ms/sec[5]_i_3/O
                         net (fo=6, routed)           0.832     7.216    clkLogic/sec_reg[2]_0
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.152     7.368 r  clkLogic/sec[5]_i_1/O
                         net (fo=5, routed)           0.536     7.903    clkLogic/sec[5]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  clkLogic/sec_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.522     4.894    clkLogic/CLK
    SLICE_X3Y45          FDRE                                         r  clkLogic/sec_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            clkLogic/sec_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.876ns  (logic 2.139ns (27.157%)  route 5.737ns (72.843%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          2.139     3.630    clkEn10ms/SW_IBUF[0]
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     3.754 r  clkEn10ms/min[3]_i_9/O
                         net (fo=1, routed)           0.689     4.444    clkEn10ms/min[3]_i_9_n_0
    SLICE_X8Y48          LUT5 (Prop_lut5_I4_O)        0.124     4.568 f  clkEn10ms/min[3]_i_7/O
                         net (fo=1, routed)           0.821     5.389    clkEn100ms/sec[5]_i_4
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     5.513 f  clkEn100ms/min[3]_i_5/O
                         net (fo=6, routed)           0.747     6.260    clkEn100ms/running_reg_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.124     6.384 r  clkEn100ms/sec[5]_i_3/O
                         net (fo=6, routed)           0.832     7.216    clkLogic/sec_reg[2]_0
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.152     7.368 r  clkLogic/sec[5]_i_1/O
                         net (fo=5, routed)           0.508     7.876    clkLogic/sec[5]_i_1_n_0
    SLICE_X1Y45          FDRE                                         r  clkLogic/sec_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.522     4.894    clkLogic/CLK
    SLICE_X1Y45          FDRE                                         r  clkLogic/sec_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            clkLogic/sec_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.876ns  (logic 2.139ns (27.157%)  route 5.737ns (72.843%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          2.139     3.630    clkEn10ms/SW_IBUF[0]
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     3.754 r  clkEn10ms/min[3]_i_9/O
                         net (fo=1, routed)           0.689     4.444    clkEn10ms/min[3]_i_9_n_0
    SLICE_X8Y48          LUT5 (Prop_lut5_I4_O)        0.124     4.568 f  clkEn10ms/min[3]_i_7/O
                         net (fo=1, routed)           0.821     5.389    clkEn100ms/sec[5]_i_4
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     5.513 f  clkEn100ms/min[3]_i_5/O
                         net (fo=6, routed)           0.747     6.260    clkEn100ms/running_reg_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.124     6.384 r  clkEn100ms/sec[5]_i_3/O
                         net (fo=6, routed)           0.832     7.216    clkLogic/sec_reg[2]_0
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.152     7.368 r  clkLogic/sec[5]_i_1/O
                         net (fo=5, routed)           0.508     7.876    clkLogic/sec[5]_i_1_n_0
    SLICE_X0Y45          FDRE                                         r  clkLogic/sec_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.522     4.894    clkLogic/CLK
    SLICE_X0Y45          FDRE                                         r  clkLogic/sec_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            clkLogic/sec_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.876ns  (logic 2.139ns (27.157%)  route 5.737ns (72.843%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          2.139     3.630    clkEn10ms/SW_IBUF[0]
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     3.754 r  clkEn10ms/min[3]_i_9/O
                         net (fo=1, routed)           0.689     4.444    clkEn10ms/min[3]_i_9_n_0
    SLICE_X8Y48          LUT5 (Prop_lut5_I4_O)        0.124     4.568 f  clkEn10ms/min[3]_i_7/O
                         net (fo=1, routed)           0.821     5.389    clkEn100ms/sec[5]_i_4
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     5.513 f  clkEn100ms/min[3]_i_5/O
                         net (fo=6, routed)           0.747     6.260    clkEn100ms/running_reg_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.124     6.384 r  clkEn100ms/sec[5]_i_3/O
                         net (fo=6, routed)           0.832     7.216    clkLogic/sec_reg[2]_0
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.152     7.368 r  clkLogic/sec[5]_i_1/O
                         net (fo=5, routed)           0.508     7.876    clkLogic/sec[5]_i_1_n_0
    SLICE_X0Y45          FDRE                                         r  clkLogic/sec_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.522     4.894    clkLogic/CLK
    SLICE_X0Y45          FDRE                                         r  clkLogic/sec_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            clkLogic/sec_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.726ns  (logic 2.139ns (27.684%)  route 5.587ns (72.316%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          2.139     3.630    clkEn10ms/SW_IBUF[0]
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     3.754 r  clkEn10ms/min[3]_i_9/O
                         net (fo=1, routed)           0.689     4.444    clkEn10ms/min[3]_i_9_n_0
    SLICE_X8Y48          LUT5 (Prop_lut5_I4_O)        0.124     4.568 f  clkEn10ms/min[3]_i_7/O
                         net (fo=1, routed)           0.821     5.389    clkEn100ms/sec[5]_i_4
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     5.513 f  clkEn100ms/min[3]_i_5/O
                         net (fo=6, routed)           0.747     6.260    clkEn100ms/running_reg_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.124     6.384 r  clkEn100ms/sec[5]_i_3/O
                         net (fo=6, routed)           0.832     7.216    clkLogic/sec_reg[2]_0
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.152     7.368 r  clkLogic/sec[5]_i_1/O
                         net (fo=5, routed)           0.358     7.726    clkLogic/sec[5]_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  clkLogic/sec_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.522     4.894    clkLogic/CLK
    SLICE_X0Y46          FDRE                                         r  clkLogic/sec_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            clkLogic/ms_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.702ns  (logic 2.111ns (27.408%)  route 5.591ns (72.592%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          2.139     3.630    clkEn10ms/SW_IBUF[0]
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     3.754 r  clkEn10ms/min[3]_i_9/O
                         net (fo=1, routed)           0.689     4.444    clkEn10ms/min[3]_i_9_n_0
    SLICE_X8Y48          LUT5 (Prop_lut5_I4_O)        0.124     4.568 f  clkEn10ms/min[3]_i_7/O
                         net (fo=1, routed)           0.821     5.389    clkEn100ms/sec[5]_i_4
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     5.513 f  clkEn100ms/min[3]_i_5/O
                         net (fo=6, routed)           0.747     6.260    clkEn100ms/running_reg_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.124     6.384 r  clkEn100ms/sec[5]_i_3/O
                         net (fo=6, routed)           0.704     7.088    clkEn100ms/running_reg
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.124     7.212 r  clkEn100ms/ms[6]_i_1/O
                         net (fo=4, routed)           0.489     7.702    clkLogic/E[0]
    SLICE_X4Y48          FDRE                                         r  clkLogic/ms_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.521     4.893    clkLogic/CLK
    SLICE_X4Y48          FDRE                                         r  clkLogic/ms_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            clkLogic/ms_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.702ns  (logic 2.111ns (27.408%)  route 5.591ns (72.592%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          2.139     3.630    clkEn10ms/SW_IBUF[0]
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     3.754 r  clkEn10ms/min[3]_i_9/O
                         net (fo=1, routed)           0.689     4.444    clkEn10ms/min[3]_i_9_n_0
    SLICE_X8Y48          LUT5 (Prop_lut5_I4_O)        0.124     4.568 f  clkEn10ms/min[3]_i_7/O
                         net (fo=1, routed)           0.821     5.389    clkEn100ms/sec[5]_i_4
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     5.513 f  clkEn100ms/min[3]_i_5/O
                         net (fo=6, routed)           0.747     6.260    clkEn100ms/running_reg_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.124     6.384 r  clkEn100ms/sec[5]_i_3/O
                         net (fo=6, routed)           0.704     7.088    clkEn100ms/running_reg
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.124     7.212 r  clkEn100ms/ms[6]_i_1/O
                         net (fo=4, routed)           0.489     7.702    clkLogic/E[0]
    SLICE_X4Y48          FDRE                                         r  clkLogic/ms_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.521     4.893    clkLogic/CLK
    SLICE_X4Y48          FDRE                                         r  clkLogic/ms_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            clkLogic/ms_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.562ns  (logic 2.111ns (27.915%)  route 5.451ns (72.085%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          2.139     3.630    clkEn10ms/SW_IBUF[0]
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     3.754 r  clkEn10ms/min[3]_i_9/O
                         net (fo=1, routed)           0.689     4.444    clkEn10ms/min[3]_i_9_n_0
    SLICE_X8Y48          LUT5 (Prop_lut5_I4_O)        0.124     4.568 f  clkEn10ms/min[3]_i_7/O
                         net (fo=1, routed)           0.821     5.389    clkEn100ms/sec[5]_i_4
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     5.513 f  clkEn100ms/min[3]_i_5/O
                         net (fo=6, routed)           0.747     6.260    clkEn100ms/running_reg_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.124     6.384 r  clkEn100ms/sec[5]_i_3/O
                         net (fo=6, routed)           0.704     7.088    clkEn100ms/running_reg
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.124     7.212 r  clkEn100ms/ms[6]_i_1/O
                         net (fo=4, routed)           0.350     7.562    clkLogic/E[0]
    SLICE_X4Y47          FDRE                                         r  clkLogic/ms_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.521     4.893    clkLogic/CLK
    SLICE_X4Y47          FDRE                                         r  clkLogic/ms_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            clkLogic/ms_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.562ns  (logic 2.111ns (27.915%)  route 5.451ns (72.085%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          2.139     3.630    clkEn10ms/SW_IBUF[0]
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     3.754 r  clkEn10ms/min[3]_i_9/O
                         net (fo=1, routed)           0.689     4.444    clkEn10ms/min[3]_i_9_n_0
    SLICE_X8Y48          LUT5 (Prop_lut5_I4_O)        0.124     4.568 f  clkEn10ms/min[3]_i_7/O
                         net (fo=1, routed)           0.821     5.389    clkEn100ms/sec[5]_i_4
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     5.513 f  clkEn100ms/min[3]_i_5/O
                         net (fo=6, routed)           0.747     6.260    clkEn100ms/running_reg_0
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.124     6.384 r  clkEn100ms/sec[5]_i_3/O
                         net (fo=6, routed)           0.704     7.088    clkEn100ms/running_reg
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.124     7.212 r  clkEn100ms/ms[6]_i_1/O
                         net (fo=4, routed)           0.350     7.562    clkLogic/E[0]
    SLICE_X5Y47          FDRE                                         r  clkLogic/ms_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.521     4.893    clkLogic/CLK
    SLICE_X5Y47          FDRE                                         r  clkLogic/ms_reg[6]/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            clkLogic/min_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.464ns  (logic 1.674ns (22.431%)  route 5.790ns (77.569%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  SW_IBUF[9]_inst/O
                         net (fo=5, routed)           4.553     5.497    clkLogic/SW_IBUF[9]
    SLICE_X1Y45          LUT5 (Prop_lut5_I1_O)        0.150     5.647 f  clkLogic/min[3]_i_8/O
                         net (fo=1, routed)           0.652     6.300    clkLogic/min[3]_i_8_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I5_O)        0.332     6.632 r  clkLogic/min[3]_i_6/O
                         net (fo=1, routed)           0.151     6.783    clkLogic/min[3]_i_6_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I0_O)        0.124     6.907 r  clkLogic/min[3]_i_3/O
                         net (fo=1, routed)           0.433     7.340    clkLogic/p_2_in[3]
    SLICE_X3Y44          LUT4 (Prop_lut4_I2_O)        0.124     7.464 r  clkLogic/min[3]_i_1/O
                         net (fo=1, routed)           0.000     7.464    clkLogic/min[3]_i_1_n_0
    SLICE_X3Y44          FDRE                                         r  clkLogic/min_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.522     4.894    clkLogic/CLK
    SLICE_X3Y44          FDRE                                         r  clkLogic/min_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            clkLogic/running_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.247ns (38.157%)  route 0.400ns (61.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BTNU_IBUF_inst/O
                         net (fo=4, routed)           0.400     0.647    clkLogic/BTNU_IBUF
    SLICE_X4Y45          FDRE                                         r  clkLogic/running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.866     2.024    clkLogic/CLK
    SLICE_X4Y45          FDRE                                         r  clkLogic/running_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            clkLogic/timer_set_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.292ns (39.356%)  route 0.450ns (60.644%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           0.450     0.697    clkEn100ms/BTNU_IBUF
    SLICE_X5Y45          LUT5 (Prop_lut5_I0_O)        0.045     0.742 r  clkEn100ms/timer_set_i_1/O
                         net (fo=1, routed)           0.000     0.742    clkLogic/timer_set_reg_1
    SLICE_X5Y45          FDRE                                         r  clkLogic/timer_set_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.866     2.024    clkLogic/CLK
    SLICE_X5Y45          FDRE                                         r  clkLogic/timer_set_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            clkLogic/ms_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.304ns (38.065%)  route 0.494ns (61.935%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          0.494     0.753    clkLogic/SW_IBUF[0]
    SLICE_X4Y48          LUT6 (Prop_lut6_I2_O)        0.045     0.798 r  clkLogic/ms[1]_i_1/O
                         net (fo=1, routed)           0.000     0.798    clkLogic/ms[1]_i_1_n_0
    SLICE_X4Y48          FDRE                                         r  clkLogic/ms_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.867     2.025    clkLogic/CLK
    SLICE_X4Y48          FDRE                                         r  clkLogic/ms_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            clkLogic/sec_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.238ns (26.832%)  route 0.650ns (73.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=26, routed)          0.650     0.888    clkLogic/BTNC_IBUF
    SLICE_X1Y45          FDRE                                         r  clkLogic/sec_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.868     2.026    clkLogic/CLK
    SLICE_X1Y45          FDRE                                         r  clkLogic/sec_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            clkLogic/sec_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.238ns (26.701%)  route 0.654ns (73.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=26, routed)          0.654     0.893    clkLogic/BTNC_IBUF
    SLICE_X0Y45          FDRE                                         r  clkLogic/sec_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.868     2.026    clkLogic/CLK
    SLICE_X0Y45          FDRE                                         r  clkLogic/sec_reg[3]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            clkLogic/sec_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.238ns (26.701%)  route 0.654ns (73.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=26, routed)          0.654     0.893    clkLogic/BTNC_IBUF
    SLICE_X0Y45          FDRE                                         r  clkLogic/sec_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.868     2.026    clkLogic/CLK
    SLICE_X0Y45          FDRE                                         r  clkLogic/sec_reg[4]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            clkLogic/running_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.292ns (32.008%)  route 0.620ns (67.992%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BTNU_IBUF_inst/O
                         net (fo=4, routed)           0.564     0.811    clkLogic/BTNU_IBUF
    SLICE_X4Y45          LUT4 (Prop_lut4_I0_O)        0.045     0.856 r  clkLogic/running_i_1/O
                         net (fo=1, routed)           0.056     0.912    clkLogic/running_i_1_n_0
    SLICE_X4Y45          FDRE                                         r  clkLogic/running_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.866     2.024    clkLogic/CLK
    SLICE_X4Y45          FDRE                                         r  clkLogic/running_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            clkLogic/ms_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.304ns (33.042%)  route 0.615ns (66.958%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          0.615     0.874    clkLogic/SW_IBUF[0]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.045     0.919 r  clkLogic/ms[0]_i_1/O
                         net (fo=1, routed)           0.000     0.919    clkLogic/ms[0]_i_1_n_0
    SLICE_X4Y48          FDRE                                         r  clkLogic/ms_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.867     2.025    clkLogic/CLK
    SLICE_X4Y48          FDRE                                         r  clkLogic/ms_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            clkLogic/ms_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.922ns  (logic 0.344ns (37.260%)  route 0.579ns (62.740%))
  Logic Levels:           2  (IBUF=1 MUXF7=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=52, routed)          0.579     0.837    clkLogic/SW_IBUF[0]
    SLICE_X4Y47          MUXF7 (Prop_muxf7_S_O)       0.085     0.922 r  clkLogic/ms_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.922    clkLogic/ms_reg[5]_i_1_n_0
    SLICE_X4Y47          FDRE                                         r  clkLogic/ms_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.867     2.025    clkLogic/CLK
    SLICE_X4Y47          FDRE                                         r  clkLogic/ms_reg[5]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            clkLogic/lap_min_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.277ns (28.840%)  route 0.685ns (71.160%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  BTNR_IBUF_inst/O
                         net (fo=2, routed)           0.562     0.794    clkLogic/BTNR_IBUF
    SLICE_X1Y45          LUT3 (Prop_lut3_I0_O)        0.045     0.839 r  clkLogic/lap_ms[3]_i_2/O
                         net (fo=14, routed)          0.123     0.962    clkLogic/lap_min0
    SLICE_X2Y46          FDRE                                         r  clkLogic/lap_min_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.868     2.026    clkLogic/CLK
    SLICE_X2Y46          FDRE                                         r  clkLogic/lap_min_reg[2]/C





