global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::add_cg __coverage_riscv_instr_cover_group.add_cg unused_riscv_instr_cover_group_add_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 1 1
 86 /home/saurabh/projects/rig/work/pvips_riscv-dv/riscv-dv/src/riscv_instr_cover_group.sv
 331 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 331 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 331 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 331 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 331 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 331 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 331 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 331 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 332 0 0 0 0 3 3 4 5 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sub_cg __coverage_riscv_instr_cover_group.sub_cg unused_riscv_instr_cover_group_sub_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 335 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 335 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 335 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 335 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 335 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 335 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 335 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 335 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 336 0 0 0 0 3 3 4 5 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::addi_cg __coverage_riscv_instr_cover_group.addi_cg unused_riscv_instr_cover_group_addi_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 339 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

6
0
1
0
 6 cp_rs1 340 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 341 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 8 non_zero 342 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_1 0 0 0 0 0 0 0

 11 cp_rs1_sign 344 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 345 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 346 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 347 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 348 0 0 0 0 3 2 4 3 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::lui_cg __coverage_riscv_instr_cover_group.lui_cg unused_riscv_instr_cover_group_lui_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 351 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 351 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lui_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lui_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 351 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lui_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lui_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 351 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lui_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lui_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::auipc_cg __coverage_riscv_instr_cover_group.auipc_cg unused_riscv_instr_cover_group_auipc_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 354 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 354 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_auipc_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_auipc_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 354 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_auipc_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_auipc_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 354 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_auipc_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_auipc_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sra_cg __coverage_riscv_instr_cover_group.sra_cg unused_riscv_instr_cover_group_sra_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 358 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 358 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 358 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 358 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 358 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 358 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 358 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 358 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 359 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sll_cg __coverage_riscv_instr_cover_group.sll_cg unused_riscv_instr_cover_group_sll_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 362 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 362 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 362 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 362 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 362 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 362 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 362 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 362 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 363 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::srl_cg __coverage_riscv_instr_cover_group.srl_cg unused_riscv_instr_cover_group_srl_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 366 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 366 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 366 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 366 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 366 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 366 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 366 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 366 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 367 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::srai_cg __coverage_riscv_instr_cover_group.srai_cg unused_riscv_instr_cover_group_srai_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 370 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 6 cp_rs1 371 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 372 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 373 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 374 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 375 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::slli_cg __coverage_riscv_instr_cover_group.slli_cg unused_riscv_instr_cover_group_slli_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 378 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 6 cp_rs1 379 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 380 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 381 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 382 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 383 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::srli_cg __coverage_riscv_instr_cover_group.srli_cg unused_riscv_instr_cover_group_srli_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 386 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 6 cp_rs1 387 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 388 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 389 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 390 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 391 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::xor_cg __coverage_riscv_instr_cover_group.xor_cg unused_riscv_instr_cover_group_xor_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 395 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
1
0
 6 cp_rs1 395 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 395 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 395 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 395 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 395 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 395 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 395 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_logical 396 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_6 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 37 riscv_instr_pkg::logical_similarity_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 397 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::or_cg __coverage_riscv_instr_cover_group.or_cg unused_riscv_instr_cover_group_or_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 400 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
1
0
 6 cp_rs1 400 0 0 0 0 0 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 400 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 400 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 400 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_2 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 400 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_3 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 400 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_4 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 400 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_5 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_logical 401 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_6 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 37 riscv_instr_pkg::logical_similarity_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 402 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::and_cg __coverage_riscv_instr_cover_group.and_cg unused_riscv_instr_cover_group_and_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 405 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
1
0
 6 cp_rs1 405 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 405 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 405 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 405 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 405 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 405 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 405 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_logical 406 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_6 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 37 riscv_instr_pkg::logical_similarity_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 407 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::xori_cg __coverage_riscv_instr_cover_group.xori_cg unused_riscv_instr_cover_group_xori_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 410 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 410 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 410 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 410 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 410 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 410 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 410 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_logical 411 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 37 riscv_instr_pkg::logical_similarity_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 412 0 0 0 0 2 2 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::ori_cg __coverage_riscv_instr_cover_group.ori_cg unused_riscv_instr_cover_group_ori_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 415 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 415 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 415 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 415 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 415 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 415 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 415 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_logical 416 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 37 riscv_instr_pkg::logical_similarity_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 417 0 0 0 0 2 2 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::andi_cg __coverage_riscv_instr_cover_group.andi_cg unused_riscv_instr_cover_group_andi_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 420 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 420 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 420 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 420 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 420 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 420 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 420 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_logical 421 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 37 riscv_instr_pkg::logical_similarity_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 422 0 0 0 0 2 2 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::slt_cg __coverage_riscv_instr_cover_group.slt_cg unused_riscv_instr_cover_group_slt_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 426 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 426 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 426 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 426 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 9 cp_result 426 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 426 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 427 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 428 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 429 0 0 0 0 2 2 6 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sltu_cg __coverage_riscv_instr_cover_group.sltu_cg unused_riscv_instr_cover_group_sltu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 432 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 432 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 432 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 432 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 9 cp_result 432 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 432 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 433 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 434 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 435 0 0 0 0 2 2 6 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::slti_cg __coverage_riscv_instr_cover_group.slti_cg unused_riscv_instr_cover_group_slti_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 438 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

6
0
1
0
 6 cp_rs1 438 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 438 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 438 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 9 cp_result 438 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 438 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 439 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 440 0 0 0 0 2 2 5 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sltiu_cg __coverage_riscv_instr_cover_group.sltiu_cg unused_riscv_instr_cover_group_sltiu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 443 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

6
0
1
0
 6 cp_rs1 443 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 443 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 443 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 9 cp_result 443 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_2 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 443 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_3 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 444 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_4 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 445 0 0 0 0 2 2 5 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::beq_cg __coverage_riscv_instr_cover_group.beq_cg unused_riscv_instr_cover_group_beq_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 449 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 449 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 449 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 449 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 449 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 449 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_branch_hit 449 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 449 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 449 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_6 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_7 0 0 0 0 0 0 0

 13 cp_sign_cross 0 449 0 0 0 0 2 2 3 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::bne_cg __coverage_riscv_instr_cover_group.bne_cg unused_riscv_instr_cover_group_bne_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 452 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 452 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 452 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 452 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 452 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 452 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_branch_hit 452 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 452 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 452 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_6 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_7 0 0 0 0 0 0 0

 13 cp_sign_cross 0 452 0 0 0 0 2 2 3 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::blt_cg __coverage_riscv_instr_cover_group.blt_cg unused_riscv_instr_cover_group_blt_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 455 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 455 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 455 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 455 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 455 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 455 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_branch_hit 455 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 455 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 455 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_6 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_7 0 0 0 0 0 0 0

 13 cp_sign_cross 0 455 0 0 0 0 2 2 3 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::bge_cg __coverage_riscv_instr_cover_group.bge_cg unused_riscv_instr_cover_group_bge_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 458 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 458 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 458 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 458 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 458 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 458 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_branch_hit 458 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 458 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 458 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_6 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_7 0 0 0 0 0 0 0

 13 cp_sign_cross 0 458 0 0 0 0 2 2 3 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::bltu_cg __coverage_riscv_instr_cover_group.bltu_cg unused_riscv_instr_cover_group_bltu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 461 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 461 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 461 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 461 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 461 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 461 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_branch_hit 461 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 461 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 461 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_7 0 0 0 0 0 0 0

 13 cp_sign_cross 0 461 0 0 0 0 2 2 3 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::bgeu_cg __coverage_riscv_instr_cover_group.bgeu_cg unused_riscv_instr_cover_group_bgeu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 464 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 464 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 464 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 464 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 464 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 464 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_branch_hit 464 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 464 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 464 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_7 0 0 0 0 0 0 0

 13 cp_sign_cross 0 464 0 0 0 0 2 2 3 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::lb_cg __coverage_riscv_instr_cover_group.lb_cg unused_riscv_instr_cover_group_lb_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 468 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

6
0
0
0
 6 cp_rs1 468 0 0 0 0 0 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 468 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_0 0 0 0 0 0 0 0

 5 cp_rd 468 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 468 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_2 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 468 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_3 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 468 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_4 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 468 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_5 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_6 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 468 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_7 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 468 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_8 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_9 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_a 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::lh_cg __coverage_riscv_instr_cover_group.lh_cg unused_riscv_instr_cover_group_lh_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 471 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
0
0
 6 cp_rs1 471 0 0 0 0 0 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 471 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_0 0 0 0 0 0 0 0

 5 cp_rd 471 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 471 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_2 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 471 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_3 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 471 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_4 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 471 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_5 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_6 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 471 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_7 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 471 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_8 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_9 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_a 0 0 0 0 0 0 0

 8 cp_align 472 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_b 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::lw_cg __coverage_riscv_instr_cover_group.lw_cg unused_riscv_instr_cover_group_lw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 475 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
0
0
 6 cp_rs1 475 0 0 0 0 0 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 475 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_0 0 0 0 0 0 0 0

 5 cp_rd 475 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 475 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_2 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 475 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_3 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 475 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_4 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 475 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_5 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_6 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 475 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_7 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 475 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_8 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_9 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_a 0 0 0 0 0 0 0

 8 cp_align 476 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_b 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::lbu_cg __coverage_riscv_instr_cover_group.lbu_cg unused_riscv_instr_cover_group_lbu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 479 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

6
0
0
0
 6 cp_rs1 479 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 479 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_0 0 0 0 0 0 0 0

 5 cp_rd 479 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 479 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 479 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 479 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 479 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_5 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_6 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 479 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_7 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 479 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_8 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_9 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_a 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::lhu_cg __coverage_riscv_instr_cover_group.lhu_cg unused_riscv_instr_cover_group_lhu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 482 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
0
0
 6 cp_rs1 482 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 482 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_0 0 0 0 0 0 0 0

 5 cp_rd 482 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 482 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 482 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 482 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 482 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_5 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_6 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 482 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_7 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 482 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_8 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_9 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_a 0 0 0 0 0 0 0

 8 cp_align 483 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_b 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sb_cg __coverage_riscv_instr_cover_group.sb_cg unused_riscv_instr_cover_group_sb_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 487 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

6
0
0
0
 6 cp_rs1 487 0 0 0 0 0 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 487 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_0 0 0 0 0 0 0 0

 6 cp_rs2 487 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 487 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_2 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 487 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_3 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 487 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_4 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_5 0 0 0 0 0 0 0

 13 cp_lsu_hazard 487 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_6 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 487 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_4 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_7 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_8 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 487 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_9 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 487 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_a 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_b 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_c 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sh_cg __coverage_riscv_instr_cover_group.sh_cg unused_riscv_instr_cover_group_sh_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 490 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
0
0
 6 cp_rs1 490 0 0 0 0 0 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 490 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_0 0 0 0 0 0 0 0

 6 cp_rs2 490 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 490 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_2 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 490 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_3 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 490 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_4 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_5 0 0 0 0 0 0 0

 13 cp_lsu_hazard 490 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_6 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 490 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_4 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_7 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_8 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 490 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_9 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 490 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_a 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_b 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_c 0 0 0 0 0 0 0

 11 cp_misalign 491 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_d 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_d 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sw_cg __coverage_riscv_instr_cover_group.sw_cg unused_riscv_instr_cover_group_sw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 494 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
0
0
 6 cp_rs1 494 0 0 0 0 0 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 494 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_0 0 0 0 0 0 0 0

 6 cp_rs2 494 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 494 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_2 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 494 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_3 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 494 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_4 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_5 0 0 0 0 0 0 0

 13 cp_lsu_hazard 494 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_6 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 494 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_4 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_7 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_8 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 494 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_9 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 494 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_a 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_b 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_c 0 0 0 0 0 0 0

 11 cp_misalign 495 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_d 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_d 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::jal_cg __coverage_riscv_instr_cover_group.jal_cg unused_riscv_instr_cover_group_jal_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 499 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

6
0
0
0
 11 cp_imm_sign 499 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 499 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rd_align 499 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_b2b_jump 499 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 1 1 27 riscv_instr_pkg::jump_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 499 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_3 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_4 0 0 0 0 0 0 0

 13 cp_b2b_3_jump 499 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 1 1 29 riscv_instr_pkg::jump_3_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 499 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_6 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_7 0 0 0 0 0 0 0

 12 cp_imm_align 500 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_8 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::jalr_cg __coverage_riscv_instr_cover_group.jalr_cg unused_riscv_instr_cover_group_jalr_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 503 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

9
0
2
0
 11 cp_imm_sign 503 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 503 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rd_align 503 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_b2b_jump 503 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 1 1 27 riscv_instr_pkg::jump_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 503 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_4 0 0 0 0 0 0 0

 13 cp_b2b_3_jump 503 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 1 1 29 riscv_instr_pkg::jump_3_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 503 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_7 0 0 0 0 0 0 0

 11 cp_rs1_link 504 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_8 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 3 1 1 0 0 1 1 2 ra 505 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_9 0 0 0 0 0 0 0
 1 1 0 0 1 1 2 t1 506 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_a 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 non_link 507 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 8 0 0 0 0 0 0 0 0

 10 cp_rd_link 509 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 3 1 1 0 0 1 1 2 ra 510 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_9 0 0 0 0 0 0 0
 1 1 0 0 1 1 2 t1 511 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_a 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 non_link 512 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 8 0 0 0 0 0 0 0 0

 12 cp_imm_align 514 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_b 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 2 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 12 cp_rs1_align 515 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_c 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_c 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 2 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 8 cp_align 0 516 0 0 0 0 2 7 8 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_ras 0 517 0 0 0 0 2 5 6 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::flw_cg __coverage_riscv_instr_cover_group.flw_cg unused_riscv_instr_cover_group_flw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 521 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 6 cp_rs1 522 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 523 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_0 0 0 0 0 0 0 0

 5 cp_fd 525 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 526 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 527 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 528 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 528 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_5 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_6 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fsw_cg __coverage_riscv_instr_cover_group.fsw_cg unused_riscv_instr_cover_group_fsw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 533 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 6 cp_rs1 534 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 535 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_0 0 0 0 0 0 0 0

 6 cp_fs2 537 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 538 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 539 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 539 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_4 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_5 0 0 0 0 0 0 0

 13 cp_lsu_hazard 542 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_6 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 542 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_4 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_7 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_8 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fadd_s_cg __coverage_riscv_instr_cover_group.fadd_s_cg unused_riscv_instr_cover_group_fadd_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 547 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_fs1 547 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 547 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 547 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 547 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_2 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 547 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_3 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 547 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_4 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 547 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_5 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 548 0 0 0 0 3 3 4 5 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fsub_s_cg __coverage_riscv_instr_cover_group.fsub_s_cg unused_riscv_instr_cover_group_fsub_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 551 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_fs1 551 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 551 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 551 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 551 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_2 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 551 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_3 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 551 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_4 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 551 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_5 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 552 0 0 0 0 3 3 4 5 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fmul_s_cg __coverage_riscv_instr_cover_group.fmul_s_cg unused_riscv_instr_cover_group_fmul_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 555 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_fs1 555 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 555 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 555 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 555 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_2 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 555 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_3 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 555 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_4 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 555 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_5 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 556 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fdiv_s_cg __coverage_riscv_instr_cover_group.fdiv_s_cg unused_riscv_instr_cover_group_fdiv_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 559 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
1
0
 6 cp_fs1 559 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 559 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 559 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 559 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_2 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 559 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_3 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 559 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_4 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 559 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_5 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_div_result 560 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_6 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 29 riscv_instr_pkg::div_result_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 561 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fsqrt_s_cg __coverage_riscv_instr_cover_group.fsqrt_s_cg unused_riscv_instr_cover_group_fsqrt_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 564 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 6 cp_fs1 564 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 564 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn_0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 564 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn_1 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 564 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn_2 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 564 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn_3 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fmin_s_cg __coverage_riscv_instr_cover_group.fmin_s_cg unused_riscv_instr_cover_group_fmin_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 567 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_fs1 567 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 567 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 567 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 567 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_2 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 567 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_3 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 567 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_4 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 567 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_5 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 568 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fmax_s_cg __coverage_riscv_instr_cover_group.fmax_s_cg unused_riscv_instr_cover_group_fmax_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 571 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_fs1 571 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 571 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 571 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 571 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_2 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 571 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_3 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 571 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_4 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 571 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_5 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 572 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fmadd_s_cg __coverage_riscv_instr_cover_group.fmadd_s_cg unused_riscv_instr_cover_group_fmadd_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 575 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

9
0
1
0
 6 cp_fs1 575 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 575 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs3 575 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_1 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 575 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_2 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 575 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_3 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 575 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_4 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs3_sign 575 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_5 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 575 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_6 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 575 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_7 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 575 0 0 0 0 4 4 5 6 7 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fnmadd_s_cg __coverage_riscv_instr_cover_group.fnmadd_s_cg unused_riscv_instr_cover_group_fnmadd_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 578 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

9
0
1
0
 6 cp_fs1 578 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 578 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs3 578 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_1 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 578 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_2 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 578 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_3 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 578 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_4 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs3_sign 578 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_5 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 578 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_6 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 578 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_7 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 578 0 0 0 0 4 4 5 6 7 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fmsub_s_cg __coverage_riscv_instr_cover_group.fmsub_s_cg unused_riscv_instr_cover_group_fmsub_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 581 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

9
0
1
0
 6 cp_fs1 581 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 581 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs3 581 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_1 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 581 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_2 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 581 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_3 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 581 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_4 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs3_sign 581 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_5 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 581 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_6 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 581 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_7 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 581 0 0 0 0 4 4 5 6 7 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fnmsub_s_cg __coverage_riscv_instr_cover_group.fnmsub_s_cg unused_riscv_instr_cover_group_fnmsub_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 584 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

9
0
1
0
 6 cp_fs1 584 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 584 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs3 584 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_1 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 584 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_2 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 584 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_3 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 584 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_4 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs3_sign 584 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_5 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 584 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_6 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 584 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_7 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 584 0 0 0 0 4 4 5 6 7 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::csrrw_cg __coverage_riscv_instr_cover_group.csrrw_cg unused_riscv_instr_cover_group_csrrw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 588 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 588 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrw_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 588 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrw_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs1 589 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrw_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::csrrs_cg __coverage_riscv_instr_cover_group.csrrs_cg unused_riscv_instr_cover_group_csrrs_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 592 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 592 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrs_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrs_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 592 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrs_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrs_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs1 593 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrs_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrs_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::csrrc_cg __coverage_riscv_instr_cover_group.csrrc_cg unused_riscv_instr_cover_group_csrrc_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 596 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 596 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrc_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrc_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 596 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrc_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrc_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs1 597 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrc_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrc_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::csrrwi_cg __coverage_riscv_instr_cover_group.csrrwi_cg unused_riscv_instr_cover_group_csrrwi_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 600 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 5 cp_rd 600 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrwi_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrwi_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 600 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrwi_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrwi_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::csrrsi_cg __coverage_riscv_instr_cover_group.csrrsi_cg unused_riscv_instr_cover_group_csrrsi_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 603 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 5 cp_rd 603 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrsi_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrsi_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 603 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrsi_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrsi_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::csrrci_cg __coverage_riscv_instr_cover_group.csrrci_cg unused_riscv_instr_cover_group_csrrci_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 606 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 5 cp_rd 606 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrci_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrci_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 606 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrci_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrci_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::rv32i_misc_cg __coverage_riscv_instr_cover_group.rv32i_misc_cg unused_riscv_instr_cover_group_rv32i_misc_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 609 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 7 cp_misc 610 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rv32i_misc_cg_fn 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rv32i_misc_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 32 1 35 riscv_instr_pkg::riscv_instr_name_t 1 1 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 5 instr 611 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 5 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rv32i_misc_cg_fn_0 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rv32i_misc_cg_fn_1 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rv32i_misc_cg_fn_2 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rv32i_misc_cg_fn_3 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rv32i_misc_cg_fn_4 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::wfi_cg __coverage_riscv_instr_cover_group.wfi_cg unused_riscv_instr_cover_group_wfi_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 615 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 7 cp_misc 616 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_wfi_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_wfi_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 32 1 35 riscv_instr_pkg::riscv_instr_name_t 1 1 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 0 1 1 3 wfi 617 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_wfi_cg_fn_0 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::mul_cg __coverage_riscv_instr_cover_group.mul_cg unused_riscv_instr_cover_group_mul_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 622 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 622 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 622 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 622 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 622 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 622 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 622 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 622 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 623 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::mulh_cg __coverage_riscv_instr_cover_group.mulh_cg unused_riscv_instr_cover_group_mulh_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 626 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 626 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 626 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 626 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 626 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 626 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 626 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 626 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 627 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::mulhsu_cg __coverage_riscv_instr_cover_group.mulhsu_cg unused_riscv_instr_cover_group_mulhsu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 630 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 630 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 630 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 630 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 630 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_2 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 630 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_3 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 630 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_4 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 630 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_5 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 631 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::mulhu_cg __coverage_riscv_instr_cover_group.mulhu_cg unused_riscv_instr_cover_group_mulhu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 634 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 634 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 634 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 634 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 634 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_2 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 634 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_3 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 634 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_4 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 634 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_5 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 635 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::div_cg __coverage_riscv_instr_cover_group.div_cg unused_riscv_instr_cover_group_div_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 638 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
1
0
 6 cp_rs1 638 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 638 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 638 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 638 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 638 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 638 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 638 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_div_result 639 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_6 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 29 riscv_instr_pkg::div_result_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 640 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::divu_cg __coverage_riscv_instr_cover_group.divu_cg unused_riscv_instr_cover_group_divu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 643 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
1
0
 6 cp_rs1 643 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 643 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 643 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 643 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 643 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 643 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 643 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_div_result 644 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_6 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 29 riscv_instr_pkg::div_result_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 11 no_overflow 645 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_7 0 0 0 0 0 0 0

 13 cp_sign_cross 0 647 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::rem_cg __coverage_riscv_instr_cover_group.rem_cg unused_riscv_instr_cover_group_rem_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 650 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
1
0
 6 cp_rs1 650 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 650 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 650 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 650 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 650 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 650 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 650 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_div_result 651 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_6 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 29 riscv_instr_pkg::div_result_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 652 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::remu_cg __coverage_riscv_instr_cover_group.remu_cg unused_riscv_instr_cover_group_remu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 655 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
1
0
 6 cp_rs1 655 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 655 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 655 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 655 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 655 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 655 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 655 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_div_result 656 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_6 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 29 riscv_instr_pkg::div_result_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 11 no_overflow 657 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_7 0 0 0 0 0 0 0

 13 cp_sign_cross 0 659 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::mulw_cg __coverage_riscv_instr_cover_group.mulw_cg unused_riscv_instr_cover_group_mulw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 666 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 666 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 666 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 666 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 666 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 666 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 666 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 666 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 667 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::divw_cg __coverage_riscv_instr_cover_group.divw_cg unused_riscv_instr_cover_group_divw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 670 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

9
0
1
0
 6 cp_rs1 670 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 670 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 670 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 670 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 670 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 670 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 670 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_div_result 671 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_6 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 29 riscv_instr_pkg::div_result_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_div_zero 672 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_7 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_7 0 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_8 0 0 0 -1 0 0 -1 0 0 0 2 32 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 4 zero 673 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_9 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 non_zero 674 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 8 0 0 0 0 0 0 0 0

 13 cp_sign_cross 0 676 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::divuw_cg __coverage_riscv_instr_cover_group.divuw_cg unused_riscv_instr_cover_group_divuw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 679 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

9
0
1
0
 6 cp_rs1 679 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 679 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 679 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 679 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_2 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 679 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_3 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 679 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_4 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 679 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_5 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_div_result 680 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_6 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 29 riscv_instr_pkg::div_result_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 11 no_overflow 681 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_7 0 0 0 0 0 0 0

 11 cp_div_zero 683 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_8 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_8 0 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_9 0 0 0 -1 0 0 -1 0 0 0 2 32 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 4 zero 684 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_a 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 non_zero 685 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 8 0 0 0 0 0 0 0 0

 13 cp_sign_cross 0 687 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::remw_cg __coverage_riscv_instr_cover_group.remw_cg unused_riscv_instr_cover_group_remw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 690 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

9
0
1
0
 6 cp_rs1 690 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 690 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 690 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 690 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 690 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 690 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 690 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_div_result 691 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_6 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 29 riscv_instr_pkg::div_result_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_div_zero 692 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_7 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_7 0 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_8 0 0 0 -1 0 0 -1 0 0 0 2 32 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 4 zero 693 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_9 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 non_zero 694 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 8 0 0 0 0 0 0 0 0

 13 cp_sign_cross 0 696 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::remuw_cg __coverage_riscv_instr_cover_group.remuw_cg unused_riscv_instr_cover_group_remuw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 699 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

9
0
1
0
 6 cp_rs1 699 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 699 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 699 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 699 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_2 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 699 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_3 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 699 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_4 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 699 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_5 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_div_result 700 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_6 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 29 riscv_instr_pkg::div_result_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 11 no_overflow 701 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_7 0 0 0 0 0 0 0

 11 cp_div_zero 703 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_8 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_8 0 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_9 0 0 0 -1 0 0 -1 0 0 0 2 32 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 4 zero 704 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_a 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 non_zero 705 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 8 0 0 0 0 0 0 0 0

 13 cp_sign_cross 0 707 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::lwu_cg __coverage_riscv_instr_cover_group.lwu_cg unused_riscv_instr_cover_group_lwu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 711 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
0
0
 6 cp_rs1 711 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 711 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_0 0 0 0 0 0 0 0

 5 cp_rd 711 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 711 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 711 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 711 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 711 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_5 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_6 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 711 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_7 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 711 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_8 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_9 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_a 0 0 0 0 0 0 0

 8 cp_align 712 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_b 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::ld_cg __coverage_riscv_instr_cover_group.ld_cg unused_riscv_instr_cover_group_ld_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 715 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
0
0
 6 cp_rs1 715 0 0 0 0 0 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 715 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_0 0 0 0 0 0 0 0

 5 cp_rd 715 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 715 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_2 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 715 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_3 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 715 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_4 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 715 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_5 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_6 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 715 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_7 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 715 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_8 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_9 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_a 0 0 0 0 0 0 0

 8 cp_align 716 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_b 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sd_cg __coverage_riscv_instr_cover_group.sd_cg unused_riscv_instr_cover_group_sd_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 719 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
0
0
 6 cp_rs1 719 0 0 0 0 0 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 719 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_0 0 0 0 0 0 0 0

 6 cp_rs2 719 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 719 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_2 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 719 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_3 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 719 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_4 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_5 0 0 0 0 0 0 0

 13 cp_lsu_hazard 719 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_6 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 719 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_4 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_7 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_8 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 719 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_9 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 719 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_a 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_b 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_c 0 0 0 0 0 0 0

 11 cp_misalign 720 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_d 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_d 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sraw_cg __coverage_riscv_instr_cover_group.sraw_cg unused_riscv_instr_cover_group_sraw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 723 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 723 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 723 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 723 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 723 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 723 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 723 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 723 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 724 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sllw_cg __coverage_riscv_instr_cover_group.sllw_cg unused_riscv_instr_cover_group_sllw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 727 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 727 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 727 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 727 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 727 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 727 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 727 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 727 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 728 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::srlw_cg __coverage_riscv_instr_cover_group.srlw_cg unused_riscv_instr_cover_group_srlw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 731 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 731 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 731 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 731 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 731 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 731 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 731 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 731 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 732 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::srai64_cg __coverage_riscv_instr_cover_group.srai64_cg unused_riscv_instr_cover_group_srai64_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 736 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 6 cp_imm 737 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai64_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai64_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::slli64_cg __coverage_riscv_instr_cover_group.slli64_cg unused_riscv_instr_cover_group_slli64_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 740 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 6 cp_imm 741 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli64_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli64_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::srli64_cg __coverage_riscv_instr_cover_group.srli64_cg unused_riscv_instr_cover_group_srli64_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 744 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 6 cp_imm 745 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli64_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli64_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sraiw_cg __coverage_riscv_instr_cover_group.sraiw_cg unused_riscv_instr_cover_group_sraiw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 748 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 6 cp_rs1 749 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 750 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 751 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 752 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn_2 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 753 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn_3 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::slliw_cg __coverage_riscv_instr_cover_group.slliw_cg unused_riscv_instr_cover_group_slliw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 756 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 6 cp_rs1 757 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 758 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 759 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 760 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn_2 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 761 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn_3 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::srliw_cg __coverage_riscv_instr_cover_group.srliw_cg unused_riscv_instr_cover_group_srliw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 764 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 6 cp_rs1 765 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 766 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 767 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 768 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn_2 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 769 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn_3 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::addw_cg __coverage_riscv_instr_cover_group.addw_cg unused_riscv_instr_cover_group_addw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 772 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 772 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 772 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 772 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 772 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 772 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 772 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 772 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 773 0 0 0 0 3 3 4 5 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::subw_cg __coverage_riscv_instr_cover_group.subw_cg unused_riscv_instr_cover_group_subw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 776 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 776 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 776 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 776 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 776 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 776 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 776 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 776 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 777 0 0 0 0 3 3 4 5 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::addiw_cg __coverage_riscv_instr_cover_group.addiw_cg unused_riscv_instr_cover_group_addiw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 780 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

6
0
1
0
 6 cp_rs1 780 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 780 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 780 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 780 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_2 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 780 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_3 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 780 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_4 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 781 0 0 0 0 3 2 4 3 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_lw_cg __coverage_riscv_instr_cover_group.c_lw_cg unused_riscv_instr_cover_group_c_lw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 786 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

4
0
0
0
 6 cp_rs1 786 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 786 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_7 0 0 0 0 0 0 0

 5 cp_rd 786 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_8 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 786 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 786 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_9 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 786 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_a 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_a 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 786 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_b 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_c 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_lwsp_cg __coverage_riscv_instr_cover_group.c_lwsp_cg unused_riscv_instr_cover_group_c_lwsp_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 789 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 5 cp_rd 789 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 789 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn_7 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_sw_cg __coverage_riscv_instr_cover_group.c_sw_cg unused_riscv_instr_cover_group_c_sw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 792 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

4
0
0
0
 6 cp_rs1 792 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 792 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_7 0 0 0 0 0 0 0

 6 cp_rs2 792 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_8 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 792 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 792 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_9 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 792 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_a 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_b 0 0 0 0 0 0 0

 13 cp_lsu_hazard 792 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_c 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_c 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 792 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_a 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_d 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_e 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_swsp_cg __coverage_riscv_instr_cover_group.c_swsp_cg unused_riscv_instr_cover_group_c_swsp_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 795 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 6 cp_rs2 795 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 795 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn_7 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_addi4spn_cg __coverage_riscv_instr_cover_group.c_addi4spn_cg unused_riscv_instr_cover_group_c_addi4spn_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 798 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 5 cp_rd 798 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 798 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_0 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_1 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_2 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_3 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_4 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_5 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_6 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 798 0 0 0 0 0 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_8 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 798 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_9 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_a 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_b 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_addi_cg __coverage_riscv_instr_cover_group.c_addi_cg unused_riscv_instr_cover_group_c_addi_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 801 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 801 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 8 non_zero 801 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn_0 0 0 0 0 0 0 0

 11 cp_imm_sign 801 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 801 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn_2 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 801 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn_5 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_addi16sp_cg __coverage_riscv_instr_cover_group.c_addi16sp_cg unused_riscv_instr_cover_group_c_addi16sp_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 804 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 11 cp_imm_sign 805 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi16sp_cg_fn 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi16sp_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 806 0 0 0 0 0 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi16sp_cg_fn_0 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi16sp_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 806 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi16sp_cg_fn_1 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi16sp_cg_fn_2 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi16sp_cg_fn_3 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_li_cg __coverage_riscv_instr_cover_group.c_li_cg unused_riscv_instr_cover_group_c_li_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 811 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 811 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 8 non_zero 811 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn_0 0 0 0 0 0 0 0

 11 cp_imm_sign 811 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 811 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 811 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn_5 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_lui_cg __coverage_riscv_instr_cover_group.c_lui_cg unused_riscv_instr_cover_group_c_lui_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 814 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 5 cp_rd 815 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lui_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lui_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 3 bin 816 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lui_cg_fn_0 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lui_cg_fn_1 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_sub_cg __coverage_riscv_instr_cover_group.c_sub_cg unused_riscv_instr_cover_group_c_sub_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 820 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 820 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 820 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_0 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_1 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_2 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_3 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_4 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_5 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_6 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_7 0 0 0 0 0 0 0

 6 cp_rs2 820 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_8 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 820 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_0 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_1 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_2 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_3 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_4 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_5 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_6 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 820 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_9 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_add_cg __coverage_riscv_instr_cover_group.c_add_cg unused_riscv_instr_cover_group_c_add_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 823 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

4
0
0
0
 6 cp_rs2 824 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 8 non_zero 825 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn_0 0 0 0 0 0 0 0

 5 cp_rd 827 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 8 non_zero 828 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn_0 0 0 0 0 0 0 0

 11 cp_rs2_sign 830 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn_2 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 831 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn_3 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_mv_cg __coverage_riscv_instr_cover_group.c_mv_cg unused_riscv_instr_cover_group_c_mv_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 834 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

4
0
0
0
 6 cp_rs2 835 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 8 non_zero 836 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn_0 0 0 0 0 0 0 0

 5 cp_rd 838 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 8 non_zero 839 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn_0 0 0 0 0 0 0 0

 11 cp_rs2_sign 841 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 842 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_andi_cg __coverage_riscv_instr_cover_group.c_andi_cg unused_riscv_instr_cover_group_c_andi_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 845 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 6 cp_rs1 845 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 845 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 845 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_8 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 845 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_9 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_a 0 0 0 0 0 0 0

 11 cp_imm_sign 846 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_b 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_xor_cg __coverage_riscv_instr_cover_group.c_xor_cg unused_riscv_instr_cover_group_c_xor_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 849 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 849 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 849 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_0 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_1 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_2 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_3 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_4 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_5 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_6 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_7 0 0 0 0 0 0 0

 6 cp_rs2 849 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_8 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 849 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_0 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_1 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_2 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_3 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_4 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_5 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_6 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 849 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_9 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_or_cg __coverage_riscv_instr_cover_group.c_or_cg unused_riscv_instr_cover_group_c_or_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 852 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 852 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 852 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_7 0 0 0 0 0 0 0

 6 cp_rs2 852 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_8 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 852 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 852 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_9 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_and_cg __coverage_riscv_instr_cover_group.c_and_cg unused_riscv_instr_cover_group_c_and_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 855 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 855 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 855 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_0 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_1 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_2 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_3 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_4 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_5 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_6 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_7 0 0 0 0 0 0 0

 6 cp_rs2 855 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_8 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 855 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_0 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_1 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_2 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_3 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_4 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_5 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_6 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 855 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_9 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_beqz_cg __coverage_riscv_instr_cover_group.c_beqz_cg unused_riscv_instr_cover_group_c_beqz_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 858 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 6 cp_rs1 858 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 858 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 858 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_8 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 858 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_9 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_a 0 0 0 0 0 0 0

 11 cp_imm_sign 859 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_b 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_bnez_cg __coverage_riscv_instr_cover_group.c_bnez_cg unused_riscv_instr_cover_group_c_bnez_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 862 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 6 cp_rs1 862 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 862 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 862 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_8 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 862 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_9 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_a 0 0 0 0 0 0 0

 11 cp_imm_sign 863 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_b 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_srli_cg __coverage_riscv_instr_cover_group.c_srli_cg unused_riscv_instr_cover_group_c_srli_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 866 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 6 cp_rs1 866 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 866 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 866 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_8 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 866 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_9 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_a 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_srai_cg __coverage_riscv_instr_cover_group.c_srai_cg unused_riscv_instr_cover_group_c_srai_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 869 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 6 cp_rs1 869 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 869 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 869 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_8 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 869 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_9 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_a 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_slli_cg __coverage_riscv_instr_cover_group.c_slli_cg unused_riscv_instr_cover_group_c_slli_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 872 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 5 cp_rd 873 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_slli_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_slli_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 8 non_zero 874 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_slli_cg_fn_0 0 0 0 0 0 0 0

 13 cp_gpr_hazard 876 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_slli_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_slli_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 876 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_slli_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_slli_cg_fn_3 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_j_cg __coverage_riscv_instr_cover_group.c_j_cg unused_riscv_instr_cover_group_c_j_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 881 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 11 cp_imm_sign 881 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_j_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_j_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_jal_cg __coverage_riscv_instr_cover_group.c_jal_cg unused_riscv_instr_cover_group_c_jal_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 884 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 11 cp_imm_sign 884 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jal_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jal_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_jr_cg __coverage_riscv_instr_cover_group.c_jr_cg unused_riscv_instr_cover_group_c_jr_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 887 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 6 cp_rs1 888 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jr_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jr_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 889 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jr_cg_fn_0 0 0 0 0 0 0 0

 12 cp_rs1_align 891 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jr_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jr_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 2 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_jalr_cg __coverage_riscv_instr_cover_group.c_jalr_cg unused_riscv_instr_cover_group_c_jalr_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 894 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 6 cp_rs1 895 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jalr_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jalr_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 896 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jalr_cg_fn_0 0 0 0 0 0 0 0

 12 cp_rs1_align 898 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jalr_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jalr_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 2 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rd_align 899 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jalr_cg_fn_2 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jalr_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_ld_cg __coverage_riscv_instr_cover_group.c_ld_cg unused_riscv_instr_cover_group_c_ld_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 904 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

4
0
0
0
 6 cp_rs1 904 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 904 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_7 0 0 0 0 0 0 0

 5 cp_rd 904 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_8 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 904 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 904 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_9 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 904 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_a 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_a 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 904 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_b 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_c 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_ldsp_cg __coverage_riscv_instr_cover_group.c_ldsp_cg unused_riscv_instr_cover_group_c_ldsp_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 907 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 5 cp_rd 907 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 907 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn_7 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_sd_cg __coverage_riscv_instr_cover_group.c_sd_cg unused_riscv_instr_cover_group_c_sd_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 910 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

4
0
0
0
 6 cp_rs1 910 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 910 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_7 0 0 0 0 0 0 0

 6 cp_rs2 910 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_8 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 910 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 910 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_9 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 910 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_a 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_b 0 0 0 0 0 0 0

 13 cp_lsu_hazard 910 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_c 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_c 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 910 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_a 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_d 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_e 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_sdsp_cg __coverage_riscv_instr_cover_group.c_sdsp_cg unused_riscv_instr_cover_group_c_sdsp_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 913 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 6 cp_rs2 913 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 913 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn_7 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_addiw_cg __coverage_riscv_instr_cover_group.c_addiw_cg unused_riscv_instr_cover_group_c_addiw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 916 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 916 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 8 non_zero 916 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn_0 0 0 0 0 0 0 0

 11 cp_imm_sign 916 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn_1 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 916 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn_2 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 916 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn_3 0 0 0 0 0 0 0
 1 1 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn_4 0 0 0 0 0 0 0
 1 1 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn_5 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_subw_cg __coverage_riscv_instr_cover_group.c_subw_cg unused_riscv_instr_cover_group_c_subw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 919 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 919 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 919 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_7 0 0 0 0 0 0 0

 6 cp_rs2 919 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_8 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 919 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 919 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_9 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_addw_cg __coverage_riscv_instr_cover_group.c_addw_cg unused_riscv_instr_cover_group_c_addw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 922 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 922 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 922 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_7 0 0 0 0 0 0 0

 6 cp_rs2 922 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_8 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 922 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 922 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_9 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::hint_cg __coverage_riscv_instr_cover_group.hint_cg unused_riscv_instr_cover_group_hint_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 925 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 7 cp_hint 926 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 16 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 9 1 1 0 1 1 1 4 addi 931 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 5 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_4 0 0 0 0 0 0 0
 1 1 0 1 1 1 2 li 932 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_5 0 0 0 0 0 0 0
 1 1 0 1 1 1 3 lui 933 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_6 0 0 0 0 0 0 0
 1 1 0 1 1 1 6 srli64 934 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_7 0 0 0 0 0 0 0
 1 1 0 1 1 1 6 srai64 935 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_8 0 0 0 0 0 0 0
 1 1 0 1 1 1 4 slli 936 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_9 0 0 0 0 0 0 0
 1 1 0 1 1 1 6 slli64 937 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_a 0 0 0 0 0 0 0
 1 1 0 1 1 1 2 mv 942 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 5 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_b 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_c 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_d 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_e 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_f 0 0 0 0 0 0 0
 1 1 0 1 1 1 3 add 947 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 5 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_10 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_11 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_12 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_13 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_14 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::illegal_compressed_instr_cg __coverage_riscv_instr_cover_group.illegal_compressed_instr_cg unused_riscv_instr_cover_group_illegal_compressed_instr_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 952 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 8 cp_point 953 0 0 0 0 0 95 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn 95 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 16 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 11 1 1 0 1 1 1 9 c_illegal 954 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_0 0 0 0 0 0 0 0
 1 1 0 1 1 1 10 c_addi4spn 957 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_1 0 0 0 0 0 0 0
 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_2 0 0 0 0 0 0 0
 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_3 0 0 0 0 0 0 0
 1 1 0 1 1 1 7 c_addiw 958 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_4 0 0 0 0 0 0 0
 1 1 0 1 1 1 10 c_addi16sp 959 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_5 0 0 0 0 0 0 0
 1 1 0 1 1 1 5 c_lui 963 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 4 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_6 0 0 0 0 0 0 0
 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_7 0 0 0 0 0 0 0
 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_8 0 0 0 0 0 0 0
 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_9 0 0 0 0 0 0 0
 1 1 0 1 1 1 10 c_reserv_0 964 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_a 0 0 0 0 0 0 0
 1 1 0 1 1 1 10 c_reserv_1 965 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_b 0 0 0 0 0 0 0
 1 1 0 1 1 1 4 c_jr 966 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_c 0 0 0 0 0 0 0
 1 1 0 1 1 1 6 c_lwsp 967 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_d 0 0 0 0 0 0 0
 1 1 0 1 1 1 6 c_lqsp 968 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_e 0 0 0 0 0 0 0
 1 1 0 1 1 1 6 c_ldsp 969 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_f 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::opcode_cg __coverage_riscv_instr_cover_group.opcode_cg unused_riscv_instr_cover_group_opcode_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 974 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 9 cp_opcode 975 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_opcode_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_opcode_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 5 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::compressed_opcode_cg __coverage_riscv_instr_cover_group.compressed_opcode_cg unused_riscv_instr_cover_group_compressed_opcode_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 979 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_00 980 0 0 0 0 0 88 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_compressed_opcode_cg_fn 88 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_compressed_opcode_cg_fn 0 0 0 0 0 0 90 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_compressed_opcode_cg_fn_0 0 0 0 -1 0 0 -1 0 0 0 2 3 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_01 981 0 0 0 0 0 88 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_compressed_opcode_cg_fn 88 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_compressed_opcode_cg_fn 0 0 0 0 0 0 90 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_compressed_opcode_cg_fn_1 0 0 0 -1 0 0 -1 0 0 0 2 3 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_10 982 0 0 0 0 0 88 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_compressed_opcode_cg_fn 88 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_compressed_opcode_cg_fn 0 0 0 0 0 0 90 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_compressed_opcode_cg_fn_2 0 0 0 -1 0 0 -1 0 0 0 2 3 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::branch_hit_history_cg __coverage_riscv_instr_cover_group.branch_hit_history_cg unused_riscv_instr_cover_group_branch_hit_history_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 986 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 17 cp_branch_history 987 0 0 0 0 0 89 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_branch_hit_history_cg_fn 89 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_branch_hit_history_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 5 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::privileged_csr_cg __coverage_riscv_instr_cover_group.privileged_csr_cg unused_riscv_instr_cover_group_privileged_csr_cg_loop_label riscv_instr_pkg 0 0 0 0 0  ( 0 
)
 0 1010 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 6 cp_csr 1011 0 0 0 0 0 85 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_privileged_csr_cg_fn 85 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_privileged_csr_cg_fn 0 0 0 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_privileged_csr_cg_fn_3 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 12 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 4 pcsr 1012 0 0 1 0 0 0 0 0 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_privileged_csr_cg_fn_2 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_privileged_csr_cg_fn_4 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_privileged_csr_cg_fn_0 0 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_privileged_csr_cg_fn_1 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::mcause_exception_cg __coverage_riscv_instr_cover_group.mcause_exception_cg unused_riscv_instr_cover_group_mcause_exception_cg_loop_label riscv_instr_pkg 0 0 0 0 0  ( 0 
)
 0 1017 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 12 cp_exception 1018 0 0 0 0 0 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_exception_cg_fn 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_exception_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 4 1 34 riscv_instr_pkg::exception_cause_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 exception 1019 0 1 1 0 0 0 0 0 89 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_exception_cg_fn_2 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 89 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_exception_cg_fn_0 0 89 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_exception_cg_fn_1 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::mcause_interrupt_cg __coverage_riscv_instr_cover_group.mcause_interrupt_cg unused_riscv_instr_cover_group_mcause_interrupt_cg_loop_label riscv_instr_pkg 0 0 0 0 0  ( 0 
)
 0 1024 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 12 cp_interrupt 1025 0 0 0 0 0 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_interrupt_cg_fn 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_interrupt_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 4 1 34 riscv_instr_pkg::interrupt_cause_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 interrupt 1026 0 1 1 0 0 0 0 0 89 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_interrupt_cg_fn_2 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 89 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_interrupt_cg_fn_0 0 89 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_interrupt_cg_fn_1 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::mepc_alignment_cg __coverage_riscv_instr_cover_group.mepc_alignment_cg unused_riscv_instr_cover_group_mepc_alignment_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 1030 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 8 cp_align 1031 0 0 0 0 0 85 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mepc_alignment_cg_fn 85 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mepc_alignment_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 2 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 alignment 1032 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mepc_alignment_cg_fn_0 0 0 0 0 0 0 0
 1 1 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mepc_alignment_cg_fn_1 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::mstatus_m_cg __coverage_riscv_instr_cover_group.mstatus_m_cg unused_riscv_instr_cover_group_mstatus_m_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 1036 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 6 cp_mie 1037 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mstatus_m_cg_fn 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mstatus_m_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 7 cp_mpie 1038 0 0 0 0 0 82 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mstatus_m_cg_fn_0 82 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mstatus_m_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_mpp 1039 0 0 0 0 0 82 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mstatus_m_cg_fn_1 82 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mstatus_m_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 2 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fcsr_cg __coverage_riscv_instr_cover_group.fcsr_cg unused_riscv_instr_cover_group_fcsr_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 1042 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 9 cp_fflags 1043 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fcsr_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fcsr_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 5 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_frm 1044 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fcsr_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fcsr_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 3 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 7 invalid 1045 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fcsr_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fcsr_cg_fn_2 0 0 0 0 0 0 0

end_coverage_group
