
communication_slave.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000027d4  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  0800288c  0800288c  0001288c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002904  08002904  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002904  08002904  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002904  08002904  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002904  08002904  00012904  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002908  08002908  00012908  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800290c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a8  2000000c  08002918  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001b4  08002918  000201b4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009f2c  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000176b  00000000  00000000  00029f60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000770  00000000  00000000  0002b6d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006e8  00000000  00000000  0002be40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014a45  00000000  00000000  0002c528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009853  00000000  00000000  00040f6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007c129  00000000  00000000  0004a7c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c68e9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000195c  00000000  00000000  000c693c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08002874 	.word	0x08002874

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	08002874 	.word	0x08002874

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			; (mov r8, r8)

08000218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800021c:	f000 fa6a 	bl	80006f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000220:	f000 f814 	bl	800024c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000224:	f000 f8b8 	bl	8000398 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8000228:	f000 f898 	bl	800035c <_ZL11MX_DMA_Initv>
  MX_USART2_UART_Init();
 800022c:	f000 f85e 	bl	80002ec <_ZL19MX_USART2_UART_Initv>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_DMA(&huart2, rxBuf, sizeof(rxBuf));
 8000230:	4904      	ldr	r1, [pc, #16]	; (8000244 <main+0x2c>)
 8000232:	4b05      	ldr	r3, [pc, #20]	; (8000248 <main+0x30>)
 8000234:	2280      	movs	r2, #128	; 0x80
 8000236:	0018      	movs	r0, r3
 8000238:	f001 fcf6 	bl	8001c28 <HAL_UART_Receive_DMA>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  receiveData();
 800023c:	f000 f8c2 	bl	80003c4 <_Z11receiveDatav>
 8000240:	e7fc      	b.n	800023c <main+0x24>
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	20000118 	.word	0x20000118
 8000248:	20000028 	.word	0x20000028

0800024c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800024c:	b590      	push	{r4, r7, lr}
 800024e:	b093      	sub	sp, #76	; 0x4c
 8000250:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000252:	2414      	movs	r4, #20
 8000254:	193b      	adds	r3, r7, r4
 8000256:	0018      	movs	r0, r3
 8000258:	2334      	movs	r3, #52	; 0x34
 800025a:	001a      	movs	r2, r3
 800025c:	2100      	movs	r1, #0
 800025e:	f002 fb01 	bl	8002864 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000262:	1d3b      	adds	r3, r7, #4
 8000264:	0018      	movs	r0, r3
 8000266:	2310      	movs	r3, #16
 8000268:	001a      	movs	r2, r3
 800026a:	2100      	movs	r1, #0
 800026c:	f002 fafa 	bl	8002864 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000270:	2380      	movs	r3, #128	; 0x80
 8000272:	009b      	lsls	r3, r3, #2
 8000274:	0018      	movs	r0, r3
 8000276:	f000 ff7b 	bl	8001170 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800027a:	193b      	adds	r3, r7, r4
 800027c:	2202      	movs	r2, #2
 800027e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000280:	193b      	adds	r3, r7, r4
 8000282:	2280      	movs	r2, #128	; 0x80
 8000284:	0052      	lsls	r2, r2, #1
 8000286:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000288:	193b      	adds	r3, r7, r4
 800028a:	2200      	movs	r2, #0
 800028c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800028e:	193b      	adds	r3, r7, r4
 8000290:	2240      	movs	r2, #64	; 0x40
 8000292:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000294:	193b      	adds	r3, r7, r4
 8000296:	2200      	movs	r2, #0
 8000298:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800029a:	193b      	adds	r3, r7, r4
 800029c:	0018      	movs	r0, r3
 800029e:	f000 ffb3 	bl	8001208 <HAL_RCC_OscConfig>
 80002a2:	0003      	movs	r3, r0
 80002a4:	1e5a      	subs	r2, r3, #1
 80002a6:	4193      	sbcs	r3, r2
 80002a8:	b2db      	uxtb	r3, r3
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d001      	beq.n	80002b2 <_Z18SystemClock_Configv+0x66>
  {
    Error_Handler();
 80002ae:	f000 f927 	bl	8000500 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002b2:	1d3b      	adds	r3, r7, #4
 80002b4:	2207      	movs	r2, #7
 80002b6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002b8:	1d3b      	adds	r3, r7, #4
 80002ba:	2200      	movs	r2, #0
 80002bc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002be:	1d3b      	adds	r3, r7, #4
 80002c0:	2200      	movs	r2, #0
 80002c2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002c4:	1d3b      	adds	r3, r7, #4
 80002c6:	2200      	movs	r2, #0
 80002c8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002ca:	1d3b      	adds	r3, r7, #4
 80002cc:	2100      	movs	r1, #0
 80002ce:	0018      	movs	r0, r3
 80002d0:	f001 faaa 	bl	8001828 <HAL_RCC_ClockConfig>
 80002d4:	0003      	movs	r3, r0
 80002d6:	1e5a      	subs	r2, r3, #1
 80002d8:	4193      	sbcs	r3, r2
 80002da:	b2db      	uxtb	r3, r3
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d001      	beq.n	80002e4 <_Z18SystemClock_Configv+0x98>
  {
    Error_Handler();
 80002e0:	f000 f90e 	bl	8000500 <Error_Handler>
  }
}
 80002e4:	46c0      	nop			; (mov r8, r8)
 80002e6:	46bd      	mov	sp, r7
 80002e8:	b013      	add	sp, #76	; 0x4c
 80002ea:	bd90      	pop	{r4, r7, pc}

080002ec <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80002f0:	4b18      	ldr	r3, [pc, #96]	; (8000354 <_ZL19MX_USART2_UART_Initv+0x68>)
 80002f2:	4a19      	ldr	r2, [pc, #100]	; (8000358 <_ZL19MX_USART2_UART_Initv+0x6c>)
 80002f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80002f6:	4b17      	ldr	r3, [pc, #92]	; (8000354 <_ZL19MX_USART2_UART_Initv+0x68>)
 80002f8:	22e1      	movs	r2, #225	; 0xe1
 80002fa:	0252      	lsls	r2, r2, #9
 80002fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80002fe:	4b15      	ldr	r3, [pc, #84]	; (8000354 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000300:	2200      	movs	r2, #0
 8000302:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000304:	4b13      	ldr	r3, [pc, #76]	; (8000354 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000306:	2200      	movs	r2, #0
 8000308:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800030a:	4b12      	ldr	r3, [pc, #72]	; (8000354 <_ZL19MX_USART2_UART_Initv+0x68>)
 800030c:	2200      	movs	r2, #0
 800030e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000310:	4b10      	ldr	r3, [pc, #64]	; (8000354 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000312:	220c      	movs	r2, #12
 8000314:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000316:	4b0f      	ldr	r3, [pc, #60]	; (8000354 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000318:	2200      	movs	r2, #0
 800031a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800031c:	4b0d      	ldr	r3, [pc, #52]	; (8000354 <_ZL19MX_USART2_UART_Initv+0x68>)
 800031e:	2200      	movs	r2, #0
 8000320:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000322:	4b0c      	ldr	r3, [pc, #48]	; (8000354 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000324:	2200      	movs	r2, #0
 8000326:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000328:	4b0a      	ldr	r3, [pc, #40]	; (8000354 <_ZL19MX_USART2_UART_Initv+0x68>)
 800032a:	2200      	movs	r2, #0
 800032c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800032e:	4b09      	ldr	r3, [pc, #36]	; (8000354 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000330:	2200      	movs	r2, #0
 8000332:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000334:	4b07      	ldr	r3, [pc, #28]	; (8000354 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000336:	0018      	movs	r0, r3
 8000338:	f001 fc20 	bl	8001b7c <HAL_UART_Init>
 800033c:	0003      	movs	r3, r0
 800033e:	1e5a      	subs	r2, r3, #1
 8000340:	4193      	sbcs	r3, r2
 8000342:	b2db      	uxtb	r3, r3
 8000344:	2b00      	cmp	r3, #0
 8000346:	d001      	beq.n	800034c <_ZL19MX_USART2_UART_Initv+0x60>
  {
    Error_Handler();
 8000348:	f000 f8da 	bl	8000500 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800034c:	46c0      	nop			; (mov r8, r8)
 800034e:	46bd      	mov	sp, r7
 8000350:	bd80      	pop	{r7, pc}
 8000352:	46c0      	nop			; (mov r8, r8)
 8000354:	20000028 	.word	0x20000028
 8000358:	40004400 	.word	0x40004400

0800035c <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	b082      	sub	sp, #8
 8000360:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000362:	4b0c      	ldr	r3, [pc, #48]	; (8000394 <_ZL11MX_DMA_Initv+0x38>)
 8000364:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000366:	4b0b      	ldr	r3, [pc, #44]	; (8000394 <_ZL11MX_DMA_Initv+0x38>)
 8000368:	2101      	movs	r1, #1
 800036a:	430a      	orrs	r2, r1
 800036c:	639a      	str	r2, [r3, #56]	; 0x38
 800036e:	4b09      	ldr	r3, [pc, #36]	; (8000394 <_ZL11MX_DMA_Initv+0x38>)
 8000370:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000372:	2201      	movs	r2, #1
 8000374:	4013      	ands	r3, r2
 8000376:	607b      	str	r3, [r7, #4]
 8000378:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800037a:	2200      	movs	r2, #0
 800037c:	2100      	movs	r1, #0
 800037e:	2009      	movs	r0, #9
 8000380:	f000 fb0e 	bl	80009a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000384:	2009      	movs	r0, #9
 8000386:	f000 fb20 	bl	80009ca <HAL_NVIC_EnableIRQ>

}
 800038a:	46c0      	nop			; (mov r8, r8)
 800038c:	46bd      	mov	sp, r7
 800038e:	b002      	add	sp, #8
 8000390:	bd80      	pop	{r7, pc}
 8000392:	46c0      	nop			; (mov r8, r8)
 8000394:	40021000 	.word	0x40021000

08000398 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	b082      	sub	sp, #8
 800039c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800039e:	4b08      	ldr	r3, [pc, #32]	; (80003c0 <_ZL12MX_GPIO_Initv+0x28>)
 80003a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80003a2:	4b07      	ldr	r3, [pc, #28]	; (80003c0 <_ZL12MX_GPIO_Initv+0x28>)
 80003a4:	2101      	movs	r1, #1
 80003a6:	430a      	orrs	r2, r1
 80003a8:	635a      	str	r2, [r3, #52]	; 0x34
 80003aa:	4b05      	ldr	r3, [pc, #20]	; (80003c0 <_ZL12MX_GPIO_Initv+0x28>)
 80003ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80003ae:	2201      	movs	r2, #1
 80003b0:	4013      	ands	r3, r2
 80003b2:	607b      	str	r3, [r7, #4]
 80003b4:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80003b6:	46c0      	nop			; (mov r8, r8)
 80003b8:	46bd      	mov	sp, r7
 80003ba:	b002      	add	sp, #8
 80003bc:	bd80      	pop	{r7, pc}
 80003be:	46c0      	nop			; (mov r8, r8)
 80003c0:	40021000 	.word	0x40021000

080003c4 <_Z11receiveDatav>:

/* USER CODE BEGIN 4 */
void receiveData(){
 80003c4:	b580      	push	{r7, lr}
 80003c6:	b086      	sub	sp, #24
 80003c8:	af00      	add	r7, sp, #0
	uint8_t checksum = 0;
 80003ca:	2317      	movs	r3, #23
 80003cc:	18fb      	adds	r3, r7, r3
 80003ce:	2200      	movs	r2, #0
 80003d0:	701a      	strb	r2, [r3, #0]
	static uint8_t index = 0;

  index = huart2.hdmarx->Instance->CNDTR;
 80003d2:	4b44      	ldr	r3, [pc, #272]	; (80004e4 <_Z11receiveDatav+0x120>)
 80003d4:	2280      	movs	r2, #128	; 0x80
 80003d6:	589b      	ldr	r3, [r3, r2]
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	685b      	ldr	r3, [r3, #4]
 80003dc:	b2da      	uxtb	r2, r3
 80003de:	4b42      	ldr	r3, [pc, #264]	; (80004e8 <_Z11receiveDatav+0x124>)
 80003e0:	701a      	strb	r2, [r3, #0]
  index = sizeof(rxBuf) - index;
 80003e2:	4b41      	ldr	r3, [pc, #260]	; (80004e8 <_Z11receiveDatav+0x124>)
 80003e4:	781b      	ldrb	r3, [r3, #0]
 80003e6:	2280      	movs	r2, #128	; 0x80
 80003e8:	4252      	negs	r2, r2
 80003ea:	1ad3      	subs	r3, r2, r3
 80003ec:	b2da      	uxtb	r2, r3
 80003ee:	4b3e      	ldr	r3, [pc, #248]	; (80004e8 <_Z11receiveDatav+0x124>)
 80003f0:	701a      	strb	r2, [r3, #0]

  if (index >= 11)
 80003f2:	4b3d      	ldr	r3, [pc, #244]	; (80004e8 <_Z11receiveDatav+0x124>)
 80003f4:	781b      	ldrb	r3, [r3, #0]
 80003f6:	2b0a      	cmp	r3, #10
 80003f8:	d918      	bls.n	800042c <_Z11receiveDatav+0x68>
  {
    for (int i = 0; i < 11; i++)
 80003fa:	2300      	movs	r3, #0
 80003fc:	613b      	str	r3, [r7, #16]
 80003fe:	693b      	ldr	r3, [r7, #16]
 8000400:	2b0a      	cmp	r3, #10
 8000402:	dc13      	bgt.n	800042c <_Z11receiveDatav+0x68>
    {
      receiveArray[i] = rxBuf[index - 10 + i];
 8000404:	4b38      	ldr	r3, [pc, #224]	; (80004e8 <_Z11receiveDatav+0x124>)
 8000406:	781b      	ldrb	r3, [r3, #0]
 8000408:	3b0a      	subs	r3, #10
 800040a:	001a      	movs	r2, r3
 800040c:	693b      	ldr	r3, [r7, #16]
 800040e:	18d3      	adds	r3, r2, r3
 8000410:	4a36      	ldr	r2, [pc, #216]	; (80004ec <_Z11receiveDatav+0x128>)
 8000412:	5cd1      	ldrb	r1, [r2, r3]
 8000414:	4a36      	ldr	r2, [pc, #216]	; (80004f0 <_Z11receiveDatav+0x12c>)
 8000416:	693b      	ldr	r3, [r7, #16]
 8000418:	18d3      	adds	r3, r2, r3
 800041a:	1c0a      	adds	r2, r1, #0
 800041c:	701a      	strb	r2, [r3, #0]
      HAL_Delay(1);
 800041e:	2001      	movs	r0, #1
 8000420:	f000 f9ee 	bl	8000800 <HAL_Delay>
    for (int i = 0; i < 11; i++)
 8000424:	693b      	ldr	r3, [r7, #16]
 8000426:	3301      	adds	r3, #1
 8000428:	613b      	str	r3, [r7, #16]
 800042a:	e7e8      	b.n	80003fe <_Z11receiveDatav+0x3a>
    }
  }

  for (int i = 0; i < 11; i++)
 800042c:	2300      	movs	r3, #0
 800042e:	60fb      	str	r3, [r7, #12]
 8000430:	68fb      	ldr	r3, [r7, #12]
 8000432:	2b0a      	cmp	r3, #10
 8000434:	dc22      	bgt.n	800047c <_Z11receiveDatav+0xb8>
  {
    if (receiveArray[i] == 255 && receiveArray[i + 1] == 255)
 8000436:	4a2e      	ldr	r2, [pc, #184]	; (80004f0 <_Z11receiveDatav+0x12c>)
 8000438:	68fb      	ldr	r3, [r7, #12]
 800043a:	18d3      	adds	r3, r2, r3
 800043c:	781b      	ldrb	r3, [r3, #0]
 800043e:	2bff      	cmp	r3, #255	; 0xff
 8000440:	d118      	bne.n	8000474 <_Z11receiveDatav+0xb0>
 8000442:	68fb      	ldr	r3, [r7, #12]
 8000444:	3301      	adds	r3, #1
 8000446:	4a2a      	ldr	r2, [pc, #168]	; (80004f0 <_Z11receiveDatav+0x12c>)
 8000448:	5cd3      	ldrb	r3, [r2, r3]
 800044a:	2bff      	cmp	r3, #255	; 0xff
 800044c:	d112      	bne.n	8000474 <_Z11receiveDatav+0xb0>
    {
      for (int j = 0; j < 6; j++)
 800044e:	2300      	movs	r3, #0
 8000450:	60bb      	str	r3, [r7, #8]
 8000452:	68bb      	ldr	r3, [r7, #8]
 8000454:	2b05      	cmp	r3, #5
 8000456:	dc0d      	bgt.n	8000474 <_Z11receiveDatav+0xb0>
      {
        read[j] = receiveArray[i + j];
 8000458:	68fa      	ldr	r2, [r7, #12]
 800045a:	68bb      	ldr	r3, [r7, #8]
 800045c:	18d3      	adds	r3, r2, r3
 800045e:	4a24      	ldr	r2, [pc, #144]	; (80004f0 <_Z11receiveDatav+0x12c>)
 8000460:	5cd1      	ldrb	r1, [r2, r3]
 8000462:	4a24      	ldr	r2, [pc, #144]	; (80004f4 <_Z11receiveDatav+0x130>)
 8000464:	68bb      	ldr	r3, [r7, #8]
 8000466:	18d3      	adds	r3, r2, r3
 8000468:	1c0a      	adds	r2, r1, #0
 800046a:	701a      	strb	r2, [r3, #0]
      for (int j = 0; j < 6; j++)
 800046c:	68bb      	ldr	r3, [r7, #8]
 800046e:	3301      	adds	r3, #1
 8000470:	60bb      	str	r3, [r7, #8]
 8000472:	e7ee      	b.n	8000452 <_Z11receiveDatav+0x8e>
  for (int i = 0; i < 11; i++)
 8000474:	68fb      	ldr	r3, [r7, #12]
 8000476:	3301      	adds	r3, #1
 8000478:	60fb      	str	r3, [r7, #12]
 800047a:	e7d9      	b.n	8000430 <_Z11receiveDatav+0x6c>
      }
    }
  }

  for (int i = 2; i < 5; i++)
 800047c:	2302      	movs	r3, #2
 800047e:	607b      	str	r3, [r7, #4]
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	2b04      	cmp	r3, #4
 8000484:	dc0d      	bgt.n	80004a2 <_Z11receiveDatav+0xde>
  {
    checksum += read[i];
 8000486:	4a1b      	ldr	r2, [pc, #108]	; (80004f4 <_Z11receiveDatav+0x130>)
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	18d3      	adds	r3, r2, r3
 800048c:	7819      	ldrb	r1, [r3, #0]
 800048e:	2217      	movs	r2, #23
 8000490:	18bb      	adds	r3, r7, r2
 8000492:	18ba      	adds	r2, r7, r2
 8000494:	7812      	ldrb	r2, [r2, #0]
 8000496:	188a      	adds	r2, r1, r2
 8000498:	701a      	strb	r2, [r3, #0]
  for (int i = 2; i < 5; i++)
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	3301      	adds	r3, #1
 800049e:	607b      	str	r3, [r7, #4]
 80004a0:	e7ee      	b.n	8000480 <_Z11receiveDatav+0xbc>
  }
  checksum = ~checksum;
 80004a2:	2117      	movs	r1, #23
 80004a4:	187b      	adds	r3, r7, r1
 80004a6:	187a      	adds	r2, r7, r1
 80004a8:	7812      	ldrb	r2, [r2, #0]
 80004aa:	43d2      	mvns	r2, r2
 80004ac:	701a      	strb	r2, [r3, #0]

  if (read[5] == checksum)
 80004ae:	4b11      	ldr	r3, [pc, #68]	; (80004f4 <_Z11receiveDatav+0x130>)
 80004b0:	795b      	ldrb	r3, [r3, #5]
 80004b2:	187a      	adds	r2, r7, r1
 80004b4:	7812      	ldrb	r2, [r2, #0]
 80004b6:	429a      	cmp	r2, r3
 80004b8:	d10f      	bne.n	80004da <_Z11receiveDatav+0x116>
  {
	  angle = read[2] * 256 + read[3];
 80004ba:	4b0e      	ldr	r3, [pc, #56]	; (80004f4 <_Z11receiveDatav+0x130>)
 80004bc:	789b      	ldrb	r3, [r3, #2]
 80004be:	b29b      	uxth	r3, r3
 80004c0:	021b      	lsls	r3, r3, #8
 80004c2:	b29a      	uxth	r2, r3
 80004c4:	4b0b      	ldr	r3, [pc, #44]	; (80004f4 <_Z11receiveDatav+0x130>)
 80004c6:	78db      	ldrb	r3, [r3, #3]
 80004c8:	b29b      	uxth	r3, r3
 80004ca:	18d3      	adds	r3, r2, r3
 80004cc:	b29a      	uxth	r2, r3
 80004ce:	4b0a      	ldr	r3, [pc, #40]	; (80004f8 <_Z11receiveDatav+0x134>)
 80004d0:	801a      	strh	r2, [r3, #0]
	  speed = read[4];
 80004d2:	4b08      	ldr	r3, [pc, #32]	; (80004f4 <_Z11receiveDatav+0x130>)
 80004d4:	791a      	ldrb	r2, [r3, #4]
 80004d6:	4b09      	ldr	r3, [pc, #36]	; (80004fc <_Z11receiveDatav+0x138>)
 80004d8:	701a      	strb	r2, [r3, #0]
  }
}
 80004da:	46c0      	nop			; (mov r8, r8)
 80004dc:	46bd      	mov	sp, r7
 80004de:	b006      	add	sp, #24
 80004e0:	bd80      	pop	{r7, pc}
 80004e2:	46c0      	nop			; (mov r8, r8)
 80004e4:	20000028 	.word	0x20000028
 80004e8:	200001ad 	.word	0x200001ad
 80004ec:	20000118 	.word	0x20000118
 80004f0:	20000198 	.word	0x20000198
 80004f4:	200001a4 	.word	0x200001a4
 80004f8:	200001aa 	.word	0x200001aa
 80004fc:	200001ac 	.word	0x200001ac

08000500 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000504:	b672      	cpsid	i
}
 8000506:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000508:	e7fe      	b.n	8000508 <Error_Handler+0x8>
	...

0800050c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000512:	4b0f      	ldr	r3, [pc, #60]	; (8000550 <HAL_MspInit+0x44>)
 8000514:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000516:	4b0e      	ldr	r3, [pc, #56]	; (8000550 <HAL_MspInit+0x44>)
 8000518:	2101      	movs	r1, #1
 800051a:	430a      	orrs	r2, r1
 800051c:	641a      	str	r2, [r3, #64]	; 0x40
 800051e:	4b0c      	ldr	r3, [pc, #48]	; (8000550 <HAL_MspInit+0x44>)
 8000520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000522:	2201      	movs	r2, #1
 8000524:	4013      	ands	r3, r2
 8000526:	607b      	str	r3, [r7, #4]
 8000528:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800052a:	4b09      	ldr	r3, [pc, #36]	; (8000550 <HAL_MspInit+0x44>)
 800052c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800052e:	4b08      	ldr	r3, [pc, #32]	; (8000550 <HAL_MspInit+0x44>)
 8000530:	2180      	movs	r1, #128	; 0x80
 8000532:	0549      	lsls	r1, r1, #21
 8000534:	430a      	orrs	r2, r1
 8000536:	63da      	str	r2, [r3, #60]	; 0x3c
 8000538:	4b05      	ldr	r3, [pc, #20]	; (8000550 <HAL_MspInit+0x44>)
 800053a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800053c:	2380      	movs	r3, #128	; 0x80
 800053e:	055b      	lsls	r3, r3, #21
 8000540:	4013      	ands	r3, r2
 8000542:	603b      	str	r3, [r7, #0]
 8000544:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000546:	46c0      	nop			; (mov r8, r8)
 8000548:	46bd      	mov	sp, r7
 800054a:	b002      	add	sp, #8
 800054c:	bd80      	pop	{r7, pc}
 800054e:	46c0      	nop			; (mov r8, r8)
 8000550:	40021000 	.word	0x40021000

08000554 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000554:	b590      	push	{r4, r7, lr}
 8000556:	b08b      	sub	sp, #44	; 0x2c
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800055c:	2414      	movs	r4, #20
 800055e:	193b      	adds	r3, r7, r4
 8000560:	0018      	movs	r0, r3
 8000562:	2314      	movs	r3, #20
 8000564:	001a      	movs	r2, r3
 8000566:	2100      	movs	r1, #0
 8000568:	f002 f97c 	bl	8002864 <memset>
  if(huart->Instance==USART2)
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	4a31      	ldr	r2, [pc, #196]	; (8000638 <HAL_UART_MspInit+0xe4>)
 8000572:	4293      	cmp	r3, r2
 8000574:	d15b      	bne.n	800062e <HAL_UART_MspInit+0xda>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000576:	4b31      	ldr	r3, [pc, #196]	; (800063c <HAL_UART_MspInit+0xe8>)
 8000578:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800057a:	4b30      	ldr	r3, [pc, #192]	; (800063c <HAL_UART_MspInit+0xe8>)
 800057c:	2180      	movs	r1, #128	; 0x80
 800057e:	0289      	lsls	r1, r1, #10
 8000580:	430a      	orrs	r2, r1
 8000582:	63da      	str	r2, [r3, #60]	; 0x3c
 8000584:	4b2d      	ldr	r3, [pc, #180]	; (800063c <HAL_UART_MspInit+0xe8>)
 8000586:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000588:	2380      	movs	r3, #128	; 0x80
 800058a:	029b      	lsls	r3, r3, #10
 800058c:	4013      	ands	r3, r2
 800058e:	613b      	str	r3, [r7, #16]
 8000590:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000592:	4b2a      	ldr	r3, [pc, #168]	; (800063c <HAL_UART_MspInit+0xe8>)
 8000594:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000596:	4b29      	ldr	r3, [pc, #164]	; (800063c <HAL_UART_MspInit+0xe8>)
 8000598:	2101      	movs	r1, #1
 800059a:	430a      	orrs	r2, r1
 800059c:	635a      	str	r2, [r3, #52]	; 0x34
 800059e:	4b27      	ldr	r3, [pc, #156]	; (800063c <HAL_UART_MspInit+0xe8>)
 80005a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005a2:	2201      	movs	r2, #1
 80005a4:	4013      	ands	r3, r2
 80005a6:	60fb      	str	r3, [r7, #12]
 80005a8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 80005aa:	0021      	movs	r1, r4
 80005ac:	187b      	adds	r3, r7, r1
 80005ae:	4a24      	ldr	r2, [pc, #144]	; (8000640 <HAL_UART_MspInit+0xec>)
 80005b0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005b2:	187b      	adds	r3, r7, r1
 80005b4:	2202      	movs	r2, #2
 80005b6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005b8:	187b      	adds	r3, r7, r1
 80005ba:	2200      	movs	r2, #0
 80005bc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005be:	187b      	adds	r3, r7, r1
 80005c0:	2200      	movs	r2, #0
 80005c2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80005c4:	187b      	adds	r3, r7, r1
 80005c6:	2201      	movs	r2, #1
 80005c8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ca:	187a      	adds	r2, r7, r1
 80005cc:	23a0      	movs	r3, #160	; 0xa0
 80005ce:	05db      	lsls	r3, r3, #23
 80005d0:	0011      	movs	r1, r2
 80005d2:	0018      	movs	r0, r3
 80005d4:	f000 fc68 	bl	8000ea8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 80005d8:	4b1a      	ldr	r3, [pc, #104]	; (8000644 <HAL_UART_MspInit+0xf0>)
 80005da:	4a1b      	ldr	r2, [pc, #108]	; (8000648 <HAL_UART_MspInit+0xf4>)
 80005dc:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80005de:	4b19      	ldr	r3, [pc, #100]	; (8000644 <HAL_UART_MspInit+0xf0>)
 80005e0:	2234      	movs	r2, #52	; 0x34
 80005e2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80005e4:	4b17      	ldr	r3, [pc, #92]	; (8000644 <HAL_UART_MspInit+0xf0>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80005ea:	4b16      	ldr	r3, [pc, #88]	; (8000644 <HAL_UART_MspInit+0xf0>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80005f0:	4b14      	ldr	r3, [pc, #80]	; (8000644 <HAL_UART_MspInit+0xf0>)
 80005f2:	2280      	movs	r2, #128	; 0x80
 80005f4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80005f6:	4b13      	ldr	r3, [pc, #76]	; (8000644 <HAL_UART_MspInit+0xf0>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80005fc:	4b11      	ldr	r3, [pc, #68]	; (8000644 <HAL_UART_MspInit+0xf0>)
 80005fe:	2200      	movs	r2, #0
 8000600:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8000602:	4b10      	ldr	r3, [pc, #64]	; (8000644 <HAL_UART_MspInit+0xf0>)
 8000604:	2220      	movs	r2, #32
 8000606:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8000608:	4b0e      	ldr	r3, [pc, #56]	; (8000644 <HAL_UART_MspInit+0xf0>)
 800060a:	2280      	movs	r2, #128	; 0x80
 800060c:	0192      	lsls	r2, r2, #6
 800060e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000610:	4b0c      	ldr	r3, [pc, #48]	; (8000644 <HAL_UART_MspInit+0xf0>)
 8000612:	0018      	movs	r0, r3
 8000614:	f000 f9f6 	bl	8000a04 <HAL_DMA_Init>
 8000618:	1e03      	subs	r3, r0, #0
 800061a:	d001      	beq.n	8000620 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 800061c:	f7ff ff70 	bl	8000500 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	2180      	movs	r1, #128	; 0x80
 8000624:	4a07      	ldr	r2, [pc, #28]	; (8000644 <HAL_UART_MspInit+0xf0>)
 8000626:	505a      	str	r2, [r3, r1]
 8000628:	4b06      	ldr	r3, [pc, #24]	; (8000644 <HAL_UART_MspInit+0xf0>)
 800062a:	687a      	ldr	r2, [r7, #4]
 800062c:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	46bd      	mov	sp, r7
 8000632:	b00b      	add	sp, #44	; 0x2c
 8000634:	bd90      	pop	{r4, r7, pc}
 8000636:	46c0      	nop			; (mov r8, r8)
 8000638:	40004400 	.word	0x40004400
 800063c:	40021000 	.word	0x40021000
 8000640:	00008004 	.word	0x00008004
 8000644:	200000bc 	.word	0x200000bc
 8000648:	40020008 	.word	0x40020008

0800064c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000650:	e7fe      	b.n	8000650 <NMI_Handler+0x4>

08000652 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000652:	b580      	push	{r7, lr}
 8000654:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000656:	e7fe      	b.n	8000656 <HardFault_Handler+0x4>

08000658 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800065c:	46c0      	nop			; (mov r8, r8)
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}

08000662 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000662:	b580      	push	{r7, lr}
 8000664:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000666:	46c0      	nop			; (mov r8, r8)
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}

0800066c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000670:	f000 f8aa 	bl	80007c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000674:	46c0      	nop			; (mov r8, r8)
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}
	...

0800067c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000680:	4b03      	ldr	r3, [pc, #12]	; (8000690 <DMA1_Channel1_IRQHandler+0x14>)
 8000682:	0018      	movs	r0, r3
 8000684:	f000 face 	bl	8000c24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000688:	46c0      	nop			; (mov r8, r8)
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	46c0      	nop			; (mov r8, r8)
 8000690:	200000bc 	.word	0x200000bc

08000694 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000698:	46c0      	nop			; (mov r8, r8)
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
	...

080006a0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80006a0:	480d      	ldr	r0, [pc, #52]	; (80006d8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80006a2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80006a4:	f7ff fff6 	bl	8000694 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006a8:	480c      	ldr	r0, [pc, #48]	; (80006dc <LoopForever+0x6>)
  ldr r1, =_edata
 80006aa:	490d      	ldr	r1, [pc, #52]	; (80006e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80006ac:	4a0d      	ldr	r2, [pc, #52]	; (80006e4 <LoopForever+0xe>)
  movs r3, #0
 80006ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006b0:	e002      	b.n	80006b8 <LoopCopyDataInit>

080006b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006b6:	3304      	adds	r3, #4

080006b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006bc:	d3f9      	bcc.n	80006b2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006be:	4a0a      	ldr	r2, [pc, #40]	; (80006e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006c0:	4c0a      	ldr	r4, [pc, #40]	; (80006ec <LoopForever+0x16>)
  movs r3, #0
 80006c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006c4:	e001      	b.n	80006ca <LoopFillZerobss>

080006c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006c8:	3204      	adds	r2, #4

080006ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006cc:	d3fb      	bcc.n	80006c6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80006ce:	f002 f8a5 	bl	800281c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80006d2:	f7ff fda1 	bl	8000218 <main>

080006d6 <LoopForever>:

LoopForever:
  b LoopForever
 80006d6:	e7fe      	b.n	80006d6 <LoopForever>
  ldr   r0, =_estack
 80006d8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80006dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006e0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80006e4:	0800290c 	.word	0x0800290c
  ldr r2, =_sbss
 80006e8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80006ec:	200001b4 	.word	0x200001b4

080006f0 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006f0:	e7fe      	b.n	80006f0 <ADC1_IRQHandler>
	...

080006f4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80006fa:	1dfb      	adds	r3, r7, #7
 80006fc:	2200      	movs	r2, #0
 80006fe:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000700:	4b0b      	ldr	r3, [pc, #44]	; (8000730 <HAL_Init+0x3c>)
 8000702:	681a      	ldr	r2, [r3, #0]
 8000704:	4b0a      	ldr	r3, [pc, #40]	; (8000730 <HAL_Init+0x3c>)
 8000706:	2180      	movs	r1, #128	; 0x80
 8000708:	0049      	lsls	r1, r1, #1
 800070a:	430a      	orrs	r2, r1
 800070c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800070e:	2003      	movs	r0, #3
 8000710:	f000 f810 	bl	8000734 <HAL_InitTick>
 8000714:	1e03      	subs	r3, r0, #0
 8000716:	d003      	beq.n	8000720 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000718:	1dfb      	adds	r3, r7, #7
 800071a:	2201      	movs	r2, #1
 800071c:	701a      	strb	r2, [r3, #0]
 800071e:	e001      	b.n	8000724 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000720:	f7ff fef4 	bl	800050c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000724:	1dfb      	adds	r3, r7, #7
 8000726:	781b      	ldrb	r3, [r3, #0]
}
 8000728:	0018      	movs	r0, r3
 800072a:	46bd      	mov	sp, r7
 800072c:	b002      	add	sp, #8
 800072e:	bd80      	pop	{r7, pc}
 8000730:	40022000 	.word	0x40022000

08000734 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000734:	b590      	push	{r4, r7, lr}
 8000736:	b085      	sub	sp, #20
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800073c:	230f      	movs	r3, #15
 800073e:	18fb      	adds	r3, r7, r3
 8000740:	2200      	movs	r2, #0
 8000742:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000744:	4b1d      	ldr	r3, [pc, #116]	; (80007bc <HAL_InitTick+0x88>)
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	2b00      	cmp	r3, #0
 800074a:	d02b      	beq.n	80007a4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800074c:	4b1c      	ldr	r3, [pc, #112]	; (80007c0 <HAL_InitTick+0x8c>)
 800074e:	681c      	ldr	r4, [r3, #0]
 8000750:	4b1a      	ldr	r3, [pc, #104]	; (80007bc <HAL_InitTick+0x88>)
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	0019      	movs	r1, r3
 8000756:	23fa      	movs	r3, #250	; 0xfa
 8000758:	0098      	lsls	r0, r3, #2
 800075a:	f7ff fcd1 	bl	8000100 <__udivsi3>
 800075e:	0003      	movs	r3, r0
 8000760:	0019      	movs	r1, r3
 8000762:	0020      	movs	r0, r4
 8000764:	f7ff fccc 	bl	8000100 <__udivsi3>
 8000768:	0003      	movs	r3, r0
 800076a:	0018      	movs	r0, r3
 800076c:	f000 f93d 	bl	80009ea <HAL_SYSTICK_Config>
 8000770:	1e03      	subs	r3, r0, #0
 8000772:	d112      	bne.n	800079a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	2b03      	cmp	r3, #3
 8000778:	d80a      	bhi.n	8000790 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800077a:	6879      	ldr	r1, [r7, #4]
 800077c:	2301      	movs	r3, #1
 800077e:	425b      	negs	r3, r3
 8000780:	2200      	movs	r2, #0
 8000782:	0018      	movs	r0, r3
 8000784:	f000 f90c 	bl	80009a0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000788:	4b0e      	ldr	r3, [pc, #56]	; (80007c4 <HAL_InitTick+0x90>)
 800078a:	687a      	ldr	r2, [r7, #4]
 800078c:	601a      	str	r2, [r3, #0]
 800078e:	e00d      	b.n	80007ac <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000790:	230f      	movs	r3, #15
 8000792:	18fb      	adds	r3, r7, r3
 8000794:	2201      	movs	r2, #1
 8000796:	701a      	strb	r2, [r3, #0]
 8000798:	e008      	b.n	80007ac <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800079a:	230f      	movs	r3, #15
 800079c:	18fb      	adds	r3, r7, r3
 800079e:	2201      	movs	r2, #1
 80007a0:	701a      	strb	r2, [r3, #0]
 80007a2:	e003      	b.n	80007ac <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80007a4:	230f      	movs	r3, #15
 80007a6:	18fb      	adds	r3, r7, r3
 80007a8:	2201      	movs	r2, #1
 80007aa:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80007ac:	230f      	movs	r3, #15
 80007ae:	18fb      	adds	r3, r7, r3
 80007b0:	781b      	ldrb	r3, [r3, #0]
}
 80007b2:	0018      	movs	r0, r3
 80007b4:	46bd      	mov	sp, r7
 80007b6:	b005      	add	sp, #20
 80007b8:	bd90      	pop	{r4, r7, pc}
 80007ba:	46c0      	nop			; (mov r8, r8)
 80007bc:	20000008 	.word	0x20000008
 80007c0:	20000000 	.word	0x20000000
 80007c4:	20000004 	.word	0x20000004

080007c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80007cc:	4b05      	ldr	r3, [pc, #20]	; (80007e4 <HAL_IncTick+0x1c>)
 80007ce:	781b      	ldrb	r3, [r3, #0]
 80007d0:	001a      	movs	r2, r3
 80007d2:	4b05      	ldr	r3, [pc, #20]	; (80007e8 <HAL_IncTick+0x20>)
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	18d2      	adds	r2, r2, r3
 80007d8:	4b03      	ldr	r3, [pc, #12]	; (80007e8 <HAL_IncTick+0x20>)
 80007da:	601a      	str	r2, [r3, #0]
}
 80007dc:	46c0      	nop			; (mov r8, r8)
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	46c0      	nop			; (mov r8, r8)
 80007e4:	20000008 	.word	0x20000008
 80007e8:	200001b0 	.word	0x200001b0

080007ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0
  return uwTick;
 80007f0:	4b02      	ldr	r3, [pc, #8]	; (80007fc <HAL_GetTick+0x10>)
 80007f2:	681b      	ldr	r3, [r3, #0]
}
 80007f4:	0018      	movs	r0, r3
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	46c0      	nop			; (mov r8, r8)
 80007fc:	200001b0 	.word	0x200001b0

08000800 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b084      	sub	sp, #16
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000808:	f7ff fff0 	bl	80007ec <HAL_GetTick>
 800080c:	0003      	movs	r3, r0
 800080e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	3301      	adds	r3, #1
 8000818:	d005      	beq.n	8000826 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800081a:	4b0a      	ldr	r3, [pc, #40]	; (8000844 <HAL_Delay+0x44>)
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	001a      	movs	r2, r3
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	189b      	adds	r3, r3, r2
 8000824:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000826:	46c0      	nop			; (mov r8, r8)
 8000828:	f7ff ffe0 	bl	80007ec <HAL_GetTick>
 800082c:	0002      	movs	r2, r0
 800082e:	68bb      	ldr	r3, [r7, #8]
 8000830:	1ad3      	subs	r3, r2, r3
 8000832:	68fa      	ldr	r2, [r7, #12]
 8000834:	429a      	cmp	r2, r3
 8000836:	d8f7      	bhi.n	8000828 <HAL_Delay+0x28>
  {
  }
}
 8000838:	46c0      	nop			; (mov r8, r8)
 800083a:	46c0      	nop			; (mov r8, r8)
 800083c:	46bd      	mov	sp, r7
 800083e:	b004      	add	sp, #16
 8000840:	bd80      	pop	{r7, pc}
 8000842:	46c0      	nop			; (mov r8, r8)
 8000844:	20000008 	.word	0x20000008

08000848 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
 800084e:	0002      	movs	r2, r0
 8000850:	1dfb      	adds	r3, r7, #7
 8000852:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000854:	1dfb      	adds	r3, r7, #7
 8000856:	781b      	ldrb	r3, [r3, #0]
 8000858:	2b7f      	cmp	r3, #127	; 0x7f
 800085a:	d809      	bhi.n	8000870 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800085c:	1dfb      	adds	r3, r7, #7
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	001a      	movs	r2, r3
 8000862:	231f      	movs	r3, #31
 8000864:	401a      	ands	r2, r3
 8000866:	4b04      	ldr	r3, [pc, #16]	; (8000878 <__NVIC_EnableIRQ+0x30>)
 8000868:	2101      	movs	r1, #1
 800086a:	4091      	lsls	r1, r2
 800086c:	000a      	movs	r2, r1
 800086e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000870:	46c0      	nop			; (mov r8, r8)
 8000872:	46bd      	mov	sp, r7
 8000874:	b002      	add	sp, #8
 8000876:	bd80      	pop	{r7, pc}
 8000878:	e000e100 	.word	0xe000e100

0800087c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800087c:	b590      	push	{r4, r7, lr}
 800087e:	b083      	sub	sp, #12
 8000880:	af00      	add	r7, sp, #0
 8000882:	0002      	movs	r2, r0
 8000884:	6039      	str	r1, [r7, #0]
 8000886:	1dfb      	adds	r3, r7, #7
 8000888:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800088a:	1dfb      	adds	r3, r7, #7
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	2b7f      	cmp	r3, #127	; 0x7f
 8000890:	d828      	bhi.n	80008e4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000892:	4a2f      	ldr	r2, [pc, #188]	; (8000950 <__NVIC_SetPriority+0xd4>)
 8000894:	1dfb      	adds	r3, r7, #7
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	b25b      	sxtb	r3, r3
 800089a:	089b      	lsrs	r3, r3, #2
 800089c:	33c0      	adds	r3, #192	; 0xc0
 800089e:	009b      	lsls	r3, r3, #2
 80008a0:	589b      	ldr	r3, [r3, r2]
 80008a2:	1dfa      	adds	r2, r7, #7
 80008a4:	7812      	ldrb	r2, [r2, #0]
 80008a6:	0011      	movs	r1, r2
 80008a8:	2203      	movs	r2, #3
 80008aa:	400a      	ands	r2, r1
 80008ac:	00d2      	lsls	r2, r2, #3
 80008ae:	21ff      	movs	r1, #255	; 0xff
 80008b0:	4091      	lsls	r1, r2
 80008b2:	000a      	movs	r2, r1
 80008b4:	43d2      	mvns	r2, r2
 80008b6:	401a      	ands	r2, r3
 80008b8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	019b      	lsls	r3, r3, #6
 80008be:	22ff      	movs	r2, #255	; 0xff
 80008c0:	401a      	ands	r2, r3
 80008c2:	1dfb      	adds	r3, r7, #7
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	0018      	movs	r0, r3
 80008c8:	2303      	movs	r3, #3
 80008ca:	4003      	ands	r3, r0
 80008cc:	00db      	lsls	r3, r3, #3
 80008ce:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008d0:	481f      	ldr	r0, [pc, #124]	; (8000950 <__NVIC_SetPriority+0xd4>)
 80008d2:	1dfb      	adds	r3, r7, #7
 80008d4:	781b      	ldrb	r3, [r3, #0]
 80008d6:	b25b      	sxtb	r3, r3
 80008d8:	089b      	lsrs	r3, r3, #2
 80008da:	430a      	orrs	r2, r1
 80008dc:	33c0      	adds	r3, #192	; 0xc0
 80008de:	009b      	lsls	r3, r3, #2
 80008e0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80008e2:	e031      	b.n	8000948 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008e4:	4a1b      	ldr	r2, [pc, #108]	; (8000954 <__NVIC_SetPriority+0xd8>)
 80008e6:	1dfb      	adds	r3, r7, #7
 80008e8:	781b      	ldrb	r3, [r3, #0]
 80008ea:	0019      	movs	r1, r3
 80008ec:	230f      	movs	r3, #15
 80008ee:	400b      	ands	r3, r1
 80008f0:	3b08      	subs	r3, #8
 80008f2:	089b      	lsrs	r3, r3, #2
 80008f4:	3306      	adds	r3, #6
 80008f6:	009b      	lsls	r3, r3, #2
 80008f8:	18d3      	adds	r3, r2, r3
 80008fa:	3304      	adds	r3, #4
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	1dfa      	adds	r2, r7, #7
 8000900:	7812      	ldrb	r2, [r2, #0]
 8000902:	0011      	movs	r1, r2
 8000904:	2203      	movs	r2, #3
 8000906:	400a      	ands	r2, r1
 8000908:	00d2      	lsls	r2, r2, #3
 800090a:	21ff      	movs	r1, #255	; 0xff
 800090c:	4091      	lsls	r1, r2
 800090e:	000a      	movs	r2, r1
 8000910:	43d2      	mvns	r2, r2
 8000912:	401a      	ands	r2, r3
 8000914:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000916:	683b      	ldr	r3, [r7, #0]
 8000918:	019b      	lsls	r3, r3, #6
 800091a:	22ff      	movs	r2, #255	; 0xff
 800091c:	401a      	ands	r2, r3
 800091e:	1dfb      	adds	r3, r7, #7
 8000920:	781b      	ldrb	r3, [r3, #0]
 8000922:	0018      	movs	r0, r3
 8000924:	2303      	movs	r3, #3
 8000926:	4003      	ands	r3, r0
 8000928:	00db      	lsls	r3, r3, #3
 800092a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800092c:	4809      	ldr	r0, [pc, #36]	; (8000954 <__NVIC_SetPriority+0xd8>)
 800092e:	1dfb      	adds	r3, r7, #7
 8000930:	781b      	ldrb	r3, [r3, #0]
 8000932:	001c      	movs	r4, r3
 8000934:	230f      	movs	r3, #15
 8000936:	4023      	ands	r3, r4
 8000938:	3b08      	subs	r3, #8
 800093a:	089b      	lsrs	r3, r3, #2
 800093c:	430a      	orrs	r2, r1
 800093e:	3306      	adds	r3, #6
 8000940:	009b      	lsls	r3, r3, #2
 8000942:	18c3      	adds	r3, r0, r3
 8000944:	3304      	adds	r3, #4
 8000946:	601a      	str	r2, [r3, #0]
}
 8000948:	46c0      	nop			; (mov r8, r8)
 800094a:	46bd      	mov	sp, r7
 800094c:	b003      	add	sp, #12
 800094e:	bd90      	pop	{r4, r7, pc}
 8000950:	e000e100 	.word	0xe000e100
 8000954:	e000ed00 	.word	0xe000ed00

08000958 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	1e5a      	subs	r2, r3, #1
 8000964:	2380      	movs	r3, #128	; 0x80
 8000966:	045b      	lsls	r3, r3, #17
 8000968:	429a      	cmp	r2, r3
 800096a:	d301      	bcc.n	8000970 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800096c:	2301      	movs	r3, #1
 800096e:	e010      	b.n	8000992 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000970:	4b0a      	ldr	r3, [pc, #40]	; (800099c <SysTick_Config+0x44>)
 8000972:	687a      	ldr	r2, [r7, #4]
 8000974:	3a01      	subs	r2, #1
 8000976:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000978:	2301      	movs	r3, #1
 800097a:	425b      	negs	r3, r3
 800097c:	2103      	movs	r1, #3
 800097e:	0018      	movs	r0, r3
 8000980:	f7ff ff7c 	bl	800087c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000984:	4b05      	ldr	r3, [pc, #20]	; (800099c <SysTick_Config+0x44>)
 8000986:	2200      	movs	r2, #0
 8000988:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800098a:	4b04      	ldr	r3, [pc, #16]	; (800099c <SysTick_Config+0x44>)
 800098c:	2207      	movs	r2, #7
 800098e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000990:	2300      	movs	r3, #0
}
 8000992:	0018      	movs	r0, r3
 8000994:	46bd      	mov	sp, r7
 8000996:	b002      	add	sp, #8
 8000998:	bd80      	pop	{r7, pc}
 800099a:	46c0      	nop			; (mov r8, r8)
 800099c:	e000e010 	.word	0xe000e010

080009a0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b084      	sub	sp, #16
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	60b9      	str	r1, [r7, #8]
 80009a8:	607a      	str	r2, [r7, #4]
 80009aa:	210f      	movs	r1, #15
 80009ac:	187b      	adds	r3, r7, r1
 80009ae:	1c02      	adds	r2, r0, #0
 80009b0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80009b2:	68ba      	ldr	r2, [r7, #8]
 80009b4:	187b      	adds	r3, r7, r1
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	b25b      	sxtb	r3, r3
 80009ba:	0011      	movs	r1, r2
 80009bc:	0018      	movs	r0, r3
 80009be:	f7ff ff5d 	bl	800087c <__NVIC_SetPriority>
}
 80009c2:	46c0      	nop			; (mov r8, r8)
 80009c4:	46bd      	mov	sp, r7
 80009c6:	b004      	add	sp, #16
 80009c8:	bd80      	pop	{r7, pc}

080009ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009ca:	b580      	push	{r7, lr}
 80009cc:	b082      	sub	sp, #8
 80009ce:	af00      	add	r7, sp, #0
 80009d0:	0002      	movs	r2, r0
 80009d2:	1dfb      	adds	r3, r7, #7
 80009d4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80009d6:	1dfb      	adds	r3, r7, #7
 80009d8:	781b      	ldrb	r3, [r3, #0]
 80009da:	b25b      	sxtb	r3, r3
 80009dc:	0018      	movs	r0, r3
 80009de:	f7ff ff33 	bl	8000848 <__NVIC_EnableIRQ>
}
 80009e2:	46c0      	nop			; (mov r8, r8)
 80009e4:	46bd      	mov	sp, r7
 80009e6:	b002      	add	sp, #8
 80009e8:	bd80      	pop	{r7, pc}

080009ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009ea:	b580      	push	{r7, lr}
 80009ec:	b082      	sub	sp, #8
 80009ee:	af00      	add	r7, sp, #0
 80009f0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	0018      	movs	r0, r3
 80009f6:	f7ff ffaf 	bl	8000958 <SysTick_Config>
 80009fa:	0003      	movs	r3, r0
}
 80009fc:	0018      	movs	r0, r3
 80009fe:	46bd      	mov	sp, r7
 8000a00:	b002      	add	sp, #8
 8000a02:	bd80      	pop	{r7, pc}

08000a04 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d101      	bne.n	8000a16 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8000a12:	2301      	movs	r3, #1
 8000a14:	e077      	b.n	8000b06 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	4a3d      	ldr	r2, [pc, #244]	; (8000b10 <HAL_DMA_Init+0x10c>)
 8000a1c:	4694      	mov	ip, r2
 8000a1e:	4463      	add	r3, ip
 8000a20:	2114      	movs	r1, #20
 8000a22:	0018      	movs	r0, r3
 8000a24:	f7ff fb6c 	bl	8000100 <__udivsi3>
 8000a28:	0003      	movs	r3, r0
 8000a2a:	009a      	lsls	r2, r3, #2
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	2225      	movs	r2, #37	; 0x25
 8000a34:	2102      	movs	r1, #2
 8000a36:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	681a      	ldr	r2, [r3, #0]
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	4934      	ldr	r1, [pc, #208]	; (8000b14 <HAL_DMA_Init+0x110>)
 8000a44:	400a      	ands	r2, r1
 8000a46:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	6819      	ldr	r1, [r3, #0]
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	689a      	ldr	r2, [r3, #8]
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	68db      	ldr	r3, [r3, #12]
 8000a56:	431a      	orrs	r2, r3
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	691b      	ldr	r3, [r3, #16]
 8000a5c:	431a      	orrs	r2, r3
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	695b      	ldr	r3, [r3, #20]
 8000a62:	431a      	orrs	r2, r3
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	699b      	ldr	r3, [r3, #24]
 8000a68:	431a      	orrs	r2, r3
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	69db      	ldr	r3, [r3, #28]
 8000a6e:	431a      	orrs	r2, r3
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	6a1b      	ldr	r3, [r3, #32]
 8000a74:	431a      	orrs	r2, r3
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	430a      	orrs	r2, r1
 8000a7c:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	0018      	movs	r0, r3
 8000a82:	f000 f9c1 	bl	8000e08 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	689a      	ldr	r2, [r3, #8]
 8000a8a:	2380      	movs	r3, #128	; 0x80
 8000a8c:	01db      	lsls	r3, r3, #7
 8000a8e:	429a      	cmp	r2, r3
 8000a90:	d102      	bne.n	8000a98 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	2200      	movs	r2, #0
 8000a96:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	685a      	ldr	r2, [r3, #4]
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aa0:	213f      	movs	r1, #63	; 0x3f
 8000aa2:	400a      	ands	r2, r1
 8000aa4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000aaa:	687a      	ldr	r2, [r7, #4]
 8000aac:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8000aae:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	685b      	ldr	r3, [r3, #4]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d011      	beq.n	8000adc <HAL_DMA_Init+0xd8>
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	2b04      	cmp	r3, #4
 8000abe:	d80d      	bhi.n	8000adc <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	0018      	movs	r0, r3
 8000ac4:	f000 f9cc 	bl	8000e60 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000acc:	2200      	movs	r2, #0
 8000ace:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000ad4:	687a      	ldr	r2, [r7, #4]
 8000ad6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8000ad8:	605a      	str	r2, [r3, #4]
 8000ada:	e008      	b.n	8000aee <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	2200      	movs	r2, #0
 8000ae0:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	2200      	movs	r2, #0
 8000aec:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	2200      	movs	r2, #0
 8000af2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	2225      	movs	r2, #37	; 0x25
 8000af8:	2101      	movs	r1, #1
 8000afa:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	2224      	movs	r2, #36	; 0x24
 8000b00:	2100      	movs	r1, #0
 8000b02:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000b04:	2300      	movs	r3, #0
}
 8000b06:	0018      	movs	r0, r3
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	b002      	add	sp, #8
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	46c0      	nop			; (mov r8, r8)
 8000b10:	bffdfff8 	.word	0xbffdfff8
 8000b14:	ffff800f 	.word	0xffff800f

08000b18 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b086      	sub	sp, #24
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	60f8      	str	r0, [r7, #12]
 8000b20:	60b9      	str	r1, [r7, #8]
 8000b22:	607a      	str	r2, [r7, #4]
 8000b24:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000b26:	2317      	movs	r3, #23
 8000b28:	18fb      	adds	r3, r7, r3
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	2224      	movs	r2, #36	; 0x24
 8000b32:	5c9b      	ldrb	r3, [r3, r2]
 8000b34:	2b01      	cmp	r3, #1
 8000b36:	d101      	bne.n	8000b3c <HAL_DMA_Start_IT+0x24>
 8000b38:	2302      	movs	r3, #2
 8000b3a:	e06f      	b.n	8000c1c <HAL_DMA_Start_IT+0x104>
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	2224      	movs	r2, #36	; 0x24
 8000b40:	2101      	movs	r1, #1
 8000b42:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	2225      	movs	r2, #37	; 0x25
 8000b48:	5c9b      	ldrb	r3, [r3, r2]
 8000b4a:	b2db      	uxtb	r3, r3
 8000b4c:	2b01      	cmp	r3, #1
 8000b4e:	d157      	bne.n	8000c00 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	2225      	movs	r2, #37	; 0x25
 8000b54:	2102      	movs	r1, #2
 8000b56:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	681a      	ldr	r2, [r3, #0]
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	2101      	movs	r1, #1
 8000b6a:	438a      	bics	r2, r1
 8000b6c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	687a      	ldr	r2, [r7, #4]
 8000b72:	68b9      	ldr	r1, [r7, #8]
 8000b74:	68f8      	ldr	r0, [r7, #12]
 8000b76:	f000 f907 	bl	8000d88 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d008      	beq.n	8000b94 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	681a      	ldr	r2, [r3, #0]
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	210e      	movs	r1, #14
 8000b8e:	430a      	orrs	r2, r1
 8000b90:	601a      	str	r2, [r3, #0]
 8000b92:	e00f      	b.n	8000bb4 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	681a      	ldr	r2, [r3, #0]
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	2104      	movs	r1, #4
 8000ba0:	438a      	bics	r2, r1
 8000ba2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	681a      	ldr	r2, [r3, #0]
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	210a      	movs	r1, #10
 8000bb0:	430a      	orrs	r2, r1
 8000bb2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bb8:	681a      	ldr	r2, [r3, #0]
 8000bba:	2380      	movs	r3, #128	; 0x80
 8000bbc:	025b      	lsls	r3, r3, #9
 8000bbe:	4013      	ands	r3, r2
 8000bc0:	d008      	beq.n	8000bd4 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bc6:	681a      	ldr	r2, [r3, #0]
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bcc:	2180      	movs	r1, #128	; 0x80
 8000bce:	0049      	lsls	r1, r1, #1
 8000bd0:	430a      	orrs	r2, r1
 8000bd2:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d008      	beq.n	8000bee <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000be0:	681a      	ldr	r2, [r3, #0]
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000be6:	2180      	movs	r1, #128	; 0x80
 8000be8:	0049      	lsls	r1, r1, #1
 8000bea:	430a      	orrs	r2, r1
 8000bec:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	681a      	ldr	r2, [r3, #0]
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	2101      	movs	r1, #1
 8000bfa:	430a      	orrs	r2, r1
 8000bfc:	601a      	str	r2, [r3, #0]
 8000bfe:	e00a      	b.n	8000c16 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	2280      	movs	r2, #128	; 0x80
 8000c04:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	2224      	movs	r2, #36	; 0x24
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8000c0e:	2317      	movs	r3, #23
 8000c10:	18fb      	adds	r3, r7, r3
 8000c12:	2201      	movs	r2, #1
 8000c14:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8000c16:	2317      	movs	r3, #23
 8000c18:	18fb      	adds	r3, r7, r3
 8000c1a:	781b      	ldrb	r3, [r3, #0]
}
 8000c1c:	0018      	movs	r0, r3
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	b006      	add	sp, #24
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b084      	sub	sp, #16
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8000c2c:	4b55      	ldr	r3, [pc, #340]	; (8000d84 <HAL_DMA_IRQHandler+0x160>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c3e:	221c      	movs	r2, #28
 8000c40:	4013      	ands	r3, r2
 8000c42:	2204      	movs	r2, #4
 8000c44:	409a      	lsls	r2, r3
 8000c46:	0013      	movs	r3, r2
 8000c48:	68fa      	ldr	r2, [r7, #12]
 8000c4a:	4013      	ands	r3, r2
 8000c4c:	d027      	beq.n	8000c9e <HAL_DMA_IRQHandler+0x7a>
 8000c4e:	68bb      	ldr	r3, [r7, #8]
 8000c50:	2204      	movs	r2, #4
 8000c52:	4013      	ands	r3, r2
 8000c54:	d023      	beq.n	8000c9e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	2220      	movs	r2, #32
 8000c5e:	4013      	ands	r3, r2
 8000c60:	d107      	bne.n	8000c72 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	681a      	ldr	r2, [r3, #0]
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	2104      	movs	r1, #4
 8000c6e:	438a      	bics	r2, r1
 8000c70:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8000c72:	4b44      	ldr	r3, [pc, #272]	; (8000d84 <HAL_DMA_IRQHandler+0x160>)
 8000c74:	6859      	ldr	r1, [r3, #4]
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c7a:	221c      	movs	r2, #28
 8000c7c:	4013      	ands	r3, r2
 8000c7e:	2204      	movs	r2, #4
 8000c80:	409a      	lsls	r2, r3
 8000c82:	4b40      	ldr	r3, [pc, #256]	; (8000d84 <HAL_DMA_IRQHandler+0x160>)
 8000c84:	430a      	orrs	r2, r1
 8000c86:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d100      	bne.n	8000c92 <HAL_DMA_IRQHandler+0x6e>
 8000c90:	e073      	b.n	8000d7a <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c96:	687a      	ldr	r2, [r7, #4]
 8000c98:	0010      	movs	r0, r2
 8000c9a:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8000c9c:	e06d      	b.n	8000d7a <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ca2:	221c      	movs	r2, #28
 8000ca4:	4013      	ands	r3, r2
 8000ca6:	2202      	movs	r2, #2
 8000ca8:	409a      	lsls	r2, r3
 8000caa:	0013      	movs	r3, r2
 8000cac:	68fa      	ldr	r2, [r7, #12]
 8000cae:	4013      	ands	r3, r2
 8000cb0:	d02e      	beq.n	8000d10 <HAL_DMA_IRQHandler+0xec>
 8000cb2:	68bb      	ldr	r3, [r7, #8]
 8000cb4:	2202      	movs	r2, #2
 8000cb6:	4013      	ands	r3, r2
 8000cb8:	d02a      	beq.n	8000d10 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	2220      	movs	r2, #32
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	d10b      	bne.n	8000cde <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	681a      	ldr	r2, [r3, #0]
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	210a      	movs	r1, #10
 8000cd2:	438a      	bics	r2, r1
 8000cd4:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	2225      	movs	r2, #37	; 0x25
 8000cda:	2101      	movs	r1, #1
 8000cdc:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8000cde:	4b29      	ldr	r3, [pc, #164]	; (8000d84 <HAL_DMA_IRQHandler+0x160>)
 8000ce0:	6859      	ldr	r1, [r3, #4]
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ce6:	221c      	movs	r2, #28
 8000ce8:	4013      	ands	r3, r2
 8000cea:	2202      	movs	r2, #2
 8000cec:	409a      	lsls	r2, r3
 8000cee:	4b25      	ldr	r3, [pc, #148]	; (8000d84 <HAL_DMA_IRQHandler+0x160>)
 8000cf0:	430a      	orrs	r2, r1
 8000cf2:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	2224      	movs	r2, #36	; 0x24
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d03a      	beq.n	8000d7a <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d08:	687a      	ldr	r2, [r7, #4]
 8000d0a:	0010      	movs	r0, r2
 8000d0c:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8000d0e:	e034      	b.n	8000d7a <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d14:	221c      	movs	r2, #28
 8000d16:	4013      	ands	r3, r2
 8000d18:	2208      	movs	r2, #8
 8000d1a:	409a      	lsls	r2, r3
 8000d1c:	0013      	movs	r3, r2
 8000d1e:	68fa      	ldr	r2, [r7, #12]
 8000d20:	4013      	ands	r3, r2
 8000d22:	d02b      	beq.n	8000d7c <HAL_DMA_IRQHandler+0x158>
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	2208      	movs	r2, #8
 8000d28:	4013      	ands	r3, r2
 8000d2a:	d027      	beq.n	8000d7c <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	681a      	ldr	r2, [r3, #0]
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	210e      	movs	r1, #14
 8000d38:	438a      	bics	r2, r1
 8000d3a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8000d3c:	4b11      	ldr	r3, [pc, #68]	; (8000d84 <HAL_DMA_IRQHandler+0x160>)
 8000d3e:	6859      	ldr	r1, [r3, #4]
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d44:	221c      	movs	r2, #28
 8000d46:	4013      	ands	r3, r2
 8000d48:	2201      	movs	r2, #1
 8000d4a:	409a      	lsls	r2, r3
 8000d4c:	4b0d      	ldr	r3, [pc, #52]	; (8000d84 <HAL_DMA_IRQHandler+0x160>)
 8000d4e:	430a      	orrs	r2, r1
 8000d50:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	2201      	movs	r2, #1
 8000d56:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	2225      	movs	r2, #37	; 0x25
 8000d5c:	2101      	movs	r1, #1
 8000d5e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	2224      	movs	r2, #36	; 0x24
 8000d64:	2100      	movs	r1, #0
 8000d66:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d005      	beq.n	8000d7c <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d74:	687a      	ldr	r2, [r7, #4]
 8000d76:	0010      	movs	r0, r2
 8000d78:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8000d7a:	46c0      	nop			; (mov r8, r8)
 8000d7c:	46c0      	nop			; (mov r8, r8)
}
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	b004      	add	sp, #16
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	40020000 	.word	0x40020000

08000d88 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b084      	sub	sp, #16
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	60f8      	str	r0, [r7, #12]
 8000d90:	60b9      	str	r1, [r7, #8]
 8000d92:	607a      	str	r2, [r7, #4]
 8000d94:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d9a:	68fa      	ldr	r2, [r7, #12]
 8000d9c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8000d9e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d004      	beq.n	8000db2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000dac:	68fa      	ldr	r2, [r7, #12]
 8000dae:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8000db0:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8000db2:	4b14      	ldr	r3, [pc, #80]	; (8000e04 <DMA_SetConfig+0x7c>)
 8000db4:	6859      	ldr	r1, [r3, #4]
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dba:	221c      	movs	r2, #28
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	2201      	movs	r2, #1
 8000dc0:	409a      	lsls	r2, r3
 8000dc2:	4b10      	ldr	r3, [pc, #64]	; (8000e04 <DMA_SetConfig+0x7c>)
 8000dc4:	430a      	orrs	r2, r1
 8000dc6:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	683a      	ldr	r2, [r7, #0]
 8000dce:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	689b      	ldr	r3, [r3, #8]
 8000dd4:	2b10      	cmp	r3, #16
 8000dd6:	d108      	bne.n	8000dea <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	687a      	ldr	r2, [r7, #4]
 8000dde:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	68ba      	ldr	r2, [r7, #8]
 8000de6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000de8:	e007      	b.n	8000dfa <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	68ba      	ldr	r2, [r7, #8]
 8000df0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	687a      	ldr	r2, [r7, #4]
 8000df8:	60da      	str	r2, [r3, #12]
}
 8000dfa:	46c0      	nop			; (mov r8, r8)
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	b004      	add	sp, #16
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	46c0      	nop			; (mov r8, r8)
 8000e04:	40020000 	.word	0x40020000

08000e08 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b084      	sub	sp, #16
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e14:	089b      	lsrs	r3, r3, #2
 8000e16:	4a10      	ldr	r2, [pc, #64]	; (8000e58 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8000e18:	4694      	mov	ip, r2
 8000e1a:	4463      	add	r3, ip
 8000e1c:	009b      	lsls	r3, r3, #2
 8000e1e:	001a      	movs	r2, r3
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	001a      	movs	r2, r3
 8000e2a:	23ff      	movs	r3, #255	; 0xff
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	3b08      	subs	r3, #8
 8000e30:	2114      	movs	r1, #20
 8000e32:	0018      	movs	r0, r3
 8000e34:	f7ff f964 	bl	8000100 <__udivsi3>
 8000e38:	0003      	movs	r3, r0
 8000e3a:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	4a07      	ldr	r2, [pc, #28]	; (8000e5c <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8000e40:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	221f      	movs	r2, #31
 8000e46:	4013      	ands	r3, r2
 8000e48:	2201      	movs	r2, #1
 8000e4a:	409a      	lsls	r2, r3
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8000e50:	46c0      	nop			; (mov r8, r8)
 8000e52:	46bd      	mov	sp, r7
 8000e54:	b004      	add	sp, #16
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	10008200 	.word	0x10008200
 8000e5c:	40020880 	.word	0x40020880

08000e60 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b084      	sub	sp, #16
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	223f      	movs	r2, #63	; 0x3f
 8000e6e:	4013      	ands	r3, r2
 8000e70:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	4a0a      	ldr	r2, [pc, #40]	; (8000ea0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8000e76:	4694      	mov	ip, r2
 8000e78:	4463      	add	r3, ip
 8000e7a:	009b      	lsls	r3, r3, #2
 8000e7c:	001a      	movs	r2, r3
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	4a07      	ldr	r2, [pc, #28]	; (8000ea4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8000e86:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	3b01      	subs	r3, #1
 8000e8c:	2203      	movs	r2, #3
 8000e8e:	4013      	ands	r3, r2
 8000e90:	2201      	movs	r2, #1
 8000e92:	409a      	lsls	r2, r3
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	659a      	str	r2, [r3, #88]	; 0x58
}
 8000e98:	46c0      	nop			; (mov r8, r8)
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	b004      	add	sp, #16
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	1000823f 	.word	0x1000823f
 8000ea4:	40020940 	.word	0x40020940

08000ea8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b086      	sub	sp, #24
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
 8000eb0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eb6:	e147      	b.n	8001148 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	2101      	movs	r1, #1
 8000ebe:	697a      	ldr	r2, [r7, #20]
 8000ec0:	4091      	lsls	r1, r2
 8000ec2:	000a      	movs	r2, r1
 8000ec4:	4013      	ands	r3, r2
 8000ec6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d100      	bne.n	8000ed0 <HAL_GPIO_Init+0x28>
 8000ece:	e138      	b.n	8001142 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	2203      	movs	r2, #3
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	2b01      	cmp	r3, #1
 8000eda:	d005      	beq.n	8000ee8 <HAL_GPIO_Init+0x40>
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	2203      	movs	r2, #3
 8000ee2:	4013      	ands	r3, r2
 8000ee4:	2b02      	cmp	r3, #2
 8000ee6:	d130      	bne.n	8000f4a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	689b      	ldr	r3, [r3, #8]
 8000eec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	005b      	lsls	r3, r3, #1
 8000ef2:	2203      	movs	r2, #3
 8000ef4:	409a      	lsls	r2, r3
 8000ef6:	0013      	movs	r3, r2
 8000ef8:	43da      	mvns	r2, r3
 8000efa:	693b      	ldr	r3, [r7, #16]
 8000efc:	4013      	ands	r3, r2
 8000efe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	68da      	ldr	r2, [r3, #12]
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	005b      	lsls	r3, r3, #1
 8000f08:	409a      	lsls	r2, r3
 8000f0a:	0013      	movs	r3, r2
 8000f0c:	693a      	ldr	r2, [r7, #16]
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	693a      	ldr	r2, [r7, #16]
 8000f16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f1e:	2201      	movs	r2, #1
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	409a      	lsls	r2, r3
 8000f24:	0013      	movs	r3, r2
 8000f26:	43da      	mvns	r2, r3
 8000f28:	693b      	ldr	r3, [r7, #16]
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	091b      	lsrs	r3, r3, #4
 8000f34:	2201      	movs	r2, #1
 8000f36:	401a      	ands	r2, r3
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	409a      	lsls	r2, r3
 8000f3c:	0013      	movs	r3, r2
 8000f3e:	693a      	ldr	r2, [r7, #16]
 8000f40:	4313      	orrs	r3, r2
 8000f42:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	693a      	ldr	r2, [r7, #16]
 8000f48:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	685b      	ldr	r3, [r3, #4]
 8000f4e:	2203      	movs	r2, #3
 8000f50:	4013      	ands	r3, r2
 8000f52:	2b03      	cmp	r3, #3
 8000f54:	d017      	beq.n	8000f86 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	68db      	ldr	r3, [r3, #12]
 8000f5a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	005b      	lsls	r3, r3, #1
 8000f60:	2203      	movs	r2, #3
 8000f62:	409a      	lsls	r2, r3
 8000f64:	0013      	movs	r3, r2
 8000f66:	43da      	mvns	r2, r3
 8000f68:	693b      	ldr	r3, [r7, #16]
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	689a      	ldr	r2, [r3, #8]
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	005b      	lsls	r3, r3, #1
 8000f76:	409a      	lsls	r2, r3
 8000f78:	0013      	movs	r3, r2
 8000f7a:	693a      	ldr	r2, [r7, #16]
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	693a      	ldr	r2, [r7, #16]
 8000f84:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	2203      	movs	r2, #3
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	2b02      	cmp	r3, #2
 8000f90:	d123      	bne.n	8000fda <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	08da      	lsrs	r2, r3, #3
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	3208      	adds	r2, #8
 8000f9a:	0092      	lsls	r2, r2, #2
 8000f9c:	58d3      	ldr	r3, [r2, r3]
 8000f9e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	2207      	movs	r2, #7
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	009b      	lsls	r3, r3, #2
 8000fa8:	220f      	movs	r2, #15
 8000faa:	409a      	lsls	r2, r3
 8000fac:	0013      	movs	r3, r2
 8000fae:	43da      	mvns	r2, r3
 8000fb0:	693b      	ldr	r3, [r7, #16]
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	691a      	ldr	r2, [r3, #16]
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	2107      	movs	r1, #7
 8000fbe:	400b      	ands	r3, r1
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	409a      	lsls	r2, r3
 8000fc4:	0013      	movs	r3, r2
 8000fc6:	693a      	ldr	r2, [r7, #16]
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	08da      	lsrs	r2, r3, #3
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	3208      	adds	r2, #8
 8000fd4:	0092      	lsls	r2, r2, #2
 8000fd6:	6939      	ldr	r1, [r7, #16]
 8000fd8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	005b      	lsls	r3, r3, #1
 8000fe4:	2203      	movs	r2, #3
 8000fe6:	409a      	lsls	r2, r3
 8000fe8:	0013      	movs	r3, r2
 8000fea:	43da      	mvns	r2, r3
 8000fec:	693b      	ldr	r3, [r7, #16]
 8000fee:	4013      	ands	r3, r2
 8000ff0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	2203      	movs	r2, #3
 8000ff8:	401a      	ands	r2, r3
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	409a      	lsls	r2, r3
 8001000:	0013      	movs	r3, r2
 8001002:	693a      	ldr	r2, [r7, #16]
 8001004:	4313      	orrs	r3, r2
 8001006:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	693a      	ldr	r2, [r7, #16]
 800100c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	685a      	ldr	r2, [r3, #4]
 8001012:	23c0      	movs	r3, #192	; 0xc0
 8001014:	029b      	lsls	r3, r3, #10
 8001016:	4013      	ands	r3, r2
 8001018:	d100      	bne.n	800101c <HAL_GPIO_Init+0x174>
 800101a:	e092      	b.n	8001142 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800101c:	4a50      	ldr	r2, [pc, #320]	; (8001160 <HAL_GPIO_Init+0x2b8>)
 800101e:	697b      	ldr	r3, [r7, #20]
 8001020:	089b      	lsrs	r3, r3, #2
 8001022:	3318      	adds	r3, #24
 8001024:	009b      	lsls	r3, r3, #2
 8001026:	589b      	ldr	r3, [r3, r2]
 8001028:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	2203      	movs	r2, #3
 800102e:	4013      	ands	r3, r2
 8001030:	00db      	lsls	r3, r3, #3
 8001032:	220f      	movs	r2, #15
 8001034:	409a      	lsls	r2, r3
 8001036:	0013      	movs	r3, r2
 8001038:	43da      	mvns	r2, r3
 800103a:	693b      	ldr	r3, [r7, #16]
 800103c:	4013      	ands	r3, r2
 800103e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001040:	687a      	ldr	r2, [r7, #4]
 8001042:	23a0      	movs	r3, #160	; 0xa0
 8001044:	05db      	lsls	r3, r3, #23
 8001046:	429a      	cmp	r2, r3
 8001048:	d013      	beq.n	8001072 <HAL_GPIO_Init+0x1ca>
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4a45      	ldr	r2, [pc, #276]	; (8001164 <HAL_GPIO_Init+0x2bc>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d00d      	beq.n	800106e <HAL_GPIO_Init+0x1c6>
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4a44      	ldr	r2, [pc, #272]	; (8001168 <HAL_GPIO_Init+0x2c0>)
 8001056:	4293      	cmp	r3, r2
 8001058:	d007      	beq.n	800106a <HAL_GPIO_Init+0x1c2>
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	4a43      	ldr	r2, [pc, #268]	; (800116c <HAL_GPIO_Init+0x2c4>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d101      	bne.n	8001066 <HAL_GPIO_Init+0x1be>
 8001062:	2303      	movs	r3, #3
 8001064:	e006      	b.n	8001074 <HAL_GPIO_Init+0x1cc>
 8001066:	2305      	movs	r3, #5
 8001068:	e004      	b.n	8001074 <HAL_GPIO_Init+0x1cc>
 800106a:	2302      	movs	r3, #2
 800106c:	e002      	b.n	8001074 <HAL_GPIO_Init+0x1cc>
 800106e:	2301      	movs	r3, #1
 8001070:	e000      	b.n	8001074 <HAL_GPIO_Init+0x1cc>
 8001072:	2300      	movs	r3, #0
 8001074:	697a      	ldr	r2, [r7, #20]
 8001076:	2103      	movs	r1, #3
 8001078:	400a      	ands	r2, r1
 800107a:	00d2      	lsls	r2, r2, #3
 800107c:	4093      	lsls	r3, r2
 800107e:	693a      	ldr	r2, [r7, #16]
 8001080:	4313      	orrs	r3, r2
 8001082:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001084:	4936      	ldr	r1, [pc, #216]	; (8001160 <HAL_GPIO_Init+0x2b8>)
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	089b      	lsrs	r3, r3, #2
 800108a:	3318      	adds	r3, #24
 800108c:	009b      	lsls	r3, r3, #2
 800108e:	693a      	ldr	r2, [r7, #16]
 8001090:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001092:	4b33      	ldr	r3, [pc, #204]	; (8001160 <HAL_GPIO_Init+0x2b8>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	43da      	mvns	r2, r3
 800109c:	693b      	ldr	r3, [r7, #16]
 800109e:	4013      	ands	r3, r2
 80010a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	685a      	ldr	r2, [r3, #4]
 80010a6:	2380      	movs	r3, #128	; 0x80
 80010a8:	035b      	lsls	r3, r3, #13
 80010aa:	4013      	ands	r3, r2
 80010ac:	d003      	beq.n	80010b6 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80010ae:	693a      	ldr	r2, [r7, #16]
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	4313      	orrs	r3, r2
 80010b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80010b6:	4b2a      	ldr	r3, [pc, #168]	; (8001160 <HAL_GPIO_Init+0x2b8>)
 80010b8:	693a      	ldr	r2, [r7, #16]
 80010ba:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80010bc:	4b28      	ldr	r3, [pc, #160]	; (8001160 <HAL_GPIO_Init+0x2b8>)
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	43da      	mvns	r2, r3
 80010c6:	693b      	ldr	r3, [r7, #16]
 80010c8:	4013      	ands	r3, r2
 80010ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	685a      	ldr	r2, [r3, #4]
 80010d0:	2380      	movs	r3, #128	; 0x80
 80010d2:	039b      	lsls	r3, r3, #14
 80010d4:	4013      	ands	r3, r2
 80010d6:	d003      	beq.n	80010e0 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80010d8:	693a      	ldr	r2, [r7, #16]
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	4313      	orrs	r3, r2
 80010de:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80010e0:	4b1f      	ldr	r3, [pc, #124]	; (8001160 <HAL_GPIO_Init+0x2b8>)
 80010e2:	693a      	ldr	r2, [r7, #16]
 80010e4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80010e6:	4a1e      	ldr	r2, [pc, #120]	; (8001160 <HAL_GPIO_Init+0x2b8>)
 80010e8:	2384      	movs	r3, #132	; 0x84
 80010ea:	58d3      	ldr	r3, [r2, r3]
 80010ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	43da      	mvns	r2, r3
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	4013      	ands	r3, r2
 80010f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	685a      	ldr	r2, [r3, #4]
 80010fc:	2380      	movs	r3, #128	; 0x80
 80010fe:	029b      	lsls	r3, r3, #10
 8001100:	4013      	ands	r3, r2
 8001102:	d003      	beq.n	800110c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001104:	693a      	ldr	r2, [r7, #16]
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	4313      	orrs	r3, r2
 800110a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800110c:	4914      	ldr	r1, [pc, #80]	; (8001160 <HAL_GPIO_Init+0x2b8>)
 800110e:	2284      	movs	r2, #132	; 0x84
 8001110:	693b      	ldr	r3, [r7, #16]
 8001112:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001114:	4a12      	ldr	r2, [pc, #72]	; (8001160 <HAL_GPIO_Init+0x2b8>)
 8001116:	2380      	movs	r3, #128	; 0x80
 8001118:	58d3      	ldr	r3, [r2, r3]
 800111a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	43da      	mvns	r2, r3
 8001120:	693b      	ldr	r3, [r7, #16]
 8001122:	4013      	ands	r3, r2
 8001124:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	685a      	ldr	r2, [r3, #4]
 800112a:	2380      	movs	r3, #128	; 0x80
 800112c:	025b      	lsls	r3, r3, #9
 800112e:	4013      	ands	r3, r2
 8001130:	d003      	beq.n	800113a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001132:	693a      	ldr	r2, [r7, #16]
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	4313      	orrs	r3, r2
 8001138:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800113a:	4909      	ldr	r1, [pc, #36]	; (8001160 <HAL_GPIO_Init+0x2b8>)
 800113c:	2280      	movs	r2, #128	; 0x80
 800113e:	693b      	ldr	r3, [r7, #16]
 8001140:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	3301      	adds	r3, #1
 8001146:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	681a      	ldr	r2, [r3, #0]
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	40da      	lsrs	r2, r3
 8001150:	1e13      	subs	r3, r2, #0
 8001152:	d000      	beq.n	8001156 <HAL_GPIO_Init+0x2ae>
 8001154:	e6b0      	b.n	8000eb8 <HAL_GPIO_Init+0x10>
  }
}
 8001156:	46c0      	nop			; (mov r8, r8)
 8001158:	46c0      	nop			; (mov r8, r8)
 800115a:	46bd      	mov	sp, r7
 800115c:	b006      	add	sp, #24
 800115e:	bd80      	pop	{r7, pc}
 8001160:	40021800 	.word	0x40021800
 8001164:	50000400 	.word	0x50000400
 8001168:	50000800 	.word	0x50000800
 800116c:	50000c00 	.word	0x50000c00

08001170 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001178:	4b19      	ldr	r3, [pc, #100]	; (80011e0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a19      	ldr	r2, [pc, #100]	; (80011e4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800117e:	4013      	ands	r3, r2
 8001180:	0019      	movs	r1, r3
 8001182:	4b17      	ldr	r3, [pc, #92]	; (80011e0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001184:	687a      	ldr	r2, [r7, #4]
 8001186:	430a      	orrs	r2, r1
 8001188:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800118a:	687a      	ldr	r2, [r7, #4]
 800118c:	2380      	movs	r3, #128	; 0x80
 800118e:	009b      	lsls	r3, r3, #2
 8001190:	429a      	cmp	r2, r3
 8001192:	d11f      	bne.n	80011d4 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001194:	4b14      	ldr	r3, [pc, #80]	; (80011e8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001196:	681a      	ldr	r2, [r3, #0]
 8001198:	0013      	movs	r3, r2
 800119a:	005b      	lsls	r3, r3, #1
 800119c:	189b      	adds	r3, r3, r2
 800119e:	005b      	lsls	r3, r3, #1
 80011a0:	4912      	ldr	r1, [pc, #72]	; (80011ec <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80011a2:	0018      	movs	r0, r3
 80011a4:	f7fe ffac 	bl	8000100 <__udivsi3>
 80011a8:	0003      	movs	r3, r0
 80011aa:	3301      	adds	r3, #1
 80011ac:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80011ae:	e008      	b.n	80011c2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d003      	beq.n	80011be <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	3b01      	subs	r3, #1
 80011ba:	60fb      	str	r3, [r7, #12]
 80011bc:	e001      	b.n	80011c2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80011be:	2303      	movs	r3, #3
 80011c0:	e009      	b.n	80011d6 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80011c2:	4b07      	ldr	r3, [pc, #28]	; (80011e0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80011c4:	695a      	ldr	r2, [r3, #20]
 80011c6:	2380      	movs	r3, #128	; 0x80
 80011c8:	00db      	lsls	r3, r3, #3
 80011ca:	401a      	ands	r2, r3
 80011cc:	2380      	movs	r3, #128	; 0x80
 80011ce:	00db      	lsls	r3, r3, #3
 80011d0:	429a      	cmp	r2, r3
 80011d2:	d0ed      	beq.n	80011b0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80011d4:	2300      	movs	r3, #0
}
 80011d6:	0018      	movs	r0, r3
 80011d8:	46bd      	mov	sp, r7
 80011da:	b004      	add	sp, #16
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	46c0      	nop			; (mov r8, r8)
 80011e0:	40007000 	.word	0x40007000
 80011e4:	fffff9ff 	.word	0xfffff9ff
 80011e8:	20000000 	.word	0x20000000
 80011ec:	000f4240 	.word	0x000f4240

080011f0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80011f4:	4b03      	ldr	r3, [pc, #12]	; (8001204 <LL_RCC_GetAPB1Prescaler+0x14>)
 80011f6:	689a      	ldr	r2, [r3, #8]
 80011f8:	23e0      	movs	r3, #224	; 0xe0
 80011fa:	01db      	lsls	r3, r3, #7
 80011fc:	4013      	ands	r3, r2
}
 80011fe:	0018      	movs	r0, r3
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	40021000 	.word	0x40021000

08001208 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b088      	sub	sp, #32
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d101      	bne.n	800121a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001216:	2301      	movs	r3, #1
 8001218:	e2f3      	b.n	8001802 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	2201      	movs	r2, #1
 8001220:	4013      	ands	r3, r2
 8001222:	d100      	bne.n	8001226 <HAL_RCC_OscConfig+0x1e>
 8001224:	e07c      	b.n	8001320 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001226:	4bc3      	ldr	r3, [pc, #780]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	2238      	movs	r2, #56	; 0x38
 800122c:	4013      	ands	r3, r2
 800122e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001230:	4bc0      	ldr	r3, [pc, #768]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 8001232:	68db      	ldr	r3, [r3, #12]
 8001234:	2203      	movs	r2, #3
 8001236:	4013      	ands	r3, r2
 8001238:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800123a:	69bb      	ldr	r3, [r7, #24]
 800123c:	2b10      	cmp	r3, #16
 800123e:	d102      	bne.n	8001246 <HAL_RCC_OscConfig+0x3e>
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	2b03      	cmp	r3, #3
 8001244:	d002      	beq.n	800124c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001246:	69bb      	ldr	r3, [r7, #24]
 8001248:	2b08      	cmp	r3, #8
 800124a:	d10b      	bne.n	8001264 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800124c:	4bb9      	ldr	r3, [pc, #740]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 800124e:	681a      	ldr	r2, [r3, #0]
 8001250:	2380      	movs	r3, #128	; 0x80
 8001252:	029b      	lsls	r3, r3, #10
 8001254:	4013      	ands	r3, r2
 8001256:	d062      	beq.n	800131e <HAL_RCC_OscConfig+0x116>
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d15e      	bne.n	800131e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001260:	2301      	movs	r3, #1
 8001262:	e2ce      	b.n	8001802 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	685a      	ldr	r2, [r3, #4]
 8001268:	2380      	movs	r3, #128	; 0x80
 800126a:	025b      	lsls	r3, r3, #9
 800126c:	429a      	cmp	r2, r3
 800126e:	d107      	bne.n	8001280 <HAL_RCC_OscConfig+0x78>
 8001270:	4bb0      	ldr	r3, [pc, #704]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 8001272:	681a      	ldr	r2, [r3, #0]
 8001274:	4baf      	ldr	r3, [pc, #700]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 8001276:	2180      	movs	r1, #128	; 0x80
 8001278:	0249      	lsls	r1, r1, #9
 800127a:	430a      	orrs	r2, r1
 800127c:	601a      	str	r2, [r3, #0]
 800127e:	e020      	b.n	80012c2 <HAL_RCC_OscConfig+0xba>
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	685a      	ldr	r2, [r3, #4]
 8001284:	23a0      	movs	r3, #160	; 0xa0
 8001286:	02db      	lsls	r3, r3, #11
 8001288:	429a      	cmp	r2, r3
 800128a:	d10e      	bne.n	80012aa <HAL_RCC_OscConfig+0xa2>
 800128c:	4ba9      	ldr	r3, [pc, #676]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 800128e:	681a      	ldr	r2, [r3, #0]
 8001290:	4ba8      	ldr	r3, [pc, #672]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 8001292:	2180      	movs	r1, #128	; 0x80
 8001294:	02c9      	lsls	r1, r1, #11
 8001296:	430a      	orrs	r2, r1
 8001298:	601a      	str	r2, [r3, #0]
 800129a:	4ba6      	ldr	r3, [pc, #664]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	4ba5      	ldr	r3, [pc, #660]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 80012a0:	2180      	movs	r1, #128	; 0x80
 80012a2:	0249      	lsls	r1, r1, #9
 80012a4:	430a      	orrs	r2, r1
 80012a6:	601a      	str	r2, [r3, #0]
 80012a8:	e00b      	b.n	80012c2 <HAL_RCC_OscConfig+0xba>
 80012aa:	4ba2      	ldr	r3, [pc, #648]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	4ba1      	ldr	r3, [pc, #644]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 80012b0:	49a1      	ldr	r1, [pc, #644]	; (8001538 <HAL_RCC_OscConfig+0x330>)
 80012b2:	400a      	ands	r2, r1
 80012b4:	601a      	str	r2, [r3, #0]
 80012b6:	4b9f      	ldr	r3, [pc, #636]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	4b9e      	ldr	r3, [pc, #632]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 80012bc:	499f      	ldr	r1, [pc, #636]	; (800153c <HAL_RCC_OscConfig+0x334>)
 80012be:	400a      	ands	r2, r1
 80012c0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d014      	beq.n	80012f4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012ca:	f7ff fa8f 	bl	80007ec <HAL_GetTick>
 80012ce:	0003      	movs	r3, r0
 80012d0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80012d2:	e008      	b.n	80012e6 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012d4:	f7ff fa8a 	bl	80007ec <HAL_GetTick>
 80012d8:	0002      	movs	r2, r0
 80012da:	693b      	ldr	r3, [r7, #16]
 80012dc:	1ad3      	subs	r3, r2, r3
 80012de:	2b64      	cmp	r3, #100	; 0x64
 80012e0:	d901      	bls.n	80012e6 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80012e2:	2303      	movs	r3, #3
 80012e4:	e28d      	b.n	8001802 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80012e6:	4b93      	ldr	r3, [pc, #588]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	2380      	movs	r3, #128	; 0x80
 80012ec:	029b      	lsls	r3, r3, #10
 80012ee:	4013      	ands	r3, r2
 80012f0:	d0f0      	beq.n	80012d4 <HAL_RCC_OscConfig+0xcc>
 80012f2:	e015      	b.n	8001320 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012f4:	f7ff fa7a 	bl	80007ec <HAL_GetTick>
 80012f8:	0003      	movs	r3, r0
 80012fa:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80012fc:	e008      	b.n	8001310 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012fe:	f7ff fa75 	bl	80007ec <HAL_GetTick>
 8001302:	0002      	movs	r2, r0
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	1ad3      	subs	r3, r2, r3
 8001308:	2b64      	cmp	r3, #100	; 0x64
 800130a:	d901      	bls.n	8001310 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800130c:	2303      	movs	r3, #3
 800130e:	e278      	b.n	8001802 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001310:	4b88      	ldr	r3, [pc, #544]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	2380      	movs	r3, #128	; 0x80
 8001316:	029b      	lsls	r3, r3, #10
 8001318:	4013      	ands	r3, r2
 800131a:	d1f0      	bne.n	80012fe <HAL_RCC_OscConfig+0xf6>
 800131c:	e000      	b.n	8001320 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800131e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	2202      	movs	r2, #2
 8001326:	4013      	ands	r3, r2
 8001328:	d100      	bne.n	800132c <HAL_RCC_OscConfig+0x124>
 800132a:	e099      	b.n	8001460 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800132c:	4b81      	ldr	r3, [pc, #516]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 800132e:	689b      	ldr	r3, [r3, #8]
 8001330:	2238      	movs	r2, #56	; 0x38
 8001332:	4013      	ands	r3, r2
 8001334:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001336:	4b7f      	ldr	r3, [pc, #508]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 8001338:	68db      	ldr	r3, [r3, #12]
 800133a:	2203      	movs	r2, #3
 800133c:	4013      	ands	r3, r2
 800133e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001340:	69bb      	ldr	r3, [r7, #24]
 8001342:	2b10      	cmp	r3, #16
 8001344:	d102      	bne.n	800134c <HAL_RCC_OscConfig+0x144>
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	2b02      	cmp	r3, #2
 800134a:	d002      	beq.n	8001352 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800134c:	69bb      	ldr	r3, [r7, #24]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d135      	bne.n	80013be <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001352:	4b78      	ldr	r3, [pc, #480]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 8001354:	681a      	ldr	r2, [r3, #0]
 8001356:	2380      	movs	r3, #128	; 0x80
 8001358:	00db      	lsls	r3, r3, #3
 800135a:	4013      	ands	r3, r2
 800135c:	d005      	beq.n	800136a <HAL_RCC_OscConfig+0x162>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	68db      	ldr	r3, [r3, #12]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d101      	bne.n	800136a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001366:	2301      	movs	r3, #1
 8001368:	e24b      	b.n	8001802 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800136a:	4b72      	ldr	r3, [pc, #456]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	4a74      	ldr	r2, [pc, #464]	; (8001540 <HAL_RCC_OscConfig+0x338>)
 8001370:	4013      	ands	r3, r2
 8001372:	0019      	movs	r1, r3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	695b      	ldr	r3, [r3, #20]
 8001378:	021a      	lsls	r2, r3, #8
 800137a:	4b6e      	ldr	r3, [pc, #440]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 800137c:	430a      	orrs	r2, r1
 800137e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001380:	69bb      	ldr	r3, [r7, #24]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d112      	bne.n	80013ac <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001386:	4b6b      	ldr	r3, [pc, #428]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a6e      	ldr	r2, [pc, #440]	; (8001544 <HAL_RCC_OscConfig+0x33c>)
 800138c:	4013      	ands	r3, r2
 800138e:	0019      	movs	r1, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	691a      	ldr	r2, [r3, #16]
 8001394:	4b67      	ldr	r3, [pc, #412]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 8001396:	430a      	orrs	r2, r1
 8001398:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800139a:	4b66      	ldr	r3, [pc, #408]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	0adb      	lsrs	r3, r3, #11
 80013a0:	2207      	movs	r2, #7
 80013a2:	4013      	ands	r3, r2
 80013a4:	4a68      	ldr	r2, [pc, #416]	; (8001548 <HAL_RCC_OscConfig+0x340>)
 80013a6:	40da      	lsrs	r2, r3
 80013a8:	4b68      	ldr	r3, [pc, #416]	; (800154c <HAL_RCC_OscConfig+0x344>)
 80013aa:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80013ac:	4b68      	ldr	r3, [pc, #416]	; (8001550 <HAL_RCC_OscConfig+0x348>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	0018      	movs	r0, r3
 80013b2:	f7ff f9bf 	bl	8000734 <HAL_InitTick>
 80013b6:	1e03      	subs	r3, r0, #0
 80013b8:	d051      	beq.n	800145e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80013ba:	2301      	movs	r3, #1
 80013bc:	e221      	b.n	8001802 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	68db      	ldr	r3, [r3, #12]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d030      	beq.n	8001428 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80013c6:	4b5b      	ldr	r3, [pc, #364]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a5e      	ldr	r2, [pc, #376]	; (8001544 <HAL_RCC_OscConfig+0x33c>)
 80013cc:	4013      	ands	r3, r2
 80013ce:	0019      	movs	r1, r3
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	691a      	ldr	r2, [r3, #16]
 80013d4:	4b57      	ldr	r3, [pc, #348]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 80013d6:	430a      	orrs	r2, r1
 80013d8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80013da:	4b56      	ldr	r3, [pc, #344]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	4b55      	ldr	r3, [pc, #340]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 80013e0:	2180      	movs	r1, #128	; 0x80
 80013e2:	0049      	lsls	r1, r1, #1
 80013e4:	430a      	orrs	r2, r1
 80013e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013e8:	f7ff fa00 	bl	80007ec <HAL_GetTick>
 80013ec:	0003      	movs	r3, r0
 80013ee:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013f0:	e008      	b.n	8001404 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013f2:	f7ff f9fb 	bl	80007ec <HAL_GetTick>
 80013f6:	0002      	movs	r2, r0
 80013f8:	693b      	ldr	r3, [r7, #16]
 80013fa:	1ad3      	subs	r3, r2, r3
 80013fc:	2b02      	cmp	r3, #2
 80013fe:	d901      	bls.n	8001404 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001400:	2303      	movs	r3, #3
 8001402:	e1fe      	b.n	8001802 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001404:	4b4b      	ldr	r3, [pc, #300]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	2380      	movs	r3, #128	; 0x80
 800140a:	00db      	lsls	r3, r3, #3
 800140c:	4013      	ands	r3, r2
 800140e:	d0f0      	beq.n	80013f2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001410:	4b48      	ldr	r3, [pc, #288]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	4a4a      	ldr	r2, [pc, #296]	; (8001540 <HAL_RCC_OscConfig+0x338>)
 8001416:	4013      	ands	r3, r2
 8001418:	0019      	movs	r1, r3
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	695b      	ldr	r3, [r3, #20]
 800141e:	021a      	lsls	r2, r3, #8
 8001420:	4b44      	ldr	r3, [pc, #272]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 8001422:	430a      	orrs	r2, r1
 8001424:	605a      	str	r2, [r3, #4]
 8001426:	e01b      	b.n	8001460 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001428:	4b42      	ldr	r3, [pc, #264]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	4b41      	ldr	r3, [pc, #260]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 800142e:	4949      	ldr	r1, [pc, #292]	; (8001554 <HAL_RCC_OscConfig+0x34c>)
 8001430:	400a      	ands	r2, r1
 8001432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001434:	f7ff f9da 	bl	80007ec <HAL_GetTick>
 8001438:	0003      	movs	r3, r0
 800143a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800143c:	e008      	b.n	8001450 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800143e:	f7ff f9d5 	bl	80007ec <HAL_GetTick>
 8001442:	0002      	movs	r2, r0
 8001444:	693b      	ldr	r3, [r7, #16]
 8001446:	1ad3      	subs	r3, r2, r3
 8001448:	2b02      	cmp	r3, #2
 800144a:	d901      	bls.n	8001450 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800144c:	2303      	movs	r3, #3
 800144e:	e1d8      	b.n	8001802 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001450:	4b38      	ldr	r3, [pc, #224]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 8001452:	681a      	ldr	r2, [r3, #0]
 8001454:	2380      	movs	r3, #128	; 0x80
 8001456:	00db      	lsls	r3, r3, #3
 8001458:	4013      	ands	r3, r2
 800145a:	d1f0      	bne.n	800143e <HAL_RCC_OscConfig+0x236>
 800145c:	e000      	b.n	8001460 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800145e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	2208      	movs	r2, #8
 8001466:	4013      	ands	r3, r2
 8001468:	d047      	beq.n	80014fa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800146a:	4b32      	ldr	r3, [pc, #200]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 800146c:	689b      	ldr	r3, [r3, #8]
 800146e:	2238      	movs	r2, #56	; 0x38
 8001470:	4013      	ands	r3, r2
 8001472:	2b18      	cmp	r3, #24
 8001474:	d10a      	bne.n	800148c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001476:	4b2f      	ldr	r3, [pc, #188]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 8001478:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800147a:	2202      	movs	r2, #2
 800147c:	4013      	ands	r3, r2
 800147e:	d03c      	beq.n	80014fa <HAL_RCC_OscConfig+0x2f2>
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	699b      	ldr	r3, [r3, #24]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d138      	bne.n	80014fa <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001488:	2301      	movs	r3, #1
 800148a:	e1ba      	b.n	8001802 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	699b      	ldr	r3, [r3, #24]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d019      	beq.n	80014c8 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001494:	4b27      	ldr	r3, [pc, #156]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 8001496:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001498:	4b26      	ldr	r3, [pc, #152]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 800149a:	2101      	movs	r1, #1
 800149c:	430a      	orrs	r2, r1
 800149e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014a0:	f7ff f9a4 	bl	80007ec <HAL_GetTick>
 80014a4:	0003      	movs	r3, r0
 80014a6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80014a8:	e008      	b.n	80014bc <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014aa:	f7ff f99f 	bl	80007ec <HAL_GetTick>
 80014ae:	0002      	movs	r2, r0
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	1ad3      	subs	r3, r2, r3
 80014b4:	2b02      	cmp	r3, #2
 80014b6:	d901      	bls.n	80014bc <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80014b8:	2303      	movs	r3, #3
 80014ba:	e1a2      	b.n	8001802 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80014bc:	4b1d      	ldr	r3, [pc, #116]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 80014be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014c0:	2202      	movs	r2, #2
 80014c2:	4013      	ands	r3, r2
 80014c4:	d0f1      	beq.n	80014aa <HAL_RCC_OscConfig+0x2a2>
 80014c6:	e018      	b.n	80014fa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80014c8:	4b1a      	ldr	r3, [pc, #104]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 80014ca:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80014cc:	4b19      	ldr	r3, [pc, #100]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 80014ce:	2101      	movs	r1, #1
 80014d0:	438a      	bics	r2, r1
 80014d2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014d4:	f7ff f98a 	bl	80007ec <HAL_GetTick>
 80014d8:	0003      	movs	r3, r0
 80014da:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80014dc:	e008      	b.n	80014f0 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014de:	f7ff f985 	bl	80007ec <HAL_GetTick>
 80014e2:	0002      	movs	r2, r0
 80014e4:	693b      	ldr	r3, [r7, #16]
 80014e6:	1ad3      	subs	r3, r2, r3
 80014e8:	2b02      	cmp	r3, #2
 80014ea:	d901      	bls.n	80014f0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80014ec:	2303      	movs	r3, #3
 80014ee:	e188      	b.n	8001802 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80014f0:	4b10      	ldr	r3, [pc, #64]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 80014f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014f4:	2202      	movs	r2, #2
 80014f6:	4013      	ands	r3, r2
 80014f8:	d1f1      	bne.n	80014de <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	2204      	movs	r2, #4
 8001500:	4013      	ands	r3, r2
 8001502:	d100      	bne.n	8001506 <HAL_RCC_OscConfig+0x2fe>
 8001504:	e0c6      	b.n	8001694 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001506:	231f      	movs	r3, #31
 8001508:	18fb      	adds	r3, r7, r3
 800150a:	2200      	movs	r2, #0
 800150c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800150e:	4b09      	ldr	r3, [pc, #36]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 8001510:	689b      	ldr	r3, [r3, #8]
 8001512:	2238      	movs	r2, #56	; 0x38
 8001514:	4013      	ands	r3, r2
 8001516:	2b20      	cmp	r3, #32
 8001518:	d11e      	bne.n	8001558 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800151a:	4b06      	ldr	r3, [pc, #24]	; (8001534 <HAL_RCC_OscConfig+0x32c>)
 800151c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800151e:	2202      	movs	r2, #2
 8001520:	4013      	ands	r3, r2
 8001522:	d100      	bne.n	8001526 <HAL_RCC_OscConfig+0x31e>
 8001524:	e0b6      	b.n	8001694 <HAL_RCC_OscConfig+0x48c>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	689b      	ldr	r3, [r3, #8]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d000      	beq.n	8001530 <HAL_RCC_OscConfig+0x328>
 800152e:	e0b1      	b.n	8001694 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001530:	2301      	movs	r3, #1
 8001532:	e166      	b.n	8001802 <HAL_RCC_OscConfig+0x5fa>
 8001534:	40021000 	.word	0x40021000
 8001538:	fffeffff 	.word	0xfffeffff
 800153c:	fffbffff 	.word	0xfffbffff
 8001540:	ffff80ff 	.word	0xffff80ff
 8001544:	ffffc7ff 	.word	0xffffc7ff
 8001548:	00f42400 	.word	0x00f42400
 800154c:	20000000 	.word	0x20000000
 8001550:	20000004 	.word	0x20000004
 8001554:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001558:	4bac      	ldr	r3, [pc, #688]	; (800180c <HAL_RCC_OscConfig+0x604>)
 800155a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800155c:	2380      	movs	r3, #128	; 0x80
 800155e:	055b      	lsls	r3, r3, #21
 8001560:	4013      	ands	r3, r2
 8001562:	d101      	bne.n	8001568 <HAL_RCC_OscConfig+0x360>
 8001564:	2301      	movs	r3, #1
 8001566:	e000      	b.n	800156a <HAL_RCC_OscConfig+0x362>
 8001568:	2300      	movs	r3, #0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d011      	beq.n	8001592 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800156e:	4ba7      	ldr	r3, [pc, #668]	; (800180c <HAL_RCC_OscConfig+0x604>)
 8001570:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001572:	4ba6      	ldr	r3, [pc, #664]	; (800180c <HAL_RCC_OscConfig+0x604>)
 8001574:	2180      	movs	r1, #128	; 0x80
 8001576:	0549      	lsls	r1, r1, #21
 8001578:	430a      	orrs	r2, r1
 800157a:	63da      	str	r2, [r3, #60]	; 0x3c
 800157c:	4ba3      	ldr	r3, [pc, #652]	; (800180c <HAL_RCC_OscConfig+0x604>)
 800157e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001580:	2380      	movs	r3, #128	; 0x80
 8001582:	055b      	lsls	r3, r3, #21
 8001584:	4013      	ands	r3, r2
 8001586:	60fb      	str	r3, [r7, #12]
 8001588:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800158a:	231f      	movs	r3, #31
 800158c:	18fb      	adds	r3, r7, r3
 800158e:	2201      	movs	r2, #1
 8001590:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001592:	4b9f      	ldr	r3, [pc, #636]	; (8001810 <HAL_RCC_OscConfig+0x608>)
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	2380      	movs	r3, #128	; 0x80
 8001598:	005b      	lsls	r3, r3, #1
 800159a:	4013      	ands	r3, r2
 800159c:	d11a      	bne.n	80015d4 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800159e:	4b9c      	ldr	r3, [pc, #624]	; (8001810 <HAL_RCC_OscConfig+0x608>)
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	4b9b      	ldr	r3, [pc, #620]	; (8001810 <HAL_RCC_OscConfig+0x608>)
 80015a4:	2180      	movs	r1, #128	; 0x80
 80015a6:	0049      	lsls	r1, r1, #1
 80015a8:	430a      	orrs	r2, r1
 80015aa:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80015ac:	f7ff f91e 	bl	80007ec <HAL_GetTick>
 80015b0:	0003      	movs	r3, r0
 80015b2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015b4:	e008      	b.n	80015c8 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015b6:	f7ff f919 	bl	80007ec <HAL_GetTick>
 80015ba:	0002      	movs	r2, r0
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	1ad3      	subs	r3, r2, r3
 80015c0:	2b02      	cmp	r3, #2
 80015c2:	d901      	bls.n	80015c8 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80015c4:	2303      	movs	r3, #3
 80015c6:	e11c      	b.n	8001802 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015c8:	4b91      	ldr	r3, [pc, #580]	; (8001810 <HAL_RCC_OscConfig+0x608>)
 80015ca:	681a      	ldr	r2, [r3, #0]
 80015cc:	2380      	movs	r3, #128	; 0x80
 80015ce:	005b      	lsls	r3, r3, #1
 80015d0:	4013      	ands	r3, r2
 80015d2:	d0f0      	beq.n	80015b6 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	689b      	ldr	r3, [r3, #8]
 80015d8:	2b01      	cmp	r3, #1
 80015da:	d106      	bne.n	80015ea <HAL_RCC_OscConfig+0x3e2>
 80015dc:	4b8b      	ldr	r3, [pc, #556]	; (800180c <HAL_RCC_OscConfig+0x604>)
 80015de:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80015e0:	4b8a      	ldr	r3, [pc, #552]	; (800180c <HAL_RCC_OscConfig+0x604>)
 80015e2:	2101      	movs	r1, #1
 80015e4:	430a      	orrs	r2, r1
 80015e6:	65da      	str	r2, [r3, #92]	; 0x5c
 80015e8:	e01c      	b.n	8001624 <HAL_RCC_OscConfig+0x41c>
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	689b      	ldr	r3, [r3, #8]
 80015ee:	2b05      	cmp	r3, #5
 80015f0:	d10c      	bne.n	800160c <HAL_RCC_OscConfig+0x404>
 80015f2:	4b86      	ldr	r3, [pc, #536]	; (800180c <HAL_RCC_OscConfig+0x604>)
 80015f4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80015f6:	4b85      	ldr	r3, [pc, #532]	; (800180c <HAL_RCC_OscConfig+0x604>)
 80015f8:	2104      	movs	r1, #4
 80015fa:	430a      	orrs	r2, r1
 80015fc:	65da      	str	r2, [r3, #92]	; 0x5c
 80015fe:	4b83      	ldr	r3, [pc, #524]	; (800180c <HAL_RCC_OscConfig+0x604>)
 8001600:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001602:	4b82      	ldr	r3, [pc, #520]	; (800180c <HAL_RCC_OscConfig+0x604>)
 8001604:	2101      	movs	r1, #1
 8001606:	430a      	orrs	r2, r1
 8001608:	65da      	str	r2, [r3, #92]	; 0x5c
 800160a:	e00b      	b.n	8001624 <HAL_RCC_OscConfig+0x41c>
 800160c:	4b7f      	ldr	r3, [pc, #508]	; (800180c <HAL_RCC_OscConfig+0x604>)
 800160e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001610:	4b7e      	ldr	r3, [pc, #504]	; (800180c <HAL_RCC_OscConfig+0x604>)
 8001612:	2101      	movs	r1, #1
 8001614:	438a      	bics	r2, r1
 8001616:	65da      	str	r2, [r3, #92]	; 0x5c
 8001618:	4b7c      	ldr	r3, [pc, #496]	; (800180c <HAL_RCC_OscConfig+0x604>)
 800161a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800161c:	4b7b      	ldr	r3, [pc, #492]	; (800180c <HAL_RCC_OscConfig+0x604>)
 800161e:	2104      	movs	r1, #4
 8001620:	438a      	bics	r2, r1
 8001622:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	689b      	ldr	r3, [r3, #8]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d014      	beq.n	8001656 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800162c:	f7ff f8de 	bl	80007ec <HAL_GetTick>
 8001630:	0003      	movs	r3, r0
 8001632:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001634:	e009      	b.n	800164a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001636:	f7ff f8d9 	bl	80007ec <HAL_GetTick>
 800163a:	0002      	movs	r2, r0
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	1ad3      	subs	r3, r2, r3
 8001640:	4a74      	ldr	r2, [pc, #464]	; (8001814 <HAL_RCC_OscConfig+0x60c>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d901      	bls.n	800164a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001646:	2303      	movs	r3, #3
 8001648:	e0db      	b.n	8001802 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800164a:	4b70      	ldr	r3, [pc, #448]	; (800180c <HAL_RCC_OscConfig+0x604>)
 800164c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800164e:	2202      	movs	r2, #2
 8001650:	4013      	ands	r3, r2
 8001652:	d0f0      	beq.n	8001636 <HAL_RCC_OscConfig+0x42e>
 8001654:	e013      	b.n	800167e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001656:	f7ff f8c9 	bl	80007ec <HAL_GetTick>
 800165a:	0003      	movs	r3, r0
 800165c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800165e:	e009      	b.n	8001674 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001660:	f7ff f8c4 	bl	80007ec <HAL_GetTick>
 8001664:	0002      	movs	r2, r0
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	4a6a      	ldr	r2, [pc, #424]	; (8001814 <HAL_RCC_OscConfig+0x60c>)
 800166c:	4293      	cmp	r3, r2
 800166e:	d901      	bls.n	8001674 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001670:	2303      	movs	r3, #3
 8001672:	e0c6      	b.n	8001802 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001674:	4b65      	ldr	r3, [pc, #404]	; (800180c <HAL_RCC_OscConfig+0x604>)
 8001676:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001678:	2202      	movs	r2, #2
 800167a:	4013      	ands	r3, r2
 800167c:	d1f0      	bne.n	8001660 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800167e:	231f      	movs	r3, #31
 8001680:	18fb      	adds	r3, r7, r3
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	2b01      	cmp	r3, #1
 8001686:	d105      	bne.n	8001694 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001688:	4b60      	ldr	r3, [pc, #384]	; (800180c <HAL_RCC_OscConfig+0x604>)
 800168a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800168c:	4b5f      	ldr	r3, [pc, #380]	; (800180c <HAL_RCC_OscConfig+0x604>)
 800168e:	4962      	ldr	r1, [pc, #392]	; (8001818 <HAL_RCC_OscConfig+0x610>)
 8001690:	400a      	ands	r2, r1
 8001692:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	69db      	ldr	r3, [r3, #28]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d100      	bne.n	800169e <HAL_RCC_OscConfig+0x496>
 800169c:	e0b0      	b.n	8001800 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800169e:	4b5b      	ldr	r3, [pc, #364]	; (800180c <HAL_RCC_OscConfig+0x604>)
 80016a0:	689b      	ldr	r3, [r3, #8]
 80016a2:	2238      	movs	r2, #56	; 0x38
 80016a4:	4013      	ands	r3, r2
 80016a6:	2b10      	cmp	r3, #16
 80016a8:	d100      	bne.n	80016ac <HAL_RCC_OscConfig+0x4a4>
 80016aa:	e078      	b.n	800179e <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	69db      	ldr	r3, [r3, #28]
 80016b0:	2b02      	cmp	r3, #2
 80016b2:	d153      	bne.n	800175c <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016b4:	4b55      	ldr	r3, [pc, #340]	; (800180c <HAL_RCC_OscConfig+0x604>)
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	4b54      	ldr	r3, [pc, #336]	; (800180c <HAL_RCC_OscConfig+0x604>)
 80016ba:	4958      	ldr	r1, [pc, #352]	; (800181c <HAL_RCC_OscConfig+0x614>)
 80016bc:	400a      	ands	r2, r1
 80016be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016c0:	f7ff f894 	bl	80007ec <HAL_GetTick>
 80016c4:	0003      	movs	r3, r0
 80016c6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016c8:	e008      	b.n	80016dc <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016ca:	f7ff f88f 	bl	80007ec <HAL_GetTick>
 80016ce:	0002      	movs	r2, r0
 80016d0:	693b      	ldr	r3, [r7, #16]
 80016d2:	1ad3      	subs	r3, r2, r3
 80016d4:	2b02      	cmp	r3, #2
 80016d6:	d901      	bls.n	80016dc <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80016d8:	2303      	movs	r3, #3
 80016da:	e092      	b.n	8001802 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016dc:	4b4b      	ldr	r3, [pc, #300]	; (800180c <HAL_RCC_OscConfig+0x604>)
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	2380      	movs	r3, #128	; 0x80
 80016e2:	049b      	lsls	r3, r3, #18
 80016e4:	4013      	ands	r3, r2
 80016e6:	d1f0      	bne.n	80016ca <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016e8:	4b48      	ldr	r3, [pc, #288]	; (800180c <HAL_RCC_OscConfig+0x604>)
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	4a4c      	ldr	r2, [pc, #304]	; (8001820 <HAL_RCC_OscConfig+0x618>)
 80016ee:	4013      	ands	r3, r2
 80016f0:	0019      	movs	r1, r3
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6a1a      	ldr	r2, [r3, #32]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016fa:	431a      	orrs	r2, r3
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001700:	021b      	lsls	r3, r3, #8
 8001702:	431a      	orrs	r2, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001708:	431a      	orrs	r2, r3
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170e:	431a      	orrs	r2, r3
 8001710:	4b3e      	ldr	r3, [pc, #248]	; (800180c <HAL_RCC_OscConfig+0x604>)
 8001712:	430a      	orrs	r2, r1
 8001714:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001716:	4b3d      	ldr	r3, [pc, #244]	; (800180c <HAL_RCC_OscConfig+0x604>)
 8001718:	681a      	ldr	r2, [r3, #0]
 800171a:	4b3c      	ldr	r3, [pc, #240]	; (800180c <HAL_RCC_OscConfig+0x604>)
 800171c:	2180      	movs	r1, #128	; 0x80
 800171e:	0449      	lsls	r1, r1, #17
 8001720:	430a      	orrs	r2, r1
 8001722:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001724:	4b39      	ldr	r3, [pc, #228]	; (800180c <HAL_RCC_OscConfig+0x604>)
 8001726:	68da      	ldr	r2, [r3, #12]
 8001728:	4b38      	ldr	r3, [pc, #224]	; (800180c <HAL_RCC_OscConfig+0x604>)
 800172a:	2180      	movs	r1, #128	; 0x80
 800172c:	0549      	lsls	r1, r1, #21
 800172e:	430a      	orrs	r2, r1
 8001730:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001732:	f7ff f85b 	bl	80007ec <HAL_GetTick>
 8001736:	0003      	movs	r3, r0
 8001738:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800173a:	e008      	b.n	800174e <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800173c:	f7ff f856 	bl	80007ec <HAL_GetTick>
 8001740:	0002      	movs	r2, r0
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	2b02      	cmp	r3, #2
 8001748:	d901      	bls.n	800174e <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 800174a:	2303      	movs	r3, #3
 800174c:	e059      	b.n	8001802 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800174e:	4b2f      	ldr	r3, [pc, #188]	; (800180c <HAL_RCC_OscConfig+0x604>)
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	2380      	movs	r3, #128	; 0x80
 8001754:	049b      	lsls	r3, r3, #18
 8001756:	4013      	ands	r3, r2
 8001758:	d0f0      	beq.n	800173c <HAL_RCC_OscConfig+0x534>
 800175a:	e051      	b.n	8001800 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800175c:	4b2b      	ldr	r3, [pc, #172]	; (800180c <HAL_RCC_OscConfig+0x604>)
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	4b2a      	ldr	r3, [pc, #168]	; (800180c <HAL_RCC_OscConfig+0x604>)
 8001762:	492e      	ldr	r1, [pc, #184]	; (800181c <HAL_RCC_OscConfig+0x614>)
 8001764:	400a      	ands	r2, r1
 8001766:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001768:	f7ff f840 	bl	80007ec <HAL_GetTick>
 800176c:	0003      	movs	r3, r0
 800176e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001770:	e008      	b.n	8001784 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001772:	f7ff f83b 	bl	80007ec <HAL_GetTick>
 8001776:	0002      	movs	r2, r0
 8001778:	693b      	ldr	r3, [r7, #16]
 800177a:	1ad3      	subs	r3, r2, r3
 800177c:	2b02      	cmp	r3, #2
 800177e:	d901      	bls.n	8001784 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8001780:	2303      	movs	r3, #3
 8001782:	e03e      	b.n	8001802 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001784:	4b21      	ldr	r3, [pc, #132]	; (800180c <HAL_RCC_OscConfig+0x604>)
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	2380      	movs	r3, #128	; 0x80
 800178a:	049b      	lsls	r3, r3, #18
 800178c:	4013      	ands	r3, r2
 800178e:	d1f0      	bne.n	8001772 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8001790:	4b1e      	ldr	r3, [pc, #120]	; (800180c <HAL_RCC_OscConfig+0x604>)
 8001792:	68da      	ldr	r2, [r3, #12]
 8001794:	4b1d      	ldr	r3, [pc, #116]	; (800180c <HAL_RCC_OscConfig+0x604>)
 8001796:	4923      	ldr	r1, [pc, #140]	; (8001824 <HAL_RCC_OscConfig+0x61c>)
 8001798:	400a      	ands	r2, r1
 800179a:	60da      	str	r2, [r3, #12]
 800179c:	e030      	b.n	8001800 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	69db      	ldr	r3, [r3, #28]
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d101      	bne.n	80017aa <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	e02b      	b.n	8001802 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80017aa:	4b18      	ldr	r3, [pc, #96]	; (800180c <HAL_RCC_OscConfig+0x604>)
 80017ac:	68db      	ldr	r3, [r3, #12]
 80017ae:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	2203      	movs	r2, #3
 80017b4:	401a      	ands	r2, r3
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6a1b      	ldr	r3, [r3, #32]
 80017ba:	429a      	cmp	r2, r3
 80017bc:	d11e      	bne.n	80017fc <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	2270      	movs	r2, #112	; 0x70
 80017c2:	401a      	ands	r2, r3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d117      	bne.n	80017fc <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017cc:	697a      	ldr	r2, [r7, #20]
 80017ce:	23fe      	movs	r3, #254	; 0xfe
 80017d0:	01db      	lsls	r3, r3, #7
 80017d2:	401a      	ands	r2, r3
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017d8:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80017da:	429a      	cmp	r2, r3
 80017dc:	d10e      	bne.n	80017fc <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80017de:	697a      	ldr	r2, [r7, #20]
 80017e0:	23f8      	movs	r3, #248	; 0xf8
 80017e2:	039b      	lsls	r3, r3, #14
 80017e4:	401a      	ands	r2, r3
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017ea:	429a      	cmp	r2, r3
 80017ec:	d106      	bne.n	80017fc <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	0f5b      	lsrs	r3, r3, #29
 80017f2:	075a      	lsls	r2, r3, #29
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80017f8:	429a      	cmp	r2, r3
 80017fa:	d001      	beq.n	8001800 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 80017fc:	2301      	movs	r3, #1
 80017fe:	e000      	b.n	8001802 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8001800:	2300      	movs	r3, #0
}
 8001802:	0018      	movs	r0, r3
 8001804:	46bd      	mov	sp, r7
 8001806:	b008      	add	sp, #32
 8001808:	bd80      	pop	{r7, pc}
 800180a:	46c0      	nop			; (mov r8, r8)
 800180c:	40021000 	.word	0x40021000
 8001810:	40007000 	.word	0x40007000
 8001814:	00001388 	.word	0x00001388
 8001818:	efffffff 	.word	0xefffffff
 800181c:	feffffff 	.word	0xfeffffff
 8001820:	1fc1808c 	.word	0x1fc1808c
 8001824:	effefffc 	.word	0xeffefffc

08001828 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d101      	bne.n	800183c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	e0e9      	b.n	8001a10 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800183c:	4b76      	ldr	r3, [pc, #472]	; (8001a18 <HAL_RCC_ClockConfig+0x1f0>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2207      	movs	r2, #7
 8001842:	4013      	ands	r3, r2
 8001844:	683a      	ldr	r2, [r7, #0]
 8001846:	429a      	cmp	r2, r3
 8001848:	d91e      	bls.n	8001888 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800184a:	4b73      	ldr	r3, [pc, #460]	; (8001a18 <HAL_RCC_ClockConfig+0x1f0>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	2207      	movs	r2, #7
 8001850:	4393      	bics	r3, r2
 8001852:	0019      	movs	r1, r3
 8001854:	4b70      	ldr	r3, [pc, #448]	; (8001a18 <HAL_RCC_ClockConfig+0x1f0>)
 8001856:	683a      	ldr	r2, [r7, #0]
 8001858:	430a      	orrs	r2, r1
 800185a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800185c:	f7fe ffc6 	bl	80007ec <HAL_GetTick>
 8001860:	0003      	movs	r3, r0
 8001862:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001864:	e009      	b.n	800187a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001866:	f7fe ffc1 	bl	80007ec <HAL_GetTick>
 800186a:	0002      	movs	r2, r0
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	1ad3      	subs	r3, r2, r3
 8001870:	4a6a      	ldr	r2, [pc, #424]	; (8001a1c <HAL_RCC_ClockConfig+0x1f4>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d901      	bls.n	800187a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001876:	2303      	movs	r3, #3
 8001878:	e0ca      	b.n	8001a10 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800187a:	4b67      	ldr	r3, [pc, #412]	; (8001a18 <HAL_RCC_ClockConfig+0x1f0>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	2207      	movs	r2, #7
 8001880:	4013      	ands	r3, r2
 8001882:	683a      	ldr	r2, [r7, #0]
 8001884:	429a      	cmp	r2, r3
 8001886:	d1ee      	bne.n	8001866 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2202      	movs	r2, #2
 800188e:	4013      	ands	r3, r2
 8001890:	d015      	beq.n	80018be <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	2204      	movs	r2, #4
 8001898:	4013      	ands	r3, r2
 800189a:	d006      	beq.n	80018aa <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800189c:	4b60      	ldr	r3, [pc, #384]	; (8001a20 <HAL_RCC_ClockConfig+0x1f8>)
 800189e:	689a      	ldr	r2, [r3, #8]
 80018a0:	4b5f      	ldr	r3, [pc, #380]	; (8001a20 <HAL_RCC_ClockConfig+0x1f8>)
 80018a2:	21e0      	movs	r1, #224	; 0xe0
 80018a4:	01c9      	lsls	r1, r1, #7
 80018a6:	430a      	orrs	r2, r1
 80018a8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018aa:	4b5d      	ldr	r3, [pc, #372]	; (8001a20 <HAL_RCC_ClockConfig+0x1f8>)
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	4a5d      	ldr	r2, [pc, #372]	; (8001a24 <HAL_RCC_ClockConfig+0x1fc>)
 80018b0:	4013      	ands	r3, r2
 80018b2:	0019      	movs	r1, r3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	689a      	ldr	r2, [r3, #8]
 80018b8:	4b59      	ldr	r3, [pc, #356]	; (8001a20 <HAL_RCC_ClockConfig+0x1f8>)
 80018ba:	430a      	orrs	r2, r1
 80018bc:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	2201      	movs	r2, #1
 80018c4:	4013      	ands	r3, r2
 80018c6:	d057      	beq.n	8001978 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	2b01      	cmp	r3, #1
 80018ce:	d107      	bne.n	80018e0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018d0:	4b53      	ldr	r3, [pc, #332]	; (8001a20 <HAL_RCC_ClockConfig+0x1f8>)
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	2380      	movs	r3, #128	; 0x80
 80018d6:	029b      	lsls	r3, r3, #10
 80018d8:	4013      	ands	r3, r2
 80018da:	d12b      	bne.n	8001934 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80018dc:	2301      	movs	r3, #1
 80018de:	e097      	b.n	8001a10 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	2b02      	cmp	r3, #2
 80018e6:	d107      	bne.n	80018f8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018e8:	4b4d      	ldr	r3, [pc, #308]	; (8001a20 <HAL_RCC_ClockConfig+0x1f8>)
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	2380      	movs	r3, #128	; 0x80
 80018ee:	049b      	lsls	r3, r3, #18
 80018f0:	4013      	ands	r3, r2
 80018f2:	d11f      	bne.n	8001934 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80018f4:	2301      	movs	r3, #1
 80018f6:	e08b      	b.n	8001a10 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d107      	bne.n	8001910 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001900:	4b47      	ldr	r3, [pc, #284]	; (8001a20 <HAL_RCC_ClockConfig+0x1f8>)
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	2380      	movs	r3, #128	; 0x80
 8001906:	00db      	lsls	r3, r3, #3
 8001908:	4013      	ands	r3, r2
 800190a:	d113      	bne.n	8001934 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800190c:	2301      	movs	r3, #1
 800190e:	e07f      	b.n	8001a10 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	2b03      	cmp	r3, #3
 8001916:	d106      	bne.n	8001926 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001918:	4b41      	ldr	r3, [pc, #260]	; (8001a20 <HAL_RCC_ClockConfig+0x1f8>)
 800191a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800191c:	2202      	movs	r2, #2
 800191e:	4013      	ands	r3, r2
 8001920:	d108      	bne.n	8001934 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	e074      	b.n	8001a10 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001926:	4b3e      	ldr	r3, [pc, #248]	; (8001a20 <HAL_RCC_ClockConfig+0x1f8>)
 8001928:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800192a:	2202      	movs	r2, #2
 800192c:	4013      	ands	r3, r2
 800192e:	d101      	bne.n	8001934 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001930:	2301      	movs	r3, #1
 8001932:	e06d      	b.n	8001a10 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001934:	4b3a      	ldr	r3, [pc, #232]	; (8001a20 <HAL_RCC_ClockConfig+0x1f8>)
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	2207      	movs	r2, #7
 800193a:	4393      	bics	r3, r2
 800193c:	0019      	movs	r1, r3
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	685a      	ldr	r2, [r3, #4]
 8001942:	4b37      	ldr	r3, [pc, #220]	; (8001a20 <HAL_RCC_ClockConfig+0x1f8>)
 8001944:	430a      	orrs	r2, r1
 8001946:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001948:	f7fe ff50 	bl	80007ec <HAL_GetTick>
 800194c:	0003      	movs	r3, r0
 800194e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001950:	e009      	b.n	8001966 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001952:	f7fe ff4b 	bl	80007ec <HAL_GetTick>
 8001956:	0002      	movs	r2, r0
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	4a2f      	ldr	r2, [pc, #188]	; (8001a1c <HAL_RCC_ClockConfig+0x1f4>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d901      	bls.n	8001966 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001962:	2303      	movs	r3, #3
 8001964:	e054      	b.n	8001a10 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001966:	4b2e      	ldr	r3, [pc, #184]	; (8001a20 <HAL_RCC_ClockConfig+0x1f8>)
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	2238      	movs	r2, #56	; 0x38
 800196c:	401a      	ands	r2, r3
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	00db      	lsls	r3, r3, #3
 8001974:	429a      	cmp	r2, r3
 8001976:	d1ec      	bne.n	8001952 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001978:	4b27      	ldr	r3, [pc, #156]	; (8001a18 <HAL_RCC_ClockConfig+0x1f0>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	2207      	movs	r2, #7
 800197e:	4013      	ands	r3, r2
 8001980:	683a      	ldr	r2, [r7, #0]
 8001982:	429a      	cmp	r2, r3
 8001984:	d21e      	bcs.n	80019c4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001986:	4b24      	ldr	r3, [pc, #144]	; (8001a18 <HAL_RCC_ClockConfig+0x1f0>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	2207      	movs	r2, #7
 800198c:	4393      	bics	r3, r2
 800198e:	0019      	movs	r1, r3
 8001990:	4b21      	ldr	r3, [pc, #132]	; (8001a18 <HAL_RCC_ClockConfig+0x1f0>)
 8001992:	683a      	ldr	r2, [r7, #0]
 8001994:	430a      	orrs	r2, r1
 8001996:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001998:	f7fe ff28 	bl	80007ec <HAL_GetTick>
 800199c:	0003      	movs	r3, r0
 800199e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80019a0:	e009      	b.n	80019b6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019a2:	f7fe ff23 	bl	80007ec <HAL_GetTick>
 80019a6:	0002      	movs	r2, r0
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	1ad3      	subs	r3, r2, r3
 80019ac:	4a1b      	ldr	r2, [pc, #108]	; (8001a1c <HAL_RCC_ClockConfig+0x1f4>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d901      	bls.n	80019b6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80019b2:	2303      	movs	r3, #3
 80019b4:	e02c      	b.n	8001a10 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80019b6:	4b18      	ldr	r3, [pc, #96]	; (8001a18 <HAL_RCC_ClockConfig+0x1f0>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	2207      	movs	r2, #7
 80019bc:	4013      	ands	r3, r2
 80019be:	683a      	ldr	r2, [r7, #0]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d1ee      	bne.n	80019a2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2204      	movs	r2, #4
 80019ca:	4013      	ands	r3, r2
 80019cc:	d009      	beq.n	80019e2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80019ce:	4b14      	ldr	r3, [pc, #80]	; (8001a20 <HAL_RCC_ClockConfig+0x1f8>)
 80019d0:	689b      	ldr	r3, [r3, #8]
 80019d2:	4a15      	ldr	r2, [pc, #84]	; (8001a28 <HAL_RCC_ClockConfig+0x200>)
 80019d4:	4013      	ands	r3, r2
 80019d6:	0019      	movs	r1, r3
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	68da      	ldr	r2, [r3, #12]
 80019dc:	4b10      	ldr	r3, [pc, #64]	; (8001a20 <HAL_RCC_ClockConfig+0x1f8>)
 80019de:	430a      	orrs	r2, r1
 80019e0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80019e2:	f000 f829 	bl	8001a38 <HAL_RCC_GetSysClockFreq>
 80019e6:	0001      	movs	r1, r0
 80019e8:	4b0d      	ldr	r3, [pc, #52]	; (8001a20 <HAL_RCC_ClockConfig+0x1f8>)
 80019ea:	689b      	ldr	r3, [r3, #8]
 80019ec:	0a1b      	lsrs	r3, r3, #8
 80019ee:	220f      	movs	r2, #15
 80019f0:	401a      	ands	r2, r3
 80019f2:	4b0e      	ldr	r3, [pc, #56]	; (8001a2c <HAL_RCC_ClockConfig+0x204>)
 80019f4:	0092      	lsls	r2, r2, #2
 80019f6:	58d3      	ldr	r3, [r2, r3]
 80019f8:	221f      	movs	r2, #31
 80019fa:	4013      	ands	r3, r2
 80019fc:	000a      	movs	r2, r1
 80019fe:	40da      	lsrs	r2, r3
 8001a00:	4b0b      	ldr	r3, [pc, #44]	; (8001a30 <HAL_RCC_ClockConfig+0x208>)
 8001a02:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001a04:	4b0b      	ldr	r3, [pc, #44]	; (8001a34 <HAL_RCC_ClockConfig+0x20c>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	0018      	movs	r0, r3
 8001a0a:	f7fe fe93 	bl	8000734 <HAL_InitTick>
 8001a0e:	0003      	movs	r3, r0
}
 8001a10:	0018      	movs	r0, r3
 8001a12:	46bd      	mov	sp, r7
 8001a14:	b004      	add	sp, #16
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	40022000 	.word	0x40022000
 8001a1c:	00001388 	.word	0x00001388
 8001a20:	40021000 	.word	0x40021000
 8001a24:	fffff0ff 	.word	0xfffff0ff
 8001a28:	ffff8fff 	.word	0xffff8fff
 8001a2c:	0800288c 	.word	0x0800288c
 8001a30:	20000000 	.word	0x20000000
 8001a34:	20000004 	.word	0x20000004

08001a38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b086      	sub	sp, #24
 8001a3c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a3e:	4b3c      	ldr	r3, [pc, #240]	; (8001b30 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	2238      	movs	r2, #56	; 0x38
 8001a44:	4013      	ands	r3, r2
 8001a46:	d10f      	bne.n	8001a68 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001a48:	4b39      	ldr	r3, [pc, #228]	; (8001b30 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	0adb      	lsrs	r3, r3, #11
 8001a4e:	2207      	movs	r2, #7
 8001a50:	4013      	ands	r3, r2
 8001a52:	2201      	movs	r2, #1
 8001a54:	409a      	lsls	r2, r3
 8001a56:	0013      	movs	r3, r2
 8001a58:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001a5a:	6839      	ldr	r1, [r7, #0]
 8001a5c:	4835      	ldr	r0, [pc, #212]	; (8001b34 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001a5e:	f7fe fb4f 	bl	8000100 <__udivsi3>
 8001a62:	0003      	movs	r3, r0
 8001a64:	613b      	str	r3, [r7, #16]
 8001a66:	e05d      	b.n	8001b24 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a68:	4b31      	ldr	r3, [pc, #196]	; (8001b30 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	2238      	movs	r2, #56	; 0x38
 8001a6e:	4013      	ands	r3, r2
 8001a70:	2b08      	cmp	r3, #8
 8001a72:	d102      	bne.n	8001a7a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001a74:	4b30      	ldr	r3, [pc, #192]	; (8001b38 <HAL_RCC_GetSysClockFreq+0x100>)
 8001a76:	613b      	str	r3, [r7, #16]
 8001a78:	e054      	b.n	8001b24 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a7a:	4b2d      	ldr	r3, [pc, #180]	; (8001b30 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a7c:	689b      	ldr	r3, [r3, #8]
 8001a7e:	2238      	movs	r2, #56	; 0x38
 8001a80:	4013      	ands	r3, r2
 8001a82:	2b10      	cmp	r3, #16
 8001a84:	d138      	bne.n	8001af8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001a86:	4b2a      	ldr	r3, [pc, #168]	; (8001b30 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a88:	68db      	ldr	r3, [r3, #12]
 8001a8a:	2203      	movs	r2, #3
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001a90:	4b27      	ldr	r3, [pc, #156]	; (8001b30 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a92:	68db      	ldr	r3, [r3, #12]
 8001a94:	091b      	lsrs	r3, r3, #4
 8001a96:	2207      	movs	r2, #7
 8001a98:	4013      	ands	r3, r2
 8001a9a:	3301      	adds	r3, #1
 8001a9c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	2b03      	cmp	r3, #3
 8001aa2:	d10d      	bne.n	8001ac0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001aa4:	68b9      	ldr	r1, [r7, #8]
 8001aa6:	4824      	ldr	r0, [pc, #144]	; (8001b38 <HAL_RCC_GetSysClockFreq+0x100>)
 8001aa8:	f7fe fb2a 	bl	8000100 <__udivsi3>
 8001aac:	0003      	movs	r3, r0
 8001aae:	0019      	movs	r1, r3
 8001ab0:	4b1f      	ldr	r3, [pc, #124]	; (8001b30 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	0a1b      	lsrs	r3, r3, #8
 8001ab6:	227f      	movs	r2, #127	; 0x7f
 8001ab8:	4013      	ands	r3, r2
 8001aba:	434b      	muls	r3, r1
 8001abc:	617b      	str	r3, [r7, #20]
        break;
 8001abe:	e00d      	b.n	8001adc <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001ac0:	68b9      	ldr	r1, [r7, #8]
 8001ac2:	481c      	ldr	r0, [pc, #112]	; (8001b34 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001ac4:	f7fe fb1c 	bl	8000100 <__udivsi3>
 8001ac8:	0003      	movs	r3, r0
 8001aca:	0019      	movs	r1, r3
 8001acc:	4b18      	ldr	r3, [pc, #96]	; (8001b30 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	0a1b      	lsrs	r3, r3, #8
 8001ad2:	227f      	movs	r2, #127	; 0x7f
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	434b      	muls	r3, r1
 8001ad8:	617b      	str	r3, [r7, #20]
        break;
 8001ada:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001adc:	4b14      	ldr	r3, [pc, #80]	; (8001b30 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	0f5b      	lsrs	r3, r3, #29
 8001ae2:	2207      	movs	r2, #7
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001aea:	6879      	ldr	r1, [r7, #4]
 8001aec:	6978      	ldr	r0, [r7, #20]
 8001aee:	f7fe fb07 	bl	8000100 <__udivsi3>
 8001af2:	0003      	movs	r3, r0
 8001af4:	613b      	str	r3, [r7, #16]
 8001af6:	e015      	b.n	8001b24 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001af8:	4b0d      	ldr	r3, [pc, #52]	; (8001b30 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	2238      	movs	r2, #56	; 0x38
 8001afe:	4013      	ands	r3, r2
 8001b00:	2b20      	cmp	r3, #32
 8001b02:	d103      	bne.n	8001b0c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001b04:	2380      	movs	r3, #128	; 0x80
 8001b06:	021b      	lsls	r3, r3, #8
 8001b08:	613b      	str	r3, [r7, #16]
 8001b0a:	e00b      	b.n	8001b24 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001b0c:	4b08      	ldr	r3, [pc, #32]	; (8001b30 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	2238      	movs	r2, #56	; 0x38
 8001b12:	4013      	ands	r3, r2
 8001b14:	2b18      	cmp	r3, #24
 8001b16:	d103      	bne.n	8001b20 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001b18:	23fa      	movs	r3, #250	; 0xfa
 8001b1a:	01db      	lsls	r3, r3, #7
 8001b1c:	613b      	str	r3, [r7, #16]
 8001b1e:	e001      	b.n	8001b24 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001b20:	2300      	movs	r3, #0
 8001b22:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001b24:	693b      	ldr	r3, [r7, #16]
}
 8001b26:	0018      	movs	r0, r3
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	b006      	add	sp, #24
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	46c0      	nop			; (mov r8, r8)
 8001b30:	40021000 	.word	0x40021000
 8001b34:	00f42400 	.word	0x00f42400
 8001b38:	007a1200 	.word	0x007a1200

08001b3c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b40:	4b02      	ldr	r3, [pc, #8]	; (8001b4c <HAL_RCC_GetHCLKFreq+0x10>)
 8001b42:	681b      	ldr	r3, [r3, #0]
}
 8001b44:	0018      	movs	r0, r3
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	46c0      	nop			; (mov r8, r8)
 8001b4c:	20000000 	.word	0x20000000

08001b50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b50:	b5b0      	push	{r4, r5, r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001b54:	f7ff fff2 	bl	8001b3c <HAL_RCC_GetHCLKFreq>
 8001b58:	0004      	movs	r4, r0
 8001b5a:	f7ff fb49 	bl	80011f0 <LL_RCC_GetAPB1Prescaler>
 8001b5e:	0003      	movs	r3, r0
 8001b60:	0b1a      	lsrs	r2, r3, #12
 8001b62:	4b05      	ldr	r3, [pc, #20]	; (8001b78 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001b64:	0092      	lsls	r2, r2, #2
 8001b66:	58d3      	ldr	r3, [r2, r3]
 8001b68:	221f      	movs	r2, #31
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	40dc      	lsrs	r4, r3
 8001b6e:	0023      	movs	r3, r4
}
 8001b70:	0018      	movs	r0, r3
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bdb0      	pop	{r4, r5, r7, pc}
 8001b76:	46c0      	nop			; (mov r8, r8)
 8001b78:	080028cc 	.word	0x080028cc

08001b7c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d101      	bne.n	8001b8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e046      	b.n	8001c1c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2288      	movs	r2, #136	; 0x88
 8001b92:	589b      	ldr	r3, [r3, r2]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d107      	bne.n	8001ba8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2284      	movs	r2, #132	; 0x84
 8001b9c:	2100      	movs	r1, #0
 8001b9e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	0018      	movs	r0, r3
 8001ba4:	f7fe fcd6 	bl	8000554 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2288      	movs	r2, #136	; 0x88
 8001bac:	2124      	movs	r1, #36	; 0x24
 8001bae:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	2101      	movs	r1, #1
 8001bbc:	438a      	bics	r2, r1
 8001bbe:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d003      	beq.n	8001bd0 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	0018      	movs	r0, r3
 8001bcc:	f000 fa10 	bl	8001ff0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	0018      	movs	r0, r3
 8001bd4:	f000 f8a2 	bl	8001d1c <UART_SetConfig>
 8001bd8:	0003      	movs	r3, r0
 8001bda:	2b01      	cmp	r3, #1
 8001bdc:	d101      	bne.n	8001be2 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e01c      	b.n	8001c1c <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	685a      	ldr	r2, [r3, #4]
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	490d      	ldr	r1, [pc, #52]	; (8001c24 <HAL_UART_Init+0xa8>)
 8001bee:	400a      	ands	r2, r1
 8001bf0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	689a      	ldr	r2, [r3, #8]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	212a      	movs	r1, #42	; 0x2a
 8001bfe:	438a      	bics	r2, r1
 8001c00:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	2101      	movs	r1, #1
 8001c0e:	430a      	orrs	r2, r1
 8001c10:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	0018      	movs	r0, r3
 8001c16:	f000 fa9f 	bl	8002158 <UART_CheckIdleState>
 8001c1a:	0003      	movs	r3, r0
}
 8001c1c:	0018      	movs	r0, r3
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	b002      	add	sp, #8
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	ffffb7ff 	.word	0xffffb7ff

08001c28 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b088      	sub	sp, #32
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	60f8      	str	r0, [r7, #12]
 8001c30:	60b9      	str	r1, [r7, #8]
 8001c32:	1dbb      	adds	r3, r7, #6
 8001c34:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	228c      	movs	r2, #140	; 0x8c
 8001c3a:	589b      	ldr	r3, [r3, r2]
 8001c3c:	2b20      	cmp	r3, #32
 8001c3e:	d145      	bne.n	8001ccc <HAL_UART_Receive_DMA+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d003      	beq.n	8001c4e <HAL_UART_Receive_DMA+0x26>
 8001c46:	1dbb      	adds	r3, r7, #6
 8001c48:	881b      	ldrh	r3, [r3, #0]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d101      	bne.n	8001c52 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	e03d      	b.n	8001cce <HAL_UART_Receive_DMA+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	689a      	ldr	r2, [r3, #8]
 8001c56:	2380      	movs	r3, #128	; 0x80
 8001c58:	015b      	lsls	r3, r3, #5
 8001c5a:	429a      	cmp	r2, r3
 8001c5c:	d109      	bne.n	8001c72 <HAL_UART_Receive_DMA+0x4a>
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	691b      	ldr	r3, [r3, #16]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d105      	bne.n	8001c72 <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	2201      	movs	r2, #1
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	d001      	beq.n	8001c72 <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e02d      	b.n	8001cce <HAL_UART_Receive_DMA+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	2200      	movs	r2, #0
 8001c76:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	685a      	ldr	r2, [r3, #4]
 8001c7e:	2380      	movs	r3, #128	; 0x80
 8001c80:	041b      	lsls	r3, r3, #16
 8001c82:	4013      	ands	r3, r2
 8001c84:	d019      	beq.n	8001cba <HAL_UART_Receive_DMA+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001c86:	f3ef 8310 	mrs	r3, PRIMASK
 8001c8a:	613b      	str	r3, [r7, #16]
  return(result);
 8001c8c:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8001c8e:	61fb      	str	r3, [r7, #28]
 8001c90:	2301      	movs	r3, #1
 8001c92:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	f383 8810 	msr	PRIMASK, r3
}
 8001c9a:	46c0      	nop			; (mov r8, r8)
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	681a      	ldr	r2, [r3, #0]
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	2180      	movs	r1, #128	; 0x80
 8001ca8:	04c9      	lsls	r1, r1, #19
 8001caa:	430a      	orrs	r2, r1
 8001cac:	601a      	str	r2, [r3, #0]
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001cb2:	69bb      	ldr	r3, [r7, #24]
 8001cb4:	f383 8810 	msr	PRIMASK, r3
}
 8001cb8:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8001cba:	1dbb      	adds	r3, r7, #6
 8001cbc:	881a      	ldrh	r2, [r3, #0]
 8001cbe:	68b9      	ldr	r1, [r7, #8]
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	0018      	movs	r0, r3
 8001cc4:	f000 fb62 	bl	800238c <UART_Start_Receive_DMA>
 8001cc8:	0003      	movs	r3, r0
 8001cca:	e000      	b.n	8001cce <HAL_UART_Receive_DMA+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8001ccc:	2302      	movs	r3, #2
  }
}
 8001cce:	0018      	movs	r0, r3
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	b008      	add	sp, #32
 8001cd4:	bd80      	pop	{r7, pc}

08001cd6 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	b082      	sub	sp, #8
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8001cde:	46c0      	nop			; (mov r8, r8)
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	b002      	add	sp, #8
 8001ce4:	bd80      	pop	{r7, pc}

08001ce6 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8001ce6:	b580      	push	{r7, lr}
 8001ce8:	b082      	sub	sp, #8
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8001cee:	46c0      	nop			; (mov r8, r8)
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	b002      	add	sp, #8
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	b082      	sub	sp, #8
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8001cfe:	46c0      	nop			; (mov r8, r8)
 8001d00:	46bd      	mov	sp, r7
 8001d02:	b002      	add	sp, #8
 8001d04:	bd80      	pop	{r7, pc}

08001d06 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001d06:	b580      	push	{r7, lr}
 8001d08:	b082      	sub	sp, #8
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	6078      	str	r0, [r7, #4]
 8001d0e:	000a      	movs	r2, r1
 8001d10:	1cbb      	adds	r3, r7, #2
 8001d12:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8001d14:	46c0      	nop			; (mov r8, r8)
 8001d16:	46bd      	mov	sp, r7
 8001d18:	b002      	add	sp, #8
 8001d1a:	bd80      	pop	{r7, pc}

08001d1c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b088      	sub	sp, #32
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001d24:	231a      	movs	r3, #26
 8001d26:	18fb      	adds	r3, r7, r3
 8001d28:	2200      	movs	r2, #0
 8001d2a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	689a      	ldr	r2, [r3, #8]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	691b      	ldr	r3, [r3, #16]
 8001d34:	431a      	orrs	r2, r3
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	695b      	ldr	r3, [r3, #20]
 8001d3a:	431a      	orrs	r2, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	69db      	ldr	r3, [r3, #28]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4aa1      	ldr	r2, [pc, #644]	; (8001fd0 <UART_SetConfig+0x2b4>)
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	0019      	movs	r1, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	69fa      	ldr	r2, [r7, #28]
 8001d56:	430a      	orrs	r2, r1
 8001d58:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	4a9c      	ldr	r2, [pc, #624]	; (8001fd4 <UART_SetConfig+0x2b8>)
 8001d62:	4013      	ands	r3, r2
 8001d64:	0019      	movs	r1, r3
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	68da      	ldr	r2, [r3, #12]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	430a      	orrs	r2, r1
 8001d70:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	699b      	ldr	r3, [r3, #24]
 8001d76:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6a1b      	ldr	r3, [r3, #32]
 8001d7c:	69fa      	ldr	r2, [r7, #28]
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	4a93      	ldr	r2, [pc, #588]	; (8001fd8 <UART_SetConfig+0x2bc>)
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	0019      	movs	r1, r3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	69fa      	ldr	r2, [r7, #28]
 8001d94:	430a      	orrs	r2, r1
 8001d96:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d9e:	220f      	movs	r2, #15
 8001da0:	4393      	bics	r3, r2
 8001da2:	0019      	movs	r1, r3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	430a      	orrs	r2, r1
 8001dae:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a89      	ldr	r2, [pc, #548]	; (8001fdc <UART_SetConfig+0x2c0>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d127      	bne.n	8001e0a <UART_SetConfig+0xee>
 8001dba:	4b89      	ldr	r3, [pc, #548]	; (8001fe0 <UART_SetConfig+0x2c4>)
 8001dbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dbe:	2203      	movs	r2, #3
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	2b03      	cmp	r3, #3
 8001dc4:	d017      	beq.n	8001df6 <UART_SetConfig+0xda>
 8001dc6:	d81b      	bhi.n	8001e00 <UART_SetConfig+0xe4>
 8001dc8:	2b02      	cmp	r3, #2
 8001dca:	d00a      	beq.n	8001de2 <UART_SetConfig+0xc6>
 8001dcc:	d818      	bhi.n	8001e00 <UART_SetConfig+0xe4>
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d002      	beq.n	8001dd8 <UART_SetConfig+0xbc>
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d00a      	beq.n	8001dec <UART_SetConfig+0xd0>
 8001dd6:	e013      	b.n	8001e00 <UART_SetConfig+0xe4>
 8001dd8:	231b      	movs	r3, #27
 8001dda:	18fb      	adds	r3, r7, r3
 8001ddc:	2200      	movs	r2, #0
 8001dde:	701a      	strb	r2, [r3, #0]
 8001de0:	e021      	b.n	8001e26 <UART_SetConfig+0x10a>
 8001de2:	231b      	movs	r3, #27
 8001de4:	18fb      	adds	r3, r7, r3
 8001de6:	2202      	movs	r2, #2
 8001de8:	701a      	strb	r2, [r3, #0]
 8001dea:	e01c      	b.n	8001e26 <UART_SetConfig+0x10a>
 8001dec:	231b      	movs	r3, #27
 8001dee:	18fb      	adds	r3, r7, r3
 8001df0:	2204      	movs	r2, #4
 8001df2:	701a      	strb	r2, [r3, #0]
 8001df4:	e017      	b.n	8001e26 <UART_SetConfig+0x10a>
 8001df6:	231b      	movs	r3, #27
 8001df8:	18fb      	adds	r3, r7, r3
 8001dfa:	2208      	movs	r2, #8
 8001dfc:	701a      	strb	r2, [r3, #0]
 8001dfe:	e012      	b.n	8001e26 <UART_SetConfig+0x10a>
 8001e00:	231b      	movs	r3, #27
 8001e02:	18fb      	adds	r3, r7, r3
 8001e04:	2210      	movs	r2, #16
 8001e06:	701a      	strb	r2, [r3, #0]
 8001e08:	e00d      	b.n	8001e26 <UART_SetConfig+0x10a>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4a75      	ldr	r2, [pc, #468]	; (8001fe4 <UART_SetConfig+0x2c8>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d104      	bne.n	8001e1e <UART_SetConfig+0x102>
 8001e14:	231b      	movs	r3, #27
 8001e16:	18fb      	adds	r3, r7, r3
 8001e18:	2200      	movs	r2, #0
 8001e1a:	701a      	strb	r2, [r3, #0]
 8001e1c:	e003      	b.n	8001e26 <UART_SetConfig+0x10a>
 8001e1e:	231b      	movs	r3, #27
 8001e20:	18fb      	adds	r3, r7, r3
 8001e22:	2210      	movs	r2, #16
 8001e24:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	69da      	ldr	r2, [r3, #28]
 8001e2a:	2380      	movs	r3, #128	; 0x80
 8001e2c:	021b      	lsls	r3, r3, #8
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d000      	beq.n	8001e34 <UART_SetConfig+0x118>
 8001e32:	e065      	b.n	8001f00 <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 8001e34:	231b      	movs	r3, #27
 8001e36:	18fb      	adds	r3, r7, r3
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	2b08      	cmp	r3, #8
 8001e3c:	d015      	beq.n	8001e6a <UART_SetConfig+0x14e>
 8001e3e:	dc18      	bgt.n	8001e72 <UART_SetConfig+0x156>
 8001e40:	2b04      	cmp	r3, #4
 8001e42:	d00d      	beq.n	8001e60 <UART_SetConfig+0x144>
 8001e44:	dc15      	bgt.n	8001e72 <UART_SetConfig+0x156>
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d002      	beq.n	8001e50 <UART_SetConfig+0x134>
 8001e4a:	2b02      	cmp	r3, #2
 8001e4c:	d005      	beq.n	8001e5a <UART_SetConfig+0x13e>
 8001e4e:	e010      	b.n	8001e72 <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001e50:	f7ff fe7e 	bl	8001b50 <HAL_RCC_GetPCLK1Freq>
 8001e54:	0003      	movs	r3, r0
 8001e56:	617b      	str	r3, [r7, #20]
        break;
 8001e58:	e012      	b.n	8001e80 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001e5a:	4b63      	ldr	r3, [pc, #396]	; (8001fe8 <UART_SetConfig+0x2cc>)
 8001e5c:	617b      	str	r3, [r7, #20]
        break;
 8001e5e:	e00f      	b.n	8001e80 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001e60:	f7ff fdea 	bl	8001a38 <HAL_RCC_GetSysClockFreq>
 8001e64:	0003      	movs	r3, r0
 8001e66:	617b      	str	r3, [r7, #20]
        break;
 8001e68:	e00a      	b.n	8001e80 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001e6a:	2380      	movs	r3, #128	; 0x80
 8001e6c:	021b      	lsls	r3, r3, #8
 8001e6e:	617b      	str	r3, [r7, #20]
        break;
 8001e70:	e006      	b.n	8001e80 <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 8001e72:	2300      	movs	r3, #0
 8001e74:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8001e76:	231a      	movs	r3, #26
 8001e78:	18fb      	adds	r3, r7, r3
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	701a      	strb	r2, [r3, #0]
        break;
 8001e7e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d100      	bne.n	8001e88 <UART_SetConfig+0x16c>
 8001e86:	e08d      	b.n	8001fa4 <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e8c:	4b57      	ldr	r3, [pc, #348]	; (8001fec <UART_SetConfig+0x2d0>)
 8001e8e:	0052      	lsls	r2, r2, #1
 8001e90:	5ad3      	ldrh	r3, [r2, r3]
 8001e92:	0019      	movs	r1, r3
 8001e94:	6978      	ldr	r0, [r7, #20]
 8001e96:	f7fe f933 	bl	8000100 <__udivsi3>
 8001e9a:	0003      	movs	r3, r0
 8001e9c:	005a      	lsls	r2, r3, #1
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	085b      	lsrs	r3, r3, #1
 8001ea4:	18d2      	adds	r2, r2, r3
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	0019      	movs	r1, r3
 8001eac:	0010      	movs	r0, r2
 8001eae:	f7fe f927 	bl	8000100 <__udivsi3>
 8001eb2:	0003      	movs	r3, r0
 8001eb4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	2b0f      	cmp	r3, #15
 8001eba:	d91c      	bls.n	8001ef6 <UART_SetConfig+0x1da>
 8001ebc:	693a      	ldr	r2, [r7, #16]
 8001ebe:	2380      	movs	r3, #128	; 0x80
 8001ec0:	025b      	lsls	r3, r3, #9
 8001ec2:	429a      	cmp	r2, r3
 8001ec4:	d217      	bcs.n	8001ef6 <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	b29a      	uxth	r2, r3
 8001eca:	200e      	movs	r0, #14
 8001ecc:	183b      	adds	r3, r7, r0
 8001ece:	210f      	movs	r1, #15
 8001ed0:	438a      	bics	r2, r1
 8001ed2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	085b      	lsrs	r3, r3, #1
 8001ed8:	b29b      	uxth	r3, r3
 8001eda:	2207      	movs	r2, #7
 8001edc:	4013      	ands	r3, r2
 8001ede:	b299      	uxth	r1, r3
 8001ee0:	183b      	adds	r3, r7, r0
 8001ee2:	183a      	adds	r2, r7, r0
 8001ee4:	8812      	ldrh	r2, [r2, #0]
 8001ee6:	430a      	orrs	r2, r1
 8001ee8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	183a      	adds	r2, r7, r0
 8001ef0:	8812      	ldrh	r2, [r2, #0]
 8001ef2:	60da      	str	r2, [r3, #12]
 8001ef4:	e056      	b.n	8001fa4 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8001ef6:	231a      	movs	r3, #26
 8001ef8:	18fb      	adds	r3, r7, r3
 8001efa:	2201      	movs	r2, #1
 8001efc:	701a      	strb	r2, [r3, #0]
 8001efe:	e051      	b.n	8001fa4 <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 8001f00:	231b      	movs	r3, #27
 8001f02:	18fb      	adds	r3, r7, r3
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	2b08      	cmp	r3, #8
 8001f08:	d015      	beq.n	8001f36 <UART_SetConfig+0x21a>
 8001f0a:	dc18      	bgt.n	8001f3e <UART_SetConfig+0x222>
 8001f0c:	2b04      	cmp	r3, #4
 8001f0e:	d00d      	beq.n	8001f2c <UART_SetConfig+0x210>
 8001f10:	dc15      	bgt.n	8001f3e <UART_SetConfig+0x222>
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d002      	beq.n	8001f1c <UART_SetConfig+0x200>
 8001f16:	2b02      	cmp	r3, #2
 8001f18:	d005      	beq.n	8001f26 <UART_SetConfig+0x20a>
 8001f1a:	e010      	b.n	8001f3e <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001f1c:	f7ff fe18 	bl	8001b50 <HAL_RCC_GetPCLK1Freq>
 8001f20:	0003      	movs	r3, r0
 8001f22:	617b      	str	r3, [r7, #20]
        break;
 8001f24:	e012      	b.n	8001f4c <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001f26:	4b30      	ldr	r3, [pc, #192]	; (8001fe8 <UART_SetConfig+0x2cc>)
 8001f28:	617b      	str	r3, [r7, #20]
        break;
 8001f2a:	e00f      	b.n	8001f4c <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001f2c:	f7ff fd84 	bl	8001a38 <HAL_RCC_GetSysClockFreq>
 8001f30:	0003      	movs	r3, r0
 8001f32:	617b      	str	r3, [r7, #20]
        break;
 8001f34:	e00a      	b.n	8001f4c <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001f36:	2380      	movs	r3, #128	; 0x80
 8001f38:	021b      	lsls	r3, r3, #8
 8001f3a:	617b      	str	r3, [r7, #20]
        break;
 8001f3c:	e006      	b.n	8001f4c <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8001f42:	231a      	movs	r3, #26
 8001f44:	18fb      	adds	r3, r7, r3
 8001f46:	2201      	movs	r2, #1
 8001f48:	701a      	strb	r2, [r3, #0]
        break;
 8001f4a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d028      	beq.n	8001fa4 <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f56:	4b25      	ldr	r3, [pc, #148]	; (8001fec <UART_SetConfig+0x2d0>)
 8001f58:	0052      	lsls	r2, r2, #1
 8001f5a:	5ad3      	ldrh	r3, [r2, r3]
 8001f5c:	0019      	movs	r1, r3
 8001f5e:	6978      	ldr	r0, [r7, #20]
 8001f60:	f7fe f8ce 	bl	8000100 <__udivsi3>
 8001f64:	0003      	movs	r3, r0
 8001f66:	001a      	movs	r2, r3
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	085b      	lsrs	r3, r3, #1
 8001f6e:	18d2      	adds	r2, r2, r3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	0019      	movs	r1, r3
 8001f76:	0010      	movs	r0, r2
 8001f78:	f7fe f8c2 	bl	8000100 <__udivsi3>
 8001f7c:	0003      	movs	r3, r0
 8001f7e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	2b0f      	cmp	r3, #15
 8001f84:	d90a      	bls.n	8001f9c <UART_SetConfig+0x280>
 8001f86:	693a      	ldr	r2, [r7, #16]
 8001f88:	2380      	movs	r3, #128	; 0x80
 8001f8a:	025b      	lsls	r3, r3, #9
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d205      	bcs.n	8001f9c <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	b29a      	uxth	r2, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	60da      	str	r2, [r3, #12]
 8001f9a:	e003      	b.n	8001fa4 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8001f9c:	231a      	movs	r3, #26
 8001f9e:	18fb      	adds	r3, r7, r3
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	226a      	movs	r2, #106	; 0x6a
 8001fa8:	2101      	movs	r1, #1
 8001faa:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2268      	movs	r2, #104	; 0x68
 8001fb0:	2101      	movs	r1, #1
 8001fb2:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8001fc0:	231a      	movs	r3, #26
 8001fc2:	18fb      	adds	r3, r7, r3
 8001fc4:	781b      	ldrb	r3, [r3, #0]
}
 8001fc6:	0018      	movs	r0, r3
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	b008      	add	sp, #32
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	46c0      	nop			; (mov r8, r8)
 8001fd0:	cfff69f3 	.word	0xcfff69f3
 8001fd4:	ffffcfff 	.word	0xffffcfff
 8001fd8:	11fff4ff 	.word	0x11fff4ff
 8001fdc:	40013800 	.word	0x40013800
 8001fe0:	40021000 	.word	0x40021000
 8001fe4:	40004400 	.word	0x40004400
 8001fe8:	00f42400 	.word	0x00f42400
 8001fec:	080028ec 	.word	0x080028ec

08001ff0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ffc:	2208      	movs	r2, #8
 8001ffe:	4013      	ands	r3, r2
 8002000:	d00b      	beq.n	800201a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	4a4a      	ldr	r2, [pc, #296]	; (8002134 <UART_AdvFeatureConfig+0x144>)
 800200a:	4013      	ands	r3, r2
 800200c:	0019      	movs	r1, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	430a      	orrs	r2, r1
 8002018:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800201e:	2201      	movs	r2, #1
 8002020:	4013      	ands	r3, r2
 8002022:	d00b      	beq.n	800203c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	4a43      	ldr	r2, [pc, #268]	; (8002138 <UART_AdvFeatureConfig+0x148>)
 800202c:	4013      	ands	r3, r2
 800202e:	0019      	movs	r1, r3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	430a      	orrs	r2, r1
 800203a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002040:	2202      	movs	r2, #2
 8002042:	4013      	ands	r3, r2
 8002044:	d00b      	beq.n	800205e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	4a3b      	ldr	r2, [pc, #236]	; (800213c <UART_AdvFeatureConfig+0x14c>)
 800204e:	4013      	ands	r3, r2
 8002050:	0019      	movs	r1, r3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	430a      	orrs	r2, r1
 800205c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002062:	2204      	movs	r2, #4
 8002064:	4013      	ands	r3, r2
 8002066:	d00b      	beq.n	8002080 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	4a34      	ldr	r2, [pc, #208]	; (8002140 <UART_AdvFeatureConfig+0x150>)
 8002070:	4013      	ands	r3, r2
 8002072:	0019      	movs	r1, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	430a      	orrs	r2, r1
 800207e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002084:	2210      	movs	r2, #16
 8002086:	4013      	ands	r3, r2
 8002088:	d00b      	beq.n	80020a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	4a2c      	ldr	r2, [pc, #176]	; (8002144 <UART_AdvFeatureConfig+0x154>)
 8002092:	4013      	ands	r3, r2
 8002094:	0019      	movs	r1, r3
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	430a      	orrs	r2, r1
 80020a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020a6:	2220      	movs	r2, #32
 80020a8:	4013      	ands	r3, r2
 80020aa:	d00b      	beq.n	80020c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	4a25      	ldr	r2, [pc, #148]	; (8002148 <UART_AdvFeatureConfig+0x158>)
 80020b4:	4013      	ands	r3, r2
 80020b6:	0019      	movs	r1, r3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	430a      	orrs	r2, r1
 80020c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020c8:	2240      	movs	r2, #64	; 0x40
 80020ca:	4013      	ands	r3, r2
 80020cc:	d01d      	beq.n	800210a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	4a1d      	ldr	r2, [pc, #116]	; (800214c <UART_AdvFeatureConfig+0x15c>)
 80020d6:	4013      	ands	r3, r2
 80020d8:	0019      	movs	r1, r3
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	430a      	orrs	r2, r1
 80020e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80020ea:	2380      	movs	r3, #128	; 0x80
 80020ec:	035b      	lsls	r3, r3, #13
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d10b      	bne.n	800210a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	4a15      	ldr	r2, [pc, #84]	; (8002150 <UART_AdvFeatureConfig+0x160>)
 80020fa:	4013      	ands	r3, r2
 80020fc:	0019      	movs	r1, r3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	430a      	orrs	r2, r1
 8002108:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800210e:	2280      	movs	r2, #128	; 0x80
 8002110:	4013      	ands	r3, r2
 8002112:	d00b      	beq.n	800212c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	4a0e      	ldr	r2, [pc, #56]	; (8002154 <UART_AdvFeatureConfig+0x164>)
 800211c:	4013      	ands	r3, r2
 800211e:	0019      	movs	r1, r3
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	430a      	orrs	r2, r1
 800212a:	605a      	str	r2, [r3, #4]
  }
}
 800212c:	46c0      	nop			; (mov r8, r8)
 800212e:	46bd      	mov	sp, r7
 8002130:	b002      	add	sp, #8
 8002132:	bd80      	pop	{r7, pc}
 8002134:	ffff7fff 	.word	0xffff7fff
 8002138:	fffdffff 	.word	0xfffdffff
 800213c:	fffeffff 	.word	0xfffeffff
 8002140:	fffbffff 	.word	0xfffbffff
 8002144:	ffffefff 	.word	0xffffefff
 8002148:	ffffdfff 	.word	0xffffdfff
 800214c:	ffefffff 	.word	0xffefffff
 8002150:	ff9fffff 	.word	0xff9fffff
 8002154:	fff7ffff 	.word	0xfff7ffff

08002158 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b092      	sub	sp, #72	; 0x48
 800215c:	af02      	add	r7, sp, #8
 800215e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2290      	movs	r2, #144	; 0x90
 8002164:	2100      	movs	r1, #0
 8002166:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002168:	f7fe fb40 	bl	80007ec <HAL_GetTick>
 800216c:	0003      	movs	r3, r0
 800216e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	2208      	movs	r2, #8
 8002178:	4013      	ands	r3, r2
 800217a:	2b08      	cmp	r3, #8
 800217c:	d12d      	bne.n	80021da <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800217e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002180:	2280      	movs	r2, #128	; 0x80
 8002182:	0391      	lsls	r1, r2, #14
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	4a47      	ldr	r2, [pc, #284]	; (80022a4 <UART_CheckIdleState+0x14c>)
 8002188:	9200      	str	r2, [sp, #0]
 800218a:	2200      	movs	r2, #0
 800218c:	f000 f88e 	bl	80022ac <UART_WaitOnFlagUntilTimeout>
 8002190:	1e03      	subs	r3, r0, #0
 8002192:	d022      	beq.n	80021da <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002194:	f3ef 8310 	mrs	r3, PRIMASK
 8002198:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800219a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800219c:	63bb      	str	r3, [r7, #56]	; 0x38
 800219e:	2301      	movs	r3, #1
 80021a0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021a4:	f383 8810 	msr	PRIMASK, r3
}
 80021a8:	46c0      	nop			; (mov r8, r8)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2180      	movs	r1, #128	; 0x80
 80021b6:	438a      	bics	r2, r1
 80021b8:	601a      	str	r2, [r3, #0]
 80021ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021c0:	f383 8810 	msr	PRIMASK, r3
}
 80021c4:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2288      	movs	r2, #136	; 0x88
 80021ca:	2120      	movs	r1, #32
 80021cc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2284      	movs	r2, #132	; 0x84
 80021d2:	2100      	movs	r1, #0
 80021d4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e060      	b.n	800229c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	2204      	movs	r2, #4
 80021e2:	4013      	ands	r3, r2
 80021e4:	2b04      	cmp	r3, #4
 80021e6:	d146      	bne.n	8002276 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80021e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80021ea:	2280      	movs	r2, #128	; 0x80
 80021ec:	03d1      	lsls	r1, r2, #15
 80021ee:	6878      	ldr	r0, [r7, #4]
 80021f0:	4a2c      	ldr	r2, [pc, #176]	; (80022a4 <UART_CheckIdleState+0x14c>)
 80021f2:	9200      	str	r2, [sp, #0]
 80021f4:	2200      	movs	r2, #0
 80021f6:	f000 f859 	bl	80022ac <UART_WaitOnFlagUntilTimeout>
 80021fa:	1e03      	subs	r3, r0, #0
 80021fc:	d03b      	beq.n	8002276 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80021fe:	f3ef 8310 	mrs	r3, PRIMASK
 8002202:	60fb      	str	r3, [r7, #12]
  return(result);
 8002204:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002206:	637b      	str	r3, [r7, #52]	; 0x34
 8002208:	2301      	movs	r3, #1
 800220a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	f383 8810 	msr	PRIMASK, r3
}
 8002212:	46c0      	nop			; (mov r8, r8)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4922      	ldr	r1, [pc, #136]	; (80022a8 <UART_CheckIdleState+0x150>)
 8002220:	400a      	ands	r2, r1
 8002222:	601a      	str	r2, [r3, #0]
 8002224:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002226:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	f383 8810 	msr	PRIMASK, r3
}
 800222e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002230:	f3ef 8310 	mrs	r3, PRIMASK
 8002234:	61bb      	str	r3, [r7, #24]
  return(result);
 8002236:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002238:	633b      	str	r3, [r7, #48]	; 0x30
 800223a:	2301      	movs	r3, #1
 800223c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	f383 8810 	msr	PRIMASK, r3
}
 8002244:	46c0      	nop			; (mov r8, r8)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	689a      	ldr	r2, [r3, #8]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2101      	movs	r1, #1
 8002252:	438a      	bics	r2, r1
 8002254:	609a      	str	r2, [r3, #8]
 8002256:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002258:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800225a:	6a3b      	ldr	r3, [r7, #32]
 800225c:	f383 8810 	msr	PRIMASK, r3
}
 8002260:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	228c      	movs	r2, #140	; 0x8c
 8002266:	2120      	movs	r1, #32
 8002268:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2284      	movs	r2, #132	; 0x84
 800226e:	2100      	movs	r1, #0
 8002270:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002272:	2303      	movs	r3, #3
 8002274:	e012      	b.n	800229c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2288      	movs	r2, #136	; 0x88
 800227a:	2120      	movs	r1, #32
 800227c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	228c      	movs	r2, #140	; 0x8c
 8002282:	2120      	movs	r1, #32
 8002284:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2200      	movs	r2, #0
 800228a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2200      	movs	r2, #0
 8002290:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2284      	movs	r2, #132	; 0x84
 8002296:	2100      	movs	r1, #0
 8002298:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800229a:	2300      	movs	r3, #0
}
 800229c:	0018      	movs	r0, r3
 800229e:	46bd      	mov	sp, r7
 80022a0:	b010      	add	sp, #64	; 0x40
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	01ffffff 	.word	0x01ffffff
 80022a8:	fffffedf 	.word	0xfffffedf

080022ac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b084      	sub	sp, #16
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	60f8      	str	r0, [r7, #12]
 80022b4:	60b9      	str	r1, [r7, #8]
 80022b6:	603b      	str	r3, [r7, #0]
 80022b8:	1dfb      	adds	r3, r7, #7
 80022ba:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022bc:	e051      	b.n	8002362 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022be:	69bb      	ldr	r3, [r7, #24]
 80022c0:	3301      	adds	r3, #1
 80022c2:	d04e      	beq.n	8002362 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022c4:	f7fe fa92 	bl	80007ec <HAL_GetTick>
 80022c8:	0002      	movs	r2, r0
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	69ba      	ldr	r2, [r7, #24]
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d302      	bcc.n	80022da <UART_WaitOnFlagUntilTimeout+0x2e>
 80022d4:	69bb      	ldr	r3, [r7, #24]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d101      	bne.n	80022de <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80022da:	2303      	movs	r3, #3
 80022dc:	e051      	b.n	8002382 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2204      	movs	r2, #4
 80022e6:	4013      	ands	r3, r2
 80022e8:	d03b      	beq.n	8002362 <UART_WaitOnFlagUntilTimeout+0xb6>
 80022ea:	68bb      	ldr	r3, [r7, #8]
 80022ec:	2b80      	cmp	r3, #128	; 0x80
 80022ee:	d038      	beq.n	8002362 <UART_WaitOnFlagUntilTimeout+0xb6>
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	2b40      	cmp	r3, #64	; 0x40
 80022f4:	d035      	beq.n	8002362 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	69db      	ldr	r3, [r3, #28]
 80022fc:	2208      	movs	r2, #8
 80022fe:	4013      	ands	r3, r2
 8002300:	2b08      	cmp	r3, #8
 8002302:	d111      	bne.n	8002328 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2208      	movs	r2, #8
 800230a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	0018      	movs	r0, r3
 8002310:	f000 f922 	bl	8002558 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	2290      	movs	r2, #144	; 0x90
 8002318:	2108      	movs	r1, #8
 800231a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	2284      	movs	r2, #132	; 0x84
 8002320:	2100      	movs	r1, #0
 8002322:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	e02c      	b.n	8002382 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	69da      	ldr	r2, [r3, #28]
 800232e:	2380      	movs	r3, #128	; 0x80
 8002330:	011b      	lsls	r3, r3, #4
 8002332:	401a      	ands	r2, r3
 8002334:	2380      	movs	r3, #128	; 0x80
 8002336:	011b      	lsls	r3, r3, #4
 8002338:	429a      	cmp	r2, r3
 800233a:	d112      	bne.n	8002362 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	2280      	movs	r2, #128	; 0x80
 8002342:	0112      	lsls	r2, r2, #4
 8002344:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	0018      	movs	r0, r3
 800234a:	f000 f905 	bl	8002558 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	2290      	movs	r2, #144	; 0x90
 8002352:	2120      	movs	r1, #32
 8002354:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	2284      	movs	r2, #132	; 0x84
 800235a:	2100      	movs	r1, #0
 800235c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800235e:	2303      	movs	r3, #3
 8002360:	e00f      	b.n	8002382 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	69db      	ldr	r3, [r3, #28]
 8002368:	68ba      	ldr	r2, [r7, #8]
 800236a:	4013      	ands	r3, r2
 800236c:	68ba      	ldr	r2, [r7, #8]
 800236e:	1ad3      	subs	r3, r2, r3
 8002370:	425a      	negs	r2, r3
 8002372:	4153      	adcs	r3, r2
 8002374:	b2db      	uxtb	r3, r3
 8002376:	001a      	movs	r2, r3
 8002378:	1dfb      	adds	r3, r7, #7
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	429a      	cmp	r2, r3
 800237e:	d09e      	beq.n	80022be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002380:	2300      	movs	r3, #0
}
 8002382:	0018      	movs	r0, r3
 8002384:	46bd      	mov	sp, r7
 8002386:	b004      	add	sp, #16
 8002388:	bd80      	pop	{r7, pc}
	...

0800238c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b090      	sub	sp, #64	; 0x40
 8002390:	af00      	add	r7, sp, #0
 8002392:	60f8      	str	r0, [r7, #12]
 8002394:	60b9      	str	r1, [r7, #8]
 8002396:	1dbb      	adds	r3, r7, #6
 8002398:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	68ba      	ldr	r2, [r7, #8]
 800239e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	1dba      	adds	r2, r7, #6
 80023a4:	215c      	movs	r1, #92	; 0x5c
 80023a6:	8812      	ldrh	r2, [r2, #0]
 80023a8:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	2290      	movs	r2, #144	; 0x90
 80023ae:	2100      	movs	r1, #0
 80023b0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	228c      	movs	r2, #140	; 0x8c
 80023b6:	2122      	movs	r1, #34	; 0x22
 80023b8:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	2280      	movs	r2, #128	; 0x80
 80023be:	589b      	ldr	r3, [r3, r2]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d02d      	beq.n	8002420 <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2280      	movs	r2, #128	; 0x80
 80023c8:	589b      	ldr	r3, [r3, r2]
 80023ca:	4a40      	ldr	r2, [pc, #256]	; (80024cc <UART_Start_Receive_DMA+0x140>)
 80023cc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	2280      	movs	r2, #128	; 0x80
 80023d2:	589b      	ldr	r3, [r3, r2]
 80023d4:	4a3e      	ldr	r2, [pc, #248]	; (80024d0 <UART_Start_Receive_DMA+0x144>)
 80023d6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2280      	movs	r2, #128	; 0x80
 80023dc:	589b      	ldr	r3, [r3, r2]
 80023de:	4a3d      	ldr	r2, [pc, #244]	; (80024d4 <UART_Start_Receive_DMA+0x148>)
 80023e0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	2280      	movs	r2, #128	; 0x80
 80023e6:	589b      	ldr	r3, [r3, r2]
 80023e8:	2200      	movs	r2, #0
 80023ea:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	2280      	movs	r2, #128	; 0x80
 80023f0:	5898      	ldr	r0, [r3, r2]
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	3324      	adds	r3, #36	; 0x24
 80023f8:	0019      	movs	r1, r3
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023fe:	001a      	movs	r2, r3
 8002400:	1dbb      	adds	r3, r7, #6
 8002402:	881b      	ldrh	r3, [r3, #0]
 8002404:	f7fe fb88 	bl	8000b18 <HAL_DMA_Start_IT>
 8002408:	1e03      	subs	r3, r0, #0
 800240a:	d009      	beq.n	8002420 <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	2290      	movs	r2, #144	; 0x90
 8002410:	2110      	movs	r1, #16
 8002412:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	228c      	movs	r2, #140	; 0x8c
 8002418:	2120      	movs	r1, #32
 800241a:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 800241c:	2301      	movs	r3, #1
 800241e:	e050      	b.n	80024c2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	691b      	ldr	r3, [r3, #16]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d019      	beq.n	800245c <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002428:	f3ef 8310 	mrs	r3, PRIMASK
 800242c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800242e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002430:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002432:	2301      	movs	r3, #1
 8002434:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002436:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002438:	f383 8810 	msr	PRIMASK, r3
}
 800243c:	46c0      	nop			; (mov r8, r8)
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	2180      	movs	r1, #128	; 0x80
 800244a:	0049      	lsls	r1, r1, #1
 800244c:	430a      	orrs	r2, r1
 800244e:	601a      	str	r2, [r3, #0]
 8002450:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002452:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002456:	f383 8810 	msr	PRIMASK, r3
}
 800245a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800245c:	f3ef 8310 	mrs	r3, PRIMASK
 8002460:	613b      	str	r3, [r7, #16]
  return(result);
 8002462:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002464:	63bb      	str	r3, [r7, #56]	; 0x38
 8002466:	2301      	movs	r3, #1
 8002468:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	f383 8810 	msr	PRIMASK, r3
}
 8002470:	46c0      	nop			; (mov r8, r8)
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	689a      	ldr	r2, [r3, #8]
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	2101      	movs	r1, #1
 800247e:	430a      	orrs	r2, r1
 8002480:	609a      	str	r2, [r3, #8]
 8002482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002484:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002486:	69bb      	ldr	r3, [r7, #24]
 8002488:	f383 8810 	msr	PRIMASK, r3
}
 800248c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800248e:	f3ef 8310 	mrs	r3, PRIMASK
 8002492:	61fb      	str	r3, [r7, #28]
  return(result);
 8002494:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002496:	637b      	str	r3, [r7, #52]	; 0x34
 8002498:	2301      	movs	r3, #1
 800249a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800249c:	6a3b      	ldr	r3, [r7, #32]
 800249e:	f383 8810 	msr	PRIMASK, r3
}
 80024a2:	46c0      	nop			; (mov r8, r8)
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	689a      	ldr	r2, [r3, #8]
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2140      	movs	r1, #64	; 0x40
 80024b0:	430a      	orrs	r2, r1
 80024b2:	609a      	str	r2, [r3, #8]
 80024b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024b6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ba:	f383 8810 	msr	PRIMASK, r3
}
 80024be:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 80024c0:	2300      	movs	r3, #0
}
 80024c2:	0018      	movs	r0, r3
 80024c4:	46bd      	mov	sp, r7
 80024c6:	b010      	add	sp, #64	; 0x40
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	46c0      	nop			; (mov r8, r8)
 80024cc:	08002625 	.word	0x08002625
 80024d0:	08002755 	.word	0x08002755
 80024d4:	08002797 	.word	0x08002797

080024d8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b08a      	sub	sp, #40	; 0x28
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80024e0:	f3ef 8310 	mrs	r3, PRIMASK
 80024e4:	60bb      	str	r3, [r7, #8]
  return(result);
 80024e6:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80024e8:	627b      	str	r3, [r7, #36]	; 0x24
 80024ea:	2301      	movs	r3, #1
 80024ec:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	f383 8810 	msr	PRIMASK, r3
}
 80024f4:	46c0      	nop			; (mov r8, r8)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	21c0      	movs	r1, #192	; 0xc0
 8002502:	438a      	bics	r2, r1
 8002504:	601a      	str	r2, [r3, #0]
 8002506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002508:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800250a:	693b      	ldr	r3, [r7, #16]
 800250c:	f383 8810 	msr	PRIMASK, r3
}
 8002510:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002512:	f3ef 8310 	mrs	r3, PRIMASK
 8002516:	617b      	str	r3, [r7, #20]
  return(result);
 8002518:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800251a:	623b      	str	r3, [r7, #32]
 800251c:	2301      	movs	r3, #1
 800251e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002520:	69bb      	ldr	r3, [r7, #24]
 8002522:	f383 8810 	msr	PRIMASK, r3
}
 8002526:	46c0      	nop			; (mov r8, r8)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	689a      	ldr	r2, [r3, #8]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4908      	ldr	r1, [pc, #32]	; (8002554 <UART_EndTxTransfer+0x7c>)
 8002534:	400a      	ands	r2, r1
 8002536:	609a      	str	r2, [r3, #8]
 8002538:	6a3b      	ldr	r3, [r7, #32]
 800253a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	f383 8810 	msr	PRIMASK, r3
}
 8002542:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2288      	movs	r2, #136	; 0x88
 8002548:	2120      	movs	r1, #32
 800254a:	5099      	str	r1, [r3, r2]
}
 800254c:	46c0      	nop			; (mov r8, r8)
 800254e:	46bd      	mov	sp, r7
 8002550:	b00a      	add	sp, #40	; 0x28
 8002552:	bd80      	pop	{r7, pc}
 8002554:	ff7fffff 	.word	0xff7fffff

08002558 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b08e      	sub	sp, #56	; 0x38
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002560:	f3ef 8310 	mrs	r3, PRIMASK
 8002564:	617b      	str	r3, [r7, #20]
  return(result);
 8002566:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002568:	637b      	str	r3, [r7, #52]	; 0x34
 800256a:	2301      	movs	r3, #1
 800256c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800256e:	69bb      	ldr	r3, [r7, #24]
 8002570:	f383 8810 	msr	PRIMASK, r3
}
 8002574:	46c0      	nop			; (mov r8, r8)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4926      	ldr	r1, [pc, #152]	; (800261c <UART_EndRxTransfer+0xc4>)
 8002582:	400a      	ands	r2, r1
 8002584:	601a      	str	r2, [r3, #0]
 8002586:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002588:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800258a:	69fb      	ldr	r3, [r7, #28]
 800258c:	f383 8810 	msr	PRIMASK, r3
}
 8002590:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002592:	f3ef 8310 	mrs	r3, PRIMASK
 8002596:	623b      	str	r3, [r7, #32]
  return(result);
 8002598:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800259a:	633b      	str	r3, [r7, #48]	; 0x30
 800259c:	2301      	movs	r3, #1
 800259e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a2:	f383 8810 	msr	PRIMASK, r3
}
 80025a6:	46c0      	nop			; (mov r8, r8)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	689a      	ldr	r2, [r3, #8]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	491b      	ldr	r1, [pc, #108]	; (8002620 <UART_EndRxTransfer+0xc8>)
 80025b4:	400a      	ands	r2, r1
 80025b6:	609a      	str	r2, [r3, #8]
 80025b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025ba:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025be:	f383 8810 	msr	PRIMASK, r3
}
 80025c2:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d118      	bne.n	80025fe <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025cc:	f3ef 8310 	mrs	r3, PRIMASK
 80025d0:	60bb      	str	r3, [r7, #8]
  return(result);
 80025d2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80025d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80025d6:	2301      	movs	r3, #1
 80025d8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	f383 8810 	msr	PRIMASK, r3
}
 80025e0:	46c0      	nop			; (mov r8, r8)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	2110      	movs	r1, #16
 80025ee:	438a      	bics	r2, r1
 80025f0:	601a      	str	r2, [r3, #0]
 80025f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025f4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	f383 8810 	msr	PRIMASK, r3
}
 80025fc:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	228c      	movs	r2, #140	; 0x8c
 8002602:	2120      	movs	r1, #32
 8002604:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2200      	movs	r2, #0
 800260a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2200      	movs	r2, #0
 8002610:	675a      	str	r2, [r3, #116]	; 0x74
}
 8002612:	46c0      	nop			; (mov r8, r8)
 8002614:	46bd      	mov	sp, r7
 8002616:	b00e      	add	sp, #56	; 0x38
 8002618:	bd80      	pop	{r7, pc}
 800261a:	46c0      	nop			; (mov r8, r8)
 800261c:	fffffedf 	.word	0xfffffedf
 8002620:	effffffe 	.word	0xeffffffe

08002624 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b094      	sub	sp, #80	; 0x50
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002630:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2220      	movs	r2, #32
 800263a:	4013      	ands	r3, r2
 800263c:	d16f      	bne.n	800271e <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 800263e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002640:	225e      	movs	r2, #94	; 0x5e
 8002642:	2100      	movs	r1, #0
 8002644:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002646:	f3ef 8310 	mrs	r3, PRIMASK
 800264a:	61bb      	str	r3, [r7, #24]
  return(result);
 800264c:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800264e:	64bb      	str	r3, [r7, #72]	; 0x48
 8002650:	2301      	movs	r3, #1
 8002652:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002654:	69fb      	ldr	r3, [r7, #28]
 8002656:	f383 8810 	msr	PRIMASK, r3
}
 800265a:	46c0      	nop			; (mov r8, r8)
 800265c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	493a      	ldr	r1, [pc, #232]	; (8002750 <UART_DMAReceiveCplt+0x12c>)
 8002668:	400a      	ands	r2, r1
 800266a:	601a      	str	r2, [r3, #0]
 800266c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800266e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002670:	6a3b      	ldr	r3, [r7, #32]
 8002672:	f383 8810 	msr	PRIMASK, r3
}
 8002676:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002678:	f3ef 8310 	mrs	r3, PRIMASK
 800267c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800267e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002680:	647b      	str	r3, [r7, #68]	; 0x44
 8002682:	2301      	movs	r3, #1
 8002684:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002688:	f383 8810 	msr	PRIMASK, r3
}
 800268c:	46c0      	nop			; (mov r8, r8)
 800268e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	689a      	ldr	r2, [r3, #8]
 8002694:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	2101      	movs	r1, #1
 800269a:	438a      	bics	r2, r1
 800269c:	609a      	str	r2, [r3, #8]
 800269e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026a4:	f383 8810 	msr	PRIMASK, r3
}
 80026a8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026aa:	f3ef 8310 	mrs	r3, PRIMASK
 80026ae:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80026b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80026b2:	643b      	str	r3, [r7, #64]	; 0x40
 80026b4:	2301      	movs	r3, #1
 80026b6:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026ba:	f383 8810 	msr	PRIMASK, r3
}
 80026be:	46c0      	nop			; (mov r8, r8)
 80026c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	689a      	ldr	r2, [r3, #8]
 80026c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	2140      	movs	r1, #64	; 0x40
 80026cc:	438a      	bics	r2, r1
 80026ce:	609a      	str	r2, [r3, #8]
 80026d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026d2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026d6:	f383 8810 	msr	PRIMASK, r3
}
 80026da:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80026dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80026de:	228c      	movs	r2, #140	; 0x8c
 80026e0:	2120      	movs	r1, #32
 80026e2:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80026e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80026e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d118      	bne.n	800271e <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026ec:	f3ef 8310 	mrs	r3, PRIMASK
 80026f0:	60fb      	str	r3, [r7, #12]
  return(result);
 80026f2:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80026f4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80026f6:	2301      	movs	r3, #1
 80026f8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	f383 8810 	msr	PRIMASK, r3
}
 8002700:	46c0      	nop			; (mov r8, r8)
 8002702:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	2110      	movs	r1, #16
 800270e:	438a      	bics	r2, r1
 8002710:	601a      	str	r2, [r3, #0]
 8002712:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002714:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	f383 8810 	msr	PRIMASK, r3
}
 800271c:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800271e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002720:	2200      	movs	r2, #0
 8002722:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002724:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002726:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002728:	2b01      	cmp	r3, #1
 800272a:	d108      	bne.n	800273e <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800272c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800272e:	225c      	movs	r2, #92	; 0x5c
 8002730:	5a9a      	ldrh	r2, [r3, r2]
 8002732:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002734:	0011      	movs	r1, r2
 8002736:	0018      	movs	r0, r3
 8002738:	f7ff fae5 	bl	8001d06 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800273c:	e003      	b.n	8002746 <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 800273e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002740:	0018      	movs	r0, r3
 8002742:	f7ff fac8 	bl	8001cd6 <HAL_UART_RxCpltCallback>
}
 8002746:	46c0      	nop			; (mov r8, r8)
 8002748:	46bd      	mov	sp, r7
 800274a:	b014      	add	sp, #80	; 0x50
 800274c:	bd80      	pop	{r7, pc}
 800274e:	46c0      	nop			; (mov r8, r8)
 8002750:	fffffeff 	.word	0xfffffeff

08002754 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002760:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	2201      	movs	r2, #1
 8002766:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800276c:	2b01      	cmp	r3, #1
 800276e:	d10a      	bne.n	8002786 <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	225c      	movs	r2, #92	; 0x5c
 8002774:	5a9b      	ldrh	r3, [r3, r2]
 8002776:	085b      	lsrs	r3, r3, #1
 8002778:	b29a      	uxth	r2, r3
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	0011      	movs	r1, r2
 800277e:	0018      	movs	r0, r3
 8002780:	f7ff fac1 	bl	8001d06 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002784:	e003      	b.n	800278e <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	0018      	movs	r0, r3
 800278a:	f7ff faac 	bl	8001ce6 <HAL_UART_RxHalfCpltCallback>
}
 800278e:	46c0      	nop			; (mov r8, r8)
 8002790:	46bd      	mov	sp, r7
 8002792:	b004      	add	sp, #16
 8002794:	bd80      	pop	{r7, pc}

08002796 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8002796:	b580      	push	{r7, lr}
 8002798:	b086      	sub	sp, #24
 800279a:	af00      	add	r7, sp, #0
 800279c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027a2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	2288      	movs	r2, #136	; 0x88
 80027a8:	589b      	ldr	r3, [r3, r2]
 80027aa:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	228c      	movs	r2, #140	; 0x8c
 80027b0:	589b      	ldr	r3, [r3, r2]
 80027b2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	2280      	movs	r2, #128	; 0x80
 80027bc:	4013      	ands	r3, r2
 80027be:	2b80      	cmp	r3, #128	; 0x80
 80027c0:	d10a      	bne.n	80027d8 <UART_DMAError+0x42>
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	2b21      	cmp	r3, #33	; 0x21
 80027c6:	d107      	bne.n	80027d8 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	2256      	movs	r2, #86	; 0x56
 80027cc:	2100      	movs	r1, #0
 80027ce:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	0018      	movs	r0, r3
 80027d4:	f7ff fe80 	bl	80024d8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	2240      	movs	r2, #64	; 0x40
 80027e0:	4013      	ands	r3, r2
 80027e2:	2b40      	cmp	r3, #64	; 0x40
 80027e4:	d10a      	bne.n	80027fc <UART_DMAError+0x66>
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	2b22      	cmp	r3, #34	; 0x22
 80027ea:	d107      	bne.n	80027fc <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	225e      	movs	r2, #94	; 0x5e
 80027f0:	2100      	movs	r1, #0
 80027f2:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	0018      	movs	r0, r3
 80027f8:	f7ff feae 	bl	8002558 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	2290      	movs	r2, #144	; 0x90
 8002800:	589b      	ldr	r3, [r3, r2]
 8002802:	2210      	movs	r2, #16
 8002804:	431a      	orrs	r2, r3
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	2190      	movs	r1, #144	; 0x90
 800280a:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	0018      	movs	r0, r3
 8002810:	f7ff fa71 	bl	8001cf6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002814:	46c0      	nop			; (mov r8, r8)
 8002816:	46bd      	mov	sp, r7
 8002818:	b006      	add	sp, #24
 800281a:	bd80      	pop	{r7, pc}

0800281c <__libc_init_array>:
 800281c:	b570      	push	{r4, r5, r6, lr}
 800281e:	2600      	movs	r6, #0
 8002820:	4d0c      	ldr	r5, [pc, #48]	; (8002854 <__libc_init_array+0x38>)
 8002822:	4c0d      	ldr	r4, [pc, #52]	; (8002858 <__libc_init_array+0x3c>)
 8002824:	1b64      	subs	r4, r4, r5
 8002826:	10a4      	asrs	r4, r4, #2
 8002828:	42a6      	cmp	r6, r4
 800282a:	d109      	bne.n	8002840 <__libc_init_array+0x24>
 800282c:	2600      	movs	r6, #0
 800282e:	f000 f821 	bl	8002874 <_init>
 8002832:	4d0a      	ldr	r5, [pc, #40]	; (800285c <__libc_init_array+0x40>)
 8002834:	4c0a      	ldr	r4, [pc, #40]	; (8002860 <__libc_init_array+0x44>)
 8002836:	1b64      	subs	r4, r4, r5
 8002838:	10a4      	asrs	r4, r4, #2
 800283a:	42a6      	cmp	r6, r4
 800283c:	d105      	bne.n	800284a <__libc_init_array+0x2e>
 800283e:	bd70      	pop	{r4, r5, r6, pc}
 8002840:	00b3      	lsls	r3, r6, #2
 8002842:	58eb      	ldr	r3, [r5, r3]
 8002844:	4798      	blx	r3
 8002846:	3601      	adds	r6, #1
 8002848:	e7ee      	b.n	8002828 <__libc_init_array+0xc>
 800284a:	00b3      	lsls	r3, r6, #2
 800284c:	58eb      	ldr	r3, [r5, r3]
 800284e:	4798      	blx	r3
 8002850:	3601      	adds	r6, #1
 8002852:	e7f2      	b.n	800283a <__libc_init_array+0x1e>
 8002854:	08002904 	.word	0x08002904
 8002858:	08002904 	.word	0x08002904
 800285c:	08002904 	.word	0x08002904
 8002860:	08002908 	.word	0x08002908

08002864 <memset>:
 8002864:	0003      	movs	r3, r0
 8002866:	1882      	adds	r2, r0, r2
 8002868:	4293      	cmp	r3, r2
 800286a:	d100      	bne.n	800286e <memset+0xa>
 800286c:	4770      	bx	lr
 800286e:	7019      	strb	r1, [r3, #0]
 8002870:	3301      	adds	r3, #1
 8002872:	e7f9      	b.n	8002868 <memset+0x4>

08002874 <_init>:
 8002874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002876:	46c0      	nop			; (mov r8, r8)
 8002878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800287a:	bc08      	pop	{r3}
 800287c:	469e      	mov	lr, r3
 800287e:	4770      	bx	lr

08002880 <_fini>:
 8002880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002882:	46c0      	nop			; (mov r8, r8)
 8002884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002886:	bc08      	pop	{r3}
 8002888:	469e      	mov	lr, r3
 800288a:	4770      	bx	lr
