Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sat Oct 26 22:30:56 2019
| Host             : DESKTOP-S201MJR running 64-bit major release  (build 9200)
| Command          : report_power -file mlp_power_routed.rpt -pb mlp_power_summary_routed.pb -rpx mlp_power_routed.rpx
| Design           : mlp
| Device           : xc7k325tffg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.227        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.070        |
| Device Static (W)        | 0.157        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 84.6         |
| Junction Temperature (C) | 25.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.029 |        3 |       --- |             --- |
| Slice Logic              |     0.010 |     1598 |       --- |             --- |
|   LUT as Logic           |     0.007 |      623 |    203800 |            0.31 |
|   LUT as Distributed RAM |     0.002 |       96 |     64000 |            0.15 |
|   Register               |    <0.001 |      665 |    407600 |            0.16 |
|   CARRY4                 |    <0.001 |       52 |     50950 |            0.10 |
|   LUT as Shift Register  |    <0.001 |       13 |     64000 |            0.02 |
|   Others                 |     0.000 |       48 |       --- |             --- |
| Signals                  |     0.014 |     1303 |       --- |             --- |
| Block RAM                |     0.003 |      0.5 |       445 |            0.11 |
| DSPs                     |     0.013 |        6 |       840 |            0.71 |
| Static Power             |     0.157 |          |           |                 |
| Total                    |     0.227 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.138 |       0.070 |      0.068 |
| Vccaux    |       1.800 |     0.028 |       0.000 |      0.028 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |             4.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| mlp                                     |     0.070 |
|   Block_arrayctor_loop_U0               |    <0.001 |
|   L1_activ_V_U                          |     0.002 |
|     mlp_L1_no_activ_V_memcore_U         |     0.002 |
|       mlp_L1_no_activ_V_memcore_ram_U   |     0.002 |
|         ram_reg_0_63_0_2                |    <0.001 |
|         ram_reg_0_63_12_14              |    <0.001 |
|         ram_reg_0_63_15_17              |    <0.001 |
|         ram_reg_0_63_3_5                |    <0.001 |
|         ram_reg_0_63_6_8                |    <0.001 |
|         ram_reg_0_63_9_11               |    <0.001 |
|   L1_no_activ_V_U                       |     0.002 |
|     mlp_L1_no_activ_V_memcore_U         |     0.002 |
|       mlp_L1_no_activ_V_memcore_ram_U   |     0.002 |
|         ram_reg_0_63_0_2                |    <0.001 |
|         ram_reg_0_63_12_14              |    <0.001 |
|         ram_reg_0_63_15_17              |    <0.001 |
|         ram_reg_0_63_3_5                |    <0.001 |
|         ram_reg_0_63_6_8                |    <0.001 |
|         ram_reg_0_63_9_11               |    <0.001 |
|   L2_bias_added_V_U                     |     0.002 |
|     mlp_L2_bias_added_V_memcore_U       |     0.002 |
|       mlp_L2_bias_added_V_memcore_ram_U |     0.002 |
|         ram_reg_0_63_0_2                |    <0.001 |
|         ram_reg_0_63_12_14              |    <0.001 |
|         ram_reg_0_63_15_17              |    <0.001 |
|         ram_reg_0_63_3_5                |    <0.001 |
|         ram_reg_0_63_6_8                |    <0.001 |
|         ram_reg_0_63_9_11               |    <0.001 |
|   L2_out_V_U                            |     0.002 |
|     mlp_L2_out_V_memcore_U              |     0.002 |
|       mlp_L2_out_V_memcore_ram_U        |     0.002 |
|         ram_reg_0_31_0_5                |    <0.001 |
|         ram_reg_0_31_12_17              |    <0.001 |
|         ram_reg_0_31_6_11               |    <0.001 |
|   L2_out_activ_V_U                      |     0.003 |
|     mlp_L2_out_V_memcore_U              |     0.003 |
|       mlp_L2_out_V_memcore_ram_U        |     0.003 |
|         ram_reg_0_31_0_5                |    <0.001 |
|         ram_reg_0_31_12_17              |    <0.001 |
|         ram_reg_0_31_6_11               |    <0.001 |
|   add_bias_pre_L1_U0                    |     0.002 |
|   add_bias_pre_L2_U0                    |     0.002 |
|   bias_added_V_U                        |     0.004 |
|     mlp_bias_added_V_memcore_U          |     0.003 |
|       mlp_bias_added_V_memcore_ram_U    |     0.003 |
|   classify_U0                           |     0.002 |
|   digit_U                               |    <0.001 |
|     U_fifo_w32_d2_A_ram                 |    <0.001 |
|   digit_load_loc_chann_U                |    <0.001 |
|     U_fifo_w32_d2_A_ram                 |    <0.001 |
|   mvprod_layer_1_U0                     |     0.011 |
|     mlp_mac_muladd_18cud_U4             |     0.003 |
|       mlp_mac_muladd_18cud_DSP48_1_U    |     0.003 |
|   mvprod_layer_2_U0                     |     0.010 |
|   p_src_mlp_cpp_lin_U0                  |    <0.001 |
|   sigmoid_activation_L_1_U0             |     0.013 |
|   sigmoid_activation_L_U0               |     0.013 |
+-----------------------------------------+-----------+


