Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[16:01:06.187761] Configured Lic search path (21.01-s002): 5280@cadence.it.auth.gr

Version: 21.15-s080_1, built Fri Sep 23 02:57:55 PDT 2022
Options: -files run.tcl 
Date:    Mon Dec 02 16:01:06 2024
Host:    cn90.it.auth.gr (x86_64 w/Linux 5.14.0-427.40.1.el9_4.x86_64) (12cores*12cpus*1physical cpu*AMD EPYC 7352 24-Core Processor 512KB) (49038956KB)
PID:     1896899
OS:      Rocky Linux release 9.4 (Blue Onyx)


[16:01:06.518218] Periodic Lic check successful
[16:01:06.518234] Feature usage summary:
[16:01:06.518235] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (13 seconds elapsed).

#@ Processing -files option
@genus 1> source run.tcl
#@ Begin verbose source ./run.tcl
@file(run.tcl) 2: set_db init_lib_search_path /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045
  Setting attribute of root '/': 'init_lib_search_path' = /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045
@file(run.tcl) 3: set_db script_search_path /home/a/atsarnad/
  Setting attribute of root '/': 'script_search_path' = /home/a/atsarnad/
@file(run.tcl) 4: set_db init_hdl_search_path /home/a/atsarnad/
  Setting attribute of root '/': 'init_hdl_search_path' = /home/a/atsarnad/
@file(run.tcl) 7: set_db library {timing/fast_vdd1v2_basicCells.lib timing/fast_vdd1v2_multibitsDFF.lib} 

Threads Configured:4

Reading library /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib
  Message Summary for Library both libraries:
  *******************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 49
  Appending library. [LBR-3]: 1
  *******************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.320000, 0.000000) in library 'fast_vdd1v2_multibitsDFF.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
  Setting attribute of root '/': 'library' = timing/fast_vdd1v2_basicCells.lib timing/fast_vdd1v2_multibitsDFF.lib
@file(run.tcl) 8: set_db lef_library {lef/gsclib045_tech.lef lef/gsclib045_macro.lef lef/gsclib045_multibitsDFF.lef}  
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HV' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_VV' has no resistance value.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-129'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2RX1' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2RX2' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2X1' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2X2' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4RX1' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4RX2' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4X1' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4X2' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF2RX1' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF2RX2' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF4RX1' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF4RX2' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF2RX1' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF2RX2' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF4RX1' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF4RX2' is already defined. Ignoring this definition in file '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef'.

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

  Library has 324 usable logic and 128 usable sequential lib-cells.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL1 cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL16 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL32 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL4 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL64 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL8 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FSWNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FSWX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWDNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWDX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOHLDX1_OFF cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOHLDX1_ON cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOHX1_OFF cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOHX1_ON cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOLX1_OFF cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOLX1_ON cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISONLX1_OFF cannot be found in library.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-279'.
  Setting attribute of root '/': 'lef_library' = /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef
@file(run.tcl) 9: read_qrc qrc/qx/gpdk045.tch

  According to qrc_tech_file, there are total 11 routing layers [ V(5) / H(6) ]

Done reading qrc_tech_file
@file(run.tcl) 11: set_db / .use_scan_seqs_for_non_dft false
  Setting attribute of root '/': 'use_scan_seqs_for_non_dft' = false
@file(run.tcl) 12: set_db lp_insert_clock_gating true
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(run.tcl) 13: set_db design_power_effort low
  Setting attribute of root '/': 'design_power_effort' = low
@file(run.tcl) 15: read_hdl picorv32.v
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/a/atsarnad/picorv32.v' on line 206, column 8.
        : For example, the following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
@file(run.tcl) 17: elaborate picorv32
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'picorv32' from file '/home/a/atsarnad/picorv32.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'picorv32' with default parameters value.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'rs1_q' in module 'picorv32_pcpi_fast_mul' in file '/home/a/atsarnad/picorv32.v' on line 2337.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'rs2_q' in module 'picorv32_pcpi_fast_mul' in file '/home/a/atsarnad/picorv32.v' on line 2337.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'rd_q' in module 'picorv32_pcpi_fast_mul' in file '/home/a/atsarnad/picorv32.v' on line 2338.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'pcpi_insn_valid_q' in module 'picorv32_pcpi_fast_mul' in file '/home/a/atsarnad/picorv32.v' on line 2341.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 1277.
        : When multiple case item expressions match the case condition, only the statements associated with the first matching item are considered.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '6' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 1277.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 1323.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '3' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 1323.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 1506.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '3' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 1506.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 1653.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '4' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 1653.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 1662.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '5' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 1662.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 1673.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '6' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 1673.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 1682.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item '7' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 1682.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 1707.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'next_insn_opcode' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 179.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'new_ascii_instr' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 689.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_insn_addr' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 181.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_ascii_instr' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 758.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_imm' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 759.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_opcode' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 760.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_rs1' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 761.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_rs2' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 762.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_rd' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 763.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_next' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 764.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_valid_insn' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 767.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_ascii_instr' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 769.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_imm' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 770.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_opcode' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 771.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_rs1' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 772.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_rs2' in module 'picorv32' in file '/home/a/atsarnad/picorv32.v' on line 773.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-508'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'picorv32'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: picorv32, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: picorv32, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         1.00 | 
| hlo_clip           |       0 |       0 |         1.00 | 
---------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(run.tcl) 19: check_design


 	 Check Design Report (c)
	 ------------------- 
 Summary
 ------- 

              Name                       Total
----------------------------------------------
Unresolved References                        0
Empty Modules                                0
Unloaded Port(s)                            32
Unloaded Sequential Pin(s)                   1
Unloaded Combinational Pin(s)               51
Assigns                                     68
Undriven Port(s)                             0
Undriven Leaf Pin(s)                         0
Undriven hierarchical pin(s)                 0
Multidriven Port(s)                          0
Multidriven Leaf Pin(s)                      0
Multidriven hierarchical Pin(s)              0
Multidriven unloaded net(s)                  0
Constant Port(s)                             2
Constant Leaf Pin(s)                         0
Constant hierarchical Pin(s)              1454
Preserved leaf instance(s)                   0
Preserved hierarchical instance(s)           0
Feedthrough Modules(s)                       0
Libcells with no LEF cell                    0
Physical (LEF) cells with no libcell        78
Subdesigns with long module name             0
Physical only instance(s)                    0
Logical only instance(s)                     0


  Done Checking the design.
@file(run.tcl) 21: read_sdc constraints3.sdc
Error   : A command argument is of the wrong type. [TUI-66] [parse_options]
        : A floating point number was expected, but '0.01750x5' was seen instead.
        : Check the command usage and correct the input to the command.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '12' of the SDC file 'constraints3.sdc': set_clock_transition 0.0175[get_clocks clk].
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:picorv32/clk'.
        : The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.01)
 "all_outputs"              - successful      4 , failed      0 (runtime  0.01)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "get_clocks"               - successful      4 , failed      0 (runtime  0.00)
 "get_ports"                - successful      1 , failed      0 (runtime  0.01)
 "set_clock_latency"        - successful      1 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      0 , failed      1 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      2 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      2 , failed      0 (runtime  0.00)
 "set_load"                 - successful      2 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      2 , failed      0 (runtime  0.01)
Warning : Total failed commands during read_sdc are 1
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(run.tcl) 22: check_timing_intent
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Dec 02 2024  04:01:29 pm
  Module:                 picorv32
  Technology libraries:   fast_vdd1v2 1.0
                          physical_cells 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          0

@file(run.tcl) 23: syn_generic

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 25.8 ps std_slew: 4.7 ps std_load: 1.2 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: picorv32, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.040s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        40.00 | 
------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem_addr_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem_addr_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_getq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_setq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_retirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_maskirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_waitirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_timer_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'decoded_imm_j_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[10]'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-12'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[0]'.
        : The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[1]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[2]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[3]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[4]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[5]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[6]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[7]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[8]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[9]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[10]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[11]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[12]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[13]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[14]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[15]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[16]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[17]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[18]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[19]'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-24'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 82 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 hierarchical instances.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'picorv32' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:01:30 (Dec02) |  484.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: picorv32, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.050s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        50.00 | 
------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: picorv32, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.036s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        36.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
Completed infer macro optimization (accepts: 0, rejects: 61, runtime: 0.042s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.002s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.005s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.049s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.006s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 2, runtime: 0.006s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.005s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.005s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed optimize datapath elements (accepts: 7, rejects: 0, runtime: 0.006s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: picorv32, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |      61 |        42.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         1.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         2.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         1.00 | 
| hlo_mux_consolidation     |       0 |       0 |         5.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         2.00 | 
| hlo_inequality_transform  |       0 |       0 |        49.00 | 
| hlo_reconv_opt            |       0 |       0 |         2.00 | 
| hlo_restructure           |       0 |       0 |         6.00 | 
| hlo_common_select_muxopto |       0 |       2 |         6.00 | 
| hlo_identity_transform    |       0 |       0 |         5.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         1.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         5.00 | 
| hlo_optimize_datapath     |       7 |       0 |         6.00 | 
| hlo_datapath_recast       |       0 |       0 |         1.00 | 
| hlo_clip_mux_input        |       0 |       0 |         1.00 | 
| hlo_clip                  |       0 |       0 |         1.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         1.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 2
Number of non-ctl's : 15
mux_set_mem_do_rdata_1481_495 mux_set_mem_do_wdata_1481_499 mux_set_mem_do_rinst_1481_503 mux_decoder_pseudo_trigger_1481_506 mux_decoder_pseudo_trigger_1852_5897 mux_set_mem_do_rdata_1877_5903 mux_set_mem_do_wdata_1852_5915 mux_decoder_pseudo_trigger_1867_5899 mux_set_mem_do_rdata_1452_5901 mux_set_mem_do_rinst_1452_5907 mux_set_mem_do_wdata_1452_5913 mux_set_mem_do_rdata_1878_5905 mux_set_mem_do_rinst_1806_5909 mux_set_mem_do_rinst_1812_5911 mux_set_mem_do_wdata_1853_5917 
SOP DEBUG : Module= picorv32, Cluster= ctl_1481_9, ctl= 15, Non-ctl= 15
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_1481_9.
Number of non-ctl's : 64
g3221 g3222 g5162 g5183 g5185 g5186 g5187 g5253 g5260 g5316 g5347 g5348 g5350 g5352 g5353 g5373 g5414 g5492 g5526 g5528 g5530 g5534 g5535 g5538 g5720 g5738 g5740 g5749 g5751 g5761 g5763 g5767 g5769 g5771 g5775 g5779 g5803 g5804 g5806 g5809 g5811 g5817 mux_cpu_state_1481_9 mux_decoder_pseudo_trigger_1481_9 mux_decoder_trigger_1481_9 mux_latched_branch_1481_9 mux_latched_is_lb_1481_9 mux_latched_is_lh_1481_9 mux_latched_is_lu_1481_9 mux_latched_rd_1481_9 mux_latched_stalu_1481_9 mux_latched_store_1481_9 mux_mem_do_rinst_1481_9 mux_mem_wordsize_1481_9 mux_pcpi_valid_1481_9 mux_reg_op2_1481_9 mux_reg_sh_1481_9 mux_set_mem_do_rdata_1481_9 mux_set_mem_do_rinst_1481_9 mux_set_mem_do_wdata_1481_9 mux_trap_1481_9 mux_cpu_state_1593_5891 mux_pcpi_valid_1593_5893 mux_pcpi_valid_1600_5895 
SOP DEBUG : Module= picorv32, Cluster= ctl_cpu_state_1481_9, ctl= 4, Non-ctl= 64
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_cpu_state_1481_9.
Number of non-ctl's : 18
g474 g3227 g3228 g3229 g3230 g3231 g3232 g3237 g3238 g3239 g3252 mux_decoded_rd_921_13 mux_decoded_rs2_921_13 mux_instr_jal_921_13 mux_instr_lui_921_13 mux_is_alu_reg_imm_921_13 mux_is_alu_reg_reg_921_13 mux_is_beq_bne_blt_bge_bltu_bgeu_921_13 
SOP DEBUG : Module= picorv32, Cluster= ctl_mem_rdata_latched_921_13, ctl= 1, Non-ctl= 18
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_mem_rdata_latched_921_13.
Number of non-ctl's : 5
mux_cmbsop_instr_div_2440_10 mux_instr_div_2439_431 mux_instr_divu_2439_433 mux_instr_rem_2439_435 mux_instr_remu_2439_437 
SOP DEBUG : Module= picorv32_pcpi_div, Cluster= ctl_2440_10, ctl= 5, Non-ctl= 5
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_2440_10.
Number of non-ctl's : 5
mux_cmbsop_instr_mul_2350_10 mux_instr_mul_2349_123 mux_instr_mulh_2349_125 mux_instr_mulhsu_2349_127 mux_instr_mulhu_2349_129 
SOP DEBUG : Module= picorv32_pcpi_fast_mul, Cluster= ctl_2350_10, ctl= 5, Non-ctl= 5
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_2350_10.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'picorv32':
          live_trim(3) sop(5) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'picorv32'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:4 Speculation: 0
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_alu_out_0_1247_3 in module CDN_DP_region_0_0_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_cpu_state_1731_8 in module CDN_DP_region_0_0_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_cpuregs_wrdata_1310_4 in module CDN_DP_region_0_0_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_cpuregs_write_1310_4 in module CDN_DP_region_0_0_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_current_pc_1493_5 in module CDN_DP_region_0_0_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_mem_do_rinst_1731_8 in module CDN_DP_region_0_0_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_pcpi_int_rd_332_3 in module CDN_DP_region_0_0_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_pcpi_int_wr_332_3 in module CDN_DP_region_0_0_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_reg_op1_1832_6 in module CDN_DP_region_0_0_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_reg_op1_1840_6 in module CDN_DP_region_0_0_c1.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '10' reached for message 'RTLOPT-54'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c1 in picorv32':
	  (add_1564_33, add_1555_32)
	  (sub_1235_38, add_1235_58)

Number of non-ctl's : 3
g7270 mux_reg_op1_1481_9 mux_reg_out_1481_9 
SOP DEBUG : Module= CDN_DP_region_0_0_c1, Cluster= ctl_cpu_state_1481_9_create, ctl= 1, Non-ctl= 3
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_cpu_state_1481_9_create.
Number of non-ctl's : 1
mux_decoded_rs1_921_13 
SOP DEBUG : Module= CDN_DP_region_0_0_c1, Cluster= ctl_mem_rdata_latched_921_13_create, ctl= 1, Non-ctl= 1
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_mem_rdata_latched_921_13_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c2 in picorv32':
	  (add_1564_33, add_1555_32)
	  (sub_1235_38, add_1235_58)

Number of non-ctl's : 3
g7270 mux_reg_op1_1481_9 mux_reg_out_1481_9 
SOP DEBUG : Module= CDN_DP_region_0_0_c2, Cluster= ctl_cpu_state_1481_9_create, ctl= 1, Non-ctl= 3
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_cpu_state_1481_9_create.
Number of non-ctl's : 1
mux_decoded_rs1_921_13 
SOP DEBUG : Module= CDN_DP_region_0_0_c2, Cluster= ctl_mem_rdata_latched_921_13_create, ctl= 1, Non-ctl= 1
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_mem_rdata_latched_921_13_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c3 in picorv32':
	  (add_1564_33, add_1555_32)
	  (sub_1235_38, add_1235_58)

Number of non-ctl's : 3
g7270 mux_reg_op1_1481_9 mux_reg_out_1481_9 
SOP DEBUG : Module= CDN_DP_region_0_0_c3, Cluster= ctl_cpu_state_1481_9_create, ctl= 1, Non-ctl= 3
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_cpu_state_1481_9_create.
Number of non-ctl's : 1
mux_decoded_rs1_921_13 
SOP DEBUG : Module= CDN_DP_region_0_0_c3, Cluster= ctl_mem_rdata_latched_921_13_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_mem_rdata_latched_921_13_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c4 in picorv32':
	  (add_1564_33, add_1555_32)
	  (sub_1235_38, add_1235_58)

Number of non-ctl's : 3
g7270 mux_reg_op1_1481_9 mux_reg_out_1481_9 
SOP DEBUG : Module= CDN_DP_region_0_0_c4, Cluster= ctl_cpu_state_1481_9_create, ctl= 1, Non-ctl= 3
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_cpu_state_1481_9_create.
Number of non-ctl's : 1
mux_decoded_rs1_921_13 
SOP DEBUG : Module= CDN_DP_region_0_0_c4, Cluster= ctl_mem_rdata_latched_921_13_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_mem_rdata_latched_921_13_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c5 in picorv32':
	  (add_1564_33, add_1555_32)
	  (sub_1235_38, add_1235_58)

Number of non-ctl's : 3
g7270 mux_reg_op1_1481_9 mux_reg_out_1481_9 
SOP DEBUG : Module= CDN_DP_region_0_0_c5, Cluster= ctl_cpu_state_1481_9_create, ctl= 1, Non-ctl= 3
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_cpu_state_1481_9_create.
Number of non-ctl's : 1
mux_decoded_rs1_921_13 
SOP DEBUG : Module= CDN_DP_region_0_0_c5, Cluster= ctl_mem_rdata_latched_921_13_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_mem_rdata_latched_921_13_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c6 in picorv32':
	  (add_1564_33, add_1555_32)
	  (sub_1235_38, add_1235_58)

Number of non-ctl's : 3
g7270 mux_reg_op1_1481_9 mux_reg_out_1481_9 
SOP DEBUG : Module= CDN_DP_region_0_0_c6, Cluster= ctl_cpu_state_1481_9_create, ctl= 1, Non-ctl= 3
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_cpu_state_1481_9_create.
Number of non-ctl's : 1
mux_decoded_rs1_921_13 
SOP DEBUG : Module= CDN_DP_region_0_0_c6, Cluster= ctl_mem_rdata_latched_921_13_create, ctl= 1, Non-ctl= 1
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_mem_rdata_latched_921_13_create.
CDN_DP_region_0_0 level = 0 loads = 1 drivers = 0
CDN_DP_region_0_0_c0 in picorv32: area: 113404431105 ,dp = 58 mux = 174 sg = slow         worst_clk_period: -1.0000 
    wns: 2141  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  57746  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in picorv32: area: 103709690280 ,dp = 21 mux = 209 sg = fast         worst_clk_period: -1.0000 
    wns: 2141  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  44149  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in picorv32: area: 103709690280 ,dp = 21 mux = 209 sg = very_slow    worst_clk_period: -1.0000 
    wns: 2141  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  44149  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in picorv32: area: 103725714645 ,dp = 21 mux = 204 sg = very_fast    worst_clk_period: -1.0000 
    wns: 2141  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  44149  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c4 in picorv32: area: 103725714645 ,dp = 21 mux = 204 sg = very_fast    worst_clk_period: -1.0000 
    wns: 2141  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  44149  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c5 in picorv32: area: 103725714645 ,dp = 21 mux = 204 sg = very_fast    worst_clk_period: -1.0000 
    wns: 2141  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  44149  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c6 in picorv32: area: 103709690280 ,dp = 22 mux = 209 sg = very_fast    worst_clk_period: -1.0000 
    wns: 2141  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  44149  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Not considering config 7 due to bailout. 
Best config: CDN_DP_region_0_0_c6 in picorv32: area: 103709690280 ,dp = 22 mux = 209 sg = very_fast    worst_clk_period: -1.0000 
    wns: 2141  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  44149  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 103709690280.  Fastest config wns;  2141
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area     113404431105       103709690280       103709690280       103725714645       103725714645       103725714645       103709690280  
##>            WNS          -214.10            -214.10            -214.10            -214.10            -214.10            -214.10            -214.10  
##>            TNS            57746              44149              44149              44149              44149              44149              44149  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  2                  2                  2                  2                  2                  2  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  3                  3                  3                  3                  3                  3  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START           113404431105 (      )    107373968.30 (        )             0 (        )              
##> datapath_rewrite_one_def       START           113404431105 ( +0.00)    107373968.30 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START           113404431105 ( +0.00)    107373968.30 (   +0.00)             0 (       0)              
##>                                  END           112485700845 ( -0.81)    107373968.30 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           112485700845 ( +0.00)    107373968.30 (   +0.00)             0 (       0)              
##>                                  END           112485700845 ( +0.00)    107373968.30 (   +0.00)             0 (       0)           0  
##>  rewrite                       START           112485700845 ( +0.00)    107373968.30 (   +0.00)             0 (       0)              (na,csaa) and_en_v2 --> en_mux
##>                                  END           112533773940 ( +0.04)    107373968.30 (   +0.00)             0 (       0)           0  
##>                                  END           112485700845 ( -0.81)    107373968.30 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START           112485700845 ( +0.00)    107373968.30 (   +0.00)             0 (       0)              
##>                                  END           107683732800 ( -4.27)    107373968.30 (   +0.00)             0 (       0)           0  
##> csa_opto                       START           107683732800 ( +0.00)    214748364.70 (+107374396.40)             0 (       0)              
##>                                  END           107064124020 ( -0.58)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           107064124020 ( -5.59)    214748364.70 (+107374396.40)             0 (       0)           1  
##>canonicalize_by_names           START           107064124020 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           107064124020 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START           107064124020 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           107064124020 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START           107064124020 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           107064124020 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START           107064124020 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           107064124020 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START           107064124020 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           107064124020 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START           107064124020 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           107064124020 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START           107064124020 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START           107064124020 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           107064124020 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           107064124020 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START           107064124020 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           107064124020 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START           107064124020 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           107021392380 ( -0.04)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START           107021392380 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START           107021392380 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START           107021392380 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           107021392380 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           107021392380 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           107021392380 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  rewrite                       START           107021392380 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) add_c_ohmux_version1_1 --> add_c_ohmux_version2
##>                                  END           106679539260 ( -0.32)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           106679539260 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           106679539260 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           106679539260 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           106679539260 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  rewrite                       START           106679539260 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) and_en_v2 --> en_mux
##>                                  END           107026733835 ( +0.33)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           106679539260 ( -0.32)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START           106679539260 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           106679539260 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START           106679539260 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           106679539260 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           106679539260 ( -0.32)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START           105969125745 ( -0.67)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           103709690280 ( -2.13)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START           103709690280 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           103709690280 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START           103709690280 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           103709690280 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START           103709690280 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START           103709690280 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           103709690280 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           103709690280 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START           103709690280 ( +0.00)     -214.10 (-214748578.80)         44149 (   44149)              
##>                                  END           103709690280 ( +0.00)     -214.10 (   +0.00)         44149 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(2), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
MaxCSA: Successfully built Maximal CSA Expression Expr1
MaxCSA: Successfully built Maximal CSA Expression Expr2
MaxCSA: Successfully built Maximal CSA Expression Expr3
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1_0_c1 in picorv32_pcpi_div':
	  (minus_2490_26, minus_2488_26)
	  (sub_2494_26, minus_2469_59)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1_0_c2 in picorv32_pcpi_div':
	  (minus_2490_26, minus_2488_26)
	  (sub_2494_26, minus_2469_59)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1_0_c3 in picorv32_pcpi_div':
	  (minus_2490_26, minus_2488_26)
	  (sub_2494_26, minus_2469_59)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1_0_c4 in picorv32_pcpi_div':
	  (minus_2490_26, minus_2488_26)
	  (sub_2494_26, minus_2469_59)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1_0_c5 in picorv32_pcpi_div':
	  (minus_2490_26, minus_2488_26)
	  (sub_2494_26, minus_2469_59)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1_0_c6 in picorv32_pcpi_div':
	  (minus_2490_26, minus_2488_26)
	  (sub_2494_26, minus_2469_59)

CDN_DP_region_1_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_0_c0 in picorv32_pcpi_div: area: 19693944585 ,dp = 8 mux = 8 sg = slow         worst_clk_period: -1.0000 
    wns: 2094  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  2094  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_1_0_c1 in picorv32_pcpi_div: area: 18112873905 ,dp = 4 mux = 11 sg = fast         worst_clk_period: -1.0000 
    wns: 2094  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  2094  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c2 in picorv32_pcpi_div: area: 17461216395 ,dp = 4 mux = 10 sg = very_slow    worst_clk_period: -1.0000 
    wns: 2094  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  2094  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c3 in picorv32_pcpi_div: area: 17461216395 ,dp = 4 mux = 10 sg = very_fast    worst_clk_period: -1.0000 
    wns: 2094  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  2094  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c4 in picorv32_pcpi_div: area: 17461216395 ,dp = 4 mux = 10 sg = very_fast    worst_clk_period: -1.0000 
    wns: 2094  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  2094  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c5 in picorv32_pcpi_div: area: 17461216395 ,dp = 4 mux = 10 sg = very_fast    worst_clk_period: -1.0000 
    wns: 2094  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  2094  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c6 in picorv32_pcpi_div: area: 18112873905 ,dp = 4 mux = 11 sg = very_fast    worst_clk_period: -1.0000 
    wns: 2094  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  2094  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_1_0_c7 in picorv32_pcpi_div: area: 23534450730 ,dp = 6 mux = 8 sg = very_fast    worst_clk_period: -1.0000 
    wns: 2094  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  2094  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_1_0_c5 in picorv32_pcpi_div: area: 17461216395 ,dp = 4 mux = 10 sg = very_fast    worst_clk_period: -1.0000 
    wns: 2094  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  2094  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 17461216395.  Fastest config wns;  2094
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_0_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      19693944585        18112873905        17461216395        17461216395        17461216395        17461216395        18112873905        23534450730  
##>            WNS          -209.40            -209.40            -209.40            -209.40            -209.40            -209.40            -209.40            -209.40  
##>            TNS             2094               2094               2094               2094               2094               2094               2094               2094  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  2                  2                  2                  2                  2                  2                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  1                  1                  1                  1                  1                  1                  3  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_0_c5
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            19693944585 (      )     -209.40 (        )          2094 (        )              
##> datapath_rewrite_one_def       START            19693944585 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>  fast_cse_elim                 START            19693944585 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            19693944585 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>  fast_cse_elim                 START            19693944585 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            19693944585 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>                                  END            19693944585 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##> csa_opto                       START            19693944585 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            19693944585 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>                                  END            19693944585 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>canonicalize_by_names           START            19693944585 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            19693944585 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            19693944585 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            19693944585 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>datapath_csa_factoring_one_gde  START            19693944585 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            19693944585 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>dpopt_share_one_def             START            19693944585 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            18486775755 ( -6.13)     -209.40 (   +0.00)          2094 (       0)           0  
##>datapath_rewrite_post_share     START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>dp_combine_const_mult_with_com  START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>speculate_in_gdef               START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##> pre_speculate_mux_merge        START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>dp_operator_level_decompositio  START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>selective_flatten_dp_config     START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>createMaxCarrySave              START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##> datapath_rewrite_one_def       START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>  fast_cse_elim                 START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>  fast_cse_elim                 START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##> speculate_in_gdef              START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>  pre_speculate_mux_merge       START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##> csa_opto                       START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>datapath_csa_factoring_one_gde  START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>dpopt_share_one_def             START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>datapath_rewrite_post_share     START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>dp_combine_const_mult_with_com  START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>speculate_in_gdef               START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##> pre_speculate_mux_merge        START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>dp_operator_level_decompositio  START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>selective_flatten_dp_config     START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>createMaxCarrySave              START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##> datapath_rewrite_one_def       START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>  fast_cse_elim                 START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>  fast_cse_elim                 START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##> speculate_in_gdef              START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>  pre_speculate_mux_merge       START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##> csa_opto                       START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>                                  END            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>context_based_simplify          START            18486775755 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            18112873905 ( -2.02)     -209.40 (   +0.00)          2094 (       0)           0  
##>group_csa_final_adder_dp        START            18112873905 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            18112873905 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            18112873905 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            17461216395 ( -3.60)     -209.40 (   +0.00)          2094 (       0)           0  
##>speculate_in_gdef               START            17461216395 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##> pre_speculate_mux_merge        START            17461216395 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            17461216395 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>                                  END            17461216395 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>create_score                    START            17461216395 ( +0.00)     -209.40 (   +0.00)          2094 (       0)              
##>                                  END            17461216395 ( +0.00)     -209.40 (   +0.00)          2094 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_0_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_1_0_c5'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(2), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_2'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr4
CDN_DP_region_0_2 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_2_c0 in picorv32: area: 68044795245 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_2_c1 in picorv32: area: 68044795245 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_2_c2 in picorv32: area: 68044795245 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_2_c3 in picorv32: area: 68044795245 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_2_c4 in picorv32: area: 68044795245 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_2_c5 in picorv32: area: 68044795245 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_2_c6 in picorv32: area: 68044795245 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_2_c7 in picorv32: area: 68044795245 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_2_c7 in picorv32: area: 68044795245 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 68044795245.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_2_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      68044795245        68044795245        68044795245        68044795245        68044795245        68044795245        68044795245        68044795245  
##>            WNS          +980.50            +980.50            +980.50            +980.50            +980.50            +980.50            +980.50            +980.50  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  5  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_2_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START            68044795245 (      )      980.50 (        )             0 (        )              
##> rewrite                        START           300018844440 (+340.91)      948.50 (  -32.00)             0 (       0)              (a,ar) Expr4_from --> Expr4_to
##>                                  END           188825775705 (-37.06)      954.00 (   +5.50)             0 (       0)           2  
##>                                  END            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)           5  
##>createMaxCarrySave              START            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)           0  
##>                                  END            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)           0  
##>                                  END            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)           0  
##>                                  END            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)           0  
##>create_score                    START            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)              
##>                                  END            68044795245 ( +0.00)      980.50 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_2_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_2_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_1'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr5
CDN_DP_region_0_1 level = 1 loads = 0 drivers = 1 is driven by : CDN_DP_region_0_0 
CDN_DP_region_0_1_c0 in picorv32: area: 181609470 ,dp = 1 mux = 1 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_1_c1 in picorv32: area: 165585105 ,dp = 1 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c2 in picorv32: area: 165585105 ,dp = 1 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c3 in picorv32: area: 165585105 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c4 in picorv32: area: 165585105 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c5 in picorv32: area: 165585105 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c6 in picorv32: area: 165585105 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c7 in picorv32: area: 165585105 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_1_c7 in picorv32: area: 165585105 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 165585105.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_1_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        181609470          165585105          165585105          165585105          165585105          165585105          165585105          165585105  
##>            WNS          +104.90            +104.90            +104.90            +104.90            +104.90            +104.90            +104.90            +104.90  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_1_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              181609470 (      )      104.90 (        )             0 (        )              
##> rewrite                        START              288438570 (+58.82)      104.90 (   +0.00)             0 (       0)              (a,ar) Expr5_from --> Expr5_to
##>                                  END              421974945 (+46.30)      104.90 (   +0.00)             0 (       0)           0  
##>                                  END              181609470 ( +0.00)      104.90 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              181609470 ( +0.00)      104.90 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              181609470 ( +0.00)      104.90 (   +0.00)             0 (       0)              
##>                                  END              181609470 ( +0.00)      104.90 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              181609470 ( +0.00)      104.90 (   +0.00)             0 (       0)              
##>                                  END              202975290 (+11.76)      104.90 (   +0.00)             0 (       0)           0  
##>                                  END              202975290 (+11.76)      104.90 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              202975290 ( +0.00)      104.90 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)      104.90 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              202975290 ( +0.00)      104.90 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)      104.90 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              202975290 ( +0.00)      104.90 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)      104.90 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              202975290 ( +0.00)      104.90 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)      104.90 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              202975290 ( +0.00)      104.90 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)      104.90 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              202975290 ( +0.00)      104.90 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)      104.90 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              202975290 ( +0.00)      104.90 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)      104.90 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              202975290 ( +0.00)      104.90 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)      104.90 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              202975290 ( +0.00)      104.90 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              202975290 ( +0.00)      104.90 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              202975290 ( +0.00)      104.90 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)      104.90 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              202975290 ( +0.00)      104.90 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)      104.90 (   +0.00)             0 (       0)           0  
##>                                  END              202975290 ( +0.00)      104.90 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              202975290 ( +0.00)      104.90 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)      104.90 (   +0.00)             0 (       0)           0  
##>                                  END              202975290 ( +0.00)      104.90 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              176268015 (-13.16)      104.90 (   +0.00)             0 (       0)              
##>                                  END              165585105 ( -6.06)      104.90 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              165585105 ( +0.00)      104.90 (   +0.00)             0 (       0)              
##>                                  END              165585105 ( +0.00)      104.90 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              165585105 ( +0.00)      104.90 (   +0.00)             0 (       0)              
##>                                  END              165585105 ( +0.00)      104.90 (   +0.00)             0 (       0)           0  
##>create_score                    START              165585105 ( +0.00)      104.90 (   +0.00)             0 (       0)              
##>                                  END              165585105 ( +0.00)      104.90 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_1_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_1_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'picorv32'.
Number of big hc bmuxes after = 2
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: picorv32, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.004s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: picorv32, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.069s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         4.00 | 
| hlo_mux_reorder     |       0 |       0 |        69.00 | 
----------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 sequential instances.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: picorv32, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.794s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |       794.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------
|    Id     |  Sev   |Count |                        Message Text                         |
-------------------------------------------------------------------------------------------
| CDFG-250  |Info    |    1 |Processing multi-dimensional arrays.                         |
| CDFG-372  |Info    |  314 |Bitwidth mismatch in assignment.                             |
|           |        |      |Review and make sure the mismatch is unintentional. Genus    |
|           |        |      | can possibly issue bitwidth mismatch warning for explicit   |
|           |        |      | assignments present in RTL as-well-as for implicit          |
|           |        |      | assignments inferred by the tool. For example, in case of   |
|           |        |      | enum declaration without value, the tool will implicitly    |
|           |        |      | assign value to the enum variables. It also issues the      |
|           |        |      | warning for any bitwidth mismatch that appears in this      |
|           |        |      | implicit assignment.                                        |
| CDFG-373  |Info    |   14 |Sign mismatch in assignment.                                 |
| CDFG-472  |Warning |    7 |Unreachable statements for case item.                        |
| CDFG-480  |Warning |    8 |Ignored redundant case item.                                 |
|           |        |      |When multiple case item expressions match the case           |
|           |        |      | condition, only the statements associated with the first    |
|           |        |      | matching item are considered.                               |
| CDFG-500  |Info    |    1 |Unused module input port.                                    |
|           |        |      |(In port definition within the module, the input port is not |
|           |        |      | used in any assignment statements or conditional            |
|           |        |      | expressions for decision statements.                        |
| CDFG-508  |Warning |   45 |Removing unused register.                                    |
|           |        |      |Genus removes the flip-flop or latch inferred for an unused  |
|           |        |      | signal or variable. To preserve the flip-flop or latch, set |
|           |        |      | the hdl_preserve_unused_registers attribute to true or use  |
|           |        |      | a pragma in the RTL.                                        |
| CDFG-738  |Info    |  160 |Common subexpression eliminated.                             |
| CDFG-739  |Info    |  160 |Common subexpression kept.                                   |
| CDFG-769  |Info    |    4 |Identified sum-of-products logic to be optimized during      |
|           |        |      | syn_generic.                                                |
| CDFG-771  |Info    |    2 |Replaced logic with a constant value.                        |
| CDFG-818  |Warning |    1 |Using default parameter value for module elaboration.        |
| CWD-19    |Info    |  302 |An implementation was inferred.                              |
| DPOPT-1   |Info    |    1 |Optimizing datapath logic.                                   |
| DPOPT-2   |Info    |    1 |Done optimizing datapath logic.                              |
| DPOPT-3   |Info    |    4 |Implementing datapath configurations.                        |
| DPOPT-4   |Info    |    4 |Done implementing datapath configurations.                   |
| DPOPT-6   |Info    |    1 |Pre-processed datapath logic.                                |
| DPOPT-10  |Info    |   10 |Optimized a mux chain.                                       |
| ELAB-1    |Info    |    1 |Elaborating Design.                                          |
| ELAB-2    |Info    |    2 |Elaborating Subdesign.                                       |
| ELAB-3    |Info    |    1 |Done Elaborating Design.                                     |
| GB-6      |Info    |    2 |A datapath component has been ungrouped.                     |
| GLO-12    |Info    |   46 |Replacing a flip-flop with a logic constant 0.               |
|           |        |      |To prevent this optimization, set the                        |
|           |        |      | 'optimize_constant_0_flops' root attribute to 'false' or    |
|           |        |      | 'optimize_constant_0_seq' instance attribute to 'false'.    |
|           |        |      | You can also see the complete list of deleted sequential    |
|           |        |      | with command 'report sequential -deleted'                   |
|           |        |      | (on Reason 'constant0').                                    |
| GLO-24    |Info    |   36 |Replacing a dont care flip-flop with a logic constant 0.     |
|           |        |      |The value used to replace the flop can be set by the root    |
|           |        |      | attribute 'optimize_seq_x_to'.                              |
| GLO-34    |Info    |    6 |Deleting instances not driving any primary outputs.          |
|           |        |      |Optimizations such as constant propagation or redundancy     |
|           |        |      | removal could change the connections so a hierarchical      |
|           |        |      | instance does not drive any primary outputs anymore. To see |
|           |        |      | the list of deleted hierarchical instances, set the         |
|           |        |      | 'information_level' attribute to 2 or above. If the message |
|           |        |      | is truncated set the message attribute 'truncate' to false  |
|           |        |      | to see the complete list. To prevent this optimization, set |
|           |        |      | the 'delete_unloaded_insts' root/subdesign attribute to     |
|           |        |      | 'false' or 'preserve' instance attribute to 'true'.         |
| GLO-42    |Info    |    1 |Equivalent sequential instances have been merged.            |
|           |        |      |To prevent merging of sequential instances, set the          |
|           |        |      | 'optimize_merge_flops' and 'optimize_merge_latches' root    |
|           |        |      | attributes to 'false' or the 'optimize_merge_seq' instance  |
|           |        |      | attribute to 'false'.                                       |
| GLO-46    |Info    |    1 |Combinational hierarchical instances are merged.             |
| GLO-51    |Info    |    1 |Hierarchical instance automatically ungrouped.               |
|           |        |      |Hierarchical instances can be automatically ungrouped to     |
|           |        |      | allow for better area or timing optimization. To prevent    |
|           |        |      | this ungroup, set the root-level attribute 'auto_ungroup'   |
|           |        |      | to 'none'. You can also prevent individual ungroup with     |
|           |        |      | setting the attribute 'ungroup_ok' of instances or modules  |
|           |        |      | to 'false'.                                                 |
| LBR-3     |Info    |    1 |Appending library.                                           |
|           |        |      |Appending libraries will overwrite some of the               |
|           |        |      | characteristics of the library.                             |
| LBR-9     |Warning |   20 |Library cell has no output pins defined.                     |
|           |        |      |Add the missing output pin(s)                                |
|           |        |      | , then reload the library. Else the library cell will be    |
|           |        |      | marked as timing model i.e. unusable. Timing_model means    |
|           |        |      | that the cell does not have any defined function. If there  |
|           |        |      | is no output pin, Genus will mark library cell as unusable  |
|           |        |      | i.e. the attribute 'usable' will be marked to 'false' on    |
|           |        |      | the libcell. Therefore, the cell is not used for mapping    |
|           |        |      | and it will not be picked up from the library for           |
|           |        |      | synthesis. If you query the attribute 'unusable_reason' on  |
|           |        |      | the libcell; result will be: 'Library cell has no output    |
|           |        |      | pins.'Note: The message LBR-9 is only for the logical pins  |
|           |        |      | and not for the power_ground pins. Genus will depend upon   |
|           |        |      | the output function defined in the pin group (output pin)   |
|           |        |      | of the cell, to use it for mapping. The pg_pin will not     |
|           |        |      | have any function defined.                                  |
| LBR-41    |Info    |    1 |An output library pin lacks a function attribute.            |
|           |        |      |If the remainder of this library cell's semantic checks are  |
|           |        |      | successful, it will be considered as a timing-model         |
|           |        |      | (because one of its outputs does not have a valid function. |
| LBR-155   |Info    |  792 |Mismatch in unateness between 'timing_sense' attribute and   |
|           |        |      | the function.                                               |
|           |        |      |The 'timing_sense' attribute will be respected.              |
| LBR-161   |Info    |    1 |Setting the maximum print count of this message to 10 if     |
|           |        |      | information_level is less than 9.                           |
| LBR-162   |Info    |  124 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been |
|           |        |      | processed.                                                  |
|           |        |      |Setting the 'timing_sense' to non_unate.                     |
| LBR-412   |Info    |    1 |Created nominal operating condition.                         |
|           |        |      |The nominal operating condition is represented, either by    |
|           |        |      | the nominal PVT values specified in the library source      |
|           |        |      | (via nom_process,nom_voltage and nom_temperature respective |
|           |        |      | ly), or by the default PVT values (1.0,1.0,1.0).            |
| LBR-518   |Info    |   49 |Missing a function attribute in the output pin definition.   |
| PHYS-107  |Warning |   16 |Duplicate macro definition.                                  |
| PHYS-129  |Info    |  119 |Via with no resistance will have a value of '0.0' assigned   |
|           |        |      | for resistance value.                                       |
|           |        |      |If this is the expected behavior, this message can be        |
|           |        |      | ignored.                                                    |
| PHYS-279  |Warning |   78 |Physical cell not defined in library.                        |
|           |        |      |Ensure that the proper library files are available and have  |
|           |        |      | been imported.                                              |
| PHYS-752  |Info    |    1 |Partition Based Synthesis execution skipped.                 |
| RTLOPT-30 |Info    |   12 |Accepted resource sharing opportunity.                       |
| RTLOPT-40 |Info    |    6 |Transformed datapath macro.                                  |
| RTLOPT-54 |Warning |  156 |Use of 'parallel_case' pragma may hinder datapath resource   |
|           |        |      | sharing.                                                    |
| SDC-201   |Warning |    1 |Unsupported SDC command option.                              |
|           |        |      |The current version does not support this SDC command        |
|           |        |      | option.  However, future versions may be enhanced to        |
|           |        |      | support this option.                                        |
| SDC-202   |Error   |    1 |Could not interpret SDC command.                             |
|           |        |      |The 'read_sdc' command encountered a problem while trying to |
|           |        |      | evaluate an SDC command. This SDC command will be added to  |
|           |        |      | the Tcl variable $::dc::sdc_failed_commands.                |
| SDC-209   |Warning |    1 |One or more commands failed when these constraints were      |
|           |        |      | applied.                                                    |
|           |        |      |You can examine the failed commands or save them to a file   |
|           |        |      | by querying the Tcl variable $::dc::sdc_failed_commands.    |
| SYNTH-1   |Info    |    1 |Synthesizing.                                                |
| TIM-1000  |Info    |    1 |Multimode clock gating check is disabled.                    |
| TUI-66    |Error   |    1 |A command argument is of the wrong type.                     |
|           |        |      |Check the command usage and correct the input to the         |
|           |        |      | command.                                                    |
| VLOGPT-37 |Warning |    1 |Ignoring unsynthesizable construct.                          |
|           |        |      |For example, the following constructs will be ignored:
    - |
|           |        |      | initial block
    - final block
    - program block
    -   |
|           |        |      | property block
    - sequence block
    - covergroup
    -  |
|           |        |      | checker block
    - gate drive strength
    - system task   |
|           |        |      | enable
    - reg declaration with initial value
    -       |
|           |        |      | specify block.                                              |
-------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_next_pc_reg[0]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_next_pc_reg[0]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_pc_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_pc_reg[0]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        1717		 87%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      238		 12%
  Timing exception in enable logic      0		  0%
  Register bank width too small         17		  1%
Total flip-flops                        1972		100%
Total CG Modules                        58
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 sequential instances.
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------
|   Id    |Sev  |Count |                          Message Text                            |
-------------------------------------------------------------------------------------------
| GB-6    |Info |    4 |A datapath component has been ungrouped.                          |
| GLO-12  |Info |    2 |Replacing a flip-flop with a logic constant 0.                    |
|         |     |      |To prevent this optimization, set the 'optimize_constant_0_flops' |
|         |     |      | root attribute to 'false' or 'optimize_constant_0_seq' instance  |
|         |     |      | attribute to 'false'. You can also see the complete list of      |
|         |     |      | deleted sequential with command 'report sequential -deleted'     |
|         |     |      | (on Reason 'constant0').                                         |
| GLO-34  |Info |    2 |Deleting instances not driving any primary outputs.               |
|         |     |      |Optimizations such as constant propagation or redundancy removal  |
|         |     |      | could change the connections so a hierarchical instance does not |
|         |     |      | drive any primary outputs anymore. To see the list of deleted    |
|         |     |      | hierarchical instances, set the 'information_level' attribute to |
|         |     |      | 2 or above. If the message is truncated set the message          |
|         |     |      | attribute 'truncate' to false to see the complete list. To       |
|         |     |      | prevent this optimization, set the 'delete_unloaded_insts'       |
|         |     |      | root/subdesign attribute to 'false' or 'preserve' instance       |
|         |     |      | attribute to 'true'.                                             |
| GLO-42  |Info |   11 |Equivalent sequential instances have been merged.                 |
|         |     |      |To prevent merging of sequential instances, set the               |
|         |     |      | 'optimize_merge_flops' and 'optimize_merge_latches' root         |
|         |     |      | attributes to 'false' or the 'optimize_merge_seq' instance       |
|         |     |      | attribute to 'false'.                                            |
| GLO-45  |Info |    2 |Replacing the synchronous part of an always feeding back          |
|         |     |      | flip-flop with a logic constant.                                 |
|         |     |      |To prevent this optimization, set                                 |
|         |     |      | 'optimize_constant_feedback_seqs' root attribute to 'false'. The |
|         |     |      | instance attribute 'optimize_constant_feedback_seq' controls     |
|         |     |      | this optimization.                                               |
| GLO-51  |Info |    2 |Hierarchical instance automatically ungrouped.                    |
|         |     |      |Hierarchical instances can be automatically ungrouped to allow    |
|         |     |      | for better area or timing optimization. To prevent this ungroup, |
|         |     |      | set the root-level attribute 'auto_ungroup' to 'none'. You can   |
|         |     |      | also prevent individual ungroup with setting the attribute       |
|         |     |      | 'ungroup_ok' of instances or modules to 'false'.                 |
| POPT-12 |Info |    1 |Could not find any user created clock-gating module.              |
|         |     |      |Looking for Integrated clock-gating cell in library.              |
| POPT-96 |Info |    1 |One or more cost groups were automatically created for clock gate |
|         |     |      | enable paths.                                                    |
|         |     |      |This feature can be disabled by setting the attribute             |
|         |     |      | lp_clock_gating_auto_cost_grouping false.                        |
-------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   -46 ps
Target path end-point (Port: picorv32/mem_la_addr[19])

Cost Group 'cg_enable_group_clk' target slack:    29 ps
Target path end-point (Pin: RC_CG_HIER_INST42/RC_CGIC_INST/E (TLATNTSCAX2/E))


Test connection status for design: picorv32
===========================================
Connected 0 out of 0 clock-gating instances.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                  1961        100.0
Excluded from State Retention    1961        100.0
    - Will not convert           1961        100.0
      - Preserved                   0          0.0
      - Power intent excluded    1961        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 179, CPU_Time 179.170635
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:01:30 (Dec02) |  484.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:21(00:03:16) |  00:02:59(00:02:59) | 100.0(100.0) |   16:04:29 (Dec02) |  996.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:01:30 (Dec02) |  484.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:21(00:03:16) |  00:02:59(00:02:59) | 100.0( 99.4) |   16:04:29 (Dec02) |  996.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:21(00:03:17) |  00:00:00(00:00:01) |   0.0(  0.6) |   16:04:30 (Dec02) |  996.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -     18215     75086       484
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         1         -         -     22638     73741       996
##>G:Misc                             178
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      180
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'picorv32' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(run.tcl) 24: syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 25.8 ps std_slew: 4.7 ps std_load: 1.2 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'picorv32' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:01:30 (Dec02) |  484.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:21(00:03:16) |  00:02:59(00:02:59) |  98.9( 98.9) |   16:04:29 (Dec02) |  996.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:21(00:03:17) |  00:00:00(00:00:01) |   0.0(  0.6) |   16:04:30 (Dec02) |  996.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:23(00:03:18) |  00:00:02(00:00:01) |   1.1(  0.6) |   16:04:31 (Dec02) |  996.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:01:30 (Dec02) |  484.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:21(00:03:16) |  00:02:59(00:02:59) |  98.4( 98.4) |   16:04:29 (Dec02) |  996.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:21(00:03:17) |  00:00:00(00:00:01) |   0.0(  0.5) |   16:04:30 (Dec02) |  996.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:23(00:03:18) |  00:00:02(00:00:01) |   1.1(  0.5) |   16:04:31 (Dec02) |  996.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:24(00:03:19) |  00:00:01(00:00:01) |   0.5(  0.5) |   16:04:32 (Dec02) |  996.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   -26 ps
Target path end-point (Port: picorv32/mem_la_addr[19])

Cost Group 'cg_enable_group_clk' target slack:    29 ps
Target path end-point (Pin: RC_CG_HIER_INST42/RC_CGIC_INST/E (TLATNTSCAX2/E))

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                41994      -35 
            Worst cost_group: clk, WNS: -35.8
            Path: resetn --> mem_la_addr[22]

             Cost Group            Target    Slack    Diff.  Constr.
--------------------------------------------------------------------
                    clk               -26      -36      -1%     1750 
    cg_enable_group_clk                29      358              1750 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   -36 ps
Target path end-point (Port: picorv32/mem_la_addr[22])

Cost Group 'cg_enable_group_clk' target slack:    19 ps
Target path end-point (Pin: genblk2.pcpi_div_RC_CG_HIER_INST56/RC_CGIC_INST/E (TLATNTSCAX2/E))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------
|    Id    |Sev  |Count |                          Message Text                           |
-------------------------------------------------------------------------------------------
| GLO-51   |Info |    1 |Hierarchical instance automatically ungrouped.                   |
|          |     |      |Hierarchical instances can be automatically ungrouped to allow   |
|          |     |      | for better area or timing optimization. To prevent this         |
|          |     |      | ungroup, set the root-level attribute 'auto_ungroup' to 'none'. |
|          |     |      | You can also prevent individual ungroup with setting the        |
|          |     |      | attribute 'ungroup_ok' of instances or modules to 'false'.      |
| LBR-155  |Info |  264 |Mismatch in unateness between 'timing_sense' attribute and the   |
|          |     |      | function.                                                       |
|          |     |      |The 'timing_sense' attribute will be respected.                  |
| PA-7     |Info |   34 |Resetting power analysis results.                                |
|          |     |      |All computed switching activities are removed.                   |
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.                     |
| SYNTH-2  |Info |    1 |Done synthesizing.                                               |
| SYNTH-4  |Info |    1 |Mapping.                                                         |
-------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               40785      -35 
            Worst cost_group: clk, WNS: -35.1
            Path: resetn --> mem_la_addr[26]

             Cost Group            Target    Slack    Diff.  Constr.
--------------------------------------------------------------------
                    clk               -36      -35      +0%     1750 
    cg_enable_group_clk                19      251              1750 


Test connection status for design: picorv32
===========================================
Connected 0 out of 0 clock-gating instances.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                  1961        100.0
Excluded from State Retention    1961        100.0
    - Will not convert           1961        100.0
      - Preserved                   0          0.0
      - Power intent excluded    1961        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 153, CPU_Time 153.69640499999997
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:01:30 (Dec02) |  484.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:21(00:03:16) |  00:02:59(00:02:59) |  53.3( 53.4) |   16:04:29 (Dec02) |  996.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:21(00:03:17) |  00:00:00(00:00:01) |   0.0(  0.3) |   16:04:30 (Dec02) |  996.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:23(00:03:18) |  00:00:02(00:00:01) |   0.6(  0.3) |   16:04:31 (Dec02) |  996.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:24(00:03:19) |  00:00:01(00:00:01) |   0.3(  0.3) |   16:04:32 (Dec02) |  996.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:57(00:05:52) |  00:02:33(00:02:33) |  45.8( 45.7) |   16:07:05 (Dec02) |   1.01 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/picorv32/fv_map.fv.json' for netlist 'fv/picorv32/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/picorv32/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/picorv32/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 5, CPU_Time 4.878732000000014
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:01:30 (Dec02) |  484.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:21(00:03:16) |  00:02:59(00:02:59) |  52.6( 52.6) |   16:04:29 (Dec02) |  996.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:21(00:03:17) |  00:00:00(00:00:01) |   0.0(  0.3) |   16:04:30 (Dec02) |  996.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:23(00:03:18) |  00:00:02(00:00:01) |   0.6(  0.3) |   16:04:31 (Dec02) |  996.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:24(00:03:19) |  00:00:01(00:00:01) |   0.3(  0.3) |   16:04:32 (Dec02) |  996.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:57(00:05:52) |  00:02:33(00:02:33) |  45.1( 45.0) |   16:07:05 (Dec02) |   1.01 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:02(00:05:57) |  00:00:04(00:00:05) |   1.4(  1.5) |   16:07:10 (Dec02) |  976.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.12674700000002304
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:01:30 (Dec02) |  484.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:21(00:03:16) |  00:02:59(00:02:59) |  52.6( 52.6) |   16:04:29 (Dec02) |  996.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:21(00:03:17) |  00:00:00(00:00:01) |   0.0(  0.3) |   16:04:30 (Dec02) |  996.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:23(00:03:18) |  00:00:02(00:00:01) |   0.6(  0.3) |   16:04:31 (Dec02) |  996.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:24(00:03:19) |  00:00:01(00:00:01) |   0.3(  0.3) |   16:04:32 (Dec02) |  996.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:57(00:05:52) |  00:02:33(00:02:33) |  45.1( 45.0) |   16:07:05 (Dec02) |   1.01 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:02(00:05:57) |  00:00:04(00:00:05) |   1.4(  1.5) |   16:07:10 (Dec02) |  976.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:02(00:05:57) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:07:10 (Dec02) |  976.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:picorv32 ... 


Test connection status for design: picorv32
===========================================
Connected 0 out of 0 clock-gating instances.
  Decloning clock-gating logic from design:picorv32
Clock-gating declone status
===========================
Total number of clock-gating instances before: 58
Total number of clock-gating instances after : 58
Time taken by ConstProp Step: 00:00:01
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:01:30 (Dec02) |  484.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:21(00:03:16) |  00:02:59(00:02:59) |  52.4( 52.5) |   16:04:29 (Dec02) |  996.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:21(00:03:17) |  00:00:00(00:00:01) |   0.0(  0.3) |   16:04:30 (Dec02) |  996.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:23(00:03:18) |  00:00:02(00:00:01) |   0.6(  0.3) |   16:04:31 (Dec02) |  996.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:24(00:03:19) |  00:00:01(00:00:01) |   0.3(  0.3) |   16:04:32 (Dec02) |  996.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:57(00:05:52) |  00:02:33(00:02:33) |  45.0( 44.9) |   16:07:05 (Dec02) |   1.01 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:02(00:05:57) |  00:00:04(00:00:05) |   1.4(  1.5) |   16:07:10 (Dec02) |  976.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:02(00:05:57) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:07:10 (Dec02) |  976.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:03(00:05:58) |  00:00:01(00:00:01) |   0.3(  0.3) |   16:07:11 (Dec02) |  976.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 40778      -35      -745      4184    16240
            Worst cost_group: clk, WNS: -35.1
            Path: resetn --> mem_la_addr[26]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                40778      -35      -745      4184    16240       3426 
            Worst cost_group: clk, WNS: -35.1
            Path: resetn --> mem_la_addr[26]
 incr_delay                40865      -29      -642      4184    16240       3437 
            Worst cost_group: clk, WNS: -29.1
            Path: resetn --> mem_la_read
 incr_delay                40873      -26      -634      4184    16240       3438 
            Worst cost_group: clk, WNS: -26.5
            Path: resetn --> mem_la_addr[9]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        47  (       10 /       10 )  0.15
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        29  (        0 /        0 )  0.00
    plc_st_fence        29  (        0 /        0 )  0.00
        plc_star        29  (        0 /        0 )  0.00
      plc_laf_st        29  (        0 /        0 )  0.00
 plc_laf_st_fence        29  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        37  (        2 /        4 )  0.53
   plc_laf_lo_st        30  (        0 /        0 )  0.00
       plc_lo_st        30  (        0 /        0 )  0.00
        mb_split        30  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_tns                  40873      -26      -634      4184    16240       3438 
            Worst cost_group: clk, WNS: -26.5
            Path: resetn --> mem_la_addr[9]
 incr_tns                  40892      -25      -628      4184    16240       3441 
            Worst cost_group: clk, WNS: -25.6
            Path: resetn --> mem_la_addr[9]
 incr_tns                  40892      -25      -628      4184    16240       3441 
            Worst cost_group: clk, WNS: -25.6
            Path: resetn --> mem_la_addr[9]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       169  (       14 /       36 )  0.34
   plc_laf_lo_st       155  (        0 /        0 )  0.00
       plc_lo_st       155  (        0 /        0 )  0.00
            fopt       155  (        0 /        0 )  0.01
       crit_dnsz       191  (       12 /       15 )  0.41
             dup       143  (        0 /        1 )  0.08
        setup_dn       143  (        0 /        0 )  0.00
        mb_split       143  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 4, CPU_Time 3.850020000000086
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:01:30 (Dec02) |  484.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:21(00:03:16) |  00:02:59(00:02:59) |  51.9( 51.9) |   16:04:29 (Dec02) |  996.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:21(00:03:17) |  00:00:00(00:00:01) |   0.0(  0.3) |   16:04:30 (Dec02) |  996.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:23(00:03:18) |  00:00:02(00:00:01) |   0.6(  0.3) |   16:04:31 (Dec02) |  996.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:24(00:03:19) |  00:00:01(00:00:01) |   0.3(  0.3) |   16:04:32 (Dec02) |  996.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:57(00:05:52) |  00:02:33(00:02:33) |  44.5( 44.3) |   16:07:05 (Dec02) |   1.01 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:02(00:05:57) |  00:00:04(00:00:05) |   1.4(  1.4) |   16:07:10 (Dec02) |  976.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:02(00:05:57) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:07:10 (Dec02) |  976.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:03(00:05:58) |  00:00:01(00:00:01) |   0.3(  0.3) |   16:07:11 (Dec02) |  976.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:07(00:06:02) |  00:00:03(00:00:04) |   1.1(  1.2) |   16:07:15 (Dec02) |  986.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:01:30 (Dec02) |  484.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:21(00:03:16) |  00:02:59(00:02:59) |  51.9( 51.9) |   16:04:29 (Dec02) |  996.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:21(00:03:17) |  00:00:00(00:00:01) |   0.0(  0.3) |   16:04:30 (Dec02) |  996.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:23(00:03:18) |  00:00:02(00:00:01) |   0.6(  0.3) |   16:04:31 (Dec02) |  996.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:24(00:03:19) |  00:00:01(00:00:01) |   0.3(  0.3) |   16:04:32 (Dec02) |  996.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:57(00:05:52) |  00:02:33(00:02:33) |  44.5( 44.3) |   16:07:05 (Dec02) |   1.01 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:02(00:05:57) |  00:00:04(00:00:05) |   1.4(  1.4) |   16:07:10 (Dec02) |  976.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:02(00:05:57) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:07:10 (Dec02) |  976.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:03(00:05:58) |  00:00:01(00:00:01) |   0.3(  0.3) |   16:07:11 (Dec02) |  976.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:07(00:06:02) |  00:00:03(00:00:04) |   1.1(  1.2) |   16:07:15 (Dec02) |  986.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:07(00:06:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:07:15 (Dec02) |  986.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            1         -         -     22638     73741       996
##>M:Pre Cleanup                        1         -         -     22638     73741       996
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      5         -         -      9570     28489       976
##>M:Const Prop                         0       -35       745      9570     28489       976
##>M:Cleanup                            4       -25       628      9602     28575       986
##>M:MBCI                               0         -         -      9602     28575       986
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                             153
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      164
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'picorv32'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(run.tcl) 25: syn_opt
Library based partitioning cannot be done as either there is a single library or there are no cells to partition.
Info    : Leakage power optimization was enabled, but single Vth class seems to be used as leakage properties of the given libraries look too similar. [POPT-507]
        : Leakage power effort is set but library domain '_default_' seems to have too few Vth classes.
        : The tool tries to classify the given libraries into different Vth classes. If the leakage properties of the given libraries are too similar then the tool considers all libraries to be of the same Vth class.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'picorv32' using 'high' effort.

Test connection status for design: picorv32
===========================================
Connected 0 out of 0 clock-gating instances.
  Decloning clock-gating logic from design:picorv32
Forcing hierarchical CG on for clock_gating declone -hier
Clock-gating declone status
===========================
Total number of clock-gating instances before: 58
Total number of clock-gating instances after : 58
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_iopt                 40892      -25      -628      4184    16240       3441 
            Worst cost_group: clk, WNS: -25.6
            Path: resetn --> mem_la_addr[9]
-------------------------------------------------------------------------------
 const_prop                40892      -25      -628      4184    16240       3441 
            Worst cost_group: clk, WNS: -25.6
            Path: resetn --> mem_la_addr[9]
 simp_cc_inputs            40886      -25      -628      4184    16240       3440 
            Worst cost_group: clk, WNS: -25.6
            Path: resetn --> mem_la_addr[9]
-------------------------------------------------------------------------------
 hi_fo_buf                 40886      -25      -628      4184    16240       3440 
            Worst cost_group: clk, WNS: -25.6
            Path: resetn --> mem_la_addr[9]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                40886      -25      -628      4184    16240       3440 
            Worst cost_group: clk, WNS: -25.6
            Path: resetn --> mem_la_addr[9]
 incr_delay                41146      -19      -466      4184    16239       3483 
            Worst cost_group: clk, WNS: -19.9
            Path: resetn --> mem_la_read
 incr_delay                41189      -13      -296      4184    16239       3490 
            Worst cost_group: clk, WNS: -13.0
            Path: mem_ready --> mem_la_read
 incr_delay                41229      -11      -265      4184    16239       3497 
            Worst cost_group: clk, WNS: -11.5
            Path: mem_ready --> mem_la_addr[15]
 incr_delay                41267      -10      -233      4184    16239       3503 
            Worst cost_group: clk, WNS: -10.9
            Path: mem_ready --> mem_la_addr[9]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       160  (       59 /       82 )  1.03
       crit_upsz       134  (       26 /       32 )  0.29
       crit_slew        72  (        0 /        7 )  0.17
        setup_dn        72  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        72  (        0 /        0 )  0.00
    plc_st_fence        72  (        0 /        0 )  0.00
        plc_star        72  (        0 /        0 )  0.00
      plc_laf_st        72  (        0 /        0 )  0.00
 plc_laf_st_fence        72  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        72  (        0 /        0 )  0.00
       plc_lo_st        72  (        0 /        0 )  0.00
            fopt        74  (        1 /        1 )  0.16
       crit_swap        72  (        0 /        0 )  0.03
       mux2_swap        72  (        0 /        0 )  0.00
       crit_dnsz       131  (        0 /        0 )  0.23
       load_swap        72  (        0 /        0 )  0.11
            fopt        75  (        2 /        6 )  0.43
        setup_dn        72  (        0 /        0 )  0.00
       load_isol        94  (       11 /       11 )  0.64
       load_isol        73  (        0 /        0 )  0.04
        move_for        75  (        1 /        1 )  0.04
        move_for        70  (        0 /        0 )  0.01
          rem_bi        70  (        0 /        1 )  0.02
         offload        70  (        0 /        0 )  0.02
          rem_bi        79  (        1 /        7 )  0.15
         offload        84  (        2 /        2 )  0.09
           phase        77  (        0 /        0 )  0.00
        in_phase        77  (        0 /        0 )  0.00
       merge_bit        81  (        0 /        0 )  0.01
     merge_idrvr        77  (        0 /        0 )  0.00
     merge_iload        77  (        0 /        0 )  0.00
    merge_idload        83  (        1 /        3 )  0.13
      merge_drvr        74  (        0 /        6 )  0.21
      merge_load        74  (        0 /        3 )  0.11
          decomp        90  (        1 /        1 )  0.16
        p_decomp        85  (        0 /        0 )  0.02
        levelize        85  (        0 /        0 )  0.00
        mb_split        85  (        0 /        0 )  0.00
             dup        85  (        0 /        0 )  0.22
      mux_retime        85  (        0 /        0 )  0.00
         buf2inv        85  (        0 /        0 )  0.00
             exp        22  (        4 /       10 )  0.07
       gate_deco        38  (       16 /       16 )  1.27
       gcomp_tim       172  (        4 /        7 )  1.02
  inv_pair_2_buf        63  (        0 /        0 )  0.00

 incr_delay                41260       -8      -120      4184    16239       3500 
            Worst cost_group: clk, WNS: -8.6
            Path: mem_ready --> mem_la_addr[9]
 incr_delay                41252       -6       -85      4184    16239       3497 
            Worst cost_group: clk, WNS: -6.6
            Path: resetn --> mem_la_read
 incr_delay                41226       -2       -19      4184    16239       3490 
            Worst cost_group: clk, WNS: -2.9
            Path: mem_ready --> mem_la_addr[4]
 incr_delay                41226       -2       -16      4184    16239       3490 
            Worst cost_group: clk, WNS: -2.8
            Path: mem_ready --> mem_la_addr[9]
 incr_delay                41243        0         0      4184    16239       3488 
 incr_delay                41243        0         0      4184    16239       3488 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         5  (        1 /        4 )  1.16
        crr_glob        11  (        0 /        1 )  0.07
         crr_200        18  (       10 /       18 )  0.56
        crr_glob        38  (       10 /       10 )  0.10
         crr_300         8  (        5 /        8 )  0.36
        crr_glob        17  (        5 /        5 )  0.07
         crr_400         4  (        0 /        4 )  0.13
        crr_glob        12  (        0 /        0 )  0.01
         crr_111        23  (       15 /       23 )  1.72
        crr_glob        35  (       10 /       15 )  0.27
         crr_210         3  (        2 /        3 )  0.36
        crr_glob         8  (        0 /        2 )  0.06
         crr_110        10  (        5 /        9 )  0.76
        crr_glob        20  (        2 /        5 )  0.12
         crr_101        27  (       15 /       27 )  1.02
        crr_glob        42  (       15 /       15 )  0.10
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  41243        0         0      4184    16239       3488 
 incr_max_trans            41914        0         0         0    23859       3654 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        75  (        0 /        0 )  0.00
        plc_star        75  (        0 /        0 )  0.00
        drc_bufs       150  (       75 /       75 )  0.11
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00

 incr_max_cap              42368        0         0         0    23795       3763 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       292  (        0 /        0 )  0.00
        plc_star       292  (        0 /        0 )  0.00
      drc_buf_sp       584  (        0 /      292 )  0.40
        drc_bufs       584  (       46 /      292 )  0.40
        drc_fopt       246  (        0 /        0 )  0.06
        drc_bufb       246  (        0 /        0 )  0.00
      simple_buf       246  (        0 /        0 )  1.00
             dup       246  (       12 /       15 )  0.20
       crit_dnsz         0  (        0 /        0 )  0.01
       crit_upsz       234  (        0 /        0 )  0.29


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  42368        0         0         0    23795       3763 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 42368        0         0         0    23795       3763 
 rem_buf                   41276        0         0         0    23795       3573 
 rem_inv                   41188        0         0         0    23795       3565 
 merge_bi                  41090        0         0         0    23795       3556 
 rem_inv_qb                40865        0         0         0    23795       3515 
 seq_res_area              40864        0         0         0    23795       3514 
 seq_res_area              40821        0         0         0    23795       3506 
 io_phase                  40728        0         0         0    23795       3499 
 gate_comp                 40670        0         0         0    23795       3495 
 glob_area                 40581        0         0         0    23795       3479 
 area_down                 40488        0         0         0    23795       3464 
 rem_buf                   40486        0         0         0    23795       3463 
 rem_inv                   40484        0         0         0    23795       3463 
 merge_bi                  40482        0         0         0    23795       3463 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.02
         rem_buf       516  (      289 /      289 )  1.33
         rem_inv        48  (       41 /       41 )  0.42
        merge_bi        84  (       52 /       56 )  0.78
      rem_inv_qb       160  (        3 /        3 )  0.59
    seq_res_area        35  (        7 /        8 )  15.71
        io_phase       116  (       54 /       54 )  0.76
       gate_comp       173  (       47 /       53 )  2.25
       gcomp_mog         0  (        0 /        0 )  0.43
       glob_area        74  (       36 /       74 )  0.62
       area_down       152  (       48 /       50 )  2.30
      size_n_buf         1  (        0 /        0 )  0.16
  gate_deco_area         0  (        0 /        0 )  0.04
         rem_buf       227  (        1 /        1 )  0.65
         rem_inv         2  (        1 /        1 )  0.02
        merge_bi        32  (        2 /        4 )  0.16
      rem_inv_qb        66  (        0 /        0 )  0.19

                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_power                40482        0         0         0    23795       3463 
 gate_comp                 40481        0         0         0    23795       3463 
 glob_power                40475        0         0         0    23795       3460 
 power_down                40469        0         0         0    23795       3457 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       p_rem_buf       226  (        0 /        0 )  0.45
       p_rem_inv         1  (        0 /        0 )  0.00
      p_merge_bi        30  (        0 /        2 )  0.10
        io_phase        60  (        0 /        0 )  0.10
       gate_comp       125  (        1 /        7 )  1.14
       gcomp_mog         0  (        0 /        0 )  0.30
      glob_power        71  (       30 /       71 )  0.78
      power_down       176  (       23 /       23 )  2.18
      size_n_buf         0  (        0 /        0 )  0.12

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                40469        0         0         0    23795       3457 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  40469        0         0         0    23795       3457 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       234  (        0 /        0 )  0.00
        plc_star       234  (        0 /        0 )  0.00
        drc_bufs       468  (        0 /      234 )  0.22
        drc_fopt       234  (        0 /        0 )  0.08
        drc_bufb       234  (        0 /        0 )  0.00
      simple_buf       234  (        0 /        0 )  0.92
             dup       234  (        0 /        0 )  0.10
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz       234  (        0 /        0 )  0.85


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  40469        0         0         0    23795       3457 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 40469        0         0         0    23795       3457 
 undup                     40465        0         0         0    23795       3457 
 glob_area                 40464        0         0         0    23795       3456 
 area_down                 40462        0         0         0    23795       3456 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         1  (        1 /        1 )  0.04
         rem_buf       226  (        0 /        0 )  0.38
         rem_inv         1  (        0 /        0 )  0.00
        merge_bi        30  (        0 /        2 )  0.10
      rem_inv_qb        66  (        0 /        0 )  0.13
        io_phase        60  (        0 /        0 )  0.10
       gate_comp       124  (        0 /        6 )  1.11
       gcomp_mog         0  (        0 /        0 )  0.30
       glob_area        57  (        2 /       57 )  0.47
       area_down       124  (        3 /        4 )  0.65
      size_n_buf         0  (        0 /        0 )  0.06
  gate_deco_area         0  (        0 /        0 )  0.00

                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_power                40462        0         0         0    23795       3456 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       p_rem_buf       226  (        0 /        0 )  0.39
       p_rem_inv         1  (        0 /        0 )  0.00
      p_merge_bi        30  (        0 /        2 )  0.10
        io_phase        60  (        0 /        0 )  0.10
       gate_comp       124  (        0 /        6 )  1.53
       gcomp_mog         0  (        0 /        0 )  0.51
      glob_power        50  (        0 /       50 )  0.84
      power_down       169  (        0 /        1 )  1.68
      size_n_buf         0  (        0 /        0 )  0.10

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                40462        0         0         0    23795       3456 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  40462        0         0         0    23795       3456 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       234  (        0 /        0 )  0.00
        plc_star       234  (        0 /        0 )  0.00
        drc_bufs       468  (        0 /      234 )  0.23
        drc_fopt       234  (        0 /        0 )  0.05
        drc_bufb       234  (        0 /        0 )  0.00
      simple_buf       234  (        0 /        0 )  0.91
             dup       234  (        0 /        0 )  0.10
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz       234  (        0 /        0 )  0.80


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                        Message Text                          |
-------------------------------------------------------------------------------------------
| CFM-1    |Info    |    1 |Wrote dofile.                                                 |
| CFM-5    |Info    |    1 |Wrote formal verification information.                        |
| CPI-506  |Warning |    1 |Command 'commit_power_intent' cannot proceed as there is no   |
|          |        |      | power intent loaded.                                         |
| GLO-51   |Info    |   11 |Hierarchical instance automatically ungrouped.                |
|          |        |      |Hierarchical instances can be automatically ungrouped to      |
|          |        |      | allow for better area or timing optimization. To prevent     |
|          |        |      | this ungroup, set the root-level attribute 'auto_ungroup' to |
|          |        |      | 'none'. You can also prevent individual ungroup with setting |
|          |        |      | the attribute 'ungroup_ok' of instances or modules to        |
|          |        |      | 'false'.                                                     |
| LBR-155  |Info    |  264 |Mismatch in unateness between 'timing_sense' attribute and    |
|          |        |      | the function.                                                |
|          |        |      |The 'timing_sense' attribute will be respected.               |
| PA-7     |Info    |    4 |Resetting power analysis results.                             |
|          |        |      |All computed switching activities are removed.                |
| POPT-96  |Info    |    2 |One or more cost groups were automatically created for clock  |
|          |        |      | gate enable paths.                                           |
|          |        |      |This feature can be disabled by setting the attribute         |
|          |        |      | lp_clock_gating_auto_cost_grouping false.                    |
| POPT-507 |Info    |    1 |Leakage power optimization was enabled, but single Vth class  |
|          |        |      | seems to be used as leakage properties of the given          |
|          |        |      | libraries look too similar.                                  |
|          |        |      |The tool tries to classify the given libraries into different |
|          |        |      | Vth classes. If the leakage properties of the given          |
|          |        |      | libraries are too similar then the tool considers all        |
|          |        |      | libraries to be of the same Vth class.                       |
| SYNTH-5  |Info    |    1 |Done mapping.                                                 |
| SYNTH-7  |Info    |    1 |Incrementally optimizing.                                     |
-------------------------------------------------------------------------------------------
Runtime spent in Timer Init is 0hr: 0min: 0secs 
7351 driver-metric pairs supplied

 
Global Optimization Status
==========================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_global_opt           40462        0         0         0    23795
no gcells found!
 Using 4 threads for global opt 
 incr_crr_area             40456        0         0         0    23795
 incr_crr_area             40456        0         0         0    23795

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
             crr       168  (        4 /        4(       4) )  27.94
 Total cpu time(and elapsed time)  for tricks : 28.06 (27.94) secs 

Commit Time(s): 0

# Global Optimization Runtime Summary: 

                Step   Elapsed Time(s)
   **********************************************
          Timer Init         0 
           Init Opto         0 
          Trick Opto         7 
        Timer Update         0 
        Misc Runtime         0 
Runtime spent in MultiThreaded Global Optimization is 0hr: 0min: 8secs 
Runtime spent in Timer Init (old mt wns flow) is 0hr: 0min: 1secs 
Runtime spent in Timer Init is 0hr: 0min: 0secs 
 
Global Area Reclaim Optimization Status
=======================================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_area_reclaim         40456        0         0         0    23795
 Using 4 threads for global opt 
 gate_comp                 40456        0         0         0    23795       3456 
 Total cpu time(and elapsed time)  for tricks : 5.71 (2.11) secs 

 area_down                 40456        0         0         0    23795       3456 
 Total cpu time(and elapsed time)  for tricks : 0.64 (0.83) secs 


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       gate_comp        56  (        0 /       56 )  2.11
       area_down        36  (        4 /       36 )  0.83
Commit Time(s): 0
 Using 4 threads for global opt 
 gate_comp                 40456        0         0         0    23795       3456 
 Total cpu time(and elapsed time)  for tricks : 5.64 (2.08) secs 

 power_down                40456        0         0         0    23795       3456 
 Total cpu time(and elapsed time)  for tricks : 0.79 (1.07) secs 


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       gate_comp        56  (        0 /       56 )  2.08
      power_down        49  (        8 /       49 )  1.07
Commit Time(s): 0

# Global Optimization Runtime Summary: 

                Step   Elapsed Time(s)
   **********************************************
          Timer Init         1 
           Init Opto         2 
          Trick Opto         4 
        Timer Update         0 
        Misc Runtime         0 
Runtime spent in MultiThreaded Global Optimization is 0hr: 0min: 7secs 
Runtime spent in Timer Init (old mt wns flow) is 0hr: 0min: 0secs 
 


                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_area                 40456        0         0         0    23795       3456 
 io_phase                  40455        0         0         0    23795       3456 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.03
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        io_phase        61  (        1 /        1 )  0.20
       area_down       124  (        0 /        1 )  1.03

                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_power                40455        0         0         0    23795       3456 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       p_rem_buf         0  (        0 /        0 )  0.00
       p_rem_inv         0  (        0 /        0 )  0.00
        io_phase        60  (        0 /        0 )  0.12

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'picorv32'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(run.tcl) 26: report_gates
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Dec 02 2024  04:08:42 pm
  Module:                 picorv32
  Technology libraries:   fast_vdd1v2 1.0
                          physical_cells 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                  
    Gate     Instances    Area        Library    
-------------------------------------------------
ADDFX1             639   3278.070    fast_vdd1v2 
ADDHX1             144    541.728    fast_vdd1v2 
ADDHX2               5     25.650    fast_vdd1v2 
AND2X1              44     60.192    fast_vdd1v2 
AND2XL             381    521.208    fast_vdd1v2 
AND3X1               3      7.182    fast_vdd1v2 
AND3XL              20     41.040    fast_vdd1v2 
AND4X1               2      4.788    fast_vdd1v2 
AND4XL              21     50.274    fast_vdd1v2 
AO21X1               2      4.788    fast_vdd1v2 
AO21XL              18     43.092    fast_vdd1v2 
AO22XL              55    150.480    fast_vdd1v2 
AOI211X2             1      3.420    fast_vdd1v2 
AOI211XL            12     24.624    fast_vdd1v2 
AOI21X1              3      5.130    fast_vdd1v2 
AOI21X2              3      8.208    fast_vdd1v2 
AOI21X4              4     20.520    fast_vdd1v2 
AOI21XL             71    121.410    fast_vdd1v2 
AOI221X1            84    201.096    fast_vdd1v2 
AOI222X1           141    433.998    fast_vdd1v2 
AOI22X4              5     30.780    fast_vdd1v2 
AOI22XL            895   1836.540    fast_vdd1v2 
AOI2BB1X1            4      8.208    fast_vdd1v2 
AOI2BB1X2            2      6.156    fast_vdd1v2 
AOI2BB1XL           47     96.444    fast_vdd1v2 
AOI2BB2X4            1      7.524    fast_vdd1v2 
AOI31X1             27     55.404    fast_vdd1v2 
AOI32X1              3      7.182    fast_vdd1v2 
BUFX2                6     10.260    fast_vdd1v2 
BUFX3                1      2.052    fast_vdd1v2 
BUFX6                2      6.156    fast_vdd1v2 
CLKAND2X12           2     15.048    fast_vdd1v2 
CLKAND2X2            2      4.104    fast_vdd1v2 
CLKAND2X6            6     28.728    fast_vdd1v2 
CLKBUFX2             1      1.710    fast_vdd1v2 
CLKBUFX20          216   1772.928    fast_vdd1v2 
CLKINVX20           18    116.964    fast_vdd1v2 
CLKINVX4             1      1.710    fast_vdd1v2 
CLKXOR2X1           11     30.096    fast_vdd1v2 
DFFHQX1              5     27.360    fast_vdd1v2 
DFFQXL            1843  10084.896    fast_vdd1v2 
DFFRHQX1            34    209.304    fast_vdd1v2 
DFFRX1              38    259.920    fast_vdd1v2 
DFFTRXL              2     15.732    fast_vdd1v2 
DFFX1               20    143.640    fast_vdd1v2 
DFFX2                7     57.456    fast_vdd1v2 
DFFX4                1      9.234    fast_vdd1v2 
EDFFHQX1             7     59.850    fast_vdd1v2 
EDFFHQX4             1     10.602    fast_vdd1v2 
EDFFX2               1      9.234    fast_vdd1v2 
INVX1               14      9.576    fast_vdd1v2 
INVX2                6      6.156    fast_vdd1v2 
INVX3                6      8.208    fast_vdd1v2 
INVXL              334    228.456    fast_vdd1v2 
MDFFHQX1             1      8.550    fast_vdd1v2 
MX2X1               32     76.608    fast_vdd1v2 
MX2XL              212    507.528    fast_vdd1v2 
MXI2X1               2      5.472    fast_vdd1v2 
MXI2X4               2     10.260    fast_vdd1v2 
MXI2XL              64    153.216    fast_vdd1v2 
NAND2BX2             2      4.788    fast_vdd1v2 
NAND2BX4             2      7.524    fast_vdd1v2 
NAND2BXL           277    378.936    fast_vdd1v2 
NAND2X1              8      8.208    fast_vdd1v2 
NAND2X2             24     41.040    fast_vdd1v2 
NAND2X4             11     37.620    fast_vdd1v2 
NAND2X6              1      4.788    fast_vdd1v2 
NAND2X8              4     21.888    fast_vdd1v2 
NAND2XL            394    404.244    fast_vdd1v2 
NAND3BX2             3      9.234    fast_vdd1v2 
NAND3BXL            20     34.200    fast_vdd1v2 
NAND3X2              1      2.736    fast_vdd1v2 
NAND3X4              1      4.788    fast_vdd1v2 
NAND3XL             20     34.200    fast_vdd1v2 
NAND4BBXL            5     15.390    fast_vdd1v2 
NAND4BXL            24     57.456    fast_vdd1v2 
NAND4XL            293    501.030    fast_vdd1v2 
NOR2BX1            140    191.520    fast_vdd1v2 
NOR2BX2              1      2.736    fast_vdd1v2 
NOR2X1              20     20.520    fast_vdd1v2 
NOR2X2              12     20.520    fast_vdd1v2 
NOR2X4               3      9.234    fast_vdd1v2 
NOR2X6               1      4.104    fast_vdd1v2 
NOR2X8               1      5.472    fast_vdd1v2 
NOR2XL             282    289.332    fast_vdd1v2 
NOR3BX1              2      4.104    fast_vdd1v2 
NOR3BX2              1      3.420    fast_vdd1v2 
NOR3BX4              1      5.814    fast_vdd1v2 
NOR3BXL             26     53.352    fast_vdd1v2 
NOR3XL              27     46.170    fast_vdd1v2 
NOR4BBX1             7     19.152    fast_vdd1v2 
NOR4BX1              8     19.152    fast_vdd1v2 
NOR4X1              65    111.150    fast_vdd1v2 
OA21X1              13     26.676    fast_vdd1v2 
OA22X1               6     14.364    fast_vdd1v2 
OAI211X1            59    100.890    fast_vdd1v2 
OAI211X2             3     12.312    fast_vdd1v2 
OAI211X4             1      6.498    fast_vdd1v2 
OAI21X1              3      5.130    fast_vdd1v2 
OAI21X2             10     30.780    fast_vdd1v2 
OAI21X4              3     14.364    fast_vdd1v2 
OAI21XL             72    123.120    fast_vdd1v2 
OAI221X1            15     35.910    fast_vdd1v2 
OAI222XL             8     21.888    fast_vdd1v2 
OAI22X1              2      4.104    fast_vdd1v2 
OAI22XL            544   1116.288    fast_vdd1v2 
OAI2BB1X1          210    359.100    fast_vdd1v2 
OAI2BB1X2            2      6.156    fast_vdd1v2 
OAI2BB1X4            1      4.446    fast_vdd1v2 
OAI2BB2X2            4     21.888    fast_vdd1v2 
OAI31X1              7     14.364    fast_vdd1v2 
OAI32X1              6     14.364    fast_vdd1v2 
OAI33X1              2      5.472    fast_vdd1v2 
OR2X1               11     15.048    fast_vdd1v2 
OR2X2                4      6.840    fast_vdd1v2 
OR2X4                6     16.416    fast_vdd1v2 
OR2X6                1      3.762    fast_vdd1v2 
OR2X8                1      4.446    fast_vdd1v2 
OR2XL              105    143.640    fast_vdd1v2 
OR3X1                1      2.052    fast_vdd1v2 
OR3XL               17     34.884    fast_vdd1v2 
OR4X1               66    135.432    fast_vdd1v2 
SMDFFHQX1            1     10.260    fast_vdd1v2 
TLATNTSCAX2         58    376.884    fast_vdd1v2 
XNOR2X1            714   1709.316    fast_vdd1v2 
XNOR2X2              3      9.234    fast_vdd1v2 
XOR2X2               1      3.420    fast_vdd1v2 
XOR2XL              44    120.384    fast_vdd1v2 
-------------------------------------------------
total             9226  28390.104                


                                                        
            Type             Instances    Area   Area % 
--------------------------------------------------------
sequential                        1961 10906.038   38.4 
inverter                           379   371.070    1.3 
buffer                             226  1793.106    6.3 
clock_gating_integrated_cell        58   376.884    1.3 
logic                             6602 14943.006   52.6 
physical_cells                       0     0.000    0.0 
--------------------------------------------------------
total                             9226 28390.104  100.0 

@file(run.tcl) 27: report_area
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Dec 02 2024  04:08:42 pm
  Module:                 picorv32
  Technology libraries:   fast_vdd1v2 1.0
                          physical_cells 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Instance Module  Cell Count  Cell Area  Net Area   Total Area 
--------------------------------------------------------------
picorv32               9226  28390.104 12064.645    40454.749 
@file(run.tcl) 28: report_timing
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Dec 02 2024  04:08:42 pm
  Module:                 picorv32
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin genblk1.pcpi_mul_rd_reg[63]/CK->D
          Group: clk
     Startpoint: (R) genblk1.pcpi_mul_rs2_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) genblk1.pcpi_mul_rd_reg[63]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1750            0     
       Src Latency:+     250          250     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000          250     
                                              
             Setup:-      14                  
       Uncertainty:-      15                  
     Required Time:=    1971                  
      Launch Clock:-     250                  
         Data Path:-    1721                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  genblk1.pcpi_mul_rs2_reg[4]/CK               -       -      R     (arrival)     66    -     0     0     250    (-,-) 
  genblk1.pcpi_mul_rs2_reg[4]/Q                -       CK->Q  R     DFFQXL         4  7.2    70    66     316    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g14232/Y        -       A->Y   F     INVX1          2  4.5    37    31     348    (-,-) 
  g110222/Y                                    -       B1->Y  R     AOI22X4       34 38.4   116    68     416    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g13895/Y        -       A->Y   F     INVX1          2  3.2    39    37     453    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g13565/Y        -       A->Y   F     OR2X4         33 37.1    62    64     518    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g13368/Y        -       A1->Y  R     OAI22X1        1  2.4    51    39     557    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_cdnfadd_007_0/S -       CI->S  F     ADDFX1         1  2.4    18    57     614    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_cdnfadd_007_1/S -       CI->S  R     ADDFX1         2  3.0    21    56     669    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12896/Y        -       B->Y   R     OR2X1          2  3.2    20    22     692    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12887/Y        -       A0->Y  F     AOI21X1        2  3.5    44    32     724    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12875/Y        -       A1->Y  R     OAI21X1        2  3.5    50    38     763    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12871/Y        -       A->Y   F     INVX1          1  2.1    21    20     783    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12869/Y        -       A1->Y  R     OAI21X1        2  4.0    52    36     818    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12839/Y        -       A1->Y  F     AOI21X2        2  3.3    33    29     847    (-,-) 
  g110221/Y                                    -       A1N->Y F     AOI2BB1X1      2  3.3    27    32     880    (-,-) 
  g110220/Y                                    -       A1N->Y F     AOI2BB1X1      2  3.3    24    32     911    (-,-) 
  g110219/Y                                    -       A1N->Y F     AOI2BB1X1      2  3.9    28    33     944    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12721/Y        -       A1->Y  R     OAI21X2        2  4.0    32    25     969    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12675/Y        -       A->Y   F     INVX2          1  2.5    13    13     982    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12654/Y        -       A1->Y  R     OAI21X2        2  4.0    31    22    1004    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12641/Y        -       B->Y   F     NAND2X2        2  3.0    24    20    1024    (-,-) 
  g106834/Y                                    -       A0->Y  F     AO21X1         1  2.5    17    34    1058    (-,-) 
  g106833/Y                                    -       A->Y   R     NAND2X2        2  3.3    22    13    1071    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g14248/Y        -       A1->Y  F     AOI21XL        2  3.9    70    47    1118    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12606/Y        -       A1->Y  R     OAI21X2        2  3.4    36    31    1149    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12602/Y        -       B->Y   R     CLKAND2X2      2  3.7    14    25    1174    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12596/Y        -       B->Y   F     NAND2X2        2  3.7    28    19    1193    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12592/Y        -       A1->Y  R     AOI21X2        1  2.1    25    18    1211    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12590/Y        -       B->Y   F     NOR2BX1        1  1.9    16    15    1226    (-,-) 
  g110218/Y                                    -       A1N->Y F     AOI2BB1X2      2  4.8    23    36    1261    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12584/Y        -       B->Y   R     NOR2X4         2  3.2    18    13    1275    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12581/Y        -       B->Y   F     NAND2X1        2  3.2    37    26    1301    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12578/Y        -       A1->Y  R     AOI21X1        1  2.7    40    30    1331    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12575/Y        -       A1->Y  F     OAI21X2        1  2.1    25    20    1351    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12574/Y        -       B->Y   R     NAND2X1        2  4.0    35    21    1372    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12572/Y        -       B->Y   F     NAND2X2        2  3.6    28    23    1395    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12569/Y        -       B->Y   R     NOR2X2         2  3.8    29    21    1416    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12566/Y        -       A1->Y  F     OAI21X2        1  3.6    33    23    1439    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12563/Y        -       A1->Y  R     AOI21X4        1  3.7    23    17    1456    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12562/Y        -       B->Y   F     NOR2X4         5  6.6    18    13    1469    (-,-) 
  g110217/Y                                    -       A1N->Y F     AOI2BB1X1      2  3.0    29    30    1498    (-,-) 
  g110216/Y                                    -       A1N->Y F     AOI2BB1X2      2  3.9    24    36    1535    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12541/Y        -       B->Y   R     NOR2X2         2  3.0    24    18    1553    (-,-) 
  g110215/Y                                    -       A1N->Y R     OAI2BB1X2      3  4.6    25    34    1587    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12518/Y        -       A1->Y  F     AOI21X1        3  4.5    56    38    1625    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12516/Y        -       B->Y   R     NOR2X1         2  3.0    43    35    1660    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12509/Y        -       D->Y   R     AND4X1         1  2.6    21    48    1708    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12507/Y        -       C0->Y  F     AOI211X2       3  4.6    41    15    1724    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12499/Y        -       A2->Y  R     OAI31X1        1  2.4    55    42    1765    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12496/CO       -       CI->CO R     ADDFX1         1  2.4    18    41    1806    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12495/CO       -       CI->CO R     ADDFX1         1  2.4    18    35    1842    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12494/CO       -       CI->CO R     ADDFX1         1  2.4    18    35    1877    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12493/CO       -       CI->CO R     ADDFX1         1  2.4    18    35    1912    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12492/CO       -       CI->CO R     ADDFX1         1  2.2    16    35    1947    (-,-) 
  genblk1.pcpi_mul_mul_2366_47_g12491/Y        -       B->Y   R     XNOR2X1        1  1.9    13    24    1971    (-,-) 
  genblk1.pcpi_mul_rd_reg[63]/D                <<<     -      R     DFFQXL         1    -     -     0    1971    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

@file(run.tcl) 29: report_power
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Instance: /picorv32
Power Unit: W
PDB Frames: /stim#0/frame#0
  -------------------------------------------------------------------------
    Category         Leakage     Internal    Switching        Total    Row%
  -------------------------------------------------------------------------
      memory     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
    register     1.15601e-06  1.44721e-03  3.13475e-04  1.76184e-03  17.99%
       latch     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       logic     2.34574e-06  8.18480e-04  6.87262e-03  7.69345e-03  78.56%
        bbox     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       clock     3.92181e-08  1.83869e-04  1.54351e-04  3.38260e-04   3.45%
         pad     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
          pm     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
  -------------------------------------------------------------------------
    Subtotal     3.54097e-06  2.44956e-03  7.34045e-03  9.79355e-03 100.00%
  Percentage           0.04%       25.01%       74.95%      100.00% 100.00%
  -------------------------------------------------------------------------
@file(run.tcl) 30: write_design -innovus picorv32
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Option '-innovus' is being obsoleted. Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

(write_design): Writing Innovus content. Constraint interface is: 'mmmc2'
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : Attribute design_process_node is not set for this design. [PHYS-1011]
        : Missing data.
        : When attribute design_process_node is not set to an appropriate integer value >=5 and <=250, then Innovus will assume its own default value for the design process node. See the Innovus setDesignMode -process <> command for more information about what this setting does.
Exporting design data for 'picorv32' to genus_invs_des/genus...
%# Begin write_design (12/02 16:08:43, mem=1425.34M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
No loop breaker instances found (cdn_loop_breaker).
File genus_invs_des/genus.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:01).
Info: file genus_invs_des/genus.default_emulate_constraint_mode.sdc has been written
Info: file genus_invs_des/genus.default_emulate_constraint_mode.sdc has been written

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

** To load the database source genus_invs_des/genus.invs_setup.tcl in an Innovus session.
** To load the database source genus_invs_des/genus.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'picorv32' (command execution time mm:ss cpu = 00:04, real = 00:09).
.
%# End write_design (12/02 16:08:52, total cpu=10:00:04, real=10:00:09, peak res=1022.20M, current mem=1424.34M)
#@ End verbose source ./run.tcl
WARNING: This version of the tool is 801 days old.
@genus:root: 2> innovus
