

================================================================
== Vitis HLS Report for 'merlin_memcpy_0_1_Pipeline_merlinL0'
================================================================
* Date:           Thu Dec 12 13:05:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_atax
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      413|      413|  1.652 us|  1.652 us|  413|  413|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL0  |      411|      411|         3|          1|          1|   410|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      107|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       95|    -|
|Register             |        -|     -|      148|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      148|      202|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_235_p2                |         +|   0|  0|  16|           9|           1|
    |add_ln29_fu_305_p2                |         +|   0|  0|  26|          19|          10|
    |i_8_fu_221_p2                     |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op32_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln20_fu_241_p2               |      icmp|   0|  0|  16|           9|           3|
    |icmp_ln24_fu_215_p2               |      icmp|   0|  0|  16|           9|           8|
    |select_ln20_fu_247_p3             |    select|   0|  0|   9|           1|           9|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 107|          60|          37|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_179_p4        |  14|          3|   64|        192|
    |ap_sig_allocacmp_i                    |   9|          2|    9|         18|
    |ap_sig_allocacmp_phi_urem_load        |   9|          2|    9|         18|
    |i_02_fu_96                            |   9|          2|    9|         18|
    |merlin_gmem_kernel_atax_32_y_blk_n_R  |   9|          2|    1|          2|
    |phi_mul_fu_88                         |   9|          2|   19|         38|
    |phi_urem_fu_84                        |   9|          2|    9|         18|
    |shiftreg_fu_92                        |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  95|         21|  154|        372|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |   1|   0|    1|          0|
    |ap_done_reg                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                |   1|   0|    1|          0|
    |i_02_fu_96                                      |   9|   0|    9|          0|
    |icmp_ln24_reg_373                               |   1|   0|    1|          0|
    |icmp_ln24_reg_373_pp0_iter1_reg                 |   1|   0|    1|          0|
    |merlin_gmem_kernel_atax_32_y_addr_read_reg_385  |  64|   0|   64|          0|
    |phi_mul_fu_88                                   |  19|   0|   19|          0|
    |phi_urem_fu_84                                  |   9|   0|    9|          0|
    |shiftreg_fu_92                                  |  32|   0|   32|          0|
    |trunc_ln24_reg_377                              |   1|   0|    1|          0|
    |trunc_ln24_reg_377_pp0_iter1_reg                |   1|   0|    1|          0|
    |trunc_ln29_2_reg_381                            |   3|   0|    3|          0|
    |trunc_ln29_2_reg_381_pp0_iter1_reg              |   3|   0|    3|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 148|   0|  148|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|                  RTL Ports                  | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                                       |   in|    1|  ap_ctrl_hs|  merlin_memcpy_0.1_Pipeline_merlinL0|  return value|
|ap_rst                                       |   in|    1|  ap_ctrl_hs|  merlin_memcpy_0.1_Pipeline_merlinL0|  return value|
|ap_start                                     |   in|    1|  ap_ctrl_hs|  merlin_memcpy_0.1_Pipeline_merlinL0|  return value|
|ap_done                                      |  out|    1|  ap_ctrl_hs|  merlin_memcpy_0.1_Pipeline_merlinL0|  return value|
|ap_idle                                      |  out|    1|  ap_ctrl_hs|  merlin_memcpy_0.1_Pipeline_merlinL0|  return value|
|ap_ready                                     |  out|    1|  ap_ctrl_hs|  merlin_memcpy_0.1_Pipeline_merlinL0|  return value|
|m_axi_merlin_gmem_kernel_atax_32_y_AWVALID   |  out|    1|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_AWREADY   |   in|    1|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_AWADDR    |  out|   64|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_AWID      |  out|    1|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_AWLEN     |  out|   32|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_AWSIZE    |  out|    3|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_AWBURST   |  out|    2|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_AWLOCK    |  out|    2|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_AWCACHE   |  out|    4|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_AWPROT    |  out|    3|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_AWQOS     |  out|    4|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_AWREGION  |  out|    4|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_AWUSER    |  out|    1|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_WVALID    |  out|    1|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_WREADY    |   in|    1|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_WDATA     |  out|   64|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_WSTRB     |  out|    8|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_WLAST     |  out|    1|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_WID       |  out|    1|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_WUSER     |  out|    1|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_ARVALID   |  out|    1|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_ARREADY   |   in|    1|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_ARADDR    |  out|   64|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_ARID      |  out|    1|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_ARLEN     |  out|   32|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_ARSIZE    |  out|    3|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_ARBURST   |  out|    2|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_ARLOCK    |  out|    2|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_ARCACHE   |  out|    4|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_ARPROT    |  out|    3|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_ARQOS     |  out|    4|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_ARREGION  |  out|    4|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_ARUSER    |  out|    1|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_RVALID    |   in|    1|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_RREADY    |  out|    1|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_RDATA     |   in|   64|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_RLAST     |   in|    1|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_RID       |   in|    1|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_RFIFONUM  |   in|    9|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_RUSER     |   in|    1|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_RRESP     |   in|    2|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_BVALID    |   in|    1|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_BREADY    |  out|    1|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_BRESP     |   in|    2|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_BID       |   in|    1|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_BUSER     |   in|    1|       m_axi|         merlin_gmem_kernel_atax_32_y|       pointer|
|dst_0_address0                               |  out|    7|   ap_memory|                                dst_0|         array|
|dst_0_ce0                                    |  out|    1|   ap_memory|                                dst_0|         array|
|dst_0_we0                                    |  out|    1|   ap_memory|                                dst_0|         array|
|dst_0_d0                                     |  out|   32|   ap_memory|                                dst_0|         array|
|dst_1_address0                               |  out|    7|   ap_memory|                                dst_1|         array|
|dst_1_ce0                                    |  out|    1|   ap_memory|                                dst_1|         array|
|dst_1_we0                                    |  out|    1|   ap_memory|                                dst_1|         array|
|dst_1_d0                                     |  out|   32|   ap_memory|                                dst_1|         array|
|dst_2_address0                               |  out|    7|   ap_memory|                                dst_2|         array|
|dst_2_ce0                                    |  out|    1|   ap_memory|                                dst_2|         array|
|dst_2_we0                                    |  out|    1|   ap_memory|                                dst_2|         array|
|dst_2_d0                                     |  out|   32|   ap_memory|                                dst_2|         array|
|dst_3_address0                               |  out|    7|   ap_memory|                                dst_3|         array|
|dst_3_ce0                                    |  out|    1|   ap_memory|                                dst_3|         array|
|dst_3_we0                                    |  out|    1|   ap_memory|                                dst_3|         array|
|dst_3_d0                                     |  out|   32|   ap_memory|                                dst_3|         array|
|dst_4_address0                               |  out|    7|   ap_memory|                                dst_4|         array|
|dst_4_ce0                                    |  out|    1|   ap_memory|                                dst_4|         array|
|dst_4_we0                                    |  out|    1|   ap_memory|                                dst_4|         array|
|dst_4_d0                                     |  out|   32|   ap_memory|                                dst_4|         array|
|sext_ln24                                    |   in|   61|     ap_none|                            sext_ln24|        scalar|
+---------------------------------------------+-----+-----+------------+-------------------------------------+--------------+

