
*** Running vivado
    with args -log XADC_top.rds -m64 -mode batch -messageDb vivado.pb -source XADC_top.tcl


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source XADC_top.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-3
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# add_files {{Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.runs/xadc_wiz_0_synth_1/xadc_wiz_0.dcp}}
# set_property used_in_implementation false [get_files {{Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.runs/xadc_wiz_0_synth_1/xadc_wiz_0.dcp}}]
# set_property use_blackbox_stub false [get_files {{Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.runs/xadc_wiz_0_synth_1/xadc_wiz_0.dcp}}]
# read_verilog {{z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0_stub.v}}
# read_vhdl {{Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.srcs/sources_1/new/TopXADC.vhd}}
# read_xdc {{Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.srcs/constrs_1/imports/XADCv3/Nexys4_Master.xdc}}
# set_property used_in_implementation false [get_files {{Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.srcs/constrs_1/imports/XADCv3/Nexys4_Master.xdc}}]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir {Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.data/wt} [current_project]
# set_property parent.project_dir {Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz} [current_project]
# synth_design -top XADC_top -part xc7a100tcsg324-3
Command: synth_design -top XADC_top -part xc7a100tcsg324-3

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 234.137 ; gain = 85.840
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'XADC_top' [Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.srcs/sources_1/new/TopXADC.vhd:36]
INFO: [Synth 8-637] synthesizing blackbox instance 'XADC_component' of component 'xadc_wiz_0' [Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.srcs/sources_1/new/TopXADC.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'XADC_top' (1#1) [Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.srcs/sources_1/new/TopXADC.vhd:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 267.523 ; gain = 119.227
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.srcs/constrs_1/imports/XADCv3/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'PWM_audio_out'. [Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.srcs/constrs_1/imports/XADCv3/Nexys4_Master.xdc:479]
WARNING: [Vivado 12-584] No ports matched 'SD_audio_out'. [Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.srcs/constrs_1/imports/XADCv3/Nexys4_Master.xdc:482]
Finished Parsing XDC File [Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.srcs/constrs_1/imports/XADCv3/Nexys4_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.srcs/constrs_1/imports/XADCv3/Nexys4_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.runs/synth_1/.Xil/XADC_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.srcs/constrs_1/imports/XADCv3/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.runs/synth_1/.Xil/XADC_top_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.runs/synth_1/.Xil/XADC_top_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property BUFFER_TYPE = NONE. (constraint file  {Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  {Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  {Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  {Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.runs/synth_1/dont_buffer.xdc}, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 476.324 ; gain = 328.027
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 476.324 ; gain = 328.027
---------------------------------------------------------------------------------

WARNING: [Synth 8-327] inferring latch for variable 'DI_signal_reg' [Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.srcs/sources_1/new/TopXADC.vhd:89]
WARNING: [Synth 8-327] inferring latch for variable 'DWE_signal_reg' [Z:/.win/My Documents/DAT096_Embedded System Design Project/XADCv3/XADCwiz/XADCwiz.srcs/sources_1/new/TopXADC.vhd:92]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 541.156 ; gain = 392.859
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module XADC_top 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 541.156 ; gain = 392.859
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DADDR_signal_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DI_signal_reg[15] )
WARNING: [Synth 8-3332] Sequential element (DWE_signal_reg) is unused and will be removed from module XADC_top.
WARNING: [Synth 8-3332] Sequential element (\DADDR_signal_reg[6] ) is unused and will be removed from module XADC_top.
WARNING: [Synth 8-3332] Sequential element (\DADDR_signal_reg[5] ) is unused and will be removed from module XADC_top.
WARNING: [Synth 8-3332] Sequential element (\DADDR_signal_reg[3] ) is unused and will be removed from module XADC_top.
WARNING: [Synth 8-3332] Sequential element (\DADDR_signal_reg[2] ) is unused and will be removed from module XADC_top.
WARNING: [Synth 8-3332] Sequential element (\DADDR_signal_reg[1] ) is unused and will be removed from module XADC_top.
WARNING: [Synth 8-3332] Sequential element (\DADDR_signal_reg[0] ) is unused and will be removed from module XADC_top.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[0] ) is unused and will be removed from module XADC_top.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[1] ) is unused and will be removed from module XADC_top.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[2] ) is unused and will be removed from module XADC_top.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[3] ) is unused and will be removed from module XADC_top.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[4] ) is unused and will be removed from module XADC_top.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[5] ) is unused and will be removed from module XADC_top.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[6] ) is unused and will be removed from module XADC_top.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[7] ) is unused and will be removed from module XADC_top.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[8] ) is unused and will be removed from module XADC_top.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[9] ) is unused and will be removed from module XADC_top.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[10] ) is unused and will be removed from module XADC_top.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[11] ) is unused and will be removed from module XADC_top.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[12] ) is unused and will be removed from module XADC_top.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[13] ) is unused and will be removed from module XADC_top.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[14] ) is unused and will be removed from module XADC_top.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[15] ) is unused and will be removed from module XADC_top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 561.793 ; gain = 413.496
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 561.793 ; gain = 413.496
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 561.793 ; gain = 413.496
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 561.793 ; gain = 413.496
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 561.793 ; gain = 413.496
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 561.793 ; gain = 413.496
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 561.793 ; gain = 413.496
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |xadc_wiz_0_bbox |     1|
|2     |BUFG            |     1|
|3     |LUT2            |     1|
|4     |LUT3            |     1|
|5     |FDCE            |    18|
|6     |FDPE            |     1|
|7     |OBUF            |    16|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    68|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 561.793 ; gain = 413.496
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 561.793 ; gain = 413.496
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 966.043 ; gain = 779.000
# write_checkpoint XADC_top.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file XADC_top_utilization_synth.rpt -pb XADC_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 966.043 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Feb 22 17:51:41 2014...
