# compile vhdl design source files
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/controller/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/controller/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl_funcs.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/controller/axi_bram_ctrl_v4_0/hdl/vhdl/coregen_comp_defs.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/controller/axi_bram_ctrl_v4_0/hdl/vhdl/axi_lite_if.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/controller/axi_bram_ctrl_v4_0/hdl/vhdl/checkbit_handler_64.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/controller/axi_bram_ctrl_v4_0/hdl/vhdl/checkbit_handler.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/controller/axi_bram_ctrl_v4_0/hdl/vhdl/correct_one_bit_64.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/controller/axi_bram_ctrl_v4_0/hdl/vhdl/correct_one_bit.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/controller/axi_bram_ctrl_v4_0/hdl/vhdl/xor18.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/controller/axi_bram_ctrl_v4_0/hdl/vhdl/parity.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/controller/axi_bram_ctrl_v4_0/hdl/vhdl/ecc_gen.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/controller/axi_bram_ctrl_v4_0/hdl/vhdl/lite_ecc_reg.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/controller/axi_bram_ctrl_v4_0/hdl/vhdl/axi_lite.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/controller/axi_bram_ctrl_v4_0/hdl/vhdl/sng_port_arb.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/controller/axi_bram_ctrl_v4_0/hdl/vhdl/ua_narrow.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/controller/axi_bram_ctrl_v4_0/hdl/vhdl/wrap_brst.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/controller/axi_bram_ctrl_v4_0/hdl/vhdl/rd_chnl.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/controller/axi_bram_ctrl_v4_0/hdl/vhdl/wr_chnl.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/controller/axi_bram_ctrl_v4_0/hdl/vhdl/full_axi.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/controller/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl_top.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/controller/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl.vhd"
vhdl xil_defaultlib  "../../../small_data_compression.srcs/sources_1/ip/controller/sim/controller.vhd"
vhdl lib_pkg_v1_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/lib_pkg_v1_0/hdl/src/vhdl/lib_pkg.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/fifo_generator_v12_0_pkg.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/common/input_blk.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/common/output_blk.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/common/shft_wrapper.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/common/shft_ram.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/common/wr_pf_as.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/common/wr_pf_ss.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/common/rd_pe_as.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/common/rd_pe_ss.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/common/synchronizer_ff.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/builtin/delay.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/builtin/bin_cntr.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/builtin/clk_x_pntrs_builtin.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/builtin/logic_builtin.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/builtin/builtin_prim.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/builtin/builtin_extdepth.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/builtin/builtin_top.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/builtin/reset_builtin.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/builtin/builtin_prim_v6.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/builtin/builtin_extdepth_v6.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/builtin/builtin_extdepth_low_latency.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/builtin/builtin_top_v6.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/builtin/fifo_generator_v12_0_builtin.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/ramfifo/bram_sync_reg.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/ramfifo/bram_fifo_rstlogic.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/ramfifo/axi_reg_slice.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/fifo_generator_top_bi_sim.vhd"
vhdl fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd"
vhdl lib_fifo_v1_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/lib_fifo_v1_0/hdl/src/vhdl/async_fifo_fg.vhd"
vhdl lib_fifo_v1_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd"
vhdl lib_srl_fifo_v1_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd"
vhdl lib_srl_fifo_v1_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd"
vhdl lib_srl_fifo_v1_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd"
vhdl lib_srl_fifo_v1_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd"
vhdl lib_cdc_v1_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_afifo_autord.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_scc.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_demux.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_sf.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_indet_btt.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux8_1_x_n.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_slice.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_basic_wrap.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_basic_wrap.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_omit_wrap.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd"
vhdl axi_datamover_v5_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_pkg.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_reset.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_sfifo_autord.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_afifo_autord.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_cmd_status.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rdmux.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_addr_cntl.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rddata_cntl.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rd_status_cntl.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_scc.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wr_demux.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_scc_wr.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_skid2mm_buf.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_skid_buf.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_mm2s_basic_wrap.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_s2mm_basic_wrap.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_datamover.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_sm.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_pntr.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_mngr.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_cntrl_strm.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_noqueue.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_sm.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_mngr.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_queue.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_noqueue.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_q_mngr.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg_intrpt.vhd"
vhdl axi_sg_v4_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_sg_v4_1/hdl/src/vhdl/axi_sg.vhd"
vhdl axi_dma_v7_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_dma_v7_1/hdl/src/vhdl/axi_dma_pkg.vhd"
vhdl axi_dma_v7_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd"
vhdl axi_dma_v7_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_dma_v7_1/hdl/src/vhdl/axi_dma_rst_module.vhd"
vhdl axi_dma_v7_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd"
vhdl axi_dma_v7_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register.vhd"
vhdl axi_dma_v7_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register_s2mm.vhd"
vhdl axi_dma_v7_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reg_module.vhd"
vhdl axi_dma_v7_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_dma_v7_1/hdl/src/vhdl/axi_dma_skid_buf.vhd"
vhdl axi_dma_v7_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_dma_v7_1/hdl/src/vhdl/axi_dma_afifo_autord.vhd"
vhdl axi_dma_v7_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm.vhd"
vhdl axi_dma_v7_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_dma_v7_1/hdl/src/vhdl/axi_dma_sofeof_gen.vhd"
vhdl axi_dma_v7_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_dma_v7_1/hdl/src/vhdl/axi_dma_smple_sm.vhd"
vhdl axi_dma_v7_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd"
vhdl axi_dma_v7_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sm.vhd"
vhdl axi_dma_v7_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd"
vhdl axi_dma_v7_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd"
vhdl axi_dma_v7_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_cntrl_strm.vhd"
vhdl axi_dma_v7_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd"
vhdl axi_dma_v7_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd"
vhdl axi_dma_v7_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sm.vhd"
vhdl axi_dma_v7_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd"
vhdl axi_dma_v7_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd"
vhdl axi_dma_v7_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sts_strm.vhd"
vhdl axi_dma_v7_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd"
vhdl axi_dma_v7_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_dma_v7_1/hdl/src/vhdl/axi_dma_cmd_split.vhd"
vhdl axi_dma_v7_1  "../../../small_data_compression.srcs/sources_1/ip/DMA/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd"
vhdl xil_defaultlib  "../../../small_data_compression.srcs/sources_1/ip/DMA/sim/DMA.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/sg_bram_controller/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/sg_bram_controller/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl_funcs.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/sg_bram_controller/axi_bram_ctrl_v4_0/hdl/vhdl/coregen_comp_defs.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/sg_bram_controller/axi_bram_ctrl_v4_0/hdl/vhdl/axi_lite_if.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/sg_bram_controller/axi_bram_ctrl_v4_0/hdl/vhdl/checkbit_handler_64.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/sg_bram_controller/axi_bram_ctrl_v4_0/hdl/vhdl/checkbit_handler.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/sg_bram_controller/axi_bram_ctrl_v4_0/hdl/vhdl/correct_one_bit_64.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/sg_bram_controller/axi_bram_ctrl_v4_0/hdl/vhdl/correct_one_bit.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/sg_bram_controller/axi_bram_ctrl_v4_0/hdl/vhdl/xor18.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/sg_bram_controller/axi_bram_ctrl_v4_0/hdl/vhdl/parity.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/sg_bram_controller/axi_bram_ctrl_v4_0/hdl/vhdl/ecc_gen.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/sg_bram_controller/axi_bram_ctrl_v4_0/hdl/vhdl/lite_ecc_reg.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/sg_bram_controller/axi_bram_ctrl_v4_0/hdl/vhdl/axi_lite.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/sg_bram_controller/axi_bram_ctrl_v4_0/hdl/vhdl/sng_port_arb.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/sg_bram_controller/axi_bram_ctrl_v4_0/hdl/vhdl/ua_narrow.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/sg_bram_controller/axi_bram_ctrl_v4_0/hdl/vhdl/wrap_brst.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/sg_bram_controller/axi_bram_ctrl_v4_0/hdl/vhdl/rd_chnl.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/sg_bram_controller/axi_bram_ctrl_v4_0/hdl/vhdl/wr_chnl.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/sg_bram_controller/axi_bram_ctrl_v4_0/hdl/vhdl/full_axi.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/sg_bram_controller/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl_top.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../small_data_compression.srcs/sources_1/ip/sg_bram_controller/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl.vhd"
vhdl xil_defaultlib  "../../../small_data_compression.srcs/sources_1/ip/sg_bram_controller/sim/sg_bram_controller.vhd"
