  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir E:/Vitis/Maxi_hls/object_detect_nnbw 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=E:/Vitis/nn.cpp' from E:/Vitis/Maxi_hls/_maxi.cfg(8)
INFO: [HLS 200-10] Adding design file 'E:/Vitis/nn.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=E:/Vitis/nn.h' from E:/Vitis/Maxi_hls/_maxi.cfg(9)
INFO: [HLS 200-10] Adding design file 'E:/Vitis/nn.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/vuppalapati2024/Downloads/b2.h' from E:/Vitis/Maxi_hls/_maxi.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/Users/vuppalapati2024/Downloads/b2.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/vuppalapati2024/Downloads/w2.h' from E:/Vitis/Maxi_hls/_maxi.cfg(11)
INFO: [HLS 200-10] Adding design file 'C:/Users/vuppalapati2024/Downloads/w2.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/vuppalapati2024/Downloads/b1.h' from E:/Vitis/Maxi_hls/_maxi.cfg(12)
INFO: [HLS 200-10] Adding design file 'C:/Users/vuppalapati2024/Downloads/b1.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/vuppalapati2024/Downloads/w1.h' from E:/Vitis/Maxi_hls/_maxi.cfg(13)
INFO: [HLS 200-10] Adding design file 'C:/Users/vuppalapati2024/Downloads/w1.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=E:/Vitis/tb_nn.cpp' from E:/Vitis/Maxi_hls/_maxi.cfg(14)
INFO: [HLS 200-10] Adding test bench file 'E:/Vitis/tb_nn.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=object_detect_nnbw' from E:/Vitis/Maxi_hls/_maxi.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from E:/Vitis/Maxi_hls/_maxi.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from E:/Vitis/Maxi_hls/_maxi.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from E:/Vitis/Maxi_hls/_maxi.cfg(15)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from E:/Vitis/Maxi_hls/_maxi.cfg(5)
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../../tb_nn.cpp in debug mode
   Compiling ../../../../../nn.cpp in debug mode
   Generating csim.exe
In file included from ../../../../../tb_nn.cpp:1:
In file included from ../../../../../nn.h:4:
In file included from C:/Xilinx/Vitis/2024.2/include/ap_fixed.h:9:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis/2024.2/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis/2024.2/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis/2024.2/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../../nn.cpp:1:
In file included from ../../../../../nn.h:4:
In file included from C:/Xilinx/Vitis/2024.2/include/ap_fixed.h:9:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis/2024.2/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis/2024.2/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis/2024.2/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
Predicted Bounding Box: [x, y, width, height]
-19.5 19.5 27 1.5 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 2 seconds. Total elapsed time: 15.259 seconds; peak allocated memory: 139.289 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 22s
