Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Apr  1 11:34:17 2022
| Host         : Daniel-DellLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file calculator_timing_summary_routed.rpt -pb calculator_timing_summary_routed.pb -rpx calculator_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.947        0.000                      0                  101        0.203        0.000                      0                  101        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.947        0.000                      0                  101        0.203        0.000                      0                  101        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 pulse_inst/divcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/divcnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.715ns (37.598%)  route 2.846ns (62.402%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    pulse_inst/CLK
    SLICE_X3Y55          FDRE                                         r  pulse_inst/divcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  pulse_inst/divcnt_reg[0]/Q
                         net (fo=2, routed)           0.529     6.313    pulse_inst/divcnt_reg[0]
    SLICE_X2Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.908 r  pulse_inst/shreg_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.908    pulse_inst/shreg_reg[1]_i_8_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.147 r  pulse_inst/shreg_reg[1]_i_7/O[2]
                         net (fo=1, routed)           0.996     8.143    pulse_inst/plusOp[7]
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.301     8.444 r  pulse_inst/shreg[1]_i_5/O
                         net (fo=2, routed)           0.648     9.093    pulse_inst/shreg[1]_i_5_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.124     9.217 r  pulse_inst/shreg[1]_i_1/O
                         net (fo=22, routed)          0.672     9.889    pulse_inst/shreg[1]_i_1_n_0
    SLICE_X3Y59          FDRE                                         r  pulse_inst/divcnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.603    15.026    pulse_inst/CLK
    SLICE_X3Y59          FDRE                                         r  pulse_inst/divcnt_reg[16]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y59          FDRE (Setup_fdre_C_R)       -0.429    14.836    pulse_inst/divcnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 pulse_inst/divcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/divcnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.715ns (37.598%)  route 2.846ns (62.402%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    pulse_inst/CLK
    SLICE_X3Y55          FDRE                                         r  pulse_inst/divcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  pulse_inst/divcnt_reg[0]/Q
                         net (fo=2, routed)           0.529     6.313    pulse_inst/divcnt_reg[0]
    SLICE_X2Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.908 r  pulse_inst/shreg_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.908    pulse_inst/shreg_reg[1]_i_8_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.147 r  pulse_inst/shreg_reg[1]_i_7/O[2]
                         net (fo=1, routed)           0.996     8.143    pulse_inst/plusOp[7]
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.301     8.444 r  pulse_inst/shreg[1]_i_5/O
                         net (fo=2, routed)           0.648     9.093    pulse_inst/shreg[1]_i_5_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.124     9.217 r  pulse_inst/shreg[1]_i_1/O
                         net (fo=22, routed)          0.672     9.889    pulse_inst/shreg[1]_i_1_n_0
    SLICE_X3Y59          FDRE                                         r  pulse_inst/divcnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.603    15.026    pulse_inst/CLK
    SLICE_X3Y59          FDRE                                         r  pulse_inst/divcnt_reg[17]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y59          FDRE (Setup_fdre_C_R)       -0.429    14.836    pulse_inst/divcnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 pulse_inst/divcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/divcnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.715ns (37.598%)  route 2.846ns (62.402%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    pulse_inst/CLK
    SLICE_X3Y55          FDRE                                         r  pulse_inst/divcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  pulse_inst/divcnt_reg[0]/Q
                         net (fo=2, routed)           0.529     6.313    pulse_inst/divcnt_reg[0]
    SLICE_X2Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.908 r  pulse_inst/shreg_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.908    pulse_inst/shreg_reg[1]_i_8_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.147 r  pulse_inst/shreg_reg[1]_i_7/O[2]
                         net (fo=1, routed)           0.996     8.143    pulse_inst/plusOp[7]
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.301     8.444 r  pulse_inst/shreg[1]_i_5/O
                         net (fo=2, routed)           0.648     9.093    pulse_inst/shreg[1]_i_5_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.124     9.217 r  pulse_inst/shreg[1]_i_1/O
                         net (fo=22, routed)          0.672     9.889    pulse_inst/shreg[1]_i_1_n_0
    SLICE_X3Y59          FDRE                                         r  pulse_inst/divcnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.603    15.026    pulse_inst/CLK
    SLICE_X3Y59          FDRE                                         r  pulse_inst/divcnt_reg[18]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y59          FDRE (Setup_fdre_C_R)       -0.429    14.836    pulse_inst/divcnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 pulse_inst/divcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/divcnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.715ns (37.598%)  route 2.846ns (62.402%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    pulse_inst/CLK
    SLICE_X3Y55          FDRE                                         r  pulse_inst/divcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  pulse_inst/divcnt_reg[0]/Q
                         net (fo=2, routed)           0.529     6.313    pulse_inst/divcnt_reg[0]
    SLICE_X2Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.908 r  pulse_inst/shreg_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.908    pulse_inst/shreg_reg[1]_i_8_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.147 r  pulse_inst/shreg_reg[1]_i_7/O[2]
                         net (fo=1, routed)           0.996     8.143    pulse_inst/plusOp[7]
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.301     8.444 r  pulse_inst/shreg[1]_i_5/O
                         net (fo=2, routed)           0.648     9.093    pulse_inst/shreg[1]_i_5_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.124     9.217 r  pulse_inst/shreg[1]_i_1/O
                         net (fo=22, routed)          0.672     9.889    pulse_inst/shreg[1]_i_1_n_0
    SLICE_X3Y59          FDRE                                         r  pulse_inst/divcnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.603    15.026    pulse_inst/CLK
    SLICE_X3Y59          FDRE                                         r  pulse_inst/divcnt_reg[19]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y59          FDRE (Setup_fdre_C_R)       -0.429    14.836    pulse_inst/divcnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 pulse_inst/divcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 1.839ns (37.370%)  route 3.082ns (62.630%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    pulse_inst/CLK
    SLICE_X3Y55          FDRE                                         r  pulse_inst/divcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  pulse_inst/divcnt_reg[0]/Q
                         net (fo=2, routed)           0.529     6.313    pulse_inst/divcnt_reg[0]
    SLICE_X2Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.908 r  pulse_inst/shreg_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.908    pulse_inst/shreg_reg[1]_i_8_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.147 r  pulse_inst/shreg_reg[1]_i_7/O[2]
                         net (fo=1, routed)           0.996     8.143    pulse_inst/plusOp[7]
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.301     8.444 r  pulse_inst/shreg[1]_i_5/O
                         net (fo=2, routed)           0.892     9.336    pulse_inst/shreg[1]_i_5_n_0
    SLICE_X1Y57          LUT5 (Prop_lut5_I1_O)        0.124     9.460 r  pulse_inst/pulse_i_2/O
                         net (fo=1, routed)           0.665    10.125    pulse_inst/pulse_i_2_n_0
    SLICE_X1Y57          LUT4 (Prop_lut4_I3_O)        0.124    10.249 r  pulse_inst/pulse_i_1/O
                         net (fo=1, routed)           0.000    10.249    pulse_inst/pulse_i_1_n_0
    SLICE_X1Y57          FDRE                                         r  pulse_inst/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.604    15.027    pulse_inst/CLK
    SLICE_X1Y57          FDRE                                         r  pulse_inst/pulse_reg/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y57          FDRE (Setup_fdre_C_D)        0.029    15.295    pulse_inst/pulse_reg
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -10.249    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 pulse_inst/divcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/divcnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.715ns (38.775%)  route 2.708ns (61.225%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    pulse_inst/CLK
    SLICE_X3Y55          FDRE                                         r  pulse_inst/divcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  pulse_inst/divcnt_reg[0]/Q
                         net (fo=2, routed)           0.529     6.313    pulse_inst/divcnt_reg[0]
    SLICE_X2Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.908 r  pulse_inst/shreg_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.908    pulse_inst/shreg_reg[1]_i_8_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.147 r  pulse_inst/shreg_reg[1]_i_7/O[2]
                         net (fo=1, routed)           0.996     8.143    pulse_inst/plusOp[7]
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.301     8.444 r  pulse_inst/shreg[1]_i_5/O
                         net (fo=2, routed)           0.648     9.093    pulse_inst/shreg[1]_i_5_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.124     9.217 r  pulse_inst/shreg[1]_i_1/O
                         net (fo=22, routed)          0.534     9.751    pulse_inst/shreg[1]_i_1_n_0
    SLICE_X3Y58          FDRE                                         r  pulse_inst/divcnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.604    15.027    pulse_inst/CLK
    SLICE_X3Y58          FDRE                                         r  pulse_inst/divcnt_reg[12]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y58          FDRE (Setup_fdre_C_R)       -0.429    14.837    pulse_inst/divcnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 pulse_inst/divcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/divcnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.715ns (38.775%)  route 2.708ns (61.225%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    pulse_inst/CLK
    SLICE_X3Y55          FDRE                                         r  pulse_inst/divcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  pulse_inst/divcnt_reg[0]/Q
                         net (fo=2, routed)           0.529     6.313    pulse_inst/divcnt_reg[0]
    SLICE_X2Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.908 r  pulse_inst/shreg_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.908    pulse_inst/shreg_reg[1]_i_8_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.147 r  pulse_inst/shreg_reg[1]_i_7/O[2]
                         net (fo=1, routed)           0.996     8.143    pulse_inst/plusOp[7]
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.301     8.444 r  pulse_inst/shreg[1]_i_5/O
                         net (fo=2, routed)           0.648     9.093    pulse_inst/shreg[1]_i_5_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.124     9.217 r  pulse_inst/shreg[1]_i_1/O
                         net (fo=22, routed)          0.534     9.751    pulse_inst/shreg[1]_i_1_n_0
    SLICE_X3Y58          FDRE                                         r  pulse_inst/divcnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.604    15.027    pulse_inst/CLK
    SLICE_X3Y58          FDRE                                         r  pulse_inst/divcnt_reg[13]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y58          FDRE (Setup_fdre_C_R)       -0.429    14.837    pulse_inst/divcnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 pulse_inst/divcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/divcnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.715ns (38.775%)  route 2.708ns (61.225%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    pulse_inst/CLK
    SLICE_X3Y55          FDRE                                         r  pulse_inst/divcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  pulse_inst/divcnt_reg[0]/Q
                         net (fo=2, routed)           0.529     6.313    pulse_inst/divcnt_reg[0]
    SLICE_X2Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.908 r  pulse_inst/shreg_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.908    pulse_inst/shreg_reg[1]_i_8_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.147 r  pulse_inst/shreg_reg[1]_i_7/O[2]
                         net (fo=1, routed)           0.996     8.143    pulse_inst/plusOp[7]
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.301     8.444 r  pulse_inst/shreg[1]_i_5/O
                         net (fo=2, routed)           0.648     9.093    pulse_inst/shreg[1]_i_5_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.124     9.217 r  pulse_inst/shreg[1]_i_1/O
                         net (fo=22, routed)          0.534     9.751    pulse_inst/shreg[1]_i_1_n_0
    SLICE_X3Y58          FDRE                                         r  pulse_inst/divcnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.604    15.027    pulse_inst/CLK
    SLICE_X3Y58          FDRE                                         r  pulse_inst/divcnt_reg[14]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y58          FDRE (Setup_fdre_C_R)       -0.429    14.837    pulse_inst/divcnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 pulse_inst/divcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/divcnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.715ns (38.775%)  route 2.708ns (61.225%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    pulse_inst/CLK
    SLICE_X3Y55          FDRE                                         r  pulse_inst/divcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  pulse_inst/divcnt_reg[0]/Q
                         net (fo=2, routed)           0.529     6.313    pulse_inst/divcnt_reg[0]
    SLICE_X2Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.908 r  pulse_inst/shreg_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.908    pulse_inst/shreg_reg[1]_i_8_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.147 r  pulse_inst/shreg_reg[1]_i_7/O[2]
                         net (fo=1, routed)           0.996     8.143    pulse_inst/plusOp[7]
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.301     8.444 r  pulse_inst/shreg[1]_i_5/O
                         net (fo=2, routed)           0.648     9.093    pulse_inst/shreg[1]_i_5_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.124     9.217 r  pulse_inst/shreg[1]_i_1/O
                         net (fo=22, routed)          0.534     9.751    pulse_inst/shreg[1]_i_1_n_0
    SLICE_X3Y58          FDRE                                         r  pulse_inst/divcnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.604    15.027    pulse_inst/CLK
    SLICE_X3Y58          FDRE                                         r  pulse_inst/divcnt_reg[15]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y58          FDRE (Setup_fdre_C_R)       -0.429    14.837    pulse_inst/divcnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 pulse_inst/divcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/divcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 1.715ns (38.927%)  route 2.691ns (61.073%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    pulse_inst/CLK
    SLICE_X3Y55          FDRE                                         r  pulse_inst/divcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  pulse_inst/divcnt_reg[0]/Q
                         net (fo=2, routed)           0.529     6.313    pulse_inst/divcnt_reg[0]
    SLICE_X2Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.908 r  pulse_inst/shreg_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.908    pulse_inst/shreg_reg[1]_i_8_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.147 r  pulse_inst/shreg_reg[1]_i_7/O[2]
                         net (fo=1, routed)           0.996     8.143    pulse_inst/plusOp[7]
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.301     8.444 r  pulse_inst/shreg[1]_i_5/O
                         net (fo=2, routed)           0.648     9.093    pulse_inst/shreg[1]_i_5_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.124     9.217 r  pulse_inst/shreg[1]_i_1/O
                         net (fo=22, routed)          0.517     9.733    pulse_inst/shreg[1]_i_1_n_0
    SLICE_X3Y56          FDRE                                         r  pulse_inst/divcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.605    15.028    pulse_inst/CLK
    SLICE_X3Y56          FDRE                                         r  pulse_inst/divcnt_reg[4]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y56          FDRE (Setup_fdre_C_R)       -0.429    14.838    pulse_inst/divcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  5.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 alu/accumulator_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/accumulator_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.537%)  route 0.126ns (40.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    alu/CLK
    SLICE_X5Y60          FDRE                                         r  alu/accumulator_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  alu/accumulator_reg[8]/Q
                         net (fo=4, routed)           0.126     1.788    alu/data2[9]
    SLICE_X5Y59          LUT6 (Prop_lut6_I3_O)        0.045     1.833 r  alu/accumulator[7]_i_1/O
                         net (fo=1, routed)           0.000     1.833    alu/accumulator[7]
    SLICE_X5Y59          FDRE                                         r  alu/accumulator_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.873     2.038    alu/CLK
    SLICE_X5Y59          FDRE                                         r  alu/accumulator_reg[7]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y59          FDRE (Hold_fdre_C_D)         0.092     1.629    alu/accumulator_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 alu/accumulator_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/accumulator_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.165%)  route 0.139ns (42.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    alu/CLK
    SLICE_X5Y61          FDRE                                         r  alu/accumulator_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  alu/accumulator_reg[14]/Q
                         net (fo=4, routed)           0.139     1.801    alu/data2[15]
    SLICE_X5Y61          LUT6 (Prop_lut6_I3_O)        0.045     1.846 r  alu/accumulator[13]_i_1/O
                         net (fo=1, routed)           0.000     1.846    alu/accumulator[13]
    SLICE_X5Y61          FDRE                                         r  alu/accumulator_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.872     2.037    alu/CLK
    SLICE_X5Y61          FDRE                                         r  alu/accumulator_reg[13]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y61          FDRE (Hold_fdre_C_D)         0.092     1.612    alu/accumulator_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 alu/accumulator_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/accumulator_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.363%)  route 0.156ns (45.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.602     1.521    alu/CLK
    SLICE_X5Y57          FDRE                                         r  alu/accumulator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  alu/accumulator_reg[0]/Q
                         net (fo=3, routed)           0.156     1.818    alu/data2[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.045     1.863 r  alu/accumulator[1]_i_1/O
                         net (fo=1, routed)           0.000     1.863    alu/accumulator[1]
    SLICE_X5Y58          FDRE                                         r  alu/accumulator_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.873     2.038    alu/CLK
    SLICE_X5Y58          FDRE                                         r  alu/accumulator_reg[1]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y58          FDRE (Hold_fdre_C_D)         0.091     1.628    alu/accumulator_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 alu/accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/accumulator_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.886%)  route 0.159ns (46.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.602     1.521    alu/CLK
    SLICE_X5Y59          FDRE                                         r  alu/accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  alu/accumulator_reg[7]/Q
                         net (fo=4, routed)           0.159     1.822    alu/data2[8]
    SLICE_X5Y60          LUT6 (Prop_lut6_I4_O)        0.045     1.867 r  alu/accumulator[8]_i_1/O
                         net (fo=1, routed)           0.000     1.867    alu/accumulator[8]
    SLICE_X5Y60          FDRE                                         r  alu/accumulator_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.872     2.037    alu/CLK
    SLICE_X5Y60          FDRE                                         r  alu/accumulator_reg[8]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X5Y60          FDRE (Hold_fdre_C_D)         0.092     1.628    alu/accumulator_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 alu/accumulator_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/accumulator_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.838%)  route 0.166ns (47.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    alu/CLK
    SLICE_X5Y60          FDRE                                         r  alu/accumulator_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  alu/accumulator_reg[10]/Q
                         net (fo=4, routed)           0.166     1.827    alu/data2[11]
    SLICE_X5Y60          LUT6 (Prop_lut6_I3_O)        0.045     1.872 r  alu/accumulator[9]_i_1/O
                         net (fo=1, routed)           0.000     1.872    alu/accumulator[9]
    SLICE_X5Y60          FDRE                                         r  alu/accumulator_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.872     2.037    alu/CLK
    SLICE_X5Y60          FDRE                                         r  alu/accumulator_reg[9]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y60          FDRE (Hold_fdre_C_D)         0.092     1.612    alu/accumulator_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pulse_inst/divcnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/divcnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.603     1.522    pulse_inst/CLK
    SLICE_X3Y57          FDRE                                         r  pulse_inst/divcnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  pulse_inst/divcnt_reg[11]/Q
                         net (fo=2, routed)           0.119     1.782    pulse_inst/divcnt_reg[11]
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  pulse_inst/divcnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    pulse_inst/divcnt_reg[8]_i_1_n_4
    SLICE_X3Y57          FDRE                                         r  pulse_inst/divcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.876     2.041    pulse_inst/CLK
    SLICE_X3Y57          FDRE                                         r  pulse_inst/divcnt_reg[11]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y57          FDRE (Hold_fdre_C_D)         0.105     1.627    pulse_inst/divcnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pulse_inst/divcnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/divcnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.603     1.522    pulse_inst/CLK
    SLICE_X3Y58          FDRE                                         r  pulse_inst/divcnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  pulse_inst/divcnt_reg[15]/Q
                         net (fo=2, routed)           0.119     1.782    pulse_inst/divcnt_reg[15]
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  pulse_inst/divcnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    pulse_inst/divcnt_reg[12]_i_1_n_4
    SLICE_X3Y58          FDRE                                         r  pulse_inst/divcnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.876     2.041    pulse_inst/CLK
    SLICE_X3Y58          FDRE                                         r  pulse_inst/divcnt_reg[15]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y58          FDRE (Hold_fdre_C_D)         0.105     1.627    pulse_inst/divcnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pulse_inst/divcnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/divcnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.603     1.522    pulse_inst/CLK
    SLICE_X3Y59          FDRE                                         r  pulse_inst/divcnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  pulse_inst/divcnt_reg[19]/Q
                         net (fo=2, routed)           0.119     1.782    pulse_inst/divcnt_reg[19]
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  pulse_inst/divcnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    pulse_inst/divcnt_reg[16]_i_1_n_4
    SLICE_X3Y59          FDRE                                         r  pulse_inst/divcnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.876     2.041    pulse_inst/CLK
    SLICE_X3Y59          FDRE                                         r  pulse_inst/divcnt_reg[19]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y59          FDRE (Hold_fdre_C_D)         0.105     1.627    pulse_inst/divcnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pulse_inst/divcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/divcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.604     1.523    pulse_inst/CLK
    SLICE_X3Y55          FDRE                                         r  pulse_inst/divcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  pulse_inst/divcnt_reg[3]/Q
                         net (fo=2, routed)           0.119     1.783    pulse_inst/divcnt_reg[3]
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  pulse_inst/divcnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    pulse_inst/divcnt_reg[0]_i_1_n_4
    SLICE_X3Y55          FDRE                                         r  pulse_inst/divcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.877     2.042    pulse_inst/CLK
    SLICE_X3Y55          FDRE                                         r  pulse_inst/divcnt_reg[3]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.105     1.628    pulse_inst/divcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pulse_inst/divcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/divcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.604     1.523    pulse_inst/CLK
    SLICE_X3Y56          FDRE                                         r  pulse_inst/divcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  pulse_inst/divcnt_reg[7]/Q
                         net (fo=2, routed)           0.119     1.783    pulse_inst/divcnt_reg[7]
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  pulse_inst/divcnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    pulse_inst/divcnt_reg[4]_i_1_n_4
    SLICE_X3Y56          FDRE                                         r  pulse_inst/divcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.877     2.042    pulse_inst/CLK
    SLICE_X3Y56          FDRE                                         r  pulse_inst/divcnt_reg[7]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.105     1.628    pulse_inst/divcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y57     alu/accumulator_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y60     alu/accumulator_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y61     alu/accumulator_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y61     alu/accumulator_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y61     alu/accumulator_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y61     alu/accumulator_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y57     alu/accumulator_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y58     alu/accumulator_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y58     alu/accumulator_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y57     alu/accumulator_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y57     alu/accumulator_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60     alu/accumulator_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60     alu/accumulator_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y61     alu/accumulator_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y61     alu/accumulator_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y61     alu/accumulator_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y61     alu/accumulator_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y61     alu/accumulator_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y61     alu/accumulator_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y57     alu/accumulator_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y57     alu/accumulator_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60     alu/accumulator_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60     alu/accumulator_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y61     alu/accumulator_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y61     alu/accumulator_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y61     alu/accumulator_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y61     alu/accumulator_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y61     alu/accumulator_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y61     alu/accumulator_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp/digit_looper/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.371ns  (logic 4.098ns (43.724%)  route 5.274ns (56.276%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.723     5.326    disp/digit_looper/CLK
    SLICE_X0Y89          FDRE                                         r  disp/digit_looper/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  disp/digit_looper/cnt_reg[12]/Q
                         net (fo=10, routed)          0.717     6.499    disp/digit_looper/bcd[2]
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.124     6.623 r  disp/digit_looper/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.557    11.180    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.697 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.697    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/digit_looper/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.028ns  (logic 4.365ns (54.380%)  route 3.662ns (45.620%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.723     5.326    disp/digit_looper/CLK
    SLICE_X0Y89          FDRE                                         r  disp/digit_looper/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  disp/digit_looper/cnt_reg[12]/Q
                         net (fo=10, routed)          0.717     6.499    disp/digit_looper/bcd[2]
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.153     6.652 r  disp/digit_looper/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.945     9.597    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.756    13.353 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.353    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/digit_looper/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.818ns  (logic 4.154ns (53.139%)  route 3.664ns (46.861%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.722     5.325    disp/digit_looper/CLK
    SLICE_X0Y88          FDRE                                         r  disp/digit_looper/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  disp/digit_looper/cnt_reg[10]/Q
                         net (fo=10, routed)          0.893     6.674    disp/digit_looper/bcd[0]
    SLICE_X1Y88          LUT3 (Prop_lut3_I2_O)        0.124     6.798 r  disp/digit_looper/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.770     9.568    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.143 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.143    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/digit_looper/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.738ns  (logic 4.368ns (56.447%)  route 3.370ns (43.553%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.722     5.325    disp/digit_looper/CLK
    SLICE_X0Y88          FDRE                                         r  disp/digit_looper/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  disp/digit_looper/cnt_reg[10]/Q
                         net (fo=10, routed)          0.893     6.674    disp/digit_looper/bcd[0]
    SLICE_X1Y88          LUT3 (Prop_lut3_I2_O)        0.152     6.826 r  disp/digit_looper/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.477     9.303    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.760    13.063 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.063    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/digit_looper/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.531ns  (logic 4.362ns (57.918%)  route 3.169ns (42.082%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.722     5.325    disp/digit_looper/CLK
    SLICE_X0Y88          FDRE                                         r  disp/digit_looper/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  disp/digit_looper/cnt_reg[11]/Q
                         net (fo=10, routed)          0.865     6.646    disp/digit_looper/bcd[1]
    SLICE_X1Y87          LUT3 (Prop_lut3_I1_O)        0.152     6.798 r  disp/digit_looper/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.304     9.102    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.754    12.855 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.855    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/digit_looper/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.511ns  (logic 4.346ns (57.854%)  route 3.166ns (42.146%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.722     5.325    disp/digit_looper/CLK
    SLICE_X0Y88          FDRE                                         r  disp/digit_looper/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  disp/digit_looper/cnt_reg[10]/Q
                         net (fo=10, routed)          0.894     6.675    disp/digit_looper/bcd[0]
    SLICE_X1Y88          LUT3 (Prop_lut3_I2_O)        0.152     6.827 r  disp/digit_looper/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.271     9.098    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    12.836 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.836    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/digit_looper/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.117ns  (logic 4.116ns (57.830%)  route 3.001ns (42.170%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.722     5.325    disp/digit_looper/CLK
    SLICE_X0Y88          FDRE                                         r  disp/digit_looper/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  disp/digit_looper/cnt_reg[10]/Q
                         net (fo=10, routed)          0.894     6.675    disp/digit_looper/bcd[0]
    SLICE_X1Y88          LUT3 (Prop_lut3_I2_O)        0.124     6.799 r  disp/digit_looper/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.107     8.906    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    12.441 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.441    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/digit_looper/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.860ns  (logic 4.130ns (60.201%)  route 2.730ns (39.799%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.722     5.325    disp/digit_looper/CLK
    SLICE_X0Y88          FDRE                                         r  disp/digit_looper/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  disp/digit_looper/cnt_reg[11]/Q
                         net (fo=10, routed)          0.865     6.646    disp/digit_looper/bcd[1]
    SLICE_X1Y87          LUT3 (Prop_lut3_I1_O)        0.124     6.770 r  disp/digit_looper/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.865     8.635    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    12.185 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.185    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.782ns  (logic 4.025ns (69.617%)  route 1.757ns (30.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.723     5.326    alu/CLK
    SLICE_X5Y57          FDRE                                         r  alu/accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  alu/accumulator_reg[15]/Q
                         net (fo=5, routed)           1.757     7.538    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.107 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.107    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu/accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.410ns (78.750%)  route 0.381ns (21.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.602     1.521    alu/CLK
    SLICE_X5Y57          FDRE                                         r  alu/accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  alu/accumulator_reg[15]/Q
                         net (fo=5, routed)           0.381     2.043    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.312 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.312    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/digit_looper/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.437ns (68.957%)  route 0.647ns (31.043%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.602     1.521    disp/digit_looper/CLK
    SLICE_X0Y89          FDRE                                         r  disp/digit_looper/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  disp/digit_looper/cnt_reg[12]/Q
                         net (fo=10, routed)          0.241     1.904    disp/digit_looper/bcd[2]
    SLICE_X1Y87          LUT3 (Prop_lut3_I0_O)        0.045     1.949 r  disp/digit_looper/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.405     2.354    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.605 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.605    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/digit_looper/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.422ns (64.075%)  route 0.798ns (35.925%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.602     1.521    disp/digit_looper/CLK
    SLICE_X0Y88          FDRE                                         r  disp/digit_looper/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  disp/digit_looper/cnt_reg[11]/Q
                         net (fo=10, routed)          0.272     1.934    disp/digit_looper/bcd[1]
    SLICE_X1Y88          LUT3 (Prop_lut3_I1_O)        0.045     1.979 r  disp/digit_looper/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.526     2.505    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.741 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.741    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/digit_looper/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.483ns (63.407%)  route 0.856ns (36.593%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.602     1.521    disp/digit_looper/CLK
    SLICE_X0Y88          FDRE                                         r  disp/digit_looper/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  disp/digit_looper/cnt_reg[11]/Q
                         net (fo=10, routed)          0.272     1.934    disp/digit_looper/bcd[1]
    SLICE_X1Y88          LUT3 (Prop_lut3_I1_O)        0.044     1.978 r  disp/digit_looper/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.584     2.562    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.861 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.861    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/digit_looper/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.501ns (63.889%)  route 0.849ns (36.111%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.602     1.521    disp/digit_looper/CLK
    SLICE_X0Y89          FDRE                                         r  disp/digit_looper/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  disp/digit_looper/cnt_reg[12]/Q
                         net (fo=10, routed)          0.241     1.904    disp/digit_looper/bcd[2]
    SLICE_X1Y87          LUT3 (Prop_lut3_I0_O)        0.046     1.950 r  disp/digit_looper/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.607     2.557    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     3.871 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.871    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/digit_looper/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.454ns  (logic 1.506ns (61.347%)  route 0.949ns (38.653%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.602     1.521    disp/digit_looper/CLK
    SLICE_X0Y88          FDRE                                         r  disp/digit_looper/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  disp/digit_looper/cnt_reg[11]/Q
                         net (fo=10, routed)          0.271     1.933    disp/digit_looper/bcd[1]
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.045     1.978 r  disp/digit_looper/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.678     2.656    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.320     3.976 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.976    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/digit_looper/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.524ns  (logic 1.511ns (59.874%)  route 1.013ns (40.126%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.602     1.521    disp/digit_looper/CLK
    SLICE_X0Y88          FDRE                                         r  disp/digit_looper/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  disp/digit_looper/cnt_reg[11]/Q
                         net (fo=10, routed)          0.133     1.795    disp/digit_looper/bcd[1]
    SLICE_X1Y88          LUT3 (Prop_lut3_I1_O)        0.051     1.846 r  disp/digit_looper/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.880     2.726    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.319     4.045 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.045    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/digit_looper/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.461ns (57.203%)  route 1.093ns (42.797%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.602     1.521    disp/digit_looper/CLK
    SLICE_X0Y88          FDRE                                         r  disp/digit_looper/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  disp/digit_looper/cnt_reg[11]/Q
                         net (fo=10, routed)          0.271     1.933    disp/digit_looper/bcd[1]
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.045     1.978 r  disp/digit_looper/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.822     2.800    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.075 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.075    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/digit_looper/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.317ns  (logic 1.405ns (42.345%)  route 1.912ns (57.655%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.602     1.521    disp/digit_looper/CLK
    SLICE_X0Y88          FDRE                                         r  disp/digit_looper/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  disp/digit_looper/cnt_reg[11]/Q
                         net (fo=10, routed)          0.133     1.795    disp/digit_looper/bcd[1]
    SLICE_X1Y88          LUT3 (Prop_lut3_I1_O)        0.045     1.840 r  disp/digit_looper/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.780     3.620    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         1.219     4.838 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.838    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            alu/accumulator_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.152ns  (logic 3.094ns (33.802%)  route 6.059ns (66.198%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=7, routed)           4.943     6.410    alu/SW_IBUF[9]
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.534 r  alu/i__carry_i_5/O
                         net (fo=1, routed)           0.000     6.534    alu/i__carry_i_5_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.066 r  alu/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.066    alu/_inferred__1/i__carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.180    alu/_inferred__1/i__carry__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  alu/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.294    alu/_inferred__1/i__carry__1_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.607 r  alu/_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.449     8.055    alu/data0[15]
    SLICE_X5Y57          LUT6 (Prop_lut6_I4_O)        0.306     8.361 r  alu/accumulator[15]_i_3/O
                         net (fo=1, routed)           0.667     9.028    alu/accumulator[15]_i_3_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I5_O)        0.124     9.152 r  alu/accumulator[15]_i_2/O
                         net (fo=1, routed)           0.000     9.152    alu/accumulator[15]
    SLICE_X5Y57          FDRE                                         r  alu/accumulator_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.602     5.025    alu/CLK
    SLICE_X5Y57          FDRE                                         r  alu/accumulator_reg[15]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            alu/accumulator_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.607ns  (logic 2.856ns (33.178%)  route 5.751ns (66.822%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=7, routed)           4.943     6.410    alu/SW_IBUF[9]
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.534 r  alu/i__carry_i_5/O
                         net (fo=1, routed)           0.000     6.534    alu/i__carry_i_5_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.066 r  alu/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.066    alu/_inferred__1/i__carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.180    alu/_inferred__1/i__carry__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.493 r  alu/_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.808     8.301    alu/data0[11]
    SLICE_X5Y61          LUT6 (Prop_lut6_I1_O)        0.306     8.607 r  alu/accumulator[11]_i_1/O
                         net (fo=1, routed)           0.000     8.607    alu/accumulator[11]
    SLICE_X5Y61          FDRE                                         r  alu/accumulator_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.600     5.023    alu/CLK
    SLICE_X5Y61          FDRE                                         r  alu/accumulator_reg[11]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            alu/accumulator_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.468ns  (logic 1.945ns (22.965%)  route 6.523ns (77.035%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=7, routed)           5.184     6.651    alu/SW_IBUF[9]
    SLICE_X4Y57          LUT3 (Prop_lut3_I1_O)        0.152     6.803 r  alu/accumulator[14]_i_3/O
                         net (fo=16, routed)          1.339     8.142    alu/accumulator[14]_i_3_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I2_O)        0.326     8.468 r  alu/accumulator[12]_i_1/O
                         net (fo=1, routed)           0.000     8.468    alu/accumulator[12]
    SLICE_X5Y61          FDRE                                         r  alu/accumulator_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.600     5.023    alu/CLK
    SLICE_X5Y61          FDRE                                         r  alu/accumulator_reg[12]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            alu/accumulator_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.447ns  (logic 1.945ns (23.022%)  route 6.502ns (76.978%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=7, routed)           5.184     6.651    alu/SW_IBUF[9]
    SLICE_X4Y57          LUT3 (Prop_lut3_I1_O)        0.152     6.803 r  alu/accumulator[14]_i_3/O
                         net (fo=16, routed)          1.318     8.121    alu/accumulator[14]_i_3_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I2_O)        0.326     8.447 r  alu/accumulator[14]_i_1/O
                         net (fo=1, routed)           0.000     8.447    alu/accumulator[14]
    SLICE_X5Y61          FDRE                                         r  alu/accumulator_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.600     5.023    alu/CLK
    SLICE_X5Y61          FDRE                                         r  alu/accumulator_reg[14]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            alu/accumulator_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.439ns  (logic 2.988ns (35.403%)  route 5.451ns (64.597%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=7, routed)           4.943     6.410    alu/SW_IBUF[9]
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.534 r  alu/i__carry_i_5/O
                         net (fo=1, routed)           0.000     6.534    alu/i__carry_i_5_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.066 r  alu/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.066    alu/_inferred__1/i__carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.180    alu/_inferred__1/i__carry__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  alu/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.294    alu/_inferred__1/i__carry__1_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.628 r  alu/_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.508     8.136    alu/data0[13]
    SLICE_X5Y61          LUT6 (Prop_lut6_I1_O)        0.303     8.439 r  alu/accumulator[13]_i_1/O
                         net (fo=1, routed)           0.000     8.439    alu/accumulator[13]
    SLICE_X5Y61          FDRE                                         r  alu/accumulator_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.600     5.023    alu/CLK
    SLICE_X5Y61          FDRE                                         r  alu/accumulator_reg[13]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            alu/accumulator_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.331ns  (logic 2.742ns (32.909%)  route 5.589ns (67.091%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=7, routed)           4.943     6.410    alu/SW_IBUF[9]
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.534 r  alu/i__carry_i_5/O
                         net (fo=1, routed)           0.000     6.534    alu/i__carry_i_5_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.066 r  alu/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.066    alu/_inferred__1/i__carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.379 r  alu/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.646     8.025    alu/data0[7]
    SLICE_X5Y59          LUT6 (Prop_lut6_I1_O)        0.306     8.331 r  alu/accumulator[7]_i_1/O
                         net (fo=1, routed)           0.000     8.331    alu/accumulator[7]
    SLICE_X5Y59          FDRE                                         r  alu/accumulator_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.601     5.024    alu/CLK
    SLICE_X5Y59          FDRE                                         r  alu/accumulator_reg[7]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            alu/accumulator_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.325ns  (logic 2.874ns (34.518%)  route 5.451ns (65.482%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=7, routed)           4.943     6.410    alu/SW_IBUF[9]
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.534 r  alu/i__carry_i_5/O
                         net (fo=1, routed)           0.000     6.534    alu/i__carry_i_5_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.066 r  alu/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.066    alu/_inferred__1/i__carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.180    alu/_inferred__1/i__carry__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.514 r  alu/_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.508     8.022    alu/data0[9]
    SLICE_X5Y60          LUT6 (Prop_lut6_I1_O)        0.303     8.325 r  alu/accumulator[9]_i_1/O
                         net (fo=1, routed)           0.000     8.325    alu/accumulator[9]
    SLICE_X5Y60          FDRE                                         r  alu/accumulator_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.601     5.024    alu/CLK
    SLICE_X5Y60          FDRE                                         r  alu/accumulator_reg[9]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            alu/accumulator_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.324ns  (logic 2.758ns (33.127%)  route 5.567ns (66.873%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=7, routed)           4.943     6.410    alu/SW_IBUF[9]
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.534 r  alu/i__carry_i_5/O
                         net (fo=1, routed)           0.000     6.534    alu/i__carry_i_5_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.066 r  alu/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.066    alu/_inferred__1/i__carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.180    alu/_inferred__1/i__carry__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.402 r  alu/_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.624     8.025    alu/data0[8]
    SLICE_X5Y60          LUT6 (Prop_lut6_I1_O)        0.299     8.324 r  alu/accumulator[8]_i_1/O
                         net (fo=1, routed)           0.000     8.324    alu/accumulator[8]
    SLICE_X5Y60          FDRE                                         r  alu/accumulator_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.601     5.024    alu/CLK
    SLICE_X5Y60          FDRE                                         r  alu/accumulator_reg[8]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            alu/accumulator_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.300ns  (logic 1.945ns (23.429%)  route 6.355ns (76.571%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=7, routed)           5.184     6.651    alu/SW_IBUF[9]
    SLICE_X4Y57          LUT3 (Prop_lut3_I1_O)        0.152     6.803 r  alu/accumulator[14]_i_3/O
                         net (fo=16, routed)          1.171     7.974    alu/accumulator[14]_i_3_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I2_O)        0.326     8.300 r  alu/accumulator[5]_i_1/O
                         net (fo=1, routed)           0.000     8.300    alu/accumulator[5]
    SLICE_X5Y59          FDRE                                         r  alu/accumulator_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.601     5.024    alu/CLK
    SLICE_X5Y59          FDRE                                         r  alu/accumulator_reg[5]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            alu/accumulator_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.235ns  (logic 2.644ns (32.100%)  route 5.592ns (67.900%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=7, routed)           4.943     6.410    alu/SW_IBUF[9]
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.534 r  alu/i__carry_i_5/O
                         net (fo=1, routed)           0.000     6.534    alu/i__carry_i_5_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.066 r  alu/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.066    alu/_inferred__1/i__carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.288 r  alu/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.649     7.936    alu/data0[4]
    SLICE_X5Y58          LUT6 (Prop_lut6_I1_O)        0.299     8.235 r  alu/accumulator[4]_i_1/O
                         net (fo=1, routed)           0.000     8.235    alu/accumulator[4]
    SLICE_X5Y58          FDRE                                         r  alu/accumulator_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.602     5.025    alu/CLK
    SLICE_X5Y58          FDRE                                         r  alu/accumulator_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            alu/accumulator_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.337ns (40.955%)  route 0.485ns (59.045%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=6, routed)           0.485     0.777    alu/SW_IBUF[12]
    SLICE_X5Y57          LUT6 (Prop_lut6_I4_O)        0.045     0.822 r  alu/accumulator[15]_i_2/O
                         net (fo=1, routed)           0.000     0.822    alu/accumulator[15]
    SLICE_X5Y57          FDRE                                         r  alu/accumulator_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.873     2.038    alu/CLK
    SLICE_X5Y57          FDRE                                         r  alu/accumulator_reg[15]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            alu/accumulator_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.337ns (37.996%)  route 0.549ns (62.004%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=6, routed)           0.549     0.841    alu/SW_IBUF[12]
    SLICE_X5Y57          LUT6 (Prop_lut6_I4_O)        0.045     0.886 r  alu/accumulator[0]_i_1/O
                         net (fo=1, routed)           0.000     0.886    alu/accumulator[0]
    SLICE_X5Y57          FDRE                                         r  alu/accumulator_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.873     2.038    alu/CLK
    SLICE_X5Y57          FDRE                                         r  alu/accumulator_reg[0]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            alu/accumulator_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.337ns (37.336%)  route 0.565ns (62.664%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=6, routed)           0.485     0.777    pulse_inst/SW_IBUF[3]
    SLICE_X4Y57          LUT5 (Prop_lut5_I3_O)        0.045     0.822 r  pulse_inst/accumulator[15]_i_1/O
                         net (fo=16, routed)          0.080     0.901    alu/E[0]
    SLICE_X5Y57          FDRE                                         r  alu/accumulator_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.873     2.038    alu/CLK
    SLICE_X5Y57          FDRE                                         r  alu/accumulator_reg[0]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            alu/accumulator_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.337ns (37.336%)  route 0.565ns (62.664%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=6, routed)           0.485     0.777    pulse_inst/SW_IBUF[3]
    SLICE_X4Y57          LUT5 (Prop_lut5_I3_O)        0.045     0.822 r  pulse_inst/accumulator[15]_i_1/O
                         net (fo=16, routed)          0.080     0.901    alu/E[0]
    SLICE_X5Y57          FDRE                                         r  alu/accumulator_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.873     2.038    alu/CLK
    SLICE_X5Y57          FDRE                                         r  alu/accumulator_reg[15]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            alu/accumulator_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.337ns (34.832%)  route 0.630ns (65.168%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=6, routed)           0.485     0.777    pulse_inst/SW_IBUF[3]
    SLICE_X4Y57          LUT5 (Prop_lut5_I3_O)        0.045     0.822 r  pulse_inst/accumulator[15]_i_1/O
                         net (fo=16, routed)          0.144     0.966    alu/E[0]
    SLICE_X5Y58          FDRE                                         r  alu/accumulator_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.873     2.038    alu/CLK
    SLICE_X5Y58          FDRE                                         r  alu/accumulator_reg[1]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            alu/accumulator_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.337ns (34.832%)  route 0.630ns (65.168%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=6, routed)           0.485     0.777    pulse_inst/SW_IBUF[3]
    SLICE_X4Y57          LUT5 (Prop_lut5_I3_O)        0.045     0.822 r  pulse_inst/accumulator[15]_i_1/O
                         net (fo=16, routed)          0.144     0.966    alu/E[0]
    SLICE_X5Y58          FDRE                                         r  alu/accumulator_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.873     2.038    alu/CLK
    SLICE_X5Y58          FDRE                                         r  alu/accumulator_reg[2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            alu/accumulator_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.337ns (34.832%)  route 0.630ns (65.168%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=6, routed)           0.485     0.777    pulse_inst/SW_IBUF[3]
    SLICE_X4Y57          LUT5 (Prop_lut5_I3_O)        0.045     0.822 r  pulse_inst/accumulator[15]_i_1/O
                         net (fo=16, routed)          0.144     0.966    alu/E[0]
    SLICE_X5Y58          FDRE                                         r  alu/accumulator_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.873     2.038    alu/CLK
    SLICE_X5Y58          FDRE                                         r  alu/accumulator_reg[3]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            alu/accumulator_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.337ns (34.832%)  route 0.630ns (65.168%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=6, routed)           0.485     0.777    pulse_inst/SW_IBUF[3]
    SLICE_X4Y57          LUT5 (Prop_lut5_I3_O)        0.045     0.822 r  pulse_inst/accumulator[15]_i_1/O
                         net (fo=16, routed)          0.144     0.966    alu/E[0]
    SLICE_X5Y58          FDRE                                         r  alu/accumulator_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.873     2.038    alu/CLK
    SLICE_X5Y58          FDRE                                         r  alu/accumulator_reg[4]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            alu/accumulator_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.337ns (34.675%)  route 0.634ns (65.325%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=6, routed)           0.485     0.777    pulse_inst/SW_IBUF[3]
    SLICE_X4Y57          LUT5 (Prop_lut5_I3_O)        0.045     0.822 r  pulse_inst/accumulator[15]_i_1/O
                         net (fo=16, routed)          0.149     0.970    alu/E[0]
    SLICE_X5Y59          FDRE                                         r  alu/accumulator_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.873     2.038    alu/CLK
    SLICE_X5Y59          FDRE                                         r  alu/accumulator_reg[5]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            alu/accumulator_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.337ns (34.675%)  route 0.634ns (65.325%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=6, routed)           0.485     0.777    pulse_inst/SW_IBUF[3]
    SLICE_X4Y57          LUT5 (Prop_lut5_I3_O)        0.045     0.822 r  pulse_inst/accumulator[15]_i_1/O
                         net (fo=16, routed)          0.149     0.970    alu/E[0]
    SLICE_X5Y59          FDRE                                         r  alu/accumulator_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.873     2.038    alu/CLK
    SLICE_X5Y59          FDRE                                         r  alu/accumulator_reg[6]/C





