// Seed: 2632708997
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input supply1 id_2,
    input uwire id_3
);
  reg id_5;
  always @(posedge -1'b0) if (1) id_5 <= id_0#(.id_0(1'b0 > 1));
  logic [1 'h0 : 1] id_6;
  ;
endmodule
module module_1 (
    output tri id_0,
    output wand id_1,
    input tri id_2,
    output wor id_3,
    output supply1 id_4,
    output tri0 id_5,
    input supply0 id_6
);
  parameter id_8 = 1 | 1;
  assign id_0 = -1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
