// Seed: 3796202133
module module_0 (
    output tri id_0,
    input wor id_1,
    output tri0 id_2,
    output tri id_3,
    output supply1 id_4
);
  wire id_6;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_0,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  assign id_4 = 1;
  assign module_3.id_0 = 0;
  wire id_6;
  wire id_7;
  wire id_8;
  assign id_1 = 1;
  wire id_9;
endmodule
module module_3 (
    input supply1 id_0,
    input supply1 id_1
);
  assign id_3 = 1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
