v1
GXB_MERGING,PLL Reference Clock Select Block,289254,soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|dvp_rgb888:dvp_rgb888_inst|div_three_pll_0002:div_three_pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT,soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|resize_top:resize_top_inst|rgb2gray:rgb2gray_inst|div_three_pll_0002:div_three_pll_inst1|altera_pll:altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT,
GXB_MERGING,PLL Reconfiguration Block,289248,soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|dvp_rgb888:dvp_rgb888_inst|div_three_pll_0002:div_three_pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG,soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|resize_top:resize_top_inst|rgb2gray:rgb2gray_inst|div_three_pll_0002:div_three_pll_inst1|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG,
GXB_MERGING,Fractional PLL,288561,soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|dvp_rgb888:dvp_rgb888_inst|div_three_pll_0002:div_three_pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL,soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|resize_top:resize_top_inst|rgb2gray:rgb2gray_inst|div_three_pll_0002:div_three_pll_inst1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL,
GXB_MERGING,PLL Output Counter,289201,soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|dvp_rgb888:dvp_rgb888_inst|div_three_pll_0002:div_three_pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER,soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|resize_top:resize_top_inst|rgb2gray:rgb2gray_inst|div_three_pll_0002:div_three_pll_inst1|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER,
GXB_MERGING,Clock enable block,27581,soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|dvp_rgb888:dvp_rgb888_inst|div_three_pll_0002:div_three_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0,soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|resize_top:resize_top_inst|rgb2gray:rgb2gray_inst|div_three_pll_0002:div_three_pll_inst1|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0,
