

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ddd8790408a74e19f7f394289980b70d79dab717_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_rfc_slots                        7 # Shader Register File Cache per-warp register capacity (default=6)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
53fd4f16359c6acfadd8d03d62702d10  /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/bfs/BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/bfs/BFS
Running md5sum using "md5sum /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/bfs/BFS "
Parsing file _cuobjdump_complete_output_4VUHuB
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x403f40, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x090 (_1.ptx:52) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:65) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x130 (_1.ptx:85) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x190 (_1.ptx:107) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:123) add.s32 %r29, %r29, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x200 (_1.ptx:129) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_EqPjYf"
Running: cat _ptx_EqPjYf | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_kph7tU
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_kph7tU --output-file  /dev/null 2> _ptx_EqPjYfinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_EqPjYf _ptx2_kph7tU _ptx_EqPjYfinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: graph4096.txt
Read File
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
Copied Everything to GPU memory
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Thu Apr 12 15:16:45 2018
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 81920 (ipc=81.9) sim_rate=40960 (inst/sec) elapsed = 0:0:00:02 / Thu Apr 12 15:16:46 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(8,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1465,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1471,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1477,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1483,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1489,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1495,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1507,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1508,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1513,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1519,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1525,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1531,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1537,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1543,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1549,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 110679 (ipc=24.6) sim_rate=36893 (inst/sec) elapsed = 0:0:00:03 / Thu Apr 12 15:16:47 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6641,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6642
gpu_sim_insn = 110833
gpu_ipc =      16.6867
gpu_tot_sim_cycle = 6642
gpu_tot_sim_insn = 110833
gpu_tot_ipc =      16.6867
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 361
gpu_stall_icnt2sh    = 208
gpu_total_sim_rate=36944

========= Core RFC stats =========
	Total RFC Accesses     = 5674
	Total RFC Misses       = 2556
	Total RFC Read Misses  = 713
	Total RFC Write Misses = 1843
	Total RFC Evictions    = 2018

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2055
	L1I_total_cache_misses = 385
	L1I_total_cache_miss_rate = 0.1873
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[1]: Access = 100, Miss = 46, Miss_rate = 0.460, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[7]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[11]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[14]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_total_cache_accesses = 212
	L1D_total_cache_misses = 74
	L1D_total_cache_miss_rate = 0.3491
	L1D_total_cache_pending_hits = 97
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 896
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.5357
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 416
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1670
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 385
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
28, 28, 28, 28, 28, 28, 28, 28, 
gpgpu_n_tot_thrd_icount = 122816
gpgpu_n_tot_w_icount = 3838
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 32
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 32
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4093	W0_Idle:31114	W0_Scoreboard:16475	W1:254	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3584
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1280 {40:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 376 {8:47,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256 {8:32,}
traffic_breakdown_memtocore[INST_ACC_R] = 6392 {136:47,}
maxmrqlatency = 9 
maxdqlatency = 0 
maxmflatency = 279 
averagemflatency = 237 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6641 
mrq_lat_table:57 	0 	9 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	128 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	44 	16 	0 	0 	0 	0 	0 	2 	9 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       956         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1479         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000       inf      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 75/6 = 12.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         3         3         2         1         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         4         5         0         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         4         2         0         0         0         0         0         0         0         0         0 
total reads: 63
min_bank_accesses = 0!
chip skew: 12/9 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         2         1         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0 
total reads: 12
min_bank_accesses = 0!
chip skew: 5/1 = 5.00
average mf latency per bank:
dram[0]:       1044    none      none      none         236       208    none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         230       195       124       126    none      none      none      none      none      none      none      none  
dram[2]:          0       268    none      none         299       320    none         760    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         208       261    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         298       266    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         358       300       124    none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       269       269         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       269       269       252       252         0         0         0         0         0         0         0         0
dram[2]:          0       268         0         0       270       279         0       252         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       269       268         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       269       269         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       269       269       252         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8767 n_nop=8732 n_act=6 n_pre=3 n_req=14 n_rd=24 n_write=2 bw_util=0.005931
n_activity=358 dram_eff=0.1453
bk0: 8a 8667i bk1: 0a 8764i bk2: 0a 8767i bk3: 0a 8767i bk4: 8a 8725i bk5: 8a 8724i bk6: 0a 8764i bk7: 0a 8765i bk8: 0a 8767i bk9: 0a 8767i bk10: 0a 8768i bk11: 0a 8768i bk12: 0a 8768i bk13: 0a 8768i bk14: 0a 8768i bk15: 0a 8768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00216722
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc0022300, atomic=0 1 entries : 0x7fd2487dded0 :  mf: uid=  6595, sid01:w00, part=1, addr=0xc0022300, load , size=32, unknown  status = IN_PARTITION_DRAM (6639), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8767 n_nop=8735 n_act=5 n_pre=0 n_req=16 n_rd=22 n_write=5 bw_util=0.006159
n_activity=285 dram_eff=0.1895
bk0: 4a 8747i bk1: 0a 8767i bk2: 0a 8768i bk3: 0a 8769i bk4: 6a 8731i bk5: 6a 8730i bk6: 4a 8729i bk7: 2a 8742i bk8: 0a 8764i bk9: 0a 8765i bk10: 0a 8766i bk11: 0a 8766i bk12: 0a 8767i bk13: 0a 8768i bk14: 0a 8768i bk15: 0a 8768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00376412
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8767 n_nop=8737 n_act=5 n_pre=0 n_req=13 n_rd=24 n_write=1 bw_util=0.005703
n_activity=233 dram_eff=0.2146
bk0: 2a 8751i bk1: 2a 8751i bk2: 0a 8767i bk3: 0a 8769i bk4: 8a 8736i bk5: 10a 8721i bk6: 0a 8765i bk7: 2a 8743i bk8: 0a 8765i bk9: 0a 8765i bk10: 0a 8766i bk11: 0a 8767i bk12: 0a 8767i bk13: 0a 8768i bk14: 0a 8768i bk15: 0a 8768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00273754
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8767 n_nop=8744 n_act=2 n_pre=0 n_req=11 n_rd=20 n_write=1 bw_util=0.004791
n_activity=173 dram_eff=0.2428
bk0: 0a 8767i bk1: 0a 8768i bk2: 0a 8769i bk3: 0a 8769i bk4: 8a 8727i bk5: 12a 8728i bk6: 0a 8765i bk7: 0a 8765i bk8: 0a 8766i bk9: 0a 8766i bk10: 0a 8766i bk11: 0a 8767i bk12: 0a 8767i bk13: 0a 8767i bk14: 0a 8767i bk15: 0a 8767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00216722
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8767 n_nop=8746 n_act=2 n_pre=0 n_req=10 n_rd=18 n_write=1 bw_util=0.004334
n_activity=141 dram_eff=0.2695
bk0: 0a 8768i bk1: 0a 8769i bk2: 0a 8769i bk3: 0a 8769i bk4: 8a 8738i bk5: 10a 8717i bk6: 0a 8765i bk7: 0a 8765i bk8: 0a 8765i bk9: 0a 8765i bk10: 0a 8766i bk11: 0a 8767i bk12: 0a 8767i bk13: 0a 8767i bk14: 0a 8767i bk15: 0a 8767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00342192
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8767 n_nop=8744 n_act=3 n_pre=0 n_req=11 n_rd=18 n_write=2 bw_util=0.004563
n_activity=177 dram_eff=0.226
bk0: 0a 8768i bk1: 0a 8769i bk2: 0a 8769i bk3: 0a 8769i bk4: 6a 8742i bk5: 8a 8737i bk6: 4a 8729i bk7: 0a 8765i bk8: 0a 8765i bk9: 0a 8765i bk10: 0a 8766i bk11: 0a 8767i bk12: 0a 8767i bk13: 0a 8767i bk14: 0a 8767i bk15: 0a 8767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00296567

========= L2 cache stats =========
L2_cache_bank[0]: Access = 51, Miss = 8, Miss_rate = 0.157, Pending_hits = 9, Reservation_fails = 338
L2_cache_bank[1]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 7, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 20, Miss = 5, Miss_rate = 0.250, Pending_hits = 3, Reservation_fails = 99
L2_cache_bank[5]: Access = 18, Miss = 7, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 139
L2_total_cache_misses = 63
L2_total_cache_miss_rate = 0.4532
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 437
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 328
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=537
icnt_total_pkts_simt_to_mem=171
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.3957
	minimum = 6
	maximum = 34
Network latency average = 9.33453
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.98729
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00155018
	minimum = 0.000602228 (at node 16)
	maximum = 0.00828064 (at node 1)
Accepted packet rate average = 0.00155018
	minimum = 0.000602228 (at node 16)
	maximum = 0.00828064 (at node 1)
Injected flit rate average = 0.00394794
	minimum = 0.000903342 (at node 0)
	maximum = 0.0326709 (at node 15)
Accepted flit rate average= 0.00394794
	minimum = 0.000752785 (at node 16)
	maximum = 0.0218308 (at node 1)
Injected packet length average = 2.54676
Accepted packet length average = 2.54676
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 36944 (inst/sec)
gpgpu_simulation_rate = 2214 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 6642
gpu_tot_sim_insn = 110833
gpu_tot_ipc =      16.6867
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 361
gpu_stall_icnt2sh    = 208
gpu_total_sim_rate=36944

========= Core RFC stats =========
	Total RFC Accesses     = 5674
	Total RFC Misses       = 2556
	Total RFC Read Misses  = 713
	Total RFC Write Misses = 1843
	Total RFC Evictions    = 2018

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2055
	L1I_total_cache_misses = 385
	L1I_total_cache_miss_rate = 0.1873
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[1]: Access = 100, Miss = 46, Miss_rate = 0.460, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[7]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[11]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[14]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_total_cache_accesses = 212
	L1D_total_cache_misses = 74
	L1D_total_cache_miss_rate = 0.3491
	L1D_total_cache_pending_hits = 97
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 896
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.5357
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 416
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1670
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 385
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
28, 28, 28, 28, 28, 28, 28, 28, 
gpgpu_n_tot_thrd_icount = 122816
gpgpu_n_tot_w_icount = 3838
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 32
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 32
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4093	W0_Idle:31114	W0_Scoreboard:16475	W1:254	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3584
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1280 {40:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 376 {8:47,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256 {8:32,}
traffic_breakdown_memtocore[INST_ACC_R] = 6392 {136:47,}
maxmrqlatency = 9 
maxdqlatency = 0 
maxmflatency = 279 
averagemflatency = 235 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6641 
mrq_lat_table:57 	0 	9 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	128 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	44 	16 	0 	0 	0 	0 	0 	2 	9 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       956         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1479         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000       inf      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 75/6 = 12.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         3         3         2         1         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         4         5         0         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         4         2         0         0         0         0         0         0         0         0         0 
total reads: 63
min_bank_accesses = 0!
chip skew: 12/9 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         2         1         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0 
total reads: 12
min_bank_accesses = 0!
chip skew: 5/1 = 5.00
average mf latency per bank:
dram[0]:       1044    none      none      none         236       208    none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         230       195       124       126    none      none      none      none      none      none      none      none  
dram[2]:          0       268    none      none         299       320    none         760    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         208       261    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         298       266    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         358       300       124    none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       269       269         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       269       269       252       252         0         0         0         0         0         0         0         0
dram[2]:          0       268         0         0       270       279         0       252         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       269       268         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       269       269         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       269       269       252         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8767 n_nop=8732 n_act=6 n_pre=3 n_req=14 n_rd=24 n_write=2 bw_util=0.005931
n_activity=358 dram_eff=0.1453
bk0: 8a 8667i bk1: 0a 8764i bk2: 0a 8767i bk3: 0a 8767i bk4: 8a 8725i bk5: 8a 8724i bk6: 0a 8764i bk7: 0a 8765i bk8: 0a 8767i bk9: 0a 8767i bk10: 0a 8768i bk11: 0a 8768i bk12: 0a 8768i bk13: 0a 8768i bk14: 0a 8768i bk15: 0a 8768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00216722
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc0022300, atomic=0 1 entries : 0x7fd2487dded0 :  mf: uid=  6595, sid01:w00, part=1, addr=0xc0022300, load , size=32, unknown  status = IN_PARTITION_DRAM (6639), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8767 n_nop=8735 n_act=5 n_pre=0 n_req=16 n_rd=22 n_write=5 bw_util=0.006159
n_activity=285 dram_eff=0.1895
bk0: 4a 8747i bk1: 0a 8767i bk2: 0a 8768i bk3: 0a 8769i bk4: 6a 8731i bk5: 6a 8730i bk6: 4a 8729i bk7: 2a 8742i bk8: 0a 8764i bk9: 0a 8765i bk10: 0a 8766i bk11: 0a 8766i bk12: 0a 8767i bk13: 0a 8768i bk14: 0a 8768i bk15: 0a 8768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00376412
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8767 n_nop=8737 n_act=5 n_pre=0 n_req=13 n_rd=24 n_write=1 bw_util=0.005703
n_activity=233 dram_eff=0.2146
bk0: 2a 8751i bk1: 2a 8751i bk2: 0a 8767i bk3: 0a 8769i bk4: 8a 8736i bk5: 10a 8721i bk6: 0a 8765i bk7: 2a 8743i bk8: 0a 8765i bk9: 0a 8765i bk10: 0a 8766i bk11: 0a 8767i bk12: 0a 8767i bk13: 0a 8768i bk14: 0a 8768i bk15: 0a 8768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00273754
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8767 n_nop=8744 n_act=2 n_pre=0 n_req=11 n_rd=20 n_write=1 bw_util=0.004791
n_activity=173 dram_eff=0.2428
bk0: 0a 8767i bk1: 0a 8768i bk2: 0a 8769i bk3: 0a 8769i bk4: 8a 8727i bk5: 12a 8728i bk6: 0a 8765i bk7: 0a 8765i bk8: 0a 8766i bk9: 0a 8766i bk10: 0a 8766i bk11: 0a 8767i bk12: 0a 8767i bk13: 0a 8767i bk14: 0a 8767i bk15: 0a 8767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00216722
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8767 n_nop=8746 n_act=2 n_pre=0 n_req=10 n_rd=18 n_write=1 bw_util=0.004334
n_activity=141 dram_eff=0.2695
bk0: 0a 8768i bk1: 0a 8769i bk2: 0a 8769i bk3: 0a 8769i bk4: 8a 8738i bk5: 10a 8717i bk6: 0a 8765i bk7: 0a 8765i bk8: 0a 8765i bk9: 0a 8765i bk10: 0a 8766i bk11: 0a 8767i bk12: 0a 8767i bk13: 0a 8767i bk14: 0a 8767i bk15: 0a 8767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00342192
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8767 n_nop=8744 n_act=3 n_pre=0 n_req=11 n_rd=18 n_write=2 bw_util=0.004563
n_activity=177 dram_eff=0.226
bk0: 0a 8768i bk1: 0a 8769i bk2: 0a 8769i bk3: 0a 8769i bk4: 6a 8742i bk5: 8a 8737i bk6: 4a 8729i bk7: 0a 8765i bk8: 0a 8765i bk9: 0a 8765i bk10: 0a 8766i bk11: 0a 8767i bk12: 0a 8767i bk13: 0a 8767i bk14: 0a 8767i bk15: 0a 8767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00296567

========= L2 cache stats =========
L2_cache_bank[0]: Access = 51, Miss = 8, Miss_rate = 0.157, Pending_hits = 9, Reservation_fails = 338
L2_cache_bank[1]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 7, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 20, Miss = 5, Miss_rate = 0.250, Pending_hits = 3, Reservation_fails = 99
L2_cache_bank[5]: Access = 18, Miss = 7, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 139
L2_total_cache_misses = 63
L2_total_cache_miss_rate = 0.4532
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 437
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 328
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=537
icnt_total_pkts_simt_to_mem=171
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 6642
gpu_tot_sim_insn = 110833
gpu_tot_ipc =      16.6867
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 361
gpu_stall_icnt2sh    = 208
gpu_total_sim_rate=36944

========= Core RFC stats =========
	Total RFC Accesses     = 5674
	Total RFC Misses       = 2556
	Total RFC Read Misses  = 713
	Total RFC Write Misses = 1843
	Total RFC Evictions    = 2018

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2055
	L1I_total_cache_misses = 385
	L1I_total_cache_miss_rate = 0.1873
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[1]: Access = 100, Miss = 46, Miss_rate = 0.460, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[7]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[11]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[14]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_total_cache_accesses = 212
	L1D_total_cache_misses = 74
	L1D_total_cache_miss_rate = 0.3491
	L1D_total_cache_pending_hits = 97
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 896
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.5357
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 416
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1670
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 385
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
28, 28, 28, 28, 28, 28, 28, 28, 
gpgpu_n_tot_thrd_icount = 122816
gpgpu_n_tot_w_icount = 3838
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 32
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 32
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4093	W0_Idle:31114	W0_Scoreboard:16475	W1:254	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3584
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1280 {40:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 376 {8:47,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256 {8:32,}
traffic_breakdown_memtocore[INST_ACC_R] = 6392 {136:47,}
maxmrqlatency = 9 
maxdqlatency = 0 
maxmflatency = 279 
averagemflatency = 235 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6641 
mrq_lat_table:57 	0 	9 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	128 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	44 	16 	0 	0 	0 	0 	0 	2 	9 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       956         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1479         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000       inf      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 75/6 = 12.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         3         3         2         1         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         4         5         0         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         4         2         0         0         0         0         0         0         0         0         0 
total reads: 63
min_bank_accesses = 0!
chip skew: 12/9 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         2         1         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0 
total reads: 12
min_bank_accesses = 0!
chip skew: 5/1 = 5.00
average mf latency per bank:
dram[0]:       1044    none      none      none         236       208    none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         230       195       124       126    none      none      none      none      none      none      none      none  
dram[2]:          0       268    none      none         299       320    none         760    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         208       261    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         298       266    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         358       300       124    none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       269       269         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       269       269       252       252         0         0         0         0         0         0         0         0
dram[2]:          0       268         0         0       270       279         0       252         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       269       268         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       269       269         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       269       269       252         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8767 n_nop=8732 n_act=6 n_pre=3 n_req=14 n_rd=24 n_write=2 bw_util=0.005931
n_activity=358 dram_eff=0.1453
bk0: 8a 8667i bk1: 0a 8764i bk2: 0a 8767i bk3: 0a 8767i bk4: 8a 8725i bk5: 8a 8724i bk6: 0a 8764i bk7: 0a 8765i bk8: 0a 8767i bk9: 0a 8767i bk10: 0a 8768i bk11: 0a 8768i bk12: 0a 8768i bk13: 0a 8768i bk14: 0a 8768i bk15: 0a 8768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00216722
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc0022300, atomic=0 1 entries : 0x7fd2487dded0 :  mf: uid=  6595, sid01:w00, part=1, addr=0xc0022300, load , size=32, unknown  status = IN_PARTITION_DRAM (6639), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8767 n_nop=8735 n_act=5 n_pre=0 n_req=16 n_rd=22 n_write=5 bw_util=0.006159
n_activity=285 dram_eff=0.1895
bk0: 4a 8747i bk1: 0a 8767i bk2: 0a 8768i bk3: 0a 8769i bk4: 6a 8731i bk5: 6a 8730i bk6: 4a 8729i bk7: 2a 8742i bk8: 0a 8764i bk9: 0a 8765i bk10: 0a 8766i bk11: 0a 8766i bk12: 0a 8767i bk13: 0a 8768i bk14: 0a 8768i bk15: 0a 8768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00376412
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8767 n_nop=8737 n_act=5 n_pre=0 n_req=13 n_rd=24 n_write=1 bw_util=0.005703
n_activity=233 dram_eff=0.2146
bk0: 2a 8751i bk1: 2a 8751i bk2: 0a 8767i bk3: 0a 8769i bk4: 8a 8736i bk5: 10a 8721i bk6: 0a 8765i bk7: 2a 8743i bk8: 0a 8765i bk9: 0a 8765i bk10: 0a 8766i bk11: 0a 8767i bk12: 0a 8767i bk13: 0a 8768i bk14: 0a 8768i bk15: 0a 8768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00273754
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8767 n_nop=8744 n_act=2 n_pre=0 n_req=11 n_rd=20 n_write=1 bw_util=0.004791
n_activity=173 dram_eff=0.2428
bk0: 0a 8767i bk1: 0a 8768i bk2: 0a 8769i bk3: 0a 8769i bk4: 8a 8727i bk5: 12a 8728i bk6: 0a 8765i bk7: 0a 8765i bk8: 0a 8766i bk9: 0a 8766i bk10: 0a 8766i bk11: 0a 8767i bk12: 0a 8767i bk13: 0a 8767i bk14: 0a 8767i bk15: 0a 8767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00216722
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8767 n_nop=8746 n_act=2 n_pre=0 n_req=10 n_rd=18 n_write=1 bw_util=0.004334
n_activity=141 dram_eff=0.2695
bk0: 0a 8768i bk1: 0a 8769i bk2: 0a 8769i bk3: 0a 8769i bk4: 8a 8738i bk5: 10a 8717i bk6: 0a 8765i bk7: 0a 8765i bk8: 0a 8765i bk9: 0a 8765i bk10: 0a 8766i bk11: 0a 8767i bk12: 0a 8767i bk13: 0a 8767i bk14: 0a 8767i bk15: 0a 8767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00342192
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8767 n_nop=8744 n_act=3 n_pre=0 n_req=11 n_rd=18 n_write=2 bw_util=0.004563
n_activity=177 dram_eff=0.226
bk0: 0a 8768i bk1: 0a 8769i bk2: 0a 8769i bk3: 0a 8769i bk4: 6a 8742i bk5: 8a 8737i bk6: 4a 8729i bk7: 0a 8765i bk8: 0a 8765i bk9: 0a 8765i bk10: 0a 8766i bk11: 0a 8767i bk12: 0a 8767i bk13: 0a 8767i bk14: 0a 8767i bk15: 0a 8767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00296567

========= L2 cache stats =========
L2_cache_bank[0]: Access = 51, Miss = 8, Miss_rate = 0.157, Pending_hits = 9, Reservation_fails = 338
L2_cache_bank[1]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 7, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 20, Miss = 5, Miss_rate = 0.250, Pending_hits = 3, Reservation_fails = 99
L2_cache_bank[5]: Access = 18, Miss = 7, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 139
L2_total_cache_misses = 63
L2_total_cache_miss_rate = 0.4532
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 437
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 328
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=537
icnt_total_pkts_simt_to_mem=171
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6642)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6642)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6642)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6642)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6642)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6642)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6642)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6642)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6642)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6642)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6642)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6642)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6642)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6642)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6642)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,6642)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(14,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (296,6642), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (296,6642), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (296,6642), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (296,6642), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (296,6642), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (296,6642), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (302,6642), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7142  inst.: 221165 (ipc=220.7) sim_rate=55291 (inst/sec) elapsed = 0:0:00:04 / Thu Apr 12 15:16:48 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2416,6642), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3046,6642), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3091,6642), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3148,6642), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3382,6642), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3516,6642), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3753,6642), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4219,6642), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4362,6642), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
Destroy streams for kernel 2: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4363
gpu_sim_insn = 112242
gpu_ipc =      25.7259
gpu_tot_sim_cycle = 11005
gpu_tot_sim_insn = 223075
gpu_tot_ipc =      20.2703
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 361
gpu_stall_icnt2sh    = 208
gpu_total_sim_rate=55768

========= Core RFC stats =========
	Total RFC Accesses     = 13660
	Total RFC Misses       = 6343
	Total RFC Read Misses  = 2498
	Total RFC Write Misses = 3845
	Total RFC Evictions    = 5296

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4905
	L1I_total_cache_misses = 403
	L1I_total_cache_miss_rate = 0.0822
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 148, Miss = 67, Miss_rate = 0.453, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[2]: Access = 160, Miss = 72, Miss_rate = 0.450, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 104, Miss = 46, Miss_rate = 0.442, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 29, Miss_rate = 0.453, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[7]: Access = 56, Miss = 25, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[8]: Access = 88, Miss = 41, Miss_rate = 0.466, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[9]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 56, Miss = 25, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 53, Miss_rate = 0.473, Pending_hits = 14, Reservation_fails = 0
	L1D_cache_core[12]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 900
	L1D_total_cache_misses = 386
	L1D_total_cache_miss_rate = 0.4289
	L1D_total_cache_pending_hits = 203
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2679
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 171
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1312
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 215
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4502
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
56, 56, 56, 56, 56, 56, 56, 56, 
gpgpu_n_tot_thrd_icount = 293184
gpgpu_n_tot_w_icount = 9162
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 171
gpgpu_n_mem_write_global = 232
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8604
gpgpu_n_store_insn = 232
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4430	W0_Idle:59860	W0_Scoreboard:41356	W1:1994	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7168
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1368 {8:171,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9280 {40:232,}
traffic_breakdown_coretomem[INST_ACC_R] = 488 {8:61,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23256 {136:171,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1856 {8:232,}
traffic_breakdown_memtocore[INST_ACC_R] = 8296 {136:61,}
maxmrqlatency = 14 
maxdqlatency = 0 
maxmflatency = 279 
averagemflatency = 185 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11004 
mrq_lat_table:169 	2 	21 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	324 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	468 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	167 	19 	0 	0 	0 	0 	0 	2 	9 	43 	178 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       956         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1479         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.500000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 203/8 = 25.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         3         0         2         7        10         3         5         0         0         0         0         0         0         0         0 
dram[1]:         3         2         1         0         6         6         2         3         0         0         0         0         0         0         0         0 
dram[2]:         4         1         1         0         8         8         4         4         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         1         8         6         2         1         0         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         7         9         3         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         2         1         5         6         3         0         0         0         0         0         0         0         0         0 
total reads: 146
min_bank_accesses = 0!
chip skew: 34/17 = 2.00
number of total write accesses:
dram[0]:         0         0         0         0         2         5         3         5         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         2         3         2         3         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         4         4         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         0         2         1         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         4         3         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         1         3         0         0         0         0         0         0         0         0         0 
total reads: 57
min_bank_accesses = 0!
chip skew: 15/5 = 3.00
average mf latency per bank:
dram[0]:       1044       262    none         263       549       292       147       124    none      none      none      none      none      none      none      none  
dram[1]:         92       263       268    none         405       250       197       194    none      none      none      none      none      none      none      none  
dram[2]:        198       268       268    none         498       501       124      1358    none      none      none      none      none      none      none      none  
dram[3]:        268    none      none         268       391       664       159       126    none      none      none      none      none      none      none      none  
dram[4]:        268       268    none      none         438       383       124       124    none      none      none      none      none      none      none      none  
dram[5]:     none      none         263       268       522       565       218    none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278       268         0       268       269       269       252       252         0         0         0         0         0         0         0         0
dram[1]:        277       268       268         0       269       269       252       252         0         0         0         0         0         0         0         0
dram[2]:        277       268       268         0       270       279       255       252         0         0         0         0         0         0         0         0
dram[3]:        268         0         0       268       269       268       252       252         0         0         0         0         0         0         0         0
dram[4]:        268       268         0         0       269       269       252       252         0         0         0         0         0         0         0         0
dram[5]:          0         0       268       268       269       269       252         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14525 n_nop=14429 n_act=10 n_pre=3 n_req=49 n_rd=68 n_write=15 bw_util=0.01143
n_activity=874 dram_eff=0.1899
bk0: 8a 14426i bk1: 6a 14498i bk2: 0a 14526i bk3: 4a 14505i bk4: 14a 14445i bk5: 20a 14414i bk6: 6a 14456i bk7: 10a 14437i bk8: 0a 14523i bk9: 0a 14523i bk10: 0a 14525i bk11: 0a 14525i bk12: 0a 14525i bk13: 0a 14526i bk14: 0a 14527i bk15: 0a 14527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00351119
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14525 n_nop=14460 n_act=8 n_pre=1 n_req=33 n_rd=46 n_write=10 bw_util=0.007711
n_activity=615 dram_eff=0.1821
bk0: 6a 14478i bk1: 4a 14504i bk2: 2a 14508i bk3: 0a 14524i bk4: 12a 14465i bk5: 12a 14453i bk6: 4a 14486i bk7: 6a 14472i bk8: 0a 14522i bk9: 0a 14523i bk10: 0a 14524i bk11: 0a 14524i bk12: 0a 14525i bk13: 0a 14527i bk14: 0a 14528i bk15: 0a 14528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00227194
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14525 n_nop=14445 n_act=8 n_pre=1 n_req=41 n_rd=60 n_write=11 bw_util=0.009776
n_activity=689 dram_eff=0.2061
bk0: 8a 14474i bk1: 2a 14509i bk2: 2a 14508i bk3: 0a 14525i bk4: 16a 14465i bk5: 16a 14433i bk6: 8a 14451i bk7: 8a 14450i bk8: 0a 14523i bk9: 0a 14523i bk10: 0a 14524i bk11: 0a 14525i bk12: 0a 14525i bk13: 0a 14527i bk14: 0a 14527i bk15: 0a 14527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00454389
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14525 n_nop=14476 n_act=6 n_pre=0 n_req=24 n_rd=38 n_write=5 bw_util=0.005921
n_activity=430 dram_eff=0.2
bk0: 2a 14509i bk1: 0a 14525i bk2: 0a 14527i bk3: 2a 14510i bk4: 16a 14458i bk5: 12a 14486i bk6: 4a 14487i bk7: 2a 14501i bk8: 0a 14523i bk9: 0a 14523i bk10: 0a 14523i bk11: 0a 14524i bk12: 0a 14525i bk13: 0a 14525i bk14: 0a 14526i bk15: 0a 14526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0022031
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14525 n_nop=14462 n_act=6 n_pre=0 n_req=34 n_rd=46 n_write=11 bw_util=0.007849
n_activity=515 dram_eff=0.2214
bk0: 2a 14510i bk1: 2a 14509i bk2: 0a 14526i bk3: 0a 14527i bk4: 14a 14462i bk5: 18a 14429i bk6: 6a 14471i bk7: 4a 14486i bk8: 0a 14522i bk9: 0a 14522i bk10: 0a 14523i bk11: 0a 14526i bk12: 0a 14526i bk13: 0a 14526i bk14: 0a 14526i bk15: 0a 14526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00344234
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14525 n_nop=14481 n_act=5 n_pre=0 n_req=22 n_rd=34 n_write=5 bw_util=0.00537
n_activity=369 dram_eff=0.2114
bk0: 0a 14527i bk1: 0a 14528i bk2: 4a 14507i bk3: 2a 14510i bk4: 10a 14479i bk5: 12a 14475i bk6: 6a 14472i bk7: 0a 14522i bk8: 0a 14522i bk9: 0a 14522i bk10: 0a 14524i bk11: 0a 14525i bk12: 0a 14526i bk13: 0a 14526i bk14: 0a 14526i bk15: 0a 14526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00179002

========= L2 cache stats =========
L2_cache_bank[0]: Access = 79, Miss = 14, Miss_rate = 0.177, Pending_hits = 9, Reservation_fails = 338
L2_cache_bank[1]: Access = 33, Miss = 20, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 19, Miss = 11, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 48, Miss = 17, Miss_rate = 0.354, Pending_hits = 3, Reservation_fails = 99
L2_cache_bank[5]: Access = 103, Miss = 13, Miss_rate = 0.126, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 25, Miss = 11, Miss_rate = 0.440, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 25, Miss = 8, Miss_rate = 0.320, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 26, Miss = 11, Miss_rate = 0.423, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 7, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 479
L2_total_cache_misses = 146
L2_total_cache_miss_rate = 0.3048
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 437
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 328
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1437
icnt_total_pkts_simt_to_mem=711
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.33529
	minimum = 6
	maximum = 15
Network latency average = 7.29853
	minimum = 6
	maximum = 14
Slowest packet = 322
Flit latency average = 6.21319
	minimum = 6
	maximum = 11
Slowest flit = 988
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00577245
	minimum = 0.0004584 (at node 0)
	maximum = 0.019482 (at node 20)
Accepted packet rate average = 0.00577245
	minimum = 0.0004584 (at node 0)
	maximum = 0.019482 (at node 20)
Injected flit rate average = 0.012224
	minimum = 0.0004584 (at node 0)
	maximum = 0.0311712 (at node 17)
Accepted flit rate average= 0.012224
	minimum = 0.002292 (at node 0)
	maximum = 0.0398808 (at node 2)
Injected packet length average = 2.11765
Accepted packet length average = 2.11765
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 55768 (inst/sec)
gpgpu_simulation_rate = 2751 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 11005
gpu_tot_sim_insn = 223075
gpu_tot_ipc =      20.2703
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 361
gpu_stall_icnt2sh    = 208
gpu_total_sim_rate=55768

========= Core RFC stats =========
	Total RFC Accesses     = 13660
	Total RFC Misses       = 6343
	Total RFC Read Misses  = 2498
	Total RFC Write Misses = 3845
	Total RFC Evictions    = 5296

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4905
	L1I_total_cache_misses = 403
	L1I_total_cache_miss_rate = 0.0822
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 148, Miss = 67, Miss_rate = 0.453, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[2]: Access = 160, Miss = 72, Miss_rate = 0.450, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 104, Miss = 46, Miss_rate = 0.442, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 29, Miss_rate = 0.453, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[7]: Access = 56, Miss = 25, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[8]: Access = 88, Miss = 41, Miss_rate = 0.466, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[9]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 56, Miss = 25, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 53, Miss_rate = 0.473, Pending_hits = 14, Reservation_fails = 0
	L1D_cache_core[12]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 900
	L1D_total_cache_misses = 386
	L1D_total_cache_miss_rate = 0.4289
	L1D_total_cache_pending_hits = 203
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2679
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 171
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1312
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 215
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4502
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
56, 56, 56, 56, 56, 56, 56, 56, 
gpgpu_n_tot_thrd_icount = 293184
gpgpu_n_tot_w_icount = 9162
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 171
gpgpu_n_mem_write_global = 232
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8604
gpgpu_n_store_insn = 232
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4430	W0_Idle:59860	W0_Scoreboard:41356	W1:1994	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7168
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1368 {8:171,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9280 {40:232,}
traffic_breakdown_coretomem[INST_ACC_R] = 488 {8:61,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23256 {136:171,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1856 {8:232,}
traffic_breakdown_memtocore[INST_ACC_R] = 8296 {136:61,}
maxmrqlatency = 14 
maxdqlatency = 0 
maxmflatency = 279 
averagemflatency = 185 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11004 
mrq_lat_table:169 	2 	21 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	324 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	468 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	167 	19 	0 	0 	0 	0 	0 	2 	9 	43 	178 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       956         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1479         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.500000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 203/8 = 25.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         3         0         2         7        10         3         5         0         0         0         0         0         0         0         0 
dram[1]:         3         2         1         0         6         6         2         3         0         0         0         0         0         0         0         0 
dram[2]:         4         1         1         0         8         8         4         4         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         1         8         6         2         1         0         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         7         9         3         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         2         1         5         6         3         0         0         0         0         0         0         0         0         0 
total reads: 146
min_bank_accesses = 0!
chip skew: 34/17 = 2.00
number of total write accesses:
dram[0]:         0         0         0         0         2         5         3         5         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         2         3         2         3         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         4         4         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         0         2         1         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         4         3         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         1         3         0         0         0         0         0         0         0         0         0 
total reads: 57
min_bank_accesses = 0!
chip skew: 15/5 = 3.00
average mf latency per bank:
dram[0]:       1044       262    none         263       549       292       147       124    none      none      none      none      none      none      none      none  
dram[1]:         92       263       268    none         405       250       197       194    none      none      none      none      none      none      none      none  
dram[2]:        198       268       268    none         498       501       124      1358    none      none      none      none      none      none      none      none  
dram[3]:        268    none      none         268       391       664       159       126    none      none      none      none      none      none      none      none  
dram[4]:        268       268    none      none         438       383       124       124    none      none      none      none      none      none      none      none  
dram[5]:     none      none         263       268       522       565       218    none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278       268         0       268       269       269       252       252         0         0         0         0         0         0         0         0
dram[1]:        277       268       268         0       269       269       252       252         0         0         0         0         0         0         0         0
dram[2]:        277       268       268         0       270       279       255       252         0         0         0         0         0         0         0         0
dram[3]:        268         0         0       268       269       268       252       252         0         0         0         0         0         0         0         0
dram[4]:        268       268         0         0       269       269       252       252         0         0         0         0         0         0         0         0
dram[5]:          0         0       268       268       269       269       252         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14525 n_nop=14429 n_act=10 n_pre=3 n_req=49 n_rd=68 n_write=15 bw_util=0.01143
n_activity=874 dram_eff=0.1899
bk0: 8a 14426i bk1: 6a 14498i bk2: 0a 14526i bk3: 4a 14505i bk4: 14a 14445i bk5: 20a 14414i bk6: 6a 14456i bk7: 10a 14437i bk8: 0a 14523i bk9: 0a 14523i bk10: 0a 14525i bk11: 0a 14525i bk12: 0a 14525i bk13: 0a 14526i bk14: 0a 14527i bk15: 0a 14527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00351119
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14525 n_nop=14460 n_act=8 n_pre=1 n_req=33 n_rd=46 n_write=10 bw_util=0.007711
n_activity=615 dram_eff=0.1821
bk0: 6a 14478i bk1: 4a 14504i bk2: 2a 14508i bk3: 0a 14524i bk4: 12a 14465i bk5: 12a 14453i bk6: 4a 14486i bk7: 6a 14472i bk8: 0a 14522i bk9: 0a 14523i bk10: 0a 14524i bk11: 0a 14524i bk12: 0a 14525i bk13: 0a 14527i bk14: 0a 14528i bk15: 0a 14528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00227194
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14525 n_nop=14445 n_act=8 n_pre=1 n_req=41 n_rd=60 n_write=11 bw_util=0.009776
n_activity=689 dram_eff=0.2061
bk0: 8a 14474i bk1: 2a 14509i bk2: 2a 14508i bk3: 0a 14525i bk4: 16a 14465i bk5: 16a 14433i bk6: 8a 14451i bk7: 8a 14450i bk8: 0a 14523i bk9: 0a 14523i bk10: 0a 14524i bk11: 0a 14525i bk12: 0a 14525i bk13: 0a 14527i bk14: 0a 14527i bk15: 0a 14527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00454389
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14525 n_nop=14476 n_act=6 n_pre=0 n_req=24 n_rd=38 n_write=5 bw_util=0.005921
n_activity=430 dram_eff=0.2
bk0: 2a 14509i bk1: 0a 14525i bk2: 0a 14527i bk3: 2a 14510i bk4: 16a 14458i bk5: 12a 14486i bk6: 4a 14487i bk7: 2a 14501i bk8: 0a 14523i bk9: 0a 14523i bk10: 0a 14523i bk11: 0a 14524i bk12: 0a 14525i bk13: 0a 14525i bk14: 0a 14526i bk15: 0a 14526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0022031
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14525 n_nop=14462 n_act=6 n_pre=0 n_req=34 n_rd=46 n_write=11 bw_util=0.007849
n_activity=515 dram_eff=0.2214
bk0: 2a 14510i bk1: 2a 14509i bk2: 0a 14526i bk3: 0a 14527i bk4: 14a 14462i bk5: 18a 14429i bk6: 6a 14471i bk7: 4a 14486i bk8: 0a 14522i bk9: 0a 14522i bk10: 0a 14523i bk11: 0a 14526i bk12: 0a 14526i bk13: 0a 14526i bk14: 0a 14526i bk15: 0a 14526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00344234
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14525 n_nop=14481 n_act=5 n_pre=0 n_req=22 n_rd=34 n_write=5 bw_util=0.00537
n_activity=369 dram_eff=0.2114
bk0: 0a 14527i bk1: 0a 14528i bk2: 4a 14507i bk3: 2a 14510i bk4: 10a 14479i bk5: 12a 14475i bk6: 6a 14472i bk7: 0a 14522i bk8: 0a 14522i bk9: 0a 14522i bk10: 0a 14524i bk11: 0a 14525i bk12: 0a 14526i bk13: 0a 14526i bk14: 0a 14526i bk15: 0a 14526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00179002

========= L2 cache stats =========
L2_cache_bank[0]: Access = 79, Miss = 14, Miss_rate = 0.177, Pending_hits = 9, Reservation_fails = 338
L2_cache_bank[1]: Access = 33, Miss = 20, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 19, Miss = 11, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 48, Miss = 17, Miss_rate = 0.354, Pending_hits = 3, Reservation_fails = 99
L2_cache_bank[5]: Access = 103, Miss = 13, Miss_rate = 0.126, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 25, Miss = 11, Miss_rate = 0.440, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 25, Miss = 8, Miss_rate = 0.320, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 26, Miss = 11, Miss_rate = 0.423, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 7, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 479
L2_total_cache_misses = 146
L2_total_cache_miss_rate = 0.3048
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 437
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 328
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1437
icnt_total_pkts_simt_to_mem=711
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Network latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Flit latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Fragmentation average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Injected packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected packet size average = -nan (11 samples)
Accepted packet size average = -nan (11 samples)
Hops average = -nan (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 11005
gpu_tot_sim_insn = 223075
gpu_tot_ipc =      20.2703
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 361
gpu_stall_icnt2sh    = 208
gpu_total_sim_rate=44615

========= Core RFC stats =========
	Total RFC Accesses     = 13660
	Total RFC Misses       = 6343
	Total RFC Read Misses  = 2498
	Total RFC Write Misses = 3845
	Total RFC Evictions    = 5296

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4905
	L1I_total_cache_misses = 403
	L1I_total_cache_miss_rate = 0.0822
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 148, Miss = 67, Miss_rate = 0.453, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[2]: Access = 160, Miss = 72, Miss_rate = 0.450, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 104, Miss = 46, Miss_rate = 0.442, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 29, Miss_rate = 0.453, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[7]: Access = 56, Miss = 25, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[8]: Access = 88, Miss = 41, Miss_rate = 0.466, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[9]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 56, Miss = 25, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 53, Miss_rate = 0.473, Pending_hits = 14, Reservation_fails = 0
	L1D_cache_core[12]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 900
	L1D_total_cache_misses = 386
	L1D_total_cache_miss_rate = 0.4289
	L1D_total_cache_pending_hits = 203
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2679
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 171
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1312
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 215
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4502
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
56, 56, 56, 56, 56, 56, 56, 56, 
gpgpu_n_tot_thrd_icount = 293184
gpgpu_n_tot_w_icount = 9162
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 171
gpgpu_n_mem_write_global = 232
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8604
gpgpu_n_store_insn = 232
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4430	W0_Idle:59860	W0_Scoreboard:41356	W1:1994	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7168
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1368 {8:171,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9280 {40:232,}
traffic_breakdown_coretomem[INST_ACC_R] = 488 {8:61,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23256 {136:171,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1856 {8:232,}
traffic_breakdown_memtocore[INST_ACC_R] = 8296 {136:61,}
maxmrqlatency = 14 
maxdqlatency = 0 
maxmflatency = 279 
averagemflatency = 185 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11004 
mrq_lat_table:169 	2 	21 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	324 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	468 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	167 	19 	0 	0 	0 	0 	0 	2 	9 	43 	178 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       956         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1479         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.500000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 203/8 = 25.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         3         0         2         7        10         3         5         0         0         0         0         0         0         0         0 
dram[1]:         3         2         1         0         6         6         2         3         0         0         0         0         0         0         0         0 
dram[2]:         4         1         1         0         8         8         4         4         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         1         8         6         2         1         0         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         7         9         3         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         2         1         5         6         3         0         0         0         0         0         0         0         0         0 
total reads: 146
min_bank_accesses = 0!
chip skew: 34/17 = 2.00
number of total write accesses:
dram[0]:         0         0         0         0         2         5         3         5         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         2         3         2         3         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         4         4         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         0         2         1         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         4         3         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         1         3         0         0         0         0         0         0         0         0         0 
total reads: 57
min_bank_accesses = 0!
chip skew: 15/5 = 3.00
average mf latency per bank:
dram[0]:       1044       262    none         263       549       292       147       124    none      none      none      none      none      none      none      none  
dram[1]:         92       263       268    none         405       250       197       194    none      none      none      none      none      none      none      none  
dram[2]:        198       268       268    none         498       501       124      1358    none      none      none      none      none      none      none      none  
dram[3]:        268    none      none         268       391       664       159       126    none      none      none      none      none      none      none      none  
dram[4]:        268       268    none      none         438       383       124       124    none      none      none      none      none      none      none      none  
dram[5]:     none      none         263       268       522       565       218    none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278       268         0       268       269       269       252       252         0         0         0         0         0         0         0         0
dram[1]:        277       268       268         0       269       269       252       252         0         0         0         0         0         0         0         0
dram[2]:        277       268       268         0       270       279       255       252         0         0         0         0         0         0         0         0
dram[3]:        268         0         0       268       269       268       252       252         0         0         0         0         0         0         0         0
dram[4]:        268       268         0         0       269       269       252       252         0         0         0         0         0         0         0         0
dram[5]:          0         0       268       268       269       269       252         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14525 n_nop=14429 n_act=10 n_pre=3 n_req=49 n_rd=68 n_write=15 bw_util=0.01143
n_activity=874 dram_eff=0.1899
bk0: 8a 14426i bk1: 6a 14498i bk2: 0a 14526i bk3: 4a 14505i bk4: 14a 14445i bk5: 20a 14414i bk6: 6a 14456i bk7: 10a 14437i bk8: 0a 14523i bk9: 0a 14523i bk10: 0a 14525i bk11: 0a 14525i bk12: 0a 14525i bk13: 0a 14526i bk14: 0a 14527i bk15: 0a 14527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00351119
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14525 n_nop=14460 n_act=8 n_pre=1 n_req=33 n_rd=46 n_write=10 bw_util=0.007711
n_activity=615 dram_eff=0.1821
bk0: 6a 14478i bk1: 4a 14504i bk2: 2a 14508i bk3: 0a 14524i bk4: 12a 14465i bk5: 12a 14453i bk6: 4a 14486i bk7: 6a 14472i bk8: 0a 14522i bk9: 0a 14523i bk10: 0a 14524i bk11: 0a 14524i bk12: 0a 14525i bk13: 0a 14527i bk14: 0a 14528i bk15: 0a 14528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00227194
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14525 n_nop=14445 n_act=8 n_pre=1 n_req=41 n_rd=60 n_write=11 bw_util=0.009776
n_activity=689 dram_eff=0.2061
bk0: 8a 14474i bk1: 2a 14509i bk2: 2a 14508i bk3: 0a 14525i bk4: 16a 14465i bk5: 16a 14433i bk6: 8a 14451i bk7: 8a 14450i bk8: 0a 14523i bk9: 0a 14523i bk10: 0a 14524i bk11: 0a 14525i bk12: 0a 14525i bk13: 0a 14527i bk14: 0a 14527i bk15: 0a 14527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00454389
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14525 n_nop=14476 n_act=6 n_pre=0 n_req=24 n_rd=38 n_write=5 bw_util=0.005921
n_activity=430 dram_eff=0.2
bk0: 2a 14509i bk1: 0a 14525i bk2: 0a 14527i bk3: 2a 14510i bk4: 16a 14458i bk5: 12a 14486i bk6: 4a 14487i bk7: 2a 14501i bk8: 0a 14523i bk9: 0a 14523i bk10: 0a 14523i bk11: 0a 14524i bk12: 0a 14525i bk13: 0a 14525i bk14: 0a 14526i bk15: 0a 14526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0022031
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14525 n_nop=14462 n_act=6 n_pre=0 n_req=34 n_rd=46 n_write=11 bw_util=0.007849
n_activity=515 dram_eff=0.2214
bk0: 2a 14510i bk1: 2a 14509i bk2: 0a 14526i bk3: 0a 14527i bk4: 14a 14462i bk5: 18a 14429i bk6: 6a 14471i bk7: 4a 14486i bk8: 0a 14522i bk9: 0a 14522i bk10: 0a 14523i bk11: 0a 14526i bk12: 0a 14526i bk13: 0a 14526i bk14: 0a 14526i bk15: 0a 14526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00344234
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14525 n_nop=14481 n_act=5 n_pre=0 n_req=22 n_rd=34 n_write=5 bw_util=0.00537
n_activity=369 dram_eff=0.2114
bk0: 0a 14527i bk1: 0a 14528i bk2: 4a 14507i bk3: 2a 14510i bk4: 10a 14479i bk5: 12a 14475i bk6: 6a 14472i bk7: 0a 14522i bk8: 0a 14522i bk9: 0a 14522i bk10: 0a 14524i bk11: 0a 14525i bk12: 0a 14526i bk13: 0a 14526i bk14: 0a 14526i bk15: 0a 14526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00179002

========= L2 cache stats =========
L2_cache_bank[0]: Access = 79, Miss = 14, Miss_rate = 0.177, Pending_hits = 9, Reservation_fails = 338
L2_cache_bank[1]: Access = 33, Miss = 20, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 19, Miss = 11, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 48, Miss = 17, Miss_rate = 0.354, Pending_hits = 3, Reservation_fails = 99
L2_cache_bank[5]: Access = 103, Miss = 13, Miss_rate = 0.126, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 25, Miss = 11, Miss_rate = 0.440, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 25, Miss = 8, Miss_rate = 0.320, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 26, Miss = 11, Miss_rate = 0.423, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 7, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 479
L2_total_cache_misses = 146
L2_total_cache_miss_rate = 0.3048
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 437
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 328
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1437
icnt_total_pkts_simt_to_mem=711
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Network latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Flit latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Fragmentation average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Injected packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected packet size average = -nan (12 samples)
Accepted packet size average = -nan (12 samples)
Hops average = -nan (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11005)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11005)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11005)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11005)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11005)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11005)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11005)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11005)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11005)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11005)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11005)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11005)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11005)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11005)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11005)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,11005)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 11505  inst.: 332459 (ipc=218.8) sim_rate=66491 (inst/sec) elapsed = 0:0:00:05 / Thu Apr 12 15:16:49 2018
GPGPU-Sim uArch: cycles simulated: 12505  inst.: 334283 (ipc=74.1) sim_rate=55713 (inst/sec) elapsed = 0:0:00:06 / Thu Apr 12 15:16:50 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2667,11005), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2890,11005), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2899,11005), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 14005  inst.: 342220 (ipc=39.7) sim_rate=48888 (inst/sec) elapsed = 0:0:00:07 / Thu Apr 12 15:16:51 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3135,11005), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3151,11005), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3226,11005), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3277,11005), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3339,11005), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3402,11005), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3408,11005), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3476,11005), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3685,11005), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3916,11005), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3940,11005), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4032,11005), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4308,11005), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
Destroy streams for kernel 3: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 4309
gpu_sim_insn = 120386
gpu_ipc =      27.9383
gpu_tot_sim_cycle = 15314
gpu_tot_sim_insn = 343461
gpu_tot_ipc =      22.4279
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 361
gpu_stall_icnt2sh    = 240
gpu_total_sim_rate=34346

========= Core RFC stats =========
	Total RFC Accesses     = 35493
	Total RFC Misses       = 17963
	Total RFC Read Misses  = 8077
	Total RFC Write Misses = 9886
	Total RFC Evictions    = 13197

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11612
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0392
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 398, Miss = 179, Miss_rate = 0.450, Pending_hits = 31, Reservation_fails = 0
	L1D_cache_core[1]: Access = 314, Miss = 143, Miss_rate = 0.455, Pending_hits = 30, Reservation_fails = 0
	L1D_cache_core[2]: Access = 364, Miss = 160, Miss_rate = 0.440, Pending_hits = 31, Reservation_fails = 0
	L1D_cache_core[3]: Access = 320, Miss = 142, Miss_rate = 0.444, Pending_hits = 34, Reservation_fails = 0
	L1D_cache_core[4]: Access = 244, Miss = 108, Miss_rate = 0.443, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[5]: Access = 176, Miss = 79, Miss_rate = 0.449, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[6]: Access = 369, Miss = 171, Miss_rate = 0.463, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[7]: Access = 232, Miss = 105, Miss_rate = 0.453, Pending_hits = 22, Reservation_fails = 0
	L1D_cache_core[8]: Access = 282, Miss = 124, Miss_rate = 0.440, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[9]: Access = 316, Miss = 143, Miss_rate = 0.453, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[10]: Access = 202, Miss = 91, Miss_rate = 0.450, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[11]: Access = 466, Miss = 204, Miss_rate = 0.438, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[12]: Access = 236, Miss = 109, Miss_rate = 0.462, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[13]: Access = 168, Miss = 78, Miss_rate = 0.464, Pending_hits = 22, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 46, Miss_rate = 0.411, Pending_hits = 19, Reservation_fails = 0
	L1D_total_cache_accesses = 4199
	L1D_total_cache_misses = 1882
	L1D_total_cache_miss_rate = 0.4482
	L1D_total_cache_pending_hits = 378
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 2688
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1786
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 614
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2208
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1268
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11157
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
378, 84, 84, 162, 258, 234, 234, 290, 
gpgpu_n_tot_thrd_icount = 694528
gpgpu_n_tot_w_icount = 21704
gpgpu_n_stall_shd_mem = 3699
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 614
gpgpu_n_mem_write_global = 1352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 14838
gpgpu_n_store_insn = 1414
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 86016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 279
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4882	W0_Idle:84390	W0_Scoreboard:105994	W1:9850	W2:834	W3:268	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10752
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4912 {8:614,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54080 {40:1352,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83504 {136:614,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10816 {8:1352,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 17 
maxdqlatency = 0 
maxmflatency = 290 
averagemflatency = 165 
max_icnt2mem_latency = 69 
max_icnt2sh_latency = 15313 
mrq_lat_table:419 	13 	27 	21 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1746 	235 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1857 	163 	35 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	522 	100 	7 	0 	0 	0 	0 	2 	9 	43 	1298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       956         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1479         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.250000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 481/8 = 60.125000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13         8         5         4        11        15         6         6         0         0         0         0         0         0         0         0 
dram[1]:         7         5         3         2        10        11         5         6         0         0         0         0         0         0         0         0 
dram[2]:         8         6         3         7        12        13         6         5         0         0         0         0         0         0         0         0 
dram[3]:         4         6         4         8        12        15         6         4         0         0         0         0         0         0         0         0 
dram[4]:         8         3         0         1        10        18         6         4         0         0         0         0         0         0         0         0 
dram[5]:        10         3         5         7        11        14         6         3         0         0         0         0         0         0         0         0 
total reads: 345
min_bank_accesses = 0!
chip skew: 68/49 = 1.39
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         6         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         5         6         7         4         0         0         0         0         0         0         0         0 
total reads: 136
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:        506       285       263       261       902       792       343       340    none      none      none      none      none      none      none      none  
dram[1]:        189       269       262       264       939       713       290       352    none      none      none      none      none      none      none      none  
dram[2]:        230       261       262       265      1084       925       397      5901    none      none      none      none      none      none      none      none  
dram[3]:        300       265       265       266       908       845       300       301    none      none      none      none      none      none      none      none  
dram[4]:        263       265    none         271       863       850       281       337    none      none      none      none      none      none      none      none  
dram[5]:        272       274       261       264       770       892       355       264    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285       287       268       268       269       269       268       252         0         0         0         0         0         0         0         0
dram[1]:        277       290       268       269       278       269       254       252         0         0         0         0         0         0         0         0
dram[2]:        277       268       268       269       270       280       255       252         0         0         0         0         0         0         0         0
dram[3]:        268       275       274       281       269       276       252       252         0         0         0         0         0         0         0         0
dram[4]:        270       270         0       271       269       272       288       252         0         0         0         0         0         0         0         0
dram[5]:        288       280       268       270       269       269       273       266         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20212 n_nop=20038 n_act=11 n_pre=3 n_req=92 n_rd=136 n_write=24 bw_util=0.01583
n_activity=1369 dram_eff=0.2337
bk0: 26a 20074i bk1: 16a 20155i bk2: 10a 20175i bk3: 8a 20183i bk4: 22a 20082i bk5: 30a 20069i bk6: 12a 20081i bk7: 12a 20108i bk8: 0a 20209i bk9: 0a 20210i bk10: 0a 20212i bk11: 0a 20212i bk12: 0a 20212i bk13: 0a 20214i bk14: 0a 20215i bk15: 0a 20215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00489808
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20212 n_nop=20082 n_act=9 n_pre=1 n_req=71 n_rd=98 n_write=22 bw_util=0.01187
n_activity=1115 dram_eff=0.2152
bk0: 14a 20150i bk1: 10a 20168i bk2: 6a 20188i bk3: 4a 20191i bk4: 20a 20115i bk5: 22a 20087i bk6: 10a 20128i bk7: 12a 20110i bk8: 0a 20208i bk9: 0a 20210i bk10: 0a 20211i bk11: 0a 20211i bk12: 0a 20212i bk13: 0a 20214i bk14: 0a 20215i bk15: 0a 20216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0018306
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20212 n_nop=20059 n_act=9 n_pre=1 n_req=83 n_rd=120 n_write=23 bw_util=0.01415
n_activity=1212 dram_eff=0.236
bk0: 16a 20146i bk1: 12a 20175i bk2: 6a 20186i bk3: 14a 20160i bk4: 24a 20097i bk5: 26a 20049i bk6: 12a 20099i bk7: 10a 20120i bk8: 0a 20210i bk9: 0a 20210i bk10: 0a 20211i bk11: 0a 20212i bk12: 0a 20212i bk13: 0a 20214i bk14: 0a 20214i bk15: 0a 20214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0042549
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20212 n_nop=20065 n_act=8 n_pre=0 n_req=80 n_rd=118 n_write=21 bw_util=0.01375
n_activity=1042 dram_eff=0.2668
bk0: 8a 20184i bk1: 12a 20164i bk2: 8a 20183i bk3: 16a 20141i bk4: 24a 20092i bk5: 30a 20036i bk6: 12a 20114i bk7: 8a 20118i bk8: 0a 20210i bk9: 0a 20210i bk10: 0a 20210i bk11: 0a 20211i bk12: 0a 20213i bk13: 0a 20213i bk14: 0a 20214i bk15: 0a 20215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00356224
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20212 n_nop=20081 n_act=7 n_pre=0 n_req=74 n_rd=100 n_write=24 bw_util=0.01227
n_activity=1038 dram_eff=0.2389
bk0: 16a 20166i bk1: 6a 20174i bk2: 0a 20214i bk3: 2a 20198i bk4: 20a 20103i bk5: 36a 20042i bk6: 12a 20098i bk7: 8a 20143i bk8: 0a 20209i bk9: 0a 20209i bk10: 0a 20210i bk11: 0a 20213i bk12: 0a 20213i bk13: 0a 20213i bk14: 0a 20213i bk15: 0a 20213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00341381
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20212 n_nop=20064 n_act=8 n_pre=0 n_req=81 n_rd=118 n_write=22 bw_util=0.01385
n_activity=1025 dram_eff=0.2732
bk0: 20a 20154i bk1: 6a 20186i bk2: 10a 20181i bk3: 14a 20152i bk4: 22a 20095i bk5: 28a 20044i bk6: 12a 20086i bk7: 6a 20157i bk8: 0a 20208i bk9: 0a 20208i bk10: 0a 20210i bk11: 0a 20211i bk12: 0a 20212i bk13: 0a 20213i bk14: 0a 20215i bk15: 0a 20215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00519493

========= L2 cache stats =========
L2_cache_bank[0]: Access = 178, Miss = 35, Miss_rate = 0.197, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 142, Miss = 33, Miss_rate = 0.232, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 138, Miss = 25, Miss_rate = 0.181, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 108, Miss = 24, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 167, Miss = 29, Miss_rate = 0.174, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[5]: Access = 532, Miss = 31, Miss_rate = 0.058, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 127, Miss = 26, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 140, Miss = 33, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 111, Miss = 24, Miss_rate = 0.216, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 159, Miss = 26, Miss_rate = 0.164, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 120, Miss = 32, Miss_rate = 0.267, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 134, Miss = 27, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2056
L2_total_cache_misses = 345
L2_total_cache_miss_rate = 0.1678
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 437
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 328
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4842
icnt_total_pkts_simt_to_mem=3408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.61192
	minimum = 6
	maximum = 66
Network latency average = 8.32467
	minimum = 6
	maximum = 50
Slowest packet = 1977
Flit latency average = 7.66749
	minimum = 6
	maximum = 49
Slowest flit = 4558
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0271095
	minimum = 0.0111395 (at node 14)
	maximum = 0.0995591 (at node 20)
Accepted packet rate average = 0.0271095
	minimum = 0.0111395 (at node 14)
	maximum = 0.0995591 (at node 20)
Injected flit rate average = 0.0524484
	minimum = 0.0185658 (at node 14)
	maximum = 0.135762 (at node 20)
Accepted flit rate average= 0.0524484
	minimum = 0.0259921 (at node 14)
	maximum = 0.190067 (at node 20)
Injected packet length average = 1.93469
Accepted packet length average = 1.93469
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Network latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Flit latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Fragmentation average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Injected packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected packet size average = -nan (13 samples)
Accepted packet size average = -nan (13 samples)
Hops average = -nan (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 34346 (inst/sec)
gpgpu_simulation_rate = 1531 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 15314
gpu_tot_sim_insn = 343461
gpu_tot_ipc =      22.4279
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 361
gpu_stall_icnt2sh    = 240
gpu_total_sim_rate=34346

========= Core RFC stats =========
	Total RFC Accesses     = 35493
	Total RFC Misses       = 17963
	Total RFC Read Misses  = 8077
	Total RFC Write Misses = 9886
	Total RFC Evictions    = 13197

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11612
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0392
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 398, Miss = 179, Miss_rate = 0.450, Pending_hits = 31, Reservation_fails = 0
	L1D_cache_core[1]: Access = 314, Miss = 143, Miss_rate = 0.455, Pending_hits = 30, Reservation_fails = 0
	L1D_cache_core[2]: Access = 364, Miss = 160, Miss_rate = 0.440, Pending_hits = 31, Reservation_fails = 0
	L1D_cache_core[3]: Access = 320, Miss = 142, Miss_rate = 0.444, Pending_hits = 34, Reservation_fails = 0
	L1D_cache_core[4]: Access = 244, Miss = 108, Miss_rate = 0.443, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[5]: Access = 176, Miss = 79, Miss_rate = 0.449, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[6]: Access = 369, Miss = 171, Miss_rate = 0.463, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[7]: Access = 232, Miss = 105, Miss_rate = 0.453, Pending_hits = 22, Reservation_fails = 0
	L1D_cache_core[8]: Access = 282, Miss = 124, Miss_rate = 0.440, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[9]: Access = 316, Miss = 143, Miss_rate = 0.453, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[10]: Access = 202, Miss = 91, Miss_rate = 0.450, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[11]: Access = 466, Miss = 204, Miss_rate = 0.438, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[12]: Access = 236, Miss = 109, Miss_rate = 0.462, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[13]: Access = 168, Miss = 78, Miss_rate = 0.464, Pending_hits = 22, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 46, Miss_rate = 0.411, Pending_hits = 19, Reservation_fails = 0
	L1D_total_cache_accesses = 4199
	L1D_total_cache_misses = 1882
	L1D_total_cache_miss_rate = 0.4482
	L1D_total_cache_pending_hits = 378
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 2688
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1786
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 614
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2208
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1268
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11157
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
378, 84, 84, 162, 258, 234, 234, 290, 
gpgpu_n_tot_thrd_icount = 694528
gpgpu_n_tot_w_icount = 21704
gpgpu_n_stall_shd_mem = 3699
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 614
gpgpu_n_mem_write_global = 1352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 14838
gpgpu_n_store_insn = 1414
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 86016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 279
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4882	W0_Idle:84390	W0_Scoreboard:105994	W1:9850	W2:834	W3:268	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10752
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4912 {8:614,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54080 {40:1352,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83504 {136:614,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10816 {8:1352,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 17 
maxdqlatency = 0 
maxmflatency = 290 
averagemflatency = 164 
max_icnt2mem_latency = 69 
max_icnt2sh_latency = 15313 
mrq_lat_table:419 	13 	27 	21 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1746 	235 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1857 	163 	35 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	522 	100 	7 	0 	0 	0 	0 	2 	9 	43 	1298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       956         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1479         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.250000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 481/8 = 60.125000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13         8         5         4        11        15         6         6         0         0         0         0         0         0         0         0 
dram[1]:         7         5         3         2        10        11         5         6         0         0         0         0         0         0         0         0 
dram[2]:         8         6         3         7        12        13         6         5         0         0         0         0         0         0         0         0 
dram[3]:         4         6         4         8        12        15         6         4         0         0         0         0         0         0         0         0 
dram[4]:         8         3         0         1        10        18         6         4         0         0         0         0         0         0         0         0 
dram[5]:        10         3         5         7        11        14         6         3         0         0         0         0         0         0         0         0 
total reads: 345
min_bank_accesses = 0!
chip skew: 68/49 = 1.39
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         6         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         5         6         7         4         0         0         0         0         0         0         0         0 
total reads: 136
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:        506       285       263       261       902       792       343       340    none      none      none      none      none      none      none      none  
dram[1]:        189       269       262       264       939       713       290       352    none      none      none      none      none      none      none      none  
dram[2]:        230       261       262       265      1084       925       397      5901    none      none      none      none      none      none      none      none  
dram[3]:        300       265       265       266       908       845       300       301    none      none      none      none      none      none      none      none  
dram[4]:        263       265    none         271       863       850       281       337    none      none      none      none      none      none      none      none  
dram[5]:        272       274       261       264       770       892       355       264    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285       287       268       268       269       269       268       252         0         0         0         0         0         0         0         0
dram[1]:        277       290       268       269       278       269       254       252         0         0         0         0         0         0         0         0
dram[2]:        277       268       268       269       270       280       255       252         0         0         0         0         0         0         0         0
dram[3]:        268       275       274       281       269       276       252       252         0         0         0         0         0         0         0         0
dram[4]:        270       270         0       271       269       272       288       252         0         0         0         0         0         0         0         0
dram[5]:        288       280       268       270       269       269       273       266         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20212 n_nop=20038 n_act=11 n_pre=3 n_req=92 n_rd=136 n_write=24 bw_util=0.01583
n_activity=1369 dram_eff=0.2337
bk0: 26a 20074i bk1: 16a 20155i bk2: 10a 20175i bk3: 8a 20183i bk4: 22a 20082i bk5: 30a 20069i bk6: 12a 20081i bk7: 12a 20108i bk8: 0a 20209i bk9: 0a 20210i bk10: 0a 20212i bk11: 0a 20212i bk12: 0a 20212i bk13: 0a 20214i bk14: 0a 20215i bk15: 0a 20215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00489808
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20212 n_nop=20082 n_act=9 n_pre=1 n_req=71 n_rd=98 n_write=22 bw_util=0.01187
n_activity=1115 dram_eff=0.2152
bk0: 14a 20150i bk1: 10a 20168i bk2: 6a 20188i bk3: 4a 20191i bk4: 20a 20115i bk5: 22a 20087i bk6: 10a 20128i bk7: 12a 20110i bk8: 0a 20208i bk9: 0a 20210i bk10: 0a 20211i bk11: 0a 20211i bk12: 0a 20212i bk13: 0a 20214i bk14: 0a 20215i bk15: 0a 20216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0018306
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20212 n_nop=20059 n_act=9 n_pre=1 n_req=83 n_rd=120 n_write=23 bw_util=0.01415
n_activity=1212 dram_eff=0.236
bk0: 16a 20146i bk1: 12a 20175i bk2: 6a 20186i bk3: 14a 20160i bk4: 24a 20097i bk5: 26a 20049i bk6: 12a 20099i bk7: 10a 20120i bk8: 0a 20210i bk9: 0a 20210i bk10: 0a 20211i bk11: 0a 20212i bk12: 0a 20212i bk13: 0a 20214i bk14: 0a 20214i bk15: 0a 20214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0042549
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20212 n_nop=20065 n_act=8 n_pre=0 n_req=80 n_rd=118 n_write=21 bw_util=0.01375
n_activity=1042 dram_eff=0.2668
bk0: 8a 20184i bk1: 12a 20164i bk2: 8a 20183i bk3: 16a 20141i bk4: 24a 20092i bk5: 30a 20036i bk6: 12a 20114i bk7: 8a 20118i bk8: 0a 20210i bk9: 0a 20210i bk10: 0a 20210i bk11: 0a 20211i bk12: 0a 20213i bk13: 0a 20213i bk14: 0a 20214i bk15: 0a 20215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00356224
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20212 n_nop=20081 n_act=7 n_pre=0 n_req=74 n_rd=100 n_write=24 bw_util=0.01227
n_activity=1038 dram_eff=0.2389
bk0: 16a 20166i bk1: 6a 20174i bk2: 0a 20214i bk3: 2a 20198i bk4: 20a 20103i bk5: 36a 20042i bk6: 12a 20098i bk7: 8a 20143i bk8: 0a 20209i bk9: 0a 20209i bk10: 0a 20210i bk11: 0a 20213i bk12: 0a 20213i bk13: 0a 20213i bk14: 0a 20213i bk15: 0a 20213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00341381
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20212 n_nop=20064 n_act=8 n_pre=0 n_req=81 n_rd=118 n_write=22 bw_util=0.01385
n_activity=1025 dram_eff=0.2732
bk0: 20a 20154i bk1: 6a 20186i bk2: 10a 20181i bk3: 14a 20152i bk4: 22a 20095i bk5: 28a 20044i bk6: 12a 20086i bk7: 6a 20157i bk8: 0a 20208i bk9: 0a 20208i bk10: 0a 20210i bk11: 0a 20211i bk12: 0a 20212i bk13: 0a 20213i bk14: 0a 20215i bk15: 0a 20215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00519493

========= L2 cache stats =========
L2_cache_bank[0]: Access = 178, Miss = 35, Miss_rate = 0.197, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 142, Miss = 33, Miss_rate = 0.232, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 138, Miss = 25, Miss_rate = 0.181, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 108, Miss = 24, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 167, Miss = 29, Miss_rate = 0.174, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[5]: Access = 532, Miss = 31, Miss_rate = 0.058, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 127, Miss = 26, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 140, Miss = 33, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 111, Miss = 24, Miss_rate = 0.216, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 159, Miss = 26, Miss_rate = 0.164, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 120, Miss = 32, Miss_rate = 0.267, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 134, Miss = 27, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2056
L2_total_cache_misses = 345
L2_total_cache_miss_rate = 0.1678
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 437
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 328
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4842
icnt_total_pkts_simt_to_mem=3408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Network latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Flit latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Fragmentation average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Injected packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected packet size average = -nan (14 samples)
Accepted packet size average = -nan (14 samples)
Hops average = -nan (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 15314
gpu_tot_sim_insn = 343461
gpu_tot_ipc =      22.4279
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 361
gpu_stall_icnt2sh    = 240
gpu_total_sim_rate=34346

========= Core RFC stats =========
	Total RFC Accesses     = 35493
	Total RFC Misses       = 17963
	Total RFC Read Misses  = 8077
	Total RFC Write Misses = 9886
	Total RFC Evictions    = 13197

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11612
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0392
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 398, Miss = 179, Miss_rate = 0.450, Pending_hits = 31, Reservation_fails = 0
	L1D_cache_core[1]: Access = 314, Miss = 143, Miss_rate = 0.455, Pending_hits = 30, Reservation_fails = 0
	L1D_cache_core[2]: Access = 364, Miss = 160, Miss_rate = 0.440, Pending_hits = 31, Reservation_fails = 0
	L1D_cache_core[3]: Access = 320, Miss = 142, Miss_rate = 0.444, Pending_hits = 34, Reservation_fails = 0
	L1D_cache_core[4]: Access = 244, Miss = 108, Miss_rate = 0.443, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[5]: Access = 176, Miss = 79, Miss_rate = 0.449, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[6]: Access = 369, Miss = 171, Miss_rate = 0.463, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[7]: Access = 232, Miss = 105, Miss_rate = 0.453, Pending_hits = 22, Reservation_fails = 0
	L1D_cache_core[8]: Access = 282, Miss = 124, Miss_rate = 0.440, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[9]: Access = 316, Miss = 143, Miss_rate = 0.453, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[10]: Access = 202, Miss = 91, Miss_rate = 0.450, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[11]: Access = 466, Miss = 204, Miss_rate = 0.438, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[12]: Access = 236, Miss = 109, Miss_rate = 0.462, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[13]: Access = 168, Miss = 78, Miss_rate = 0.464, Pending_hits = 22, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 46, Miss_rate = 0.411, Pending_hits = 19, Reservation_fails = 0
	L1D_total_cache_accesses = 4199
	L1D_total_cache_misses = 1882
	L1D_total_cache_miss_rate = 0.4482
	L1D_total_cache_pending_hits = 378
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 2688
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1786
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 614
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2208
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1268
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11157
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
378, 84, 84, 162, 258, 234, 234, 290, 
gpgpu_n_tot_thrd_icount = 694528
gpgpu_n_tot_w_icount = 21704
gpgpu_n_stall_shd_mem = 3699
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 614
gpgpu_n_mem_write_global = 1352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 14838
gpgpu_n_store_insn = 1414
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 86016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 279
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4882	W0_Idle:84390	W0_Scoreboard:105994	W1:9850	W2:834	W3:268	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10752
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4912 {8:614,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54080 {40:1352,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83504 {136:614,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10816 {8:1352,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 17 
maxdqlatency = 0 
maxmflatency = 290 
averagemflatency = 164 
max_icnt2mem_latency = 69 
max_icnt2sh_latency = 15313 
mrq_lat_table:419 	13 	27 	21 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1746 	235 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1857 	163 	35 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	522 	100 	7 	0 	0 	0 	0 	2 	9 	43 	1298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       956         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1479         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.250000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 481/8 = 60.125000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13         8         5         4        11        15         6         6         0         0         0         0         0         0         0         0 
dram[1]:         7         5         3         2        10        11         5         6         0         0         0         0         0         0         0         0 
dram[2]:         8         6         3         7        12        13         6         5         0         0         0         0         0         0         0         0 
dram[3]:         4         6         4         8        12        15         6         4         0         0         0         0         0         0         0         0 
dram[4]:         8         3         0         1        10        18         6         4         0         0         0         0         0         0         0         0 
dram[5]:        10         3         5         7        11        14         6         3         0         0         0         0         0         0         0         0 
total reads: 345
min_bank_accesses = 0!
chip skew: 68/49 = 1.39
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         6         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         5         6         7         4         0         0         0         0         0         0         0         0 
total reads: 136
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:        506       285       263       261       902       792       343       340    none      none      none      none      none      none      none      none  
dram[1]:        189       269       262       264       939       713       290       352    none      none      none      none      none      none      none      none  
dram[2]:        230       261       262       265      1084       925       397      5901    none      none      none      none      none      none      none      none  
dram[3]:        300       265       265       266       908       845       300       301    none      none      none      none      none      none      none      none  
dram[4]:        263       265    none         271       863       850       281       337    none      none      none      none      none      none      none      none  
dram[5]:        272       274       261       264       770       892       355       264    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285       287       268       268       269       269       268       252         0         0         0         0         0         0         0         0
dram[1]:        277       290       268       269       278       269       254       252         0         0         0         0         0         0         0         0
dram[2]:        277       268       268       269       270       280       255       252         0         0         0         0         0         0         0         0
dram[3]:        268       275       274       281       269       276       252       252         0         0         0         0         0         0         0         0
dram[4]:        270       270         0       271       269       272       288       252         0         0         0         0         0         0         0         0
dram[5]:        288       280       268       270       269       269       273       266         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20212 n_nop=20038 n_act=11 n_pre=3 n_req=92 n_rd=136 n_write=24 bw_util=0.01583
n_activity=1369 dram_eff=0.2337
bk0: 26a 20074i bk1: 16a 20155i bk2: 10a 20175i bk3: 8a 20183i bk4: 22a 20082i bk5: 30a 20069i bk6: 12a 20081i bk7: 12a 20108i bk8: 0a 20209i bk9: 0a 20210i bk10: 0a 20212i bk11: 0a 20212i bk12: 0a 20212i bk13: 0a 20214i bk14: 0a 20215i bk15: 0a 20215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00489808
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20212 n_nop=20082 n_act=9 n_pre=1 n_req=71 n_rd=98 n_write=22 bw_util=0.01187
n_activity=1115 dram_eff=0.2152
bk0: 14a 20150i bk1: 10a 20168i bk2: 6a 20188i bk3: 4a 20191i bk4: 20a 20115i bk5: 22a 20087i bk6: 10a 20128i bk7: 12a 20110i bk8: 0a 20208i bk9: 0a 20210i bk10: 0a 20211i bk11: 0a 20211i bk12: 0a 20212i bk13: 0a 20214i bk14: 0a 20215i bk15: 0a 20216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0018306
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20212 n_nop=20059 n_act=9 n_pre=1 n_req=83 n_rd=120 n_write=23 bw_util=0.01415
n_activity=1212 dram_eff=0.236
bk0: 16a 20146i bk1: 12a 20175i bk2: 6a 20186i bk3: 14a 20160i bk4: 24a 20097i bk5: 26a 20049i bk6: 12a 20099i bk7: 10a 20120i bk8: 0a 20210i bk9: 0a 20210i bk10: 0a 20211i bk11: 0a 20212i bk12: 0a 20212i bk13: 0a 20214i bk14: 0a 20214i bk15: 0a 20214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0042549
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20212 n_nop=20065 n_act=8 n_pre=0 n_req=80 n_rd=118 n_write=21 bw_util=0.01375
n_activity=1042 dram_eff=0.2668
bk0: 8a 20184i bk1: 12a 20164i bk2: 8a 20183i bk3: 16a 20141i bk4: 24a 20092i bk5: 30a 20036i bk6: 12a 20114i bk7: 8a 20118i bk8: 0a 20210i bk9: 0a 20210i bk10: 0a 20210i bk11: 0a 20211i bk12: 0a 20213i bk13: 0a 20213i bk14: 0a 20214i bk15: 0a 20215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00356224
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20212 n_nop=20081 n_act=7 n_pre=0 n_req=74 n_rd=100 n_write=24 bw_util=0.01227
n_activity=1038 dram_eff=0.2389
bk0: 16a 20166i bk1: 6a 20174i bk2: 0a 20214i bk3: 2a 20198i bk4: 20a 20103i bk5: 36a 20042i bk6: 12a 20098i bk7: 8a 20143i bk8: 0a 20209i bk9: 0a 20209i bk10: 0a 20210i bk11: 0a 20213i bk12: 0a 20213i bk13: 0a 20213i bk14: 0a 20213i bk15: 0a 20213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00341381
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20212 n_nop=20064 n_act=8 n_pre=0 n_req=81 n_rd=118 n_write=22 bw_util=0.01385
n_activity=1025 dram_eff=0.2732
bk0: 20a 20154i bk1: 6a 20186i bk2: 10a 20181i bk3: 14a 20152i bk4: 22a 20095i bk5: 28a 20044i bk6: 12a 20086i bk7: 6a 20157i bk8: 0a 20208i bk9: 0a 20208i bk10: 0a 20210i bk11: 0a 20211i bk12: 0a 20212i bk13: 0a 20213i bk14: 0a 20215i bk15: 0a 20215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00519493

========= L2 cache stats =========
L2_cache_bank[0]: Access = 178, Miss = 35, Miss_rate = 0.197, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 142, Miss = 33, Miss_rate = 0.232, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 138, Miss = 25, Miss_rate = 0.181, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 108, Miss = 24, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 167, Miss = 29, Miss_rate = 0.174, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[5]: Access = 532, Miss = 31, Miss_rate = 0.058, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 127, Miss = 26, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 140, Miss = 33, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 111, Miss = 24, Miss_rate = 0.216, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 159, Miss = 26, Miss_rate = 0.164, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 120, Miss = 32, Miss_rate = 0.267, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 134, Miss = 27, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2056
L2_total_cache_misses = 345
L2_total_cache_miss_rate = 0.1678
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 437
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 328
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4842
icnt_total_pkts_simt_to_mem=3408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Network latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Flit latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Fragmentation average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Injected packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected packet size average = -nan (15 samples)
Accepted packet size average = -nan (15 samples)
Hops average = -nan (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15314)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15314)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15314)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15314)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15314)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15314)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15314)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15314)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15314)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15314)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15314)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15314)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15314)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15314)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15314)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,15314)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(13,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 15814  inst.: 452240 (ipc=217.6) sim_rate=41112 (inst/sec) elapsed = 0:0:00:11 / Thu Apr 12 15:16:55 2018
GPGPU-Sim uArch: cycles simulated: 16814  inst.: 463872 (ipc=80.3) sim_rate=38656 (inst/sec) elapsed = 0:0:00:12 / Thu Apr 12 15:16:56 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(12,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 18314  inst.: 484066 (ipc=46.9) sim_rate=37235 (inst/sec) elapsed = 0:0:00:13 / Thu Apr 12 15:16:57 2018
GPGPU-Sim uArch: cycles simulated: 18814  inst.: 490316 (ipc=42.0) sim_rate=35022 (inst/sec) elapsed = 0:0:00:14 / Thu Apr 12 15:16:58 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4428,15314), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4512,15314), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4623,15314), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4704,15314), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4875,15314), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4961,15314), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4978,15314), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 20314  inst.: 504700 (ipc=32.2) sim_rate=33646 (inst/sec) elapsed = 0:0:00:15 / Thu Apr 12 15:16:59 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5070,15314), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5077,15314), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5091,15314), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5299,15314), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5353,15314), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5559,15314), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5622,15314), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6119,15314), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6380,15314), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
Destroy streams for kernel 4: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 6381
gpu_sim_insn = 164389
gpu_ipc =      25.7623
gpu_tot_sim_cycle = 21695
gpu_tot_sim_insn = 507850
gpu_tot_ipc =      23.4086
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 361
gpu_stall_icnt2sh    = 1833
gpu_total_sim_rate=33856

========= Core RFC stats =========
	Total RFC Accesses     = 90452
	Total RFC Misses       = 48978
	Total RFC Read Misses  = 23273
	Total RFC Write Misses = 25705
	Total RFC Evictions    = 31949

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 27555
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0165
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1127, Miss = 469, Miss_rate = 0.416, Pending_hits = 52, Reservation_fails = 1701
	L1D_cache_core[1]: Access = 1074, Miss = 430, Miss_rate = 0.400, Pending_hits = 52, Reservation_fails = 1187
	L1D_cache_core[2]: Access = 1140, Miss = 465, Miss_rate = 0.408, Pending_hits = 50, Reservation_fails = 1239
	L1D_cache_core[3]: Access = 1389, Miss = 578, Miss_rate = 0.416, Pending_hits = 55, Reservation_fails = 2357
	L1D_cache_core[4]: Access = 1902, Miss = 771, Miss_rate = 0.405, Pending_hits = 81, Reservation_fails = 2673
	L1D_cache_core[5]: Access = 1083, Miss = 444, Miss_rate = 0.410, Pending_hits = 49, Reservation_fails = 1898
	L1D_cache_core[6]: Access = 1345, Miss = 585, Miss_rate = 0.435, Pending_hits = 49, Reservation_fails = 2079
	L1D_cache_core[7]: Access = 1135, Miss = 477, Miss_rate = 0.420, Pending_hits = 42, Reservation_fails = 1739
	L1D_cache_core[8]: Access = 1137, Miss = 472, Miss_rate = 0.415, Pending_hits = 46, Reservation_fails = 1724
	L1D_cache_core[9]: Access = 1067, Miss = 452, Miss_rate = 0.424, Pending_hits = 44, Reservation_fails = 1896
	L1D_cache_core[10]: Access = 1170, Miss = 499, Miss_rate = 0.426, Pending_hits = 47, Reservation_fails = 1738
	L1D_cache_core[11]: Access = 1265, Miss = 523, Miss_rate = 0.413, Pending_hits = 55, Reservation_fails = 1650
	L1D_cache_core[12]: Access = 1071, Miss = 440, Miss_rate = 0.411, Pending_hits = 50, Reservation_fails = 1753
	L1D_cache_core[13]: Access = 961, Miss = 411, Miss_rate = 0.428, Pending_hits = 51, Reservation_fails = 1992
	L1D_cache_core[14]: Access = 1092, Miss = 467, Miss_rate = 0.428, Pending_hits = 52, Reservation_fails = 2028
	L1D_total_cache_accesses = 17958
	L1D_total_cache_misses = 7483
	L1D_total_cache_miss_rate = 0.4167
	L1D_total_cache_pending_hits = 775
	L1D_total_cache_reservation_fails = 27654
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1339
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1577
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2622
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3104
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5906
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25032
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 27100
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
564, 318, 334, 190, 508, 420, 396, 572, 
gpgpu_n_tot_thrd_icount = 1650048
gpgpu_n_tot_w_icount = 51564
gpgpu_n_stall_shd_mem = 36412
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1577
gpgpu_n_mem_write_global = 6197
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 30761
gpgpu_n_store_insn = 7563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 32992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:47482	W0_Idle:94121	W0_Scoreboard:176897	W1:20182	W2:7774	W3:5442	W4:2510	W5:1054	W6:266	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12616 {8:1577,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 248264 {40:6191,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 214472 {136:1577,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49576 {8:6197,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 94 
maxdqlatency = 0 
maxmflatency = 654 
averagemflatency = 249 
max_icnt2mem_latency = 444 
max_icnt2sh_latency = 21694 
mrq_lat_table:689 	51 	67 	56 	47 	27 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3899 	3866 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2938 	491 	518 	728 	2554 	635 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	992 	493 	105 	2 	0 	0 	0 	2 	9 	43 	1542 	4601 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       956         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1479         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 13.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 939/8 = 117.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        23        14        13        20        24         6         6         0         0         0         0         0         0         0         0 
dram[1]:        27        25        19        17        18        15         6         6         0         0         0         0         0         0         0         0 
dram[2]:        25        25        12        19        20        20         6         5         0         0         0         0         0         0         0         0 
dram[3]:        21        24        13        20        19        22         6         4         0         0         0         0         0         0         0         0 
dram[4]:        26        24        15        17        18        27         6         4         0         0         0         0         0         0         0         0 
dram[5]:        25        24        18        21        20        21         6         4         0         0         0         0         0         0         0         0 
total reads: 800
min_bank_accesses = 0!
chip skew: 139/129 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         7         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 139
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:        443       367       314       290      3126      2573      2336      2461    none      none      none      none      none      none      none      none  
dram[1]:        307       332       361       351      3539      4057      1927      2455    none      none      none      none      none      none      none      none  
dram[2]:        324       343       285       315      3480      4838      2342     37299    none      none      none      none      none      none      none      none  
dram[3]:        338       351       300       335      3302      4287      2687      1896    none      none      none      none      none      none      none      none  
dram[4]:        349       306       320       344      3244      3348      2172      2092    none      none      none      none      none      none      none      none  
dram[5]:        325       333       317       295      3000      4156      2389      2178    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        322       529       456       302       491       541       486       539         0         0         0         0         0         0         0         0
dram[1]:        433       422       523       415       525       491       414       473         0         0         0         0         0         0         0         0
dram[2]:        365       374       431       470       523       574       468       567         0         0         0         0         0         0         0         0
dram[3]:        340       426       302       552       499       539       467       467         0         0         0         0         0         0         0         0
dram[4]:        490       393       390       479       490       654       413       545         0         0         0         0         0         0         0         0
dram[5]:        466       376       464       562       453       473       436       494         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28634 n_nop=28336 n_act=11 n_pre=3 n_req=154 n_rd=260 n_write=24 bw_util=0.01984
n_activity=1879 dram_eff=0.3023
bk0: 48a 28432i bk1: 46a 28463i bk2: 28a 28547i bk3: 26a 28514i bk4: 40a 28450i bk5: 48a 28407i bk6: 12a 28503i bk7: 12a 28530i bk8: 0a 28631i bk9: 0a 28632i bk10: 0a 28634i bk11: 0a 28634i bk12: 0a 28634i bk13: 0a 28636i bk14: 0a 28637i bk15: 0a 28637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0107215
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28634 n_nop=28335 n_act=9 n_pre=1 n_req=156 n_rd=266 n_write=23 bw_util=0.02019
n_activity=1745 dram_eff=0.3312
bk0: 54a 28465i bk1: 50a 28410i bk2: 38a 28492i bk3: 34a 28403i bk4: 36a 28491i bk5: 30a 28481i bk6: 12a 28535i bk7: 12a 28532i bk8: 0a 28630i bk9: 0a 28632i bk10: 0a 28633i bk11: 0a 28633i bk12: 0a 28634i bk13: 0a 28636i bk14: 0a 28637i bk15: 0a 28638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0291611
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28634 n_nop=28337 n_act=9 n_pre=1 n_req=155 n_rd=264 n_write=23 bw_util=0.02005
n_activity=1715 dram_eff=0.3347
bk0: 50a 28460i bk1: 50a 28396i bk2: 24a 28557i bk3: 38a 28456i bk4: 40a 28474i bk5: 40a 28426i bk6: 12a 28521i bk7: 10a 28542i bk8: 0a 28632i bk9: 0a 28632i bk10: 0a 28633i bk11: 0a 28634i bk12: 0a 28634i bk13: 0a 28636i bk14: 0a 28636i bk15: 0a 28636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0241671
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28634 n_nop=28347 n_act=8 n_pre=0 n_req=150 n_rd=258 n_write=21 bw_util=0.01949
n_activity=1478 dram_eff=0.3775
bk0: 42a 28507i bk1: 48a 28407i bk2: 26a 28532i bk3: 40a 28377i bk4: 38a 28466i bk5: 44a 28387i bk6: 12a 28536i bk7: 8a 28540i bk8: 0a 28632i bk9: 0a 28632i bk10: 0a 28632i bk11: 0a 28633i bk12: 0a 28635i bk13: 0a 28635i bk14: 0a 28636i bk15: 0a 28637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0198715
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28634 n_nop=28328 n_act=8 n_pre=0 n_req=161 n_rd=274 n_write=24 bw_util=0.02081
n_activity=1663 dram_eff=0.3584
bk0: 52a 28476i bk1: 48a 28403i bk2: 30a 28461i bk3: 34a 28384i bk4: 36a 28479i bk5: 54a 28412i bk6: 12a 28519i bk7: 8a 28564i bk8: 0a 28630i bk9: 0a 28631i bk10: 0a 28632i bk11: 0a 28635i bk12: 0a 28635i bk13: 0a 28636i bk14: 0a 28636i bk15: 0a 28636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.046553
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28634 n_nop=28324 n_act=8 n_pre=0 n_req=163 n_rd=278 n_write=24 bw_util=0.02109
n_activity=1665 dram_eff=0.3628
bk0: 50a 28493i bk1: 48a 28416i bk2: 36a 28477i bk3: 42a 28395i bk4: 40a 28464i bk5: 42a 28419i bk6: 12a 28508i bk7: 8a 28564i bk8: 0a 28630i bk9: 0a 28630i bk10: 0a 28632i bk11: 0a 28633i bk12: 0a 28634i bk13: 0a 28635i bk14: 0a 28637i bk15: 0a 28637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.025564

========= L2 cache stats =========
L2_cache_bank[0]: Access = 547, Miss = 64, Miss_rate = 0.117, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 484, Miss = 66, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 507, Miss = 70, Miss_rate = 0.138, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 515, Miss = 63, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 547, Miss = 63, Miss_rate = 0.115, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[5]: Access = 1969, Miss = 69, Miss_rate = 0.035, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 500, Miss = 59, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 608, Miss = 70, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 478, Miss = 65, Miss_rate = 0.136, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 611, Miss = 72, Miss_rate = 0.118, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 503, Miss = 69, Miss_rate = 0.137, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 595, Miss = 70, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7864
L2_total_cache_misses = 800
L2_total_cache_miss_rate = 0.1017
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 437
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 909
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 665
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6058
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 328
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=14502
icnt_total_pkts_simt_to_mem=14073
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 41.7175
	minimum = 6
	maximum = 269
Network latency average = 24.3034
	minimum = 6
	maximum = 182
Slowest packet = 4279
Flit latency average = 25.4263
	minimum = 6
	maximum = 181
Slowest flit = 22131
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0674224
	minimum = 0.0470146 (at node 1)
	maximum = 0.2252 (at node 20)
Accepted packet rate average = 0.0674224
	minimum = 0.0470146 (at node 1)
	maximum = 0.2252 (at node 20)
Injected flit rate average = 0.117972
	minimum = 0.0863501 (at node 1)
	maximum = 0.273468 (at node 20)
Accepted flit rate average= 0.117972
	minimum = 0.0777308 (at node 1)
	maximum = 0.438803 (at node 20)
Injected packet length average = 1.74974
Accepted packet length average = 1.74974
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Network latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Flit latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Fragmentation average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Injected packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected packet size average = -nan (16 samples)
Accepted packet size average = -nan (16 samples)
Hops average = -nan (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 33856 (inst/sec)
gpgpu_simulation_rate = 1446 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 21695
gpu_tot_sim_insn = 507850
gpu_tot_ipc =      23.4086
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 361
gpu_stall_icnt2sh    = 1833
gpu_total_sim_rate=33856

========= Core RFC stats =========
	Total RFC Accesses     = 90452
	Total RFC Misses       = 48978
	Total RFC Read Misses  = 23273
	Total RFC Write Misses = 25705
	Total RFC Evictions    = 31949

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 27555
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0165
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1127, Miss = 469, Miss_rate = 0.416, Pending_hits = 52, Reservation_fails = 1701
	L1D_cache_core[1]: Access = 1074, Miss = 430, Miss_rate = 0.400, Pending_hits = 52, Reservation_fails = 1187
	L1D_cache_core[2]: Access = 1140, Miss = 465, Miss_rate = 0.408, Pending_hits = 50, Reservation_fails = 1239
	L1D_cache_core[3]: Access = 1389, Miss = 578, Miss_rate = 0.416, Pending_hits = 55, Reservation_fails = 2357
	L1D_cache_core[4]: Access = 1902, Miss = 771, Miss_rate = 0.405, Pending_hits = 81, Reservation_fails = 2673
	L1D_cache_core[5]: Access = 1083, Miss = 444, Miss_rate = 0.410, Pending_hits = 49, Reservation_fails = 1898
	L1D_cache_core[6]: Access = 1345, Miss = 585, Miss_rate = 0.435, Pending_hits = 49, Reservation_fails = 2079
	L1D_cache_core[7]: Access = 1135, Miss = 477, Miss_rate = 0.420, Pending_hits = 42, Reservation_fails = 1739
	L1D_cache_core[8]: Access = 1137, Miss = 472, Miss_rate = 0.415, Pending_hits = 46, Reservation_fails = 1724
	L1D_cache_core[9]: Access = 1067, Miss = 452, Miss_rate = 0.424, Pending_hits = 44, Reservation_fails = 1896
	L1D_cache_core[10]: Access = 1170, Miss = 499, Miss_rate = 0.426, Pending_hits = 47, Reservation_fails = 1738
	L1D_cache_core[11]: Access = 1265, Miss = 523, Miss_rate = 0.413, Pending_hits = 55, Reservation_fails = 1650
	L1D_cache_core[12]: Access = 1071, Miss = 440, Miss_rate = 0.411, Pending_hits = 50, Reservation_fails = 1753
	L1D_cache_core[13]: Access = 961, Miss = 411, Miss_rate = 0.428, Pending_hits = 51, Reservation_fails = 1992
	L1D_cache_core[14]: Access = 1092, Miss = 467, Miss_rate = 0.428, Pending_hits = 52, Reservation_fails = 2028
	L1D_total_cache_accesses = 17958
	L1D_total_cache_misses = 7483
	L1D_total_cache_miss_rate = 0.4167
	L1D_total_cache_pending_hits = 775
	L1D_total_cache_reservation_fails = 27654
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1339
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1577
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2622
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3104
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5906
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25032
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 27100
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
564, 318, 334, 190, 508, 420, 396, 572, 
gpgpu_n_tot_thrd_icount = 1650048
gpgpu_n_tot_w_icount = 51564
gpgpu_n_stall_shd_mem = 36412
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1577
gpgpu_n_mem_write_global = 6197
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 30761
gpgpu_n_store_insn = 7563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 32992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:47482	W0_Idle:94121	W0_Scoreboard:176897	W1:20182	W2:7774	W3:5442	W4:2510	W5:1054	W6:266	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12616 {8:1577,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 248264 {40:6191,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 214472 {136:1577,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49576 {8:6197,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 94 
maxdqlatency = 0 
maxmflatency = 654 
averagemflatency = 248 
max_icnt2mem_latency = 444 
max_icnt2sh_latency = 21694 
mrq_lat_table:689 	51 	67 	56 	47 	27 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3899 	3866 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2938 	491 	518 	728 	2554 	635 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	992 	493 	105 	2 	0 	0 	0 	2 	9 	43 	1542 	4601 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       956         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1479         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 13.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 939/8 = 117.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        23        14        13        20        24         6         6         0         0         0         0         0         0         0         0 
dram[1]:        27        25        19        17        18        15         6         6         0         0         0         0         0         0         0         0 
dram[2]:        25        25        12        19        20        20         6         5         0         0         0         0         0         0         0         0 
dram[3]:        21        24        13        20        19        22         6         4         0         0         0         0         0         0         0         0 
dram[4]:        26        24        15        17        18        27         6         4         0         0         0         0         0         0         0         0 
dram[5]:        25        24        18        21        20        21         6         4         0         0         0         0         0         0         0         0 
total reads: 800
min_bank_accesses = 0!
chip skew: 139/129 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         7         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 139
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:        443       367       314       290      3126      2573      2336      2461    none      none      none      none      none      none      none      none  
dram[1]:        307       332       361       351      3539      4057      1927      2455    none      none      none      none      none      none      none      none  
dram[2]:        324       343       285       315      3480      4838      2342     37299    none      none      none      none      none      none      none      none  
dram[3]:        338       351       300       335      3302      4287      2687      1896    none      none      none      none      none      none      none      none  
dram[4]:        349       306       320       344      3244      3348      2172      2092    none      none      none      none      none      none      none      none  
dram[5]:        325       333       317       295      3000      4156      2389      2178    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        322       529       456       302       491       541       486       539         0         0         0         0         0         0         0         0
dram[1]:        433       422       523       415       525       491       414       473         0         0         0         0         0         0         0         0
dram[2]:        365       374       431       470       523       574       468       567         0         0         0         0         0         0         0         0
dram[3]:        340       426       302       552       499       539       467       467         0         0         0         0         0         0         0         0
dram[4]:        490       393       390       479       490       654       413       545         0         0         0         0         0         0         0         0
dram[5]:        466       376       464       562       453       473       436       494         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28634 n_nop=28336 n_act=11 n_pre=3 n_req=154 n_rd=260 n_write=24 bw_util=0.01984
n_activity=1879 dram_eff=0.3023
bk0: 48a 28432i bk1: 46a 28463i bk2: 28a 28547i bk3: 26a 28514i bk4: 40a 28450i bk5: 48a 28407i bk6: 12a 28503i bk7: 12a 28530i bk8: 0a 28631i bk9: 0a 28632i bk10: 0a 28634i bk11: 0a 28634i bk12: 0a 28634i bk13: 0a 28636i bk14: 0a 28637i bk15: 0a 28637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0107215
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28634 n_nop=28335 n_act=9 n_pre=1 n_req=156 n_rd=266 n_write=23 bw_util=0.02019
n_activity=1745 dram_eff=0.3312
bk0: 54a 28465i bk1: 50a 28410i bk2: 38a 28492i bk3: 34a 28403i bk4: 36a 28491i bk5: 30a 28481i bk6: 12a 28535i bk7: 12a 28532i bk8: 0a 28630i bk9: 0a 28632i bk10: 0a 28633i bk11: 0a 28633i bk12: 0a 28634i bk13: 0a 28636i bk14: 0a 28637i bk15: 0a 28638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0291611
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28634 n_nop=28337 n_act=9 n_pre=1 n_req=155 n_rd=264 n_write=23 bw_util=0.02005
n_activity=1715 dram_eff=0.3347
bk0: 50a 28460i bk1: 50a 28396i bk2: 24a 28557i bk3: 38a 28456i bk4: 40a 28474i bk5: 40a 28426i bk6: 12a 28521i bk7: 10a 28542i bk8: 0a 28632i bk9: 0a 28632i bk10: 0a 28633i bk11: 0a 28634i bk12: 0a 28634i bk13: 0a 28636i bk14: 0a 28636i bk15: 0a 28636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0241671
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28634 n_nop=28347 n_act=8 n_pre=0 n_req=150 n_rd=258 n_write=21 bw_util=0.01949
n_activity=1478 dram_eff=0.3775
bk0: 42a 28507i bk1: 48a 28407i bk2: 26a 28532i bk3: 40a 28377i bk4: 38a 28466i bk5: 44a 28387i bk6: 12a 28536i bk7: 8a 28540i bk8: 0a 28632i bk9: 0a 28632i bk10: 0a 28632i bk11: 0a 28633i bk12: 0a 28635i bk13: 0a 28635i bk14: 0a 28636i bk15: 0a 28637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0198715
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28634 n_nop=28328 n_act=8 n_pre=0 n_req=161 n_rd=274 n_write=24 bw_util=0.02081
n_activity=1663 dram_eff=0.3584
bk0: 52a 28476i bk1: 48a 28403i bk2: 30a 28461i bk3: 34a 28384i bk4: 36a 28479i bk5: 54a 28412i bk6: 12a 28519i bk7: 8a 28564i bk8: 0a 28630i bk9: 0a 28631i bk10: 0a 28632i bk11: 0a 28635i bk12: 0a 28635i bk13: 0a 28636i bk14: 0a 28636i bk15: 0a 28636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.046553
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28634 n_nop=28324 n_act=8 n_pre=0 n_req=163 n_rd=278 n_write=24 bw_util=0.02109
n_activity=1665 dram_eff=0.3628
bk0: 50a 28493i bk1: 48a 28416i bk2: 36a 28477i bk3: 42a 28395i bk4: 40a 28464i bk5: 42a 28419i bk6: 12a 28508i bk7: 8a 28564i bk8: 0a 28630i bk9: 0a 28630i bk10: 0a 28632i bk11: 0a 28633i bk12: 0a 28634i bk13: 0a 28635i bk14: 0a 28637i bk15: 0a 28637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.025564

========= L2 cache stats =========
L2_cache_bank[0]: Access = 547, Miss = 64, Miss_rate = 0.117, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 484, Miss = 66, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 507, Miss = 70, Miss_rate = 0.138, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 515, Miss = 63, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 547, Miss = 63, Miss_rate = 0.115, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[5]: Access = 1969, Miss = 69, Miss_rate = 0.035, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 500, Miss = 59, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 608, Miss = 70, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 478, Miss = 65, Miss_rate = 0.136, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 611, Miss = 72, Miss_rate = 0.118, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 503, Miss = 69, Miss_rate = 0.137, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 595, Miss = 70, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7864
L2_total_cache_misses = 800
L2_total_cache_miss_rate = 0.1017
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 437
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 909
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 665
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6058
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 328
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=14502
icnt_total_pkts_simt_to_mem=14073
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Network latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Flit latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Fragmentation average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Injected packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected packet size average = -nan (17 samples)
Accepted packet size average = -nan (17 samples)
Hops average = -nan (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 21695
gpu_tot_sim_insn = 507850
gpu_tot_ipc =      23.4086
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 361
gpu_stall_icnt2sh    = 1833
gpu_total_sim_rate=33856

========= Core RFC stats =========
	Total RFC Accesses     = 90452
	Total RFC Misses       = 48978
	Total RFC Read Misses  = 23273
	Total RFC Write Misses = 25705
	Total RFC Evictions    = 31949

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 27555
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0165
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1127, Miss = 469, Miss_rate = 0.416, Pending_hits = 52, Reservation_fails = 1701
	L1D_cache_core[1]: Access = 1074, Miss = 430, Miss_rate = 0.400, Pending_hits = 52, Reservation_fails = 1187
	L1D_cache_core[2]: Access = 1140, Miss = 465, Miss_rate = 0.408, Pending_hits = 50, Reservation_fails = 1239
	L1D_cache_core[3]: Access = 1389, Miss = 578, Miss_rate = 0.416, Pending_hits = 55, Reservation_fails = 2357
	L1D_cache_core[4]: Access = 1902, Miss = 771, Miss_rate = 0.405, Pending_hits = 81, Reservation_fails = 2673
	L1D_cache_core[5]: Access = 1083, Miss = 444, Miss_rate = 0.410, Pending_hits = 49, Reservation_fails = 1898
	L1D_cache_core[6]: Access = 1345, Miss = 585, Miss_rate = 0.435, Pending_hits = 49, Reservation_fails = 2079
	L1D_cache_core[7]: Access = 1135, Miss = 477, Miss_rate = 0.420, Pending_hits = 42, Reservation_fails = 1739
	L1D_cache_core[8]: Access = 1137, Miss = 472, Miss_rate = 0.415, Pending_hits = 46, Reservation_fails = 1724
	L1D_cache_core[9]: Access = 1067, Miss = 452, Miss_rate = 0.424, Pending_hits = 44, Reservation_fails = 1896
	L1D_cache_core[10]: Access = 1170, Miss = 499, Miss_rate = 0.426, Pending_hits = 47, Reservation_fails = 1738
	L1D_cache_core[11]: Access = 1265, Miss = 523, Miss_rate = 0.413, Pending_hits = 55, Reservation_fails = 1650
	L1D_cache_core[12]: Access = 1071, Miss = 440, Miss_rate = 0.411, Pending_hits = 50, Reservation_fails = 1753
	L1D_cache_core[13]: Access = 961, Miss = 411, Miss_rate = 0.428, Pending_hits = 51, Reservation_fails = 1992
	L1D_cache_core[14]: Access = 1092, Miss = 467, Miss_rate = 0.428, Pending_hits = 52, Reservation_fails = 2028
	L1D_total_cache_accesses = 17958
	L1D_total_cache_misses = 7483
	L1D_total_cache_miss_rate = 0.4167
	L1D_total_cache_pending_hits = 775
	L1D_total_cache_reservation_fails = 27654
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1339
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1577
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2622
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3104
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5906
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25032
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 27100
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
564, 318, 334, 190, 508, 420, 396, 572, 
gpgpu_n_tot_thrd_icount = 1650048
gpgpu_n_tot_w_icount = 51564
gpgpu_n_stall_shd_mem = 36412
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1577
gpgpu_n_mem_write_global = 6197
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 30761
gpgpu_n_store_insn = 7563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 32992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:47482	W0_Idle:94121	W0_Scoreboard:176897	W1:20182	W2:7774	W3:5442	W4:2510	W5:1054	W6:266	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12616 {8:1577,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 248264 {40:6191,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 214472 {136:1577,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49576 {8:6197,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 94 
maxdqlatency = 0 
maxmflatency = 654 
averagemflatency = 248 
max_icnt2mem_latency = 444 
max_icnt2sh_latency = 21694 
mrq_lat_table:689 	51 	67 	56 	47 	27 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3899 	3866 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2938 	491 	518 	728 	2554 	635 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	992 	493 	105 	2 	0 	0 	0 	2 	9 	43 	1542 	4601 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       956         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1479         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 13.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 939/8 = 117.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        23        14        13        20        24         6         6         0         0         0         0         0         0         0         0 
dram[1]:        27        25        19        17        18        15         6         6         0         0         0         0         0         0         0         0 
dram[2]:        25        25        12        19        20        20         6         5         0         0         0         0         0         0         0         0 
dram[3]:        21        24        13        20        19        22         6         4         0         0         0         0         0         0         0         0 
dram[4]:        26        24        15        17        18        27         6         4         0         0         0         0         0         0         0         0 
dram[5]:        25        24        18        21        20        21         6         4         0         0         0         0         0         0         0         0 
total reads: 800
min_bank_accesses = 0!
chip skew: 139/129 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         7         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 139
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:        443       367       314       290      3126      2573      2336      2461    none      none      none      none      none      none      none      none  
dram[1]:        307       332       361       351      3539      4057      1927      2455    none      none      none      none      none      none      none      none  
dram[2]:        324       343       285       315      3480      4838      2342     37299    none      none      none      none      none      none      none      none  
dram[3]:        338       351       300       335      3302      4287      2687      1896    none      none      none      none      none      none      none      none  
dram[4]:        349       306       320       344      3244      3348      2172      2092    none      none      none      none      none      none      none      none  
dram[5]:        325       333       317       295      3000      4156      2389      2178    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        322       529       456       302       491       541       486       539         0         0         0         0         0         0         0         0
dram[1]:        433       422       523       415       525       491       414       473         0         0         0         0         0         0         0         0
dram[2]:        365       374       431       470       523       574       468       567         0         0         0         0         0         0         0         0
dram[3]:        340       426       302       552       499       539       467       467         0         0         0         0         0         0         0         0
dram[4]:        490       393       390       479       490       654       413       545         0         0         0         0         0         0         0         0
dram[5]:        466       376       464       562       453       473       436       494         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28634 n_nop=28336 n_act=11 n_pre=3 n_req=154 n_rd=260 n_write=24 bw_util=0.01984
n_activity=1879 dram_eff=0.3023
bk0: 48a 28432i bk1: 46a 28463i bk2: 28a 28547i bk3: 26a 28514i bk4: 40a 28450i bk5: 48a 28407i bk6: 12a 28503i bk7: 12a 28530i bk8: 0a 28631i bk9: 0a 28632i bk10: 0a 28634i bk11: 0a 28634i bk12: 0a 28634i bk13: 0a 28636i bk14: 0a 28637i bk15: 0a 28637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0107215
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28634 n_nop=28335 n_act=9 n_pre=1 n_req=156 n_rd=266 n_write=23 bw_util=0.02019
n_activity=1745 dram_eff=0.3312
bk0: 54a 28465i bk1: 50a 28410i bk2: 38a 28492i bk3: 34a 28403i bk4: 36a 28491i bk5: 30a 28481i bk6: 12a 28535i bk7: 12a 28532i bk8: 0a 28630i bk9: 0a 28632i bk10: 0a 28633i bk11: 0a 28633i bk12: 0a 28634i bk13: 0a 28636i bk14: 0a 28637i bk15: 0a 28638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0291611
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28634 n_nop=28337 n_act=9 n_pre=1 n_req=155 n_rd=264 n_write=23 bw_util=0.02005
n_activity=1715 dram_eff=0.3347
bk0: 50a 28460i bk1: 50a 28396i bk2: 24a 28557i bk3: 38a 28456i bk4: 40a 28474i bk5: 40a 28426i bk6: 12a 28521i bk7: 10a 28542i bk8: 0a 28632i bk9: 0a 28632i bk10: 0a 28633i bk11: 0a 28634i bk12: 0a 28634i bk13: 0a 28636i bk14: 0a 28636i bk15: 0a 28636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0241671
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28634 n_nop=28347 n_act=8 n_pre=0 n_req=150 n_rd=258 n_write=21 bw_util=0.01949
n_activity=1478 dram_eff=0.3775
bk0: 42a 28507i bk1: 48a 28407i bk2: 26a 28532i bk3: 40a 28377i bk4: 38a 28466i bk5: 44a 28387i bk6: 12a 28536i bk7: 8a 28540i bk8: 0a 28632i bk9: 0a 28632i bk10: 0a 28632i bk11: 0a 28633i bk12: 0a 28635i bk13: 0a 28635i bk14: 0a 28636i bk15: 0a 28637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0198715
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28634 n_nop=28328 n_act=8 n_pre=0 n_req=161 n_rd=274 n_write=24 bw_util=0.02081
n_activity=1663 dram_eff=0.3584
bk0: 52a 28476i bk1: 48a 28403i bk2: 30a 28461i bk3: 34a 28384i bk4: 36a 28479i bk5: 54a 28412i bk6: 12a 28519i bk7: 8a 28564i bk8: 0a 28630i bk9: 0a 28631i bk10: 0a 28632i bk11: 0a 28635i bk12: 0a 28635i bk13: 0a 28636i bk14: 0a 28636i bk15: 0a 28636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.046553
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28634 n_nop=28324 n_act=8 n_pre=0 n_req=163 n_rd=278 n_write=24 bw_util=0.02109
n_activity=1665 dram_eff=0.3628
bk0: 50a 28493i bk1: 48a 28416i bk2: 36a 28477i bk3: 42a 28395i bk4: 40a 28464i bk5: 42a 28419i bk6: 12a 28508i bk7: 8a 28564i bk8: 0a 28630i bk9: 0a 28630i bk10: 0a 28632i bk11: 0a 28633i bk12: 0a 28634i bk13: 0a 28635i bk14: 0a 28637i bk15: 0a 28637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.025564

========= L2 cache stats =========
L2_cache_bank[0]: Access = 547, Miss = 64, Miss_rate = 0.117, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 484, Miss = 66, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 507, Miss = 70, Miss_rate = 0.138, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 515, Miss = 63, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 547, Miss = 63, Miss_rate = 0.115, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[5]: Access = 1969, Miss = 69, Miss_rate = 0.035, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 500, Miss = 59, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 608, Miss = 70, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 478, Miss = 65, Miss_rate = 0.136, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 611, Miss = 72, Miss_rate = 0.118, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 503, Miss = 69, Miss_rate = 0.137, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 595, Miss = 70, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7864
L2_total_cache_misses = 800
L2_total_cache_miss_rate = 0.1017
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 437
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 909
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 665
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6058
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 328
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=14502
icnt_total_pkts_simt_to_mem=14073
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Network latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Flit latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Fragmentation average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Injected packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected packet size average = -nan (18 samples)
Accepted packet size average = -nan (18 samples)
Hops average = -nan (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21695)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21695)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21695)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21695)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21695)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21695)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21695)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21695)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21695)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21695)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21695)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21695)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21695)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21695)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21695)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21695)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(2,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 22195  inst.: 624185 (ipc=232.7) sim_rate=39011 (inst/sec) elapsed = 0:0:00:16 / Thu Apr 12 15:17:00 2018
GPGPU-Sim uArch: cycles simulated: 23195  inst.: 651741 (ipc=95.9) sim_rate=38337 (inst/sec) elapsed = 0:0:00:17 / Thu Apr 12 15:17:01 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(9,0,0) tid=(212,0,0)
GPGPU-Sim uArch: cycles simulated: 24195  inst.: 683097 (ipc=70.1) sim_rate=37949 (inst/sec) elapsed = 0:0:00:18 / Thu Apr 12 15:17:02 2018
GPGPU-Sim uArch: cycles simulated: 25195  inst.: 716819 (ipc=59.7) sim_rate=37727 (inst/sec) elapsed = 0:0:00:19 / Thu Apr 12 15:17:03 2018
GPGPU-Sim uArch: cycles simulated: 26195  inst.: 745663 (ipc=52.8) sim_rate=37283 (inst/sec) elapsed = 0:0:00:20 / Thu Apr 12 15:17:04 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(11,0,0) tid=(244,0,0)
GPGPU-Sim uArch: cycles simulated: 27195  inst.: 770659 (ipc=47.8) sim_rate=36698 (inst/sec) elapsed = 0:0:00:21 / Thu Apr 12 15:17:05 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6232,21695), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 28195  inst.: 791807 (ipc=43.7) sim_rate=35991 (inst/sec) elapsed = 0:0:00:22 / Thu Apr 12 15:17:06 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6683,21695), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6695,21695), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6756,21695), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7065,21695), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7339,21695), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7761,21695), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7943,21695), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 29695  inst.: 809886 (ipc=37.8) sim_rate=35212 (inst/sec) elapsed = 0:0:00:23 / Thu Apr 12 15:17:07 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8029,21695), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8089,21695), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8105,21695), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8448,21695), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8770,21695), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9118,21695), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11733,21695), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (12167,21695), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 12168
gpu_sim_insn = 312949
gpu_ipc =      25.7190
gpu_tot_sim_cycle = 33863
gpu_tot_sim_insn = 820799
gpu_tot_ipc =      24.2388
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 1483
gpu_stall_icnt2sh    = 10582
gpu_total_sim_rate=35686

========= Core RFC stats =========
	Total RFC Accesses     = 162602
	Total RFC Misses       = 89020
	Total RFC Read Misses  = 42538
	Total RFC Write Misses = 46482
	Total RFC Evictions    = 57510

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 48062
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0095
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3008, Miss = 1157, Miss_rate = 0.385, Pending_hits = 88, Reservation_fails = 4671
	L1D_cache_core[1]: Access = 3260, Miss = 1303, Miss_rate = 0.400, Pending_hits = 119, Reservation_fails = 3940
	L1D_cache_core[2]: Access = 2962, Miss = 1159, Miss_rate = 0.391, Pending_hits = 104, Reservation_fails = 3490
	L1D_cache_core[3]: Access = 3338, Miss = 1298, Miss_rate = 0.389, Pending_hits = 83, Reservation_fails = 5686
	L1D_cache_core[4]: Access = 3752, Miss = 1434, Miss_rate = 0.382, Pending_hits = 116, Reservation_fails = 5766
	L1D_cache_core[5]: Access = 5250, Miss = 2419, Miss_rate = 0.461, Pending_hits = 307, Reservation_fails = 6979
	L1D_cache_core[6]: Access = 3630, Miss = 1451, Miss_rate = 0.400, Pending_hits = 97, Reservation_fails = 5979
	L1D_cache_core[7]: Access = 3284, Miss = 1248, Miss_rate = 0.380, Pending_hits = 74, Reservation_fails = 5322
	L1D_cache_core[8]: Access = 3077, Miss = 1248, Miss_rate = 0.406, Pending_hits = 114, Reservation_fails = 4339
	L1D_cache_core[9]: Access = 3381, Miss = 1400, Miss_rate = 0.414, Pending_hits = 121, Reservation_fails = 5300
	L1D_cache_core[10]: Access = 3251, Miss = 1246, Miss_rate = 0.383, Pending_hits = 85, Reservation_fails = 5357
	L1D_cache_core[11]: Access = 3181, Miss = 1195, Miss_rate = 0.376, Pending_hits = 89, Reservation_fails = 4046
	L1D_cache_core[12]: Access = 3104, Miss = 1260, Miss_rate = 0.406, Pending_hits = 119, Reservation_fails = 5197
	L1D_cache_core[13]: Access = 3009, Miss = 1225, Miss_rate = 0.407, Pending_hits = 112, Reservation_fails = 4520
	L1D_cache_core[14]: Access = 3075, Miss = 1164, Miss_rate = 0.379, Pending_hits = 88, Reservation_fails = 5201
	L1D_total_cache_accesses = 50562
	L1D_total_cache_misses = 20207
	L1D_total_cache_miss_rate = 0.3996
	L1D_total_cache_pending_hits = 1716
	L1D_total_cache_reservation_fails = 75793
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4480
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1667
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4004
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11846
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4000
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 49
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 63947
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 47607
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
886, 568, 528, 488, 798, 678, 742, 846, 
gpgpu_n_tot_thrd_icount = 2868864
gpgpu_n_tot_w_icount = 89652
gpgpu_n_stall_shd_mem = 105839
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4004
gpgpu_n_mem_write_global = 16856
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 80860
gpgpu_n_store_insn = 24452
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 143360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 102419
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:138576	W0_Idle:108921	W0_Scoreboard:271345	W1:26070	W2:10942	W3:8402	W4:5342	W5:3726	W6:2680	W7:2164	W8:1932	W9:2048	W10:1894	W11:1556	W12:1886	W13:1334	W14:932	W15:468	W16:124	W17:186	W18:46	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17920
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32032 {8:4004,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 679136 {40:16793,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 544544 {136:4004,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 134848 {8:16856,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 94 
maxdqlatency = 0 
maxmflatency = 654 
averagemflatency = 247 
max_icnt2mem_latency = 444 
max_icnt2sh_latency = 33802 
mrq_lat_table:978 	96 	105 	82 	57 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11436 	9391 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4502 	1502 	2058 	5504 	6656 	728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1684 	1586 	665 	79 	5 	0 	0 	2 	9 	43 	1542 	15191 	69 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       956         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1479         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1353/8 = 169.125000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        31        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        31        31        32        31         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        31        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        31        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        31        31        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        31         6         4         0         0         0         0         0         0         0         0 
total reads: 1214
min_bank_accesses = 0!
chip skew: 206/200 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         7         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 139
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:        765       841       533       494      5773      5861      6711      7585    none      none      none      none      none      none      none      none  
dram[1]:        780       839       658       566      5629      5964      7165      7594    none      none      none      none      none      none      none      none  
dram[2]:        786       673       442       535      5751      9259      6603     74440    none      none      none      none      none      none      none      none  
dram[3]:        796       603       701       593      5943      8516      6608      7132    none      none      none      none      none      none      none      none  
dram[4]:        858       582       542       589      6096      8023      6616      7380    none      none      none      none      none      none      none      none  
dram[5]:        756       709       536       600      5822      8886      6201      6257    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        384       529       456       435       491       541       486       539         0         0         0         0         0         0         0         0
dram[1]:        433       422       523       415       525       491       414       473         0         0         0         0         0         0         0         0
dram[2]:        365       374       431       470       523       574       468       567         0         0         0         0         0         0         0         0
dram[3]:        526       460       607       552       607       539       469       467         0         0         0         0         0         0         0         0
dram[4]:        490       393       451       479       490       654       413       545         0         0         0         0         0         0         0         0
dram[5]:        466       469       464       562       453       473       436       494         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44695 n_nop=44245 n_act=11 n_pre=3 n_req=230 n_rd=412 n_write=24 bw_util=0.01951
n_activity=2451 dram_eff=0.3558
bk0: 70a 44443i bk1: 64a 44477i bk2: 64a 44500i bk3: 64a 44364i bk4: 62a 44433i bk5: 64a 44413i bk6: 12a 44564i bk7: 12a 44591i bk8: 0a 44692i bk9: 0a 44693i bk10: 0a 44695i bk11: 0a 44695i bk12: 0a 44695i bk13: 0a 44697i bk14: 0a 44698i bk15: 0a 44698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0124175
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44695 n_nop=44256 n_act=9 n_pre=1 n_req=226 n_rd=406 n_write=23 bw_util=0.0192
n_activity=2278 dram_eff=0.3766
bk0: 68a 44488i bk1: 64a 44436i bk2: 62a 44464i bk3: 62a 44295i bk4: 64a 44468i bk5: 62a 44456i bk6: 12a 44596i bk7: 12a 44593i bk8: 0a 44691i bk9: 0a 44693i bk10: 0a 44694i bk11: 0a 44694i bk12: 0a 44695i bk13: 0a 44697i bk14: 0a 44698i bk15: 0a 44699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0259089
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44695 n_nop=44256 n_act=9 n_pre=1 n_req=226 n_rd=406 n_write=23 bw_util=0.0192
n_activity=2236 dram_eff=0.3837
bk0: 66a 44483i bk1: 64a 44411i bk2: 64a 44504i bk3: 64a 44344i bk4: 62a 44475i bk5: 64a 44415i bk6: 12a 44582i bk7: 10a 44603i bk8: 0a 44693i bk9: 0a 44693i bk10: 0a 44694i bk11: 0a 44695i bk12: 0a 44695i bk13: 0a 44697i bk14: 0a 44697i bk15: 0a 44697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0198904
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44695 n_nop=44264 n_act=8 n_pre=0 n_req=222 n_rd=402 n_write=21 bw_util=0.01893
n_activity=2051 dram_eff=0.4125
bk0: 64a 44513i bk1: 64a 44427i bk2: 64a 44456i bk3: 64a 44347i bk4: 62a 44451i bk5: 64a 44377i bk6: 12a 44597i bk7: 8a 44601i bk8: 0a 44693i bk9: 0a 44693i bk10: 0a 44693i bk11: 0a 44694i bk12: 0a 44696i bk13: 0a 44696i bk14: 0a 44697i bk15: 0a 44698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0175187
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44695 n_nop=44263 n_act=8 n_pre=0 n_req=224 n_rd=400 n_write=24 bw_util=0.01897
n_activity=2188 dram_eff=0.3876
bk0: 64a 44488i bk1: 64a 44424i bk2: 64a 44410i bk3: 62a 44243i bk4: 62a 44473i bk5: 64a 44426i bk6: 12a 44580i bk7: 8a 44625i bk8: 0a 44691i bk9: 0a 44692i bk10: 0a 44693i bk11: 0a 44696i bk12: 0a 44696i bk13: 0a 44697i bk14: 0a 44697i bk15: 0a 44697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0370735
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44695 n_nop=44261 n_act=8 n_pre=0 n_req=225 n_rd=402 n_write=24 bw_util=0.01906
n_activity=2218 dram_eff=0.3841
bk0: 64a 44520i bk1: 64a 44441i bk2: 64a 44454i bk3: 64a 44375i bk4: 64a 44463i bk5: 62a 44420i bk6: 12a 44569i bk7: 8a 44625i bk8: 0a 44691i bk9: 0a 44691i bk10: 0a 44693i bk11: 0a 44694i bk12: 0a 44695i bk13: 0a 44696i bk14: 0a 44698i bk15: 0a 44698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0172726

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1436, Miss = 104, Miss_rate = 0.072, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1463, Miss = 102, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1433, Miss = 103, Miss_rate = 0.072, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 1444, Miss = 100, Miss_rate = 0.069, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1387, Miss = 102, Miss_rate = 0.074, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[5]: Access = 4355, Miss = 101, Miss_rate = 0.023, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1344, Miss = 101, Miss_rate = 0.075, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1733, Miss = 100, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1439, Miss = 101, Miss_rate = 0.070, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1740, Miss = 99, Miss_rate = 0.057, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1432, Miss = 102, Miss_rate = 0.071, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1744, Miss = 99, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 20950
L2_total_cache_misses = 1214
L2_total_cache_miss_rate = 0.0579
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 437
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2921
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1079
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 328
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=37296
icnt_total_pkts_simt_to_mem=37959
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 34.9587
	minimum = 6
	maximum = 233
Network latency average = 21.5096
	minimum = 6
	maximum = 181
Slowest packet = 17001
Flit latency average = 21.5222
	minimum = 6
	maximum = 181
Slowest flit = 72232
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0796625
	minimum = 0.0567061 (at node 4)
	maximum = 0.196088 (at node 20)
Accepted packet rate average = 0.0796625
	minimum = 0.0567061 (at node 4)
	maximum = 0.196088 (at node 20)
Injected flit rate average = 0.142085
	minimum = 0.106262 (at node 2)
	maximum = 0.279011 (at node 5)
Accepted flit rate average= 0.142085
	minimum = 0.0851414 (at node 11)
	maximum = 0.38404 (at node 5)
Injected packet length average = 1.78359
Accepted packet length average = 1.78359
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Network latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Flit latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Fragmentation average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Injected packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected packet size average = -nan (19 samples)
Accepted packet size average = -nan (19 samples)
Hops average = -nan (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 35686 (inst/sec)
gpgpu_simulation_rate = 1472 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 33863
gpu_tot_sim_insn = 820799
gpu_tot_ipc =      24.2388
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 1483
gpu_stall_icnt2sh    = 10582
gpu_total_sim_rate=35686

========= Core RFC stats =========
	Total RFC Accesses     = 162602
	Total RFC Misses       = 89020
	Total RFC Read Misses  = 42538
	Total RFC Write Misses = 46482
	Total RFC Evictions    = 57510

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 48062
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0095
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3008, Miss = 1157, Miss_rate = 0.385, Pending_hits = 88, Reservation_fails = 4671
	L1D_cache_core[1]: Access = 3260, Miss = 1303, Miss_rate = 0.400, Pending_hits = 119, Reservation_fails = 3940
	L1D_cache_core[2]: Access = 2962, Miss = 1159, Miss_rate = 0.391, Pending_hits = 104, Reservation_fails = 3490
	L1D_cache_core[3]: Access = 3338, Miss = 1298, Miss_rate = 0.389, Pending_hits = 83, Reservation_fails = 5686
	L1D_cache_core[4]: Access = 3752, Miss = 1434, Miss_rate = 0.382, Pending_hits = 116, Reservation_fails = 5766
	L1D_cache_core[5]: Access = 5250, Miss = 2419, Miss_rate = 0.461, Pending_hits = 307, Reservation_fails = 6979
	L1D_cache_core[6]: Access = 3630, Miss = 1451, Miss_rate = 0.400, Pending_hits = 97, Reservation_fails = 5979
	L1D_cache_core[7]: Access = 3284, Miss = 1248, Miss_rate = 0.380, Pending_hits = 74, Reservation_fails = 5322
	L1D_cache_core[8]: Access = 3077, Miss = 1248, Miss_rate = 0.406, Pending_hits = 114, Reservation_fails = 4339
	L1D_cache_core[9]: Access = 3381, Miss = 1400, Miss_rate = 0.414, Pending_hits = 121, Reservation_fails = 5300
	L1D_cache_core[10]: Access = 3251, Miss = 1246, Miss_rate = 0.383, Pending_hits = 85, Reservation_fails = 5357
	L1D_cache_core[11]: Access = 3181, Miss = 1195, Miss_rate = 0.376, Pending_hits = 89, Reservation_fails = 4046
	L1D_cache_core[12]: Access = 3104, Miss = 1260, Miss_rate = 0.406, Pending_hits = 119, Reservation_fails = 5197
	L1D_cache_core[13]: Access = 3009, Miss = 1225, Miss_rate = 0.407, Pending_hits = 112, Reservation_fails = 4520
	L1D_cache_core[14]: Access = 3075, Miss = 1164, Miss_rate = 0.379, Pending_hits = 88, Reservation_fails = 5201
	L1D_total_cache_accesses = 50562
	L1D_total_cache_misses = 20207
	L1D_total_cache_miss_rate = 0.3996
	L1D_total_cache_pending_hits = 1716
	L1D_total_cache_reservation_fails = 75793
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4480
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1667
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4004
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11846
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4000
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 49
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 63947
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 47607
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
886, 568, 528, 488, 798, 678, 742, 846, 
gpgpu_n_tot_thrd_icount = 2868864
gpgpu_n_tot_w_icount = 89652
gpgpu_n_stall_shd_mem = 105839
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4004
gpgpu_n_mem_write_global = 16856
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 80860
gpgpu_n_store_insn = 24452
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 143360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 102419
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:138576	W0_Idle:108921	W0_Scoreboard:271345	W1:26070	W2:10942	W3:8402	W4:5342	W5:3726	W6:2680	W7:2164	W8:1932	W9:2048	W10:1894	W11:1556	W12:1886	W13:1334	W14:932	W15:468	W16:124	W17:186	W18:46	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17920
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32032 {8:4004,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 679136 {40:16793,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 544544 {136:4004,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 134848 {8:16856,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 94 
maxdqlatency = 0 
maxmflatency = 654 
averagemflatency = 247 
max_icnt2mem_latency = 444 
max_icnt2sh_latency = 33802 
mrq_lat_table:978 	96 	105 	82 	57 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11436 	9391 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4502 	1502 	2058 	5504 	6656 	728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1684 	1586 	665 	79 	5 	0 	0 	2 	9 	43 	1542 	15191 	69 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       956         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1479         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1353/8 = 169.125000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        31        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        31        31        32        31         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        31        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        31        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        31        31        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        31         6         4         0         0         0         0         0         0         0         0 
total reads: 1214
min_bank_accesses = 0!
chip skew: 206/200 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         7         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 139
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:        765       841       533       494      5773      5861      6711      7585    none      none      none      none      none      none      none      none  
dram[1]:        780       839       658       566      5629      5964      7165      7594    none      none      none      none      none      none      none      none  
dram[2]:        786       673       442       535      5751      9259      6603     74440    none      none      none      none      none      none      none      none  
dram[3]:        796       603       701       593      5943      8516      6608      7132    none      none      none      none      none      none      none      none  
dram[4]:        858       582       542       589      6096      8023      6616      7380    none      none      none      none      none      none      none      none  
dram[5]:        756       709       536       600      5822      8886      6201      6257    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        384       529       456       435       491       541       486       539         0         0         0         0         0         0         0         0
dram[1]:        433       422       523       415       525       491       414       473         0         0         0         0         0         0         0         0
dram[2]:        365       374       431       470       523       574       468       567         0         0         0         0         0         0         0         0
dram[3]:        526       460       607       552       607       539       469       467         0         0         0         0         0         0         0         0
dram[4]:        490       393       451       479       490       654       413       545         0         0         0         0         0         0         0         0
dram[5]:        466       469       464       562       453       473       436       494         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44695 n_nop=44245 n_act=11 n_pre=3 n_req=230 n_rd=412 n_write=24 bw_util=0.01951
n_activity=2451 dram_eff=0.3558
bk0: 70a 44443i bk1: 64a 44477i bk2: 64a 44500i bk3: 64a 44364i bk4: 62a 44433i bk5: 64a 44413i bk6: 12a 44564i bk7: 12a 44591i bk8: 0a 44692i bk9: 0a 44693i bk10: 0a 44695i bk11: 0a 44695i bk12: 0a 44695i bk13: 0a 44697i bk14: 0a 44698i bk15: 0a 44698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0124175
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44695 n_nop=44256 n_act=9 n_pre=1 n_req=226 n_rd=406 n_write=23 bw_util=0.0192
n_activity=2278 dram_eff=0.3766
bk0: 68a 44488i bk1: 64a 44436i bk2: 62a 44464i bk3: 62a 44295i bk4: 64a 44468i bk5: 62a 44456i bk6: 12a 44596i bk7: 12a 44593i bk8: 0a 44691i bk9: 0a 44693i bk10: 0a 44694i bk11: 0a 44694i bk12: 0a 44695i bk13: 0a 44697i bk14: 0a 44698i bk15: 0a 44699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0259089
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44695 n_nop=44256 n_act=9 n_pre=1 n_req=226 n_rd=406 n_write=23 bw_util=0.0192
n_activity=2236 dram_eff=0.3837
bk0: 66a 44483i bk1: 64a 44411i bk2: 64a 44504i bk3: 64a 44344i bk4: 62a 44475i bk5: 64a 44415i bk6: 12a 44582i bk7: 10a 44603i bk8: 0a 44693i bk9: 0a 44693i bk10: 0a 44694i bk11: 0a 44695i bk12: 0a 44695i bk13: 0a 44697i bk14: 0a 44697i bk15: 0a 44697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0198904
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44695 n_nop=44264 n_act=8 n_pre=0 n_req=222 n_rd=402 n_write=21 bw_util=0.01893
n_activity=2051 dram_eff=0.4125
bk0: 64a 44513i bk1: 64a 44427i bk2: 64a 44456i bk3: 64a 44347i bk4: 62a 44451i bk5: 64a 44377i bk6: 12a 44597i bk7: 8a 44601i bk8: 0a 44693i bk9: 0a 44693i bk10: 0a 44693i bk11: 0a 44694i bk12: 0a 44696i bk13: 0a 44696i bk14: 0a 44697i bk15: 0a 44698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0175187
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44695 n_nop=44263 n_act=8 n_pre=0 n_req=224 n_rd=400 n_write=24 bw_util=0.01897
n_activity=2188 dram_eff=0.3876
bk0: 64a 44488i bk1: 64a 44424i bk2: 64a 44410i bk3: 62a 44243i bk4: 62a 44473i bk5: 64a 44426i bk6: 12a 44580i bk7: 8a 44625i bk8: 0a 44691i bk9: 0a 44692i bk10: 0a 44693i bk11: 0a 44696i bk12: 0a 44696i bk13: 0a 44697i bk14: 0a 44697i bk15: 0a 44697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0370735
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44695 n_nop=44261 n_act=8 n_pre=0 n_req=225 n_rd=402 n_write=24 bw_util=0.01906
n_activity=2218 dram_eff=0.3841
bk0: 64a 44520i bk1: 64a 44441i bk2: 64a 44454i bk3: 64a 44375i bk4: 64a 44463i bk5: 62a 44420i bk6: 12a 44569i bk7: 8a 44625i bk8: 0a 44691i bk9: 0a 44691i bk10: 0a 44693i bk11: 0a 44694i bk12: 0a 44695i bk13: 0a 44696i bk14: 0a 44698i bk15: 0a 44698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0172726

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1436, Miss = 104, Miss_rate = 0.072, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1463, Miss = 102, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1433, Miss = 103, Miss_rate = 0.072, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 1444, Miss = 100, Miss_rate = 0.069, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1387, Miss = 102, Miss_rate = 0.074, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[5]: Access = 4355, Miss = 101, Miss_rate = 0.023, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1344, Miss = 101, Miss_rate = 0.075, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1733, Miss = 100, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1439, Miss = 101, Miss_rate = 0.070, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1740, Miss = 99, Miss_rate = 0.057, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1432, Miss = 102, Miss_rate = 0.071, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1744, Miss = 99, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 20950
L2_total_cache_misses = 1214
L2_total_cache_miss_rate = 0.0579
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 437
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2921
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1079
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 328
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=37296
icnt_total_pkts_simt_to_mem=37959
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Network latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Flit latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Fragmentation average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Injected packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected packet size average = -nan (20 samples)
Accepted packet size average = -nan (20 samples)
Hops average = -nan (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 33863
gpu_tot_sim_insn = 820799
gpu_tot_ipc =      24.2388
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 1483
gpu_stall_icnt2sh    = 10582
gpu_total_sim_rate=35686

========= Core RFC stats =========
	Total RFC Accesses     = 162602
	Total RFC Misses       = 89020
	Total RFC Read Misses  = 42538
	Total RFC Write Misses = 46482
	Total RFC Evictions    = 57510

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 48062
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0095
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3008, Miss = 1157, Miss_rate = 0.385, Pending_hits = 88, Reservation_fails = 4671
	L1D_cache_core[1]: Access = 3260, Miss = 1303, Miss_rate = 0.400, Pending_hits = 119, Reservation_fails = 3940
	L1D_cache_core[2]: Access = 2962, Miss = 1159, Miss_rate = 0.391, Pending_hits = 104, Reservation_fails = 3490
	L1D_cache_core[3]: Access = 3338, Miss = 1298, Miss_rate = 0.389, Pending_hits = 83, Reservation_fails = 5686
	L1D_cache_core[4]: Access = 3752, Miss = 1434, Miss_rate = 0.382, Pending_hits = 116, Reservation_fails = 5766
	L1D_cache_core[5]: Access = 5250, Miss = 2419, Miss_rate = 0.461, Pending_hits = 307, Reservation_fails = 6979
	L1D_cache_core[6]: Access = 3630, Miss = 1451, Miss_rate = 0.400, Pending_hits = 97, Reservation_fails = 5979
	L1D_cache_core[7]: Access = 3284, Miss = 1248, Miss_rate = 0.380, Pending_hits = 74, Reservation_fails = 5322
	L1D_cache_core[8]: Access = 3077, Miss = 1248, Miss_rate = 0.406, Pending_hits = 114, Reservation_fails = 4339
	L1D_cache_core[9]: Access = 3381, Miss = 1400, Miss_rate = 0.414, Pending_hits = 121, Reservation_fails = 5300
	L1D_cache_core[10]: Access = 3251, Miss = 1246, Miss_rate = 0.383, Pending_hits = 85, Reservation_fails = 5357
	L1D_cache_core[11]: Access = 3181, Miss = 1195, Miss_rate = 0.376, Pending_hits = 89, Reservation_fails = 4046
	L1D_cache_core[12]: Access = 3104, Miss = 1260, Miss_rate = 0.406, Pending_hits = 119, Reservation_fails = 5197
	L1D_cache_core[13]: Access = 3009, Miss = 1225, Miss_rate = 0.407, Pending_hits = 112, Reservation_fails = 4520
	L1D_cache_core[14]: Access = 3075, Miss = 1164, Miss_rate = 0.379, Pending_hits = 88, Reservation_fails = 5201
	L1D_total_cache_accesses = 50562
	L1D_total_cache_misses = 20207
	L1D_total_cache_miss_rate = 0.3996
	L1D_total_cache_pending_hits = 1716
	L1D_total_cache_reservation_fails = 75793
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4480
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1667
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4004
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11846
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4000
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 49
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 63947
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 47607
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
886, 568, 528, 488, 798, 678, 742, 846, 
gpgpu_n_tot_thrd_icount = 2868864
gpgpu_n_tot_w_icount = 89652
gpgpu_n_stall_shd_mem = 105839
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4004
gpgpu_n_mem_write_global = 16856
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 80860
gpgpu_n_store_insn = 24452
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 143360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 102419
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:138576	W0_Idle:108921	W0_Scoreboard:271345	W1:26070	W2:10942	W3:8402	W4:5342	W5:3726	W6:2680	W7:2164	W8:1932	W9:2048	W10:1894	W11:1556	W12:1886	W13:1334	W14:932	W15:468	W16:124	W17:186	W18:46	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17920
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32032 {8:4004,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 679136 {40:16793,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 544544 {136:4004,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 134848 {8:16856,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 94 
maxdqlatency = 0 
maxmflatency = 654 
averagemflatency = 247 
max_icnt2mem_latency = 444 
max_icnt2sh_latency = 33802 
mrq_lat_table:978 	96 	105 	82 	57 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11436 	9391 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4502 	1502 	2058 	5504 	6656 	728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1684 	1586 	665 	79 	5 	0 	0 	2 	9 	43 	1542 	15191 	69 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       956         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1479         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1353/8 = 169.125000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        31        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        31        31        32        31         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        31        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        31        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        31        31        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        31         6         4         0         0         0         0         0         0         0         0 
total reads: 1214
min_bank_accesses = 0!
chip skew: 206/200 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         7         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 139
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:        765       841       533       494      5773      5861      6711      7585    none      none      none      none      none      none      none      none  
dram[1]:        780       839       658       566      5629      5964      7165      7594    none      none      none      none      none      none      none      none  
dram[2]:        786       673       442       535      5751      9259      6603     74440    none      none      none      none      none      none      none      none  
dram[3]:        796       603       701       593      5943      8516      6608      7132    none      none      none      none      none      none      none      none  
dram[4]:        858       582       542       589      6096      8023      6616      7380    none      none      none      none      none      none      none      none  
dram[5]:        756       709       536       600      5822      8886      6201      6257    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        384       529       456       435       491       541       486       539         0         0         0         0         0         0         0         0
dram[1]:        433       422       523       415       525       491       414       473         0         0         0         0         0         0         0         0
dram[2]:        365       374       431       470       523       574       468       567         0         0         0         0         0         0         0         0
dram[3]:        526       460       607       552       607       539       469       467         0         0         0         0         0         0         0         0
dram[4]:        490       393       451       479       490       654       413       545         0         0         0         0         0         0         0         0
dram[5]:        466       469       464       562       453       473       436       494         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44695 n_nop=44245 n_act=11 n_pre=3 n_req=230 n_rd=412 n_write=24 bw_util=0.01951
n_activity=2451 dram_eff=0.3558
bk0: 70a 44443i bk1: 64a 44477i bk2: 64a 44500i bk3: 64a 44364i bk4: 62a 44433i bk5: 64a 44413i bk6: 12a 44564i bk7: 12a 44591i bk8: 0a 44692i bk9: 0a 44693i bk10: 0a 44695i bk11: 0a 44695i bk12: 0a 44695i bk13: 0a 44697i bk14: 0a 44698i bk15: 0a 44698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0124175
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44695 n_nop=44256 n_act=9 n_pre=1 n_req=226 n_rd=406 n_write=23 bw_util=0.0192
n_activity=2278 dram_eff=0.3766
bk0: 68a 44488i bk1: 64a 44436i bk2: 62a 44464i bk3: 62a 44295i bk4: 64a 44468i bk5: 62a 44456i bk6: 12a 44596i bk7: 12a 44593i bk8: 0a 44691i bk9: 0a 44693i bk10: 0a 44694i bk11: 0a 44694i bk12: 0a 44695i bk13: 0a 44697i bk14: 0a 44698i bk15: 0a 44699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0259089
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44695 n_nop=44256 n_act=9 n_pre=1 n_req=226 n_rd=406 n_write=23 bw_util=0.0192
n_activity=2236 dram_eff=0.3837
bk0: 66a 44483i bk1: 64a 44411i bk2: 64a 44504i bk3: 64a 44344i bk4: 62a 44475i bk5: 64a 44415i bk6: 12a 44582i bk7: 10a 44603i bk8: 0a 44693i bk9: 0a 44693i bk10: 0a 44694i bk11: 0a 44695i bk12: 0a 44695i bk13: 0a 44697i bk14: 0a 44697i bk15: 0a 44697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0198904
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44695 n_nop=44264 n_act=8 n_pre=0 n_req=222 n_rd=402 n_write=21 bw_util=0.01893
n_activity=2051 dram_eff=0.4125
bk0: 64a 44513i bk1: 64a 44427i bk2: 64a 44456i bk3: 64a 44347i bk4: 62a 44451i bk5: 64a 44377i bk6: 12a 44597i bk7: 8a 44601i bk8: 0a 44693i bk9: 0a 44693i bk10: 0a 44693i bk11: 0a 44694i bk12: 0a 44696i bk13: 0a 44696i bk14: 0a 44697i bk15: 0a 44698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0175187
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44695 n_nop=44263 n_act=8 n_pre=0 n_req=224 n_rd=400 n_write=24 bw_util=0.01897
n_activity=2188 dram_eff=0.3876
bk0: 64a 44488i bk1: 64a 44424i bk2: 64a 44410i bk3: 62a 44243i bk4: 62a 44473i bk5: 64a 44426i bk6: 12a 44580i bk7: 8a 44625i bk8: 0a 44691i bk9: 0a 44692i bk10: 0a 44693i bk11: 0a 44696i bk12: 0a 44696i bk13: 0a 44697i bk14: 0a 44697i bk15: 0a 44697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0370735
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44695 n_nop=44261 n_act=8 n_pre=0 n_req=225 n_rd=402 n_write=24 bw_util=0.01906
n_activity=2218 dram_eff=0.3841
bk0: 64a 44520i bk1: 64a 44441i bk2: 64a 44454i bk3: 64a 44375i bk4: 64a 44463i bk5: 62a 44420i bk6: 12a 44569i bk7: 8a 44625i bk8: 0a 44691i bk9: 0a 44691i bk10: 0a 44693i bk11: 0a 44694i bk12: 0a 44695i bk13: 0a 44696i bk14: 0a 44698i bk15: 0a 44698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0172726

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1436, Miss = 104, Miss_rate = 0.072, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1463, Miss = 102, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1433, Miss = 103, Miss_rate = 0.072, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 1444, Miss = 100, Miss_rate = 0.069, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1387, Miss = 102, Miss_rate = 0.074, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[5]: Access = 4355, Miss = 101, Miss_rate = 0.023, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1344, Miss = 101, Miss_rate = 0.075, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1733, Miss = 100, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1439, Miss = 101, Miss_rate = 0.070, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1740, Miss = 99, Miss_rate = 0.057, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1432, Miss = 102, Miss_rate = 0.071, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1744, Miss = 99, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 20950
L2_total_cache_misses = 1214
L2_total_cache_miss_rate = 0.0579
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 437
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2921
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1079
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 328
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=37296
icnt_total_pkts_simt_to_mem=37959
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Network latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Flit latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Fragmentation average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Injected packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected packet size average = -nan (21 samples)
Accepted packet size average = -nan (21 samples)
Hops average = -nan (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33863)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33863)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33863)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33863)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33863)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33863)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33863)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33863)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33863)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33863)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33863)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33863)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33863)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33863)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33863)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,33863)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(4,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 34363  inst.: 940803 (ipc=240.0) sim_rate=39200 (inst/sec) elapsed = 0:0:00:24 / Thu Apr 12 15:17:08 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(7,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 34863  inst.: 957390 (ipc=136.6) sim_rate=38295 (inst/sec) elapsed = 0:0:00:25 / Thu Apr 12 15:17:09 2018
GPGPU-Sim uArch: cycles simulated: 35863  inst.: 1031430 (ipc=105.3) sim_rate=39670 (inst/sec) elapsed = 0:0:00:26 / Thu Apr 12 15:17:10 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(9,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 36863  inst.: 1098697 (ipc=92.6) sim_rate=40692 (inst/sec) elapsed = 0:0:00:27 / Thu Apr 12 15:17:11 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3139,33863), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3226,33863), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3393,33863), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3429,33863), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3454,33863), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3518,33863), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3750,33863), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3914,33863), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 37863  inst.: 1123113 (ipc=75.6) sim_rate=40111 (inst/sec) elapsed = 0:0:00:28 / Thu Apr 12 15:17:12 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4076,33863), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4301,33863), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4493,33863), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4623,33863), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4815,33863), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5054,33863), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7289,33863), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8010,33863), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
Destroy streams for kernel 6: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 8011
gpu_sim_insn = 318323
gpu_ipc =      39.7357
gpu_tot_sim_cycle = 41874
gpu_tot_sim_insn = 1139122
gpu_tot_ipc =      27.2036
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 4415
gpu_stall_icnt2sh    = 20970
gpu_total_sim_rate=40682

========= Core RFC stats =========
	Total RFC Accesses     = 218347
	Total RFC Misses       = 118571
	Total RFC Read Misses  = 55734
	Total RFC Write Misses = 62837
	Total RFC Evictions    = 78581

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 64960
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0070
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4568, Miss = 1393, Miss_rate = 0.305, Pending_hits = 135, Reservation_fails = 5083
	L1D_cache_core[1]: Access = 4882, Miss = 1540, Miss_rate = 0.315, Pending_hits = 151, Reservation_fails = 4468
	L1D_cache_core[2]: Access = 4476, Miss = 1400, Miss_rate = 0.313, Pending_hits = 155, Reservation_fails = 3649
	L1D_cache_core[3]: Access = 4874, Miss = 1575, Miss_rate = 0.323, Pending_hits = 143, Reservation_fails = 5938
	L1D_cache_core[4]: Access = 5437, Miss = 1667, Miss_rate = 0.307, Pending_hits = 164, Reservation_fails = 6348
	L1D_cache_core[5]: Access = 6800, Miss = 2645, Miss_rate = 0.389, Pending_hits = 351, Reservation_fails = 7259
	L1D_cache_core[6]: Access = 6846, Miss = 2470, Miss_rate = 0.361, Pending_hits = 407, Reservation_fails = 7946
	L1D_cache_core[7]: Access = 4672, Miss = 1448, Miss_rate = 0.310, Pending_hits = 118, Reservation_fails = 5493
	L1D_cache_core[8]: Access = 4572, Miss = 1457, Miss_rate = 0.319, Pending_hits = 148, Reservation_fails = 4997
	L1D_cache_core[9]: Access = 4906, Miss = 1683, Miss_rate = 0.343, Pending_hits = 172, Reservation_fails = 5473
	L1D_cache_core[10]: Access = 4789, Miss = 1517, Miss_rate = 0.317, Pending_hits = 144, Reservation_fails = 5579
	L1D_cache_core[11]: Access = 4646, Miss = 1410, Miss_rate = 0.303, Pending_hits = 135, Reservation_fails = 4194
	L1D_cache_core[12]: Access = 4538, Miss = 1463, Miss_rate = 0.322, Pending_hits = 151, Reservation_fails = 5551
	L1D_cache_core[13]: Access = 4565, Miss = 1498, Miss_rate = 0.328, Pending_hits = 163, Reservation_fails = 4900
	L1D_cache_core[14]: Access = 4573, Miss = 1448, Miss_rate = 0.317, Pending_hits = 156, Reservation_fails = 5484
	L1D_total_cache_accesses = 75144
	L1D_total_cache_misses = 24614
	L1D_total_cache_miss_rate = 0.3276
	L1D_total_cache_pending_hits = 2693
	L1D_total_cache_reservation_fails = 82362
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0893
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17125
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4896
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65237
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 64505
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1168, 810, 746, 746, 1008, 968, 968, 1072, 
gpgpu_n_tot_thrd_icount = 3829888
gpgpu_n_tot_w_icount = 119684
gpgpu_n_stall_shd_mem = 129114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6159
gpgpu_n_mem_write_global = 19214
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 134815
gpgpu_n_store_insn = 30765
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 125694
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:147304	W0_Idle:115843	W0_Scoreboard:352083	W1:31654	W2:13734	W3:9778	W4:6510	W5:4630	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21504
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49272 {8:6159,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 773456 {40:19151,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 837624 {136:6159,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 153712 {8:19214,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 94 
maxdqlatency = 0 
maxmflatency = 654 
averagemflatency = 243 
max_icnt2mem_latency = 477 
max_icnt2sh_latency = 41575 
mrq_lat_table:987 	96 	105 	82 	57 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14579 	10739 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6331 	2257 	2777 	6180 	7169 	749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2082 	2556 	1296 	221 	19 	0 	0 	2 	9 	43 	1542 	15191 	2427 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       956         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1479         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1362/8 = 170.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         7         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 139
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1199      1274       896       757      6485      6796      7986      8243    none      none      none      none      none      none      none      none  
dram[1]:       1251      1276      1047      1004      6501      6791      7483      8356    none      none      none      none      none      none      none      none  
dram[2]:       1212      1044       740       908      6498     10600      7443     87613    none      none      none      none      none      none      none      none  
dram[3]:       1396      1057      1179       966      6836      9648      7556      7637    none      none      none      none      none      none      none      none  
dram[4]:       1321       970       873       856      6852      9132      7458      8205    none      none      none      none      none      none      none      none  
dram[5]:       1306      1087       964       958      6719     10042      7165      7040    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        384       529       456       435       491       541       540       539         0         0         0         0         0         0         0         0
dram[1]:        433       455       523       496       525       491       414       473         0         0         0         0         0         0         0         0
dram[2]:        365       463       431       474       523       574       468       567         0         0         0         0         0         0         0         0
dram[3]:        526       524       620       552       629       539       469       467         0         0         0         0         0         0         0         0
dram[4]:        490       459       483       479       490       654       413       545         0         0         0         0         0         0         0         0
dram[5]:        467       469       485       562       453       473       436       494         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55269 n_nop=54817 n_act=11 n_pre=3 n_req=231 n_rd=414 n_write=24 bw_util=0.01585
n_activity=2466 dram_eff=0.3552
bk0: 70a 55017i bk1: 64a 55051i bk2: 64a 55074i bk3: 64a 54938i bk4: 64a 55003i bk5: 64a 54987i bk6: 12a 55138i bk7: 12a 55165i bk8: 0a 55266i bk9: 0a 55267i bk10: 0a 55269i bk11: 0a 55269i bk12: 0a 55269i bk13: 0a 55271i bk14: 0a 55272i bk15: 0a 55272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0100418
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55269 n_nop=54824 n_act=9 n_pre=1 n_req=229 n_rd=412 n_write=23 bw_util=0.01574
n_activity=2323 dram_eff=0.3745
bk0: 68a 55062i bk1: 64a 55010i bk2: 64a 55034i bk3: 64a 54865i bk4: 64a 55042i bk5: 64a 55026i bk6: 12a 55170i bk7: 12a 55167i bk8: 0a 55265i bk9: 0a 55267i bk10: 0a 55268i bk11: 0a 55268i bk12: 0a 55269i bk13: 0a 55271i bk14: 0a 55272i bk15: 0a 55273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0209521
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55269 n_nop=54828 n_act=9 n_pre=1 n_req=227 n_rd=408 n_write=23 bw_util=0.0156
n_activity=2251 dram_eff=0.3829
bk0: 66a 55057i bk1: 64a 54985i bk2: 64a 55078i bk3: 64a 54918i bk4: 64a 55045i bk5: 64a 54989i bk6: 12a 55156i bk7: 10a 55177i bk8: 0a 55267i bk9: 0a 55267i bk10: 0a 55268i bk11: 0a 55269i bk12: 0a 55269i bk13: 0a 55271i bk14: 0a 55271i bk15: 0a 55271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.016085
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55269 n_nop=54836 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01538
n_activity=2066 dram_eff=0.4114
bk0: 64a 55087i bk1: 64a 55001i bk2: 64a 55030i bk3: 64a 54921i bk4: 64a 55021i bk5: 64a 54951i bk6: 12a 55171i bk7: 8a 55175i bk8: 0a 55267i bk9: 0a 55267i bk10: 0a 55267i bk11: 0a 55268i bk12: 0a 55270i bk13: 0a 55270i bk14: 0a 55271i bk15: 0a 55272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0141671
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55269 n_nop=54833 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01549
n_activity=2208 dram_eff=0.3877
bk0: 64a 55062i bk1: 64a 54998i bk2: 64a 54984i bk3: 64a 54813i bk4: 64a 55042i bk5: 64a 55000i bk6: 12a 55154i bk7: 8a 55199i bk8: 0a 55265i bk9: 0a 55266i bk10: 0a 55267i bk11: 0a 55270i bk12: 0a 55270i bk13: 0a 55271i bk14: 0a 55271i bk15: 0a 55271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0299806
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55269 n_nop=54833 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01549
n_activity=2233 dram_eff=0.3833
bk0: 64a 55094i bk1: 64a 55015i bk2: 64a 55028i bk3: 64a 54949i bk4: 64a 55037i bk5: 64a 54990i bk6: 12a 55143i bk7: 8a 55199i bk8: 0a 55265i bk9: 0a 55265i bk10: 0a 55267i bk11: 0a 55268i bk12: 0a 55269i bk13: 0a 55270i bk14: 0a 55272i bk15: 0a 55272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.013968

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1778, Miss = 105, Miss_rate = 0.059, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1794, Miss = 102, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1711, Miss = 104, Miss_rate = 0.061, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 1767, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1713, Miss = 103, Miss_rate = 0.060, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[5]: Access = 5227, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1667, Miss = 102, Miss_rate = 0.061, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2059, Miss = 100, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1781, Miss = 102, Miss_rate = 0.057, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2086, Miss = 100, Miss_rate = 0.048, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1772, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2108, Miss = 100, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25463
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 437
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5067
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19075
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 328
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=50429
icnt_total_pkts_simt_to_mem=44830
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.2772
	minimum = 6
	maximum = 273
Network latency average = 21.1291
	minimum = 6
	maximum = 182
Slowest packet = 43211
Flit latency average = 19.6519
	minimum = 6
	maximum = 178
Slowest flit = 93277
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0417297
	minimum = 0.0257146 (at node 7)
	maximum = 0.128948 (at node 6)
Accepted packet rate average = 0.0417297
	minimum = 0.0257146 (at node 7)
	maximum = 0.128948 (at node 6)
Injected flit rate average = 0.0924839
	minimum = 0.0410685 (at node 7)
	maximum = 0.184247 (at node 20)
Accepted flit rate average= 0.0924839
	minimum = 0.0441892 (at node 17)
	maximum = 0.48396 (at node 6)
Injected packet length average = 2.21626
Accepted packet length average = 2.21626
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Network latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Flit latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Fragmentation average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Injected packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected packet size average = -nan (22 samples)
Accepted packet size average = -nan (22 samples)
Hops average = -nan (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 40682 (inst/sec)
gpgpu_simulation_rate = 1495 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 41874
gpu_tot_sim_insn = 1139122
gpu_tot_ipc =      27.2036
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 4415
gpu_stall_icnt2sh    = 20970
gpu_total_sim_rate=40682

========= Core RFC stats =========
	Total RFC Accesses     = 218347
	Total RFC Misses       = 118571
	Total RFC Read Misses  = 55734
	Total RFC Write Misses = 62837
	Total RFC Evictions    = 78581

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 64960
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0070
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4568, Miss = 1393, Miss_rate = 0.305, Pending_hits = 135, Reservation_fails = 5083
	L1D_cache_core[1]: Access = 4882, Miss = 1540, Miss_rate = 0.315, Pending_hits = 151, Reservation_fails = 4468
	L1D_cache_core[2]: Access = 4476, Miss = 1400, Miss_rate = 0.313, Pending_hits = 155, Reservation_fails = 3649
	L1D_cache_core[3]: Access = 4874, Miss = 1575, Miss_rate = 0.323, Pending_hits = 143, Reservation_fails = 5938
	L1D_cache_core[4]: Access = 5437, Miss = 1667, Miss_rate = 0.307, Pending_hits = 164, Reservation_fails = 6348
	L1D_cache_core[5]: Access = 6800, Miss = 2645, Miss_rate = 0.389, Pending_hits = 351, Reservation_fails = 7259
	L1D_cache_core[6]: Access = 6846, Miss = 2470, Miss_rate = 0.361, Pending_hits = 407, Reservation_fails = 7946
	L1D_cache_core[7]: Access = 4672, Miss = 1448, Miss_rate = 0.310, Pending_hits = 118, Reservation_fails = 5493
	L1D_cache_core[8]: Access = 4572, Miss = 1457, Miss_rate = 0.319, Pending_hits = 148, Reservation_fails = 4997
	L1D_cache_core[9]: Access = 4906, Miss = 1683, Miss_rate = 0.343, Pending_hits = 172, Reservation_fails = 5473
	L1D_cache_core[10]: Access = 4789, Miss = 1517, Miss_rate = 0.317, Pending_hits = 144, Reservation_fails = 5579
	L1D_cache_core[11]: Access = 4646, Miss = 1410, Miss_rate = 0.303, Pending_hits = 135, Reservation_fails = 4194
	L1D_cache_core[12]: Access = 4538, Miss = 1463, Miss_rate = 0.322, Pending_hits = 151, Reservation_fails = 5551
	L1D_cache_core[13]: Access = 4565, Miss = 1498, Miss_rate = 0.328, Pending_hits = 163, Reservation_fails = 4900
	L1D_cache_core[14]: Access = 4573, Miss = 1448, Miss_rate = 0.317, Pending_hits = 156, Reservation_fails = 5484
	L1D_total_cache_accesses = 75144
	L1D_total_cache_misses = 24614
	L1D_total_cache_miss_rate = 0.3276
	L1D_total_cache_pending_hits = 2693
	L1D_total_cache_reservation_fails = 82362
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0893
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17125
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4896
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65237
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 64505
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1168, 810, 746, 746, 1008, 968, 968, 1072, 
gpgpu_n_tot_thrd_icount = 3829888
gpgpu_n_tot_w_icount = 119684
gpgpu_n_stall_shd_mem = 129114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6159
gpgpu_n_mem_write_global = 19214
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 134815
gpgpu_n_store_insn = 30765
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 125694
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:147304	W0_Idle:115843	W0_Scoreboard:352083	W1:31654	W2:13734	W3:9778	W4:6510	W5:4630	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21504
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49272 {8:6159,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 773456 {40:19151,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 837624 {136:6159,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 153712 {8:19214,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 94 
maxdqlatency = 0 
maxmflatency = 654 
averagemflatency = 243 
max_icnt2mem_latency = 477 
max_icnt2sh_latency = 41575 
mrq_lat_table:987 	96 	105 	82 	57 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14579 	10739 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6331 	2257 	2777 	6180 	7169 	749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2082 	2556 	1296 	221 	19 	0 	0 	2 	9 	43 	1542 	15191 	2427 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       956         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1479         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1362/8 = 170.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         7         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 139
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1199      1274       896       757      6485      6796      7986      8243    none      none      none      none      none      none      none      none  
dram[1]:       1251      1276      1047      1004      6501      6791      7483      8356    none      none      none      none      none      none      none      none  
dram[2]:       1212      1044       740       908      6498     10600      7443     87613    none      none      none      none      none      none      none      none  
dram[3]:       1396      1057      1179       966      6836      9648      7556      7637    none      none      none      none      none      none      none      none  
dram[4]:       1321       970       873       856      6852      9132      7458      8205    none      none      none      none      none      none      none      none  
dram[5]:       1306      1087       964       958      6719     10042      7165      7040    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        384       529       456       435       491       541       540       539         0         0         0         0         0         0         0         0
dram[1]:        433       455       523       496       525       491       414       473         0         0         0         0         0         0         0         0
dram[2]:        365       463       431       474       523       574       468       567         0         0         0         0         0         0         0         0
dram[3]:        526       524       620       552       629       539       469       467         0         0         0         0         0         0         0         0
dram[4]:        490       459       483       479       490       654       413       545         0         0         0         0         0         0         0         0
dram[5]:        467       469       485       562       453       473       436       494         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55269 n_nop=54817 n_act=11 n_pre=3 n_req=231 n_rd=414 n_write=24 bw_util=0.01585
n_activity=2466 dram_eff=0.3552
bk0: 70a 55017i bk1: 64a 55051i bk2: 64a 55074i bk3: 64a 54938i bk4: 64a 55003i bk5: 64a 54987i bk6: 12a 55138i bk7: 12a 55165i bk8: 0a 55266i bk9: 0a 55267i bk10: 0a 55269i bk11: 0a 55269i bk12: 0a 55269i bk13: 0a 55271i bk14: 0a 55272i bk15: 0a 55272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0100418
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55269 n_nop=54824 n_act=9 n_pre=1 n_req=229 n_rd=412 n_write=23 bw_util=0.01574
n_activity=2323 dram_eff=0.3745
bk0: 68a 55062i bk1: 64a 55010i bk2: 64a 55034i bk3: 64a 54865i bk4: 64a 55042i bk5: 64a 55026i bk6: 12a 55170i bk7: 12a 55167i bk8: 0a 55265i bk9: 0a 55267i bk10: 0a 55268i bk11: 0a 55268i bk12: 0a 55269i bk13: 0a 55271i bk14: 0a 55272i bk15: 0a 55273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0209521
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55269 n_nop=54828 n_act=9 n_pre=1 n_req=227 n_rd=408 n_write=23 bw_util=0.0156
n_activity=2251 dram_eff=0.3829
bk0: 66a 55057i bk1: 64a 54985i bk2: 64a 55078i bk3: 64a 54918i bk4: 64a 55045i bk5: 64a 54989i bk6: 12a 55156i bk7: 10a 55177i bk8: 0a 55267i bk9: 0a 55267i bk10: 0a 55268i bk11: 0a 55269i bk12: 0a 55269i bk13: 0a 55271i bk14: 0a 55271i bk15: 0a 55271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.016085
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55269 n_nop=54836 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01538
n_activity=2066 dram_eff=0.4114
bk0: 64a 55087i bk1: 64a 55001i bk2: 64a 55030i bk3: 64a 54921i bk4: 64a 55021i bk5: 64a 54951i bk6: 12a 55171i bk7: 8a 55175i bk8: 0a 55267i bk9: 0a 55267i bk10: 0a 55267i bk11: 0a 55268i bk12: 0a 55270i bk13: 0a 55270i bk14: 0a 55271i bk15: 0a 55272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0141671
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55269 n_nop=54833 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01549
n_activity=2208 dram_eff=0.3877
bk0: 64a 55062i bk1: 64a 54998i bk2: 64a 54984i bk3: 64a 54813i bk4: 64a 55042i bk5: 64a 55000i bk6: 12a 55154i bk7: 8a 55199i bk8: 0a 55265i bk9: 0a 55266i bk10: 0a 55267i bk11: 0a 55270i bk12: 0a 55270i bk13: 0a 55271i bk14: 0a 55271i bk15: 0a 55271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0299806
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55269 n_nop=54833 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01549
n_activity=2233 dram_eff=0.3833
bk0: 64a 55094i bk1: 64a 55015i bk2: 64a 55028i bk3: 64a 54949i bk4: 64a 55037i bk5: 64a 54990i bk6: 12a 55143i bk7: 8a 55199i bk8: 0a 55265i bk9: 0a 55265i bk10: 0a 55267i bk11: 0a 55268i bk12: 0a 55269i bk13: 0a 55270i bk14: 0a 55272i bk15: 0a 55272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.013968

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1778, Miss = 105, Miss_rate = 0.059, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1794, Miss = 102, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1711, Miss = 104, Miss_rate = 0.061, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 1767, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1713, Miss = 103, Miss_rate = 0.060, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[5]: Access = 5227, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1667, Miss = 102, Miss_rate = 0.061, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2059, Miss = 100, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1781, Miss = 102, Miss_rate = 0.057, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2086, Miss = 100, Miss_rate = 0.048, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1772, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2108, Miss = 100, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25463
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 437
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5067
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19075
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 328
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=50429
icnt_total_pkts_simt_to_mem=44830
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Network latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Flit latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Fragmentation average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Injected packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected packet size average = -nan (23 samples)
Accepted packet size average = -nan (23 samples)
Hops average = -nan (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 41874
gpu_tot_sim_insn = 1139122
gpu_tot_ipc =      27.2036
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 4415
gpu_stall_icnt2sh    = 20970
gpu_total_sim_rate=40682

========= Core RFC stats =========
	Total RFC Accesses     = 218347
	Total RFC Misses       = 118571
	Total RFC Read Misses  = 55734
	Total RFC Write Misses = 62837
	Total RFC Evictions    = 78581

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 64960
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0070
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4568, Miss = 1393, Miss_rate = 0.305, Pending_hits = 135, Reservation_fails = 5083
	L1D_cache_core[1]: Access = 4882, Miss = 1540, Miss_rate = 0.315, Pending_hits = 151, Reservation_fails = 4468
	L1D_cache_core[2]: Access = 4476, Miss = 1400, Miss_rate = 0.313, Pending_hits = 155, Reservation_fails = 3649
	L1D_cache_core[3]: Access = 4874, Miss = 1575, Miss_rate = 0.323, Pending_hits = 143, Reservation_fails = 5938
	L1D_cache_core[4]: Access = 5437, Miss = 1667, Miss_rate = 0.307, Pending_hits = 164, Reservation_fails = 6348
	L1D_cache_core[5]: Access = 6800, Miss = 2645, Miss_rate = 0.389, Pending_hits = 351, Reservation_fails = 7259
	L1D_cache_core[6]: Access = 6846, Miss = 2470, Miss_rate = 0.361, Pending_hits = 407, Reservation_fails = 7946
	L1D_cache_core[7]: Access = 4672, Miss = 1448, Miss_rate = 0.310, Pending_hits = 118, Reservation_fails = 5493
	L1D_cache_core[8]: Access = 4572, Miss = 1457, Miss_rate = 0.319, Pending_hits = 148, Reservation_fails = 4997
	L1D_cache_core[9]: Access = 4906, Miss = 1683, Miss_rate = 0.343, Pending_hits = 172, Reservation_fails = 5473
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
	L1D_cache_core[10]: Access = 4789, Miss = 1517, Miss_rate = 0.317, Pending_hits = 144, Reservation_fails = 5579
	L1D_cache_core[11]: Access = 4646, Miss = 1410, Miss_rate = 0.303, Pending_hits = 135, Reservation_fails = 4194
	L1D_cache_core[12]: Access = 4538, Miss = 1463, Miss_rate = 0.322, Pending_hits = 151, Reservation_fails = 5551
	L1D_cache_core[13]: Access = 4565, Miss = 1498, Miss_rate = 0.328, Pending_hits = 163, Reservation_fails = 4900
	L1D_cache_core[14]: Access = 4573, Miss = 1448, Miss_rate = 0.317, Pending_hits = 156, Reservation_fails = 5484
	L1D_total_cache_accesses = 75144
	L1D_total_cache_misses = 24614
	L1D_total_cache_miss_rate = 0.3276
	L1D_total_cache_pending_hits = 2693
	L1D_total_cache_reservation_fails = 82362
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0893
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17125
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4896
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65237
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 64505
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1168, 810, 746, 746, 1008, 968, 968, 1072, 
gpgpu_n_tot_thrd_icount = 3829888
gpgpu_n_tot_w_icount = 119684
gpgpu_n_stall_shd_mem = 129114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6159
gpgpu_n_mem_write_global = 19214
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 134815
gpgpu_n_store_insn = 30765
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 125694
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:147304	W0_Idle:115843	W0_Scoreboard:352083	W1:31654	W2:13734	W3:9778	W4:6510	W5:4630	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21504
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49272 {8:6159,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 773456 {40:19151,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 837624 {136:6159,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 153712 {8:19214,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 94 
maxdqlatency = 0 
maxmflatency = 654 
averagemflatency = 243 
max_icnt2mem_latency = 477 
max_icnt2sh_latency = 41575 
mrq_lat_table:987 	96 	105 	82 	57 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14579 	10739 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6331 	2257 	2777 	6180 	7169 	749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2082 	2556 	1296 	221 	19 	0 	0 	2 	9 	43 	1542 	15191 	2427 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       956         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1479         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1362/8 = 170.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         7         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 139
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1199      1274       896       757      6485      6796      7986      8243    none      none      none      none      none      none      none      none  
dram[1]:       1251      1276      1047      1004      6501      6791      7483      8356    none      none      none      none      none      none      none      none  
dram[2]:       1212      1044       740       908      6498     10600      7443     87613    none      none      none      none      none      none      none      none  
dram[3]:       1396      1057      1179       966      6836      9648      7556      7637    none      none      none      none      none      none      none      none  
dram[4]:       1321       970       873       856      6852      9132      7458      8205    none      none      none      none      none      none      none      none  
dram[5]:       1306      1087       964       958      6719     10042      7165      7040    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        384       529       456       435       491       541       540       539         0         0         0         0         0         0         0         0
dram[1]:        433       455       523       496       525       491       414       473         0         0         0         0         0         0         0         0
dram[2]:        365       463       431       474       523       574       468       567         0         0         0         0         0         0         0         0
dram[3]:        526       524       620       552       629       539       469       467         0         0         0         0         0         0         0         0
dram[4]:        490       459       483       479       490       654       413       545         0         0         0         0         0         0         0         0
dram[5]:        467       469       485       562       453       473       436       494         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55269 n_nop=54817 n_act=11 n_pre=3 n_req=231 n_rd=414 n_write=24 bw_util=0.01585
n_activity=2466 dram_eff=0.3552
bk0: 70a 55017i bk1: 64a 55051i bk2: 64a 55074i bk3: 64a 54938i bk4: 64a 55003i bk5: 64a 54987i bk6: 12a 55138i bk7: 12a 55165i bk8: 0a 55266i bk9: 0a 55267i bk10: 0a 55269i bk11: 0a 55269i bk12: 0a 55269i bk13: 0a 55271i bk14: 0a 55272i bk15: 0a 55272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0100418
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55269 n_nop=54824 n_act=9 n_pre=1 n_req=229 n_rd=412 n_write=23 bw_util=0.01574
n_activity=2323 dram_eff=0.3745
bk0: 68a 55062i bk1: 64a 55010i bk2: 64a 55034i bk3: 64a 54865i bk4: 64a 55042i bk5: 64a 55026i bk6: 12a 55170i bk7: 12a 55167i bk8: 0a 55265i bk9: 0a 55267i bk10: 0a 55268i bk11: 0a 55268i bk12: 0a 55269i bk13: 0a 55271i bk14: 0a 55272i bk15: 0a 55273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0209521
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55269 n_nop=54828 n_act=9 n_pre=1 n_req=227 n_rd=408 n_write=23 bw_util=0.0156
n_activity=2251 dram_eff=0.3829
bk0: 66a 55057i bk1: 64a 54985i bk2: 64a 55078i bk3: 64a 54918i bk4: 64a 55045i bk5: 64a 54989i bk6: 12a 55156i bk7: 10a 55177i bk8: 0a 55267i bk9: 0a 55267i bk10: 0a 55268i bk11: 0a 55269i bk12: 0a 55269i bk13: 0a 55271i bk14: 0a 55271i bk15: 0a 55271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.016085
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55269 n_nop=54836 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01538
n_activity=2066 dram_eff=0.4114
bk0: 64a 55087i bk1: 64a 55001i bk2: 64a 55030i bk3: 64a 54921i bk4: 64a 55021i bk5: 64a 54951i bk6: 12a 55171i bk7: 8a 55175i bk8: 0a 55267i bk9: 0a 55267i bk10: 0a 55267i bk11: 0a 55268i bk12: 0a 55270i bk13: 0a 55270i bk14: 0a 55271i bk15: 0a 55272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0141671
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55269 n_nop=54833 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01549
n_activity=2208 dram_eff=0.3877
bk0: 64a 55062i bk1: 64a 54998i bk2: 64a 54984i bk3: 64a 54813i bk4: 64a 55042i bk5: 64a 55000i bk6: 12a 55154i bk7: 8a 55199i bk8: 0a 55265i bk9: 0a 55266i bk10: 0a 55267i bk11: 0a 55270i bk12: 0a 55270i bk13: 0a 55271i bk14: 0a 55271i bk15: 0a 55271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0299806
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55269 n_nop=54833 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01549
n_activity=2233 dram_eff=0.3833
bk0: 64a 55094i bk1: 64a 55015i bk2: 64a 55028i bk3: 64a 54949i bk4: 64a 55037i bk5: 64a 54990i bk6: 12a 55143i bk7: 8a 55199i bk8: 0a 55265i bk9: 0a 55265i bk10: 0a 55267i bk11: 0a 55268i bk12: 0a 55269i bk13: 0a 55270i bk14: 0a 55272i bk15: 0a 55272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.013968

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1778, Miss = 105, Miss_rate = 0.059, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1794, Miss = 102, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1711, Miss = 104, Miss_rate = 0.061, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 1767, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1713, Miss = 103, Miss_rate = 0.060, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[5]: Access = 5227, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1667, Miss = 102, Miss_rate = 0.061, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2059, Miss = 100, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1781, Miss = 102, Miss_rate = 0.057, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2086, Miss = 100, Miss_rate = 0.048, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1772, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2108, Miss = 100, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25463
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 437
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5067
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19075
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 328
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=50429
icnt_total_pkts_simt_to_mem=44830
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Network latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Flit latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Fragmentation average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Injected packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected packet size average = -nan (24 samples)
Accepted packet size average = -nan (24 samples)
Hops average = -nan (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41874)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41874)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41874)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41874)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41874)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41874)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41874)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41874)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41874)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41874)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41874)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41874)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41874)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41874)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41874)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,41874)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(3,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 42374  inst.: 1248071 (ipc=217.9) sim_rate=43036 (inst/sec) elapsed = 0:0:00:29 / Thu Apr 12 15:17:13 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(8,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 42874  inst.: 1257322 (ipc=118.2) sim_rate=41910 (inst/sec) elapsed = 0:0:00:30 / Thu Apr 12 15:17:14 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1153,41874), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1232,41874), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1260,41874), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1347,41874), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1446,41874), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1495,41874), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1517,41874), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1546,41874), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1614,41874), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1615,41874), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1687,41874), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1762,41874), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1771,41874), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1792,41874), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1863,41874), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1978,41874), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 7.
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 1979
gpu_sim_insn = 127068
gpu_ipc =      64.2082
gpu_tot_sim_cycle = 43853
gpu_tot_sim_insn = 1266190
gpu_tot_ipc =      28.8735
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 4415
gpu_stall_icnt2sh    = 22302
gpu_total_sim_rate=42206

========= Core RFC stats =========
	Total RFC Accesses     = 240157
	Total RFC Misses       = 129485
	Total RFC Read Misses  = 60357
	Total RFC Write Misses = 69128
	Total RFC Evictions    = 87172

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 72279
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4807, Miss = 1430, Miss_rate = 0.297, Pending_hits = 152, Reservation_fails = 5083
	L1D_cache_core[1]: Access = 5106, Miss = 1579, Miss_rate = 0.309, Pending_hits = 168, Reservation_fails = 4468
	L1D_cache_core[2]: Access = 4706, Miss = 1441, Miss_rate = 0.306, Pending_hits = 173, Reservation_fails = 3649
	L1D_cache_core[3]: Access = 5116, Miss = 1615, Miss_rate = 0.316, Pending_hits = 160, Reservation_fails = 5938
	L1D_cache_core[4]: Access = 5701, Miss = 1711, Miss_rate = 0.300, Pending_hits = 181, Reservation_fails = 6348
	L1D_cache_core[5]: Access = 7011, Miss = 2677, Miss_rate = 0.382, Pending_hits = 366, Reservation_fails = 7259
	L1D_cache_core[6]: Access = 7102, Miss = 2514, Miss_rate = 0.354, Pending_hits = 427, Reservation_fails = 7946
	L1D_cache_core[7]: Access = 5131, Miss = 1534, Miss_rate = 0.299, Pending_hits = 158, Reservation_fails = 5493
	L1D_cache_core[8]: Access = 4783, Miss = 1492, Miss_rate = 0.312, Pending_hits = 163, Reservation_fails = 4997
	L1D_cache_core[9]: Access = 5093, Miss = 1716, Miss_rate = 0.337, Pending_hits = 188, Reservation_fails = 5473
	L1D_cache_core[10]: Access = 5058, Miss = 1558, Miss_rate = 0.308, Pending_hits = 163, Reservation_fails = 5579
	L1D_cache_core[11]: Access = 4806, Miss = 1443, Miss_rate = 0.300, Pending_hits = 151, Reservation_fails = 4194
	L1D_cache_core[12]: Access = 4653, Miss = 1488, Miss_rate = 0.320, Pending_hits = 163, Reservation_fails = 5551
	L1D_cache_core[13]: Access = 4799, Miss = 1539, Miss_rate = 0.321, Pending_hits = 179, Reservation_fails = 4900
	L1D_cache_core[14]: Access = 4841, Miss = 1497, Miss_rate = 0.309, Pending_hits = 177, Reservation_fails = 5484
	L1D_total_cache_accesses = 78713
	L1D_total_cache_misses = 25234
	L1D_total_cache_miss_rate = 0.3206
	L1D_total_cache_pending_hits = 2969
	L1D_total_cache_reservation_fails = 82362
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 6272
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0765
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17125
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5792
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18620
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65237
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 71824
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1274, 916, 852, 852, 1130, 996, 1106, 1194, 
gpgpu_n_tot_thrd_icount = 4242432
gpgpu_n_tot_w_icount = 132576
gpgpu_n_stall_shd_mem = 130167
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6614
gpgpu_n_mem_write_global = 19443
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 142844
gpgpu_n_store_insn = 31264
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 200704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 126747
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:147788	W0_Idle:120491	W0_Scoreboard:380703	W1:36216	W2:16366	W3:11016	W4:7216	W5:4800	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25088
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 52912 {8:6614,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782616 {40:19380,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 899504 {136:6614,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155544 {8:19443,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 94 
maxdqlatency = 0 
maxmflatency = 654 
averagemflatency = 241 
max_icnt2mem_latency = 477 
max_icnt2sh_latency = 43737 
mrq_lat_table:987 	96 	105 	82 	57 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15240 	10762 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6735 	2408 	2906 	6180 	7169 	749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2223 	2757 	1401 	229 	19 	0 	0 	2 	9 	43 	1542 	15191 	2656 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	61 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       956         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1479         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1362/8 = 170.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         7         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 139
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1298      1348       945       796      6619      6896      7997      8243    none      none      none      none      none      none      none      none  
dram[1]:       1374      1349      1118      1057      6657      6902      7483      8368    none      none      none      none      none      none      none      none  
dram[2]:       1304      1144       794       972      6657     10747      7443     87655    none      none      none      none      none      none      none      none  
dram[3]:       1513      1143      1216       998      7023      9771      7556      7637    none      none      none      none      none      none      none      none  
dram[4]:       1444      1077       896       891      6953      9294      7469      8205    none      none      none      none      none      none      none      none  
dram[5]:       1402      1172       987      1020      6819     10205      7165      7071    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        384       529       456       435       491       541       540       539         0         0         0         0         0         0         0         0
dram[1]:        433       455       523       496       525       491       414       473         0         0         0         0         0         0         0         0
dram[2]:        365       463       431       474       523       574       468       567         0         0         0         0         0         0         0         0
dram[3]:        526       524       620       552       629       539       469       467         0         0         0         0         0         0         0         0
dram[4]:        490       459       483       479       490       654       413       545         0         0         0         0         0         0         0         0
dram[5]:        467       469       485       562       453       473       436       494         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57880 n_nop=57428 n_act=11 n_pre=3 n_req=231 n_rd=414 n_write=24 bw_util=0.01513
n_activity=2466 dram_eff=0.3552
bk0: 70a 57628i bk1: 64a 57662i bk2: 64a 57685i bk3: 64a 57549i bk4: 64a 57614i bk5: 64a 57598i bk6: 12a 57749i bk7: 12a 57776i bk8: 0a 57877i bk9: 0a 57878i bk10: 0a 57880i bk11: 0a 57880i bk12: 0a 57880i bk13: 0a 57882i bk14: 0a 57883i bk15: 0a 57883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0095888
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57880 n_nop=57435 n_act=9 n_pre=1 n_req=229 n_rd=412 n_write=23 bw_util=0.01503
n_activity=2323 dram_eff=0.3745
bk0: 68a 57673i bk1: 64a 57621i bk2: 64a 57645i bk3: 64a 57476i bk4: 64a 57653i bk5: 64a 57637i bk6: 12a 57781i bk7: 12a 57778i bk8: 0a 57876i bk9: 0a 57878i bk10: 0a 57879i bk11: 0a 57879i bk12: 0a 57880i bk13: 0a 57882i bk14: 0a 57883i bk15: 0a 57884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0200069
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57880 n_nop=57439 n_act=9 n_pre=1 n_req=227 n_rd=408 n_write=23 bw_util=0.01489
n_activity=2251 dram_eff=0.3829
bk0: 66a 57668i bk1: 64a 57596i bk2: 64a 57689i bk3: 64a 57529i bk4: 64a 57656i bk5: 64a 57600i bk6: 12a 57767i bk7: 10a 57788i bk8: 0a 57878i bk9: 0a 57878i bk10: 0a 57879i bk11: 0a 57880i bk12: 0a 57880i bk13: 0a 57882i bk14: 0a 57882i bk15: 0a 57882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0153594
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57880 n_nop=57447 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01469
n_activity=2066 dram_eff=0.4114
bk0: 64a 57698i bk1: 64a 57612i bk2: 64a 57641i bk3: 64a 57532i bk4: 64a 57632i bk5: 64a 57562i bk6: 12a 57782i bk7: 8a 57786i bk8: 0a 57878i bk9: 0a 57878i bk10: 0a 57878i bk11: 0a 57879i bk12: 0a 57881i bk13: 0a 57881i bk14: 0a 57882i bk15: 0a 57883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.013528
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57880 n_nop=57444 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01479
n_activity=2208 dram_eff=0.3877
bk0: 64a 57673i bk1: 64a 57609i bk2: 64a 57595i bk3: 64a 57424i bk4: 64a 57653i bk5: 64a 57611i bk6: 12a 57765i bk7: 8a 57810i bk8: 0a 57876i bk9: 0a 57877i bk10: 0a 57878i bk11: 0a 57881i bk12: 0a 57881i bk13: 0a 57882i bk14: 0a 57882i bk15: 0a 57882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0286282
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57880 n_nop=57444 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01479
n_activity=2233 dram_eff=0.3833
bk0: 64a 57705i bk1: 64a 57626i bk2: 64a 57639i bk3: 64a 57560i bk4: 64a 57648i bk5: 64a 57601i bk6: 12a 57754i bk7: 8a 57810i bk8: 0a 57876i bk9: 0a 57876i bk10: 0a 57878i bk11: 0a 57879i bk12: 0a 57880i bk13: 0a 57881i bk14: 0a 57883i bk15: 0a 57883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0133379

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1837, Miss = 105, Miss_rate = 0.057, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1841, Miss = 102, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1776, Miss = 104, Miss_rate = 0.059, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 1818, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1773, Miss = 103, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[5]: Access = 5295, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1730, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2109, Miss = 100, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1833, Miss = 102, Miss_rate = 0.056, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2148, Miss = 100, Miss_rate = 0.047, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1817, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2170, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 26147
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0468
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 437
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5522
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 328
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=52933
icnt_total_pkts_simt_to_mem=45743
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.7778
	minimum = 6
	maximum = 103
Network latency average = 14.902
	minimum = 6
	maximum = 88
Slowest packet = 51771
Flit latency average = 13.3913
	minimum = 6
	maximum = 88
Slowest flit = 97111
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0256022
	minimum = 0.0146539 (at node 12)
	maximum = 0.0474987 (at node 7)
Accepted packet rate average = 0.0256022
	minimum = 0.0146539 (at node 12)
	maximum = 0.0474987 (at node 7)
Injected flit rate average = 0.0639492
	minimum = 0.0207175 (at node 12)
	maximum = 0.127842 (at node 17)
Accepted flit rate average= 0.0639492
	minimum = 0.029813 (at node 25)
	maximum = 0.180899 (at node 7)
Injected packet length average = 2.49781
Accepted packet length average = 2.49781
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Network latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Flit latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Fragmentation average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Injected packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected packet size average = -nan (25 samples)
Accepted packet size average = -nan (25 samples)
Hops average = -nan (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 30 sec (30 sec)
gpgpu_simulation_rate = 42206 (inst/sec)
gpgpu_simulation_rate = 1461 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 43853
gpu_tot_sim_insn = 1266190
gpu_tot_ipc =      28.8735
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 4415
gpu_stall_icnt2sh    = 22302
gpu_total_sim_rate=42206

========= Core RFC stats =========
	Total RFC Accesses     = 240157
	Total RFC Misses       = 129485
	Total RFC Read Misses  = 60357
	Total RFC Write Misses = 69128
	Total RFC Evictions    = 87172

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 72279
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4807, Miss = 1430, Miss_rate = 0.297, Pending_hits = 152, Reservation_fails = 5083
	L1D_cache_core[1]: Access = 5106, Miss = 1579, Miss_rate = 0.309, Pending_hits = 168, Reservation_fails = 4468
	L1D_cache_core[2]: Access = 4706, Miss = 1441, Miss_rate = 0.306, Pending_hits = 173, Reservation_fails = 3649
	L1D_cache_core[3]: Access = 5116, Miss = 1615, Miss_rate = 0.316, Pending_hits = 160, Reservation_fails = 5938
	L1D_cache_core[4]: Access = 5701, Miss = 1711, Miss_rate = 0.300, Pending_hits = 181, Reservation_fails = 6348
	L1D_cache_core[5]: Access = 7011, Miss = 2677, Miss_rate = 0.382, Pending_hits = 366, Reservation_fails = 7259
	L1D_cache_core[6]: Access = 7102, Miss = 2514, Miss_rate = 0.354, Pending_hits = 427, Reservation_fails = 7946
	L1D_cache_core[7]: Access = 5131, Miss = 1534, Miss_rate = 0.299, Pending_hits = 158, Reservation_fails = 5493
	L1D_cache_core[8]: Access = 4783, Miss = 1492, Miss_rate = 0.312, Pending_hits = 163, Reservation_fails = 4997
	L1D_cache_core[9]: Access = 5093, Miss = 1716, Miss_rate = 0.337, Pending_hits = 188, Reservation_fails = 5473
	L1D_cache_core[10]: Access = 5058, Miss = 1558, Miss_rate = 0.308, Pending_hits = 163, Reservation_fails = 5579
	L1D_cache_core[11]: Access = 4806, Miss = 1443, Miss_rate = 0.300, Pending_hits = 151, Reservation_fails = 4194
	L1D_cache_core[12]: Access = 4653, Miss = 1488, Miss_rate = 0.320, Pending_hits = 163, Reservation_fails = 5551
	L1D_cache_core[13]: Access = 4799, Miss = 1539, Miss_rate = 0.321, Pending_hits = 179, Reservation_fails = 4900
	L1D_cache_core[14]: Access = 4841, Miss = 1497, Miss_rate = 0.309, Pending_hits = 177, Reservation_fails = 5484
	L1D_total_cache_accesses = 78713
	L1D_total_cache_misses = 25234
	L1D_total_cache_miss_rate = 0.3206
	L1D_total_cache_pending_hits = 2969
	L1D_total_cache_reservation_fails = 82362
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 6272
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0765
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17125
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5792
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18620
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65237
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 71824
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1274, 916, 852, 852, 1130, 996, 1106, 1194, 
gpgpu_n_tot_thrd_icount = 4242432
gpgpu_n_tot_w_icount = 132576
gpgpu_n_stall_shd_mem = 130167
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6614
gpgpu_n_mem_write_global = 19443
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 142844
gpgpu_n_store_insn = 31264
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 200704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 126747
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:147788	W0_Idle:120491	W0_Scoreboard:380703	W1:36216	W2:16366	W3:11016	W4:7216	W5:4800	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25088
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 52912 {8:6614,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782616 {40:19380,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 899504 {136:6614,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155544 {8:19443,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 94 
maxdqlatency = 0 
maxmflatency = 654 
averagemflatency = 241 
max_icnt2mem_latency = 477 
max_icnt2sh_latency = 43737 
mrq_lat_table:987 	96 	105 	82 	57 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15240 	10762 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6735 	2408 	2906 	6180 	7169 	749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2223 	2757 	1401 	229 	19 	0 	0 	2 	9 	43 	1542 	15191 	2656 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       956         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1479         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1362/8 = 170.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         7         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 139
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1298      1348       945       796      6619      6896      7997      8243    none      none      none      none      none      none      none      none  
dram[1]:       1374      1349      1118      1057      6657      6902      7483      8368    none      none      none      none      none      none      none      none  
dram[2]:       1304      1144       794       972      6657     10747      7443     87655    none      none      none      none      none      none      none      none  
dram[3]:       1513      1143      1216       998      7023      9771      7556      7637    none      none      none      none      none      none      none      none  
dram[4]:       1444      1077       896       891      6953      9294      7469      8205    none      none      none      none      none      none      none      none  
dram[5]:       1402      1172       987      1020      6819     10205      7165      7071    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        384       529       456       435       491       541       540       539         0         0         0         0         0         0         0         0
dram[1]:        433       455       523       496       525       491       414       473         0         0         0         0         0         0         0         0
dram[2]:        365       463       431       474       523       574       468       567         0         0         0         0         0         0         0         0
dram[3]:        526       524       620       552       629       539       469       467         0         0         0         0         0         0         0         0
dram[4]:        490       459       483       479       490       654       413       545         0         0         0         0         0         0         0         0
dram[5]:        467       469       485       562       453       473       436       494         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57880 n_nop=57428 n_act=11 n_pre=3 n_req=231 n_rd=414 n_write=24 bw_util=0.01513
n_activity=2466 dram_eff=0.3552
bk0: 70a 57628i bk1: 64a 57662i bk2: 64a 57685i bk3: 64a 57549i bk4: 64a 57614i bk5: 64a 57598i bk6: 12a 57749i bk7: 12a 57776i bk8: 0a 57877i bk9: 0a 57878i bk10: 0a 57880i bk11: 0a 57880i bk12: 0a 57880i bk13: 0a 57882i bk14: 0a 57883i bk15: 0a 57883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0095888
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57880 n_nop=57435 n_act=9 n_pre=1 n_req=229 n_rd=412 n_write=23 bw_util=0.01503
n_activity=2323 dram_eff=0.3745
bk0: 68a 57673i bk1: 64a 57621i bk2: 64a 57645i bk3: 64a 57476i bk4: 64a 57653i bk5: 64a 57637i bk6: 12a 57781i bk7: 12a 57778i bk8: 0a 57876i bk9: 0a 57878i bk10: 0a 57879i bk11: 0a 57879i bk12: 0a 57880i bk13: 0a 57882i bk14: 0a 57883i bk15: 0a 57884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0200069
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57880 n_nop=57439 n_act=9 n_pre=1 n_req=227 n_rd=408 n_write=23 bw_util=0.01489
n_activity=2251 dram_eff=0.3829
bk0: 66a 57668i bk1: 64a 57596i bk2: 64a 57689i bk3: 64a 57529i bk4: 64a 57656i bk5: 64a 57600i bk6: 12a 57767i bk7: 10a 57788i bk8: 0a 57878i bk9: 0a 57878i bk10: 0a 57879i bk11: 0a 57880i bk12: 0a 57880i bk13: 0a 57882i bk14: 0a 57882i bk15: 0a 57882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0153594
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57880 n_nop=57447 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01469
n_activity=2066 dram_eff=0.4114
bk0: 64a 57698i bk1: 64a 57612i bk2: 64a 57641i bk3: 64a 57532i bk4: 64a 57632i bk5: 64a 57562i bk6: 12a 57782i bk7: 8a 57786i bk8: 0a 57878i bk9: 0a 57878i bk10: 0a 57878i bk11: 0a 57879i bk12: 0a 57881i bk13: 0a 57881i bk14: 0a 57882i bk15: 0a 57883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.013528
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57880 n_nop=57444 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01479
n_activity=2208 dram_eff=0.3877
bk0: 64a 57673i bk1: 64a 57609i bk2: 64a 57595i bk3: 64a 57424i bk4: 64a 57653i bk5: 64a 57611i bk6: 12a 57765i bk7: 8a 57810i bk8: 0a 57876i bk9: 0a 57877i bk10: 0a 57878i bk11: 0a 57881i bk12: 0a 57881i bk13: 0a 57882i bk14: 0a 57882i bk15: 0a 57882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0286282
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57880 n_nop=57444 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01479
n_activity=2233 dram_eff=0.3833
bk0: 64a 57705i bk1: 64a 57626i bk2: 64a 57639i bk3: 64a 57560i bk4: 64a 57648i bk5: 64a 57601i bk6: 12a 57754i bk7: 8a 57810i bk8: 0a 57876i bk9: 0a 57876i bk10: 0a 57878i bk11: 0a 57879i bk12: 0a 57880i bk13: 0a 57881i bk14: 0a 57883i bk15: 0a 57883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0133379

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1837, Miss = 105, Miss_rate = 0.057, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1841, Miss = 102, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1776, Miss = 104, Miss_rate = 0.059, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 1818, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1773, Miss = 103, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[5]: Access = 5295, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1730, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2109, Miss = 100, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1833, Miss = 102, Miss_rate = 0.056, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2148, Miss = 100, Miss_rate = 0.047, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1817, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2170, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 26147
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0468
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 437
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5522
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 328
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=52933
icnt_total_pkts_simt_to_mem=45743
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Network latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Flit latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Fragmentation average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Injected packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected packet size average = -nan (26 samples)
Accepted packet size average = -nan (26 samples)
Hops average = -nan (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 43853
gpu_tot_sim_insn = 1266190
gpu_tot_ipc =      28.8735
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 4415
gpu_stall_icnt2sh    = 22302
gpu_total_sim_rate=42206

========= Core RFC stats =========
	Total RFC Accesses     = 240157
	Total RFC Misses       = 129485
	Total RFC Read Misses  = 60357
	Total RFC Write Misses = 69128
	Total RFC Evictions    = 87172

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 72279
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4807, Miss = 1430, Miss_rate = 0.297, Pending_hits = 152, Reservation_fails = 5083
	L1D_cache_core[1]: Access = 5106, Miss = 1579, Miss_rate = 0.309, Pending_hits = 168, Reservation_fails = 4468
	L1D_cache_core[2]: Access = 4706, Miss = 1441, Miss_rate = 0.306, Pending_hits = 173, Reservation_fails = 3649
	L1D_cache_core[3]: Access = 5116, Miss = 1615, Miss_rate = 0.316, Pending_hits = 160, Reservation_fails = 5938
	L1D_cache_core[4]: Access = 5701, Miss = 1711, Miss_rate = 0.300, Pending_hits = 181, Reservation_fails = 6348
	L1D_cache_core[5]: Access = 7011, Miss = 2677, Miss_rate = 0.382, Pending_hits = 366, Reservation_fails = 7259
	L1D_cache_core[6]: Access = 7102, Miss = 2514, Miss_rate = 0.354, Pending_hits = 427, Reservation_fails = 7946
	L1D_cache_core[7]: Access = 5131, Miss = 1534, Miss_rate = 0.299, Pending_hits = 158, Reservation_fails = 5493
	L1D_cache_core[8]: Access = 4783, Miss = 1492, Miss_rate = 0.312, Pending_hits = 163, Reservation_fails = 4997
	L1D_cache_core[9]: Access = 5093, Miss = 1716, Miss_rate = 0.337, Pending_hits = 188, Reservation_fails = 5473
	L1D_cache_core[10]: Access = 5058, Miss = 1558, Miss_rate = 0.308, Pending_hits = 163, Reservation_fails = 5579
	L1D_cache_core[11]: Access = 4806, Miss = 1443, Miss_rate = 0.300, Pending_hits = 151, Reservation_fails = 4194
	L1D_cache_core[12]: Access = 4653, Miss = 1488, Miss_rate = 0.320, Pending_hits = 163, Reservation_fails = 5551
	L1D_cache_core[13]: Access = 4799, Miss = 1539, Miss_rate = 0.321, Pending_hits = 179, Reservation_fails = 4900
	L1D_cache_core[14]: Access = 4841, Miss = 1497, Miss_rate = 0.309, Pending_hits = 177, Reservation_fails = 5484
	L1D_total_cache_accesses = 78713
	L1D_total_cache_misses = 25234
	L1D_total_cache_miss_rate = 0.3206
	L1D_total_cache_pending_hits = 2969
	L1D_total_cache_reservation_fails = 82362
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 6272
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0765
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17125
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5792
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18620
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65237
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 71824
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1274, 916, 852, 852, 1130, 996, 1106, 1194, 
gpgpu_n_tot_thrd_icount = 4242432
gpgpu_n_tot_w_icount = 132576
gpgpu_n_stall_shd_mem = 130167
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6614
gpgpu_n_mem_write_global = 19443
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 142844
gpgpu_n_store_insn = 31264
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 200704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 126747
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:147788	W0_Idle:120491	W0_Scoreboard:380703	W1:36216	W2:16366	W3:11016	W4:7216	W5:4800	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25088
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 52912 {8:6614,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782616 {40:19380,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 899504 {136:6614,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155544 {8:19443,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 94 
maxdqlatency = 0 
maxmflatency = 654 
averagemflatency = 241 
max_icnt2mem_latency = 477 
max_icnt2sh_latency = 43737 
mrq_lat_table:987 	96 	105 	82 	57 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15240 	10762 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6735 	2408 	2906 	6180 	7169 	749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2223 	2757 	1401 	229 	19 	0 	0 	2 	9 	43 	1542 	15191 	2656 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       956         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1479         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1362/8 = 170.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         7         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 139
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1298      1348       945       796      6619      6896      7997      8243    none      none      none      none      none      none      none      none  
dram[1]:       1374      1349      1118      1057      6657      6902      7483      8368    none      none      none      none      none      none      none      none  
dram[2]:       1304      1144       794       972      6657     10747      7443     87655    none      none      none      none      none      none      none      none  
dram[3]:       1513      1143      1216       998      7023      9771      7556      7637    none      none      none      none      none      none      none      none  
dram[4]:       1444      1077       896       891      6953      9294      7469      8205    none      none      none      none      none      none      none      none  
dram[5]:       1402      1172       987      1020      6819     10205      7165      7071    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        384       529       456       435       491       541       540       539         0         0         0         0         0         0         0         0
dram[1]:        433       455       523       496       525       491       414       473         0         0         0         0         0         0         0         0
dram[2]:        365       463       431       474       523       574       468       567         0         0         0         0         0         0         0         0
dram[3]:        526       524       620       552       629       539       469       467         0         0         0         0         0         0         0         0
dram[4]:        490       459       483       479       490       654       413       545         0         0         0         0         0         0         0         0
dram[5]:        467       469       485       562       453       473       436       494         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57880 n_nop=57428 n_act=11 n_pre=3 n_req=231 n_rd=414 n_write=24 bw_util=0.01513
n_activity=2466 dram_eff=0.3552
bk0: 70a 57628i bk1: 64a 57662i bk2: 64a 57685i bk3: 64a 57549i bk4: 64a 57614i bk5: 64a 57598i bk6: 12a 57749i bk7: 12a 57776i bk8: 0a 57877i bk9: 0a 57878i bk10: 0a 57880i bk11: 0a 57880i bk12: 0a 57880i bk13: 0a 57882i bk14: 0a 57883i bk15: 0a 57883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0095888
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57880 n_nop=57435 n_act=9 n_pre=1 n_req=229 n_rd=412 n_write=23 bw_util=0.01503
n_activity=2323 dram_eff=0.3745
bk0: 68a 57673i bk1: 64a 57621i bk2: 64a 57645i bk3: 64a 57476i bk4: 64a 57653i bk5: 64a 57637i bk6: 12a 57781i bk7: 12a 57778i bk8: 0a 57876i bk9: 0a 57878i bk10: 0a 57879i bk11: 0a 57879i bk12: 0a 57880i bk13: 0a 57882i bk14: 0a 57883i bk15: 0a 57884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0200069
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57880 n_nop=57439 n_act=9 n_pre=1 n_req=227 n_rd=408 n_write=23 bw_util=0.01489
n_activity=2251 dram_eff=0.3829
bk0: 66a 57668i bk1: 64a 57596i bk2: 64a 57689i bk3: 64a 57529i bk4: 64a 57656i bk5: 64a 57600i bk6: 12a 57767i bk7: 10a 57788i bk8: 0a 57878i bk9: 0a 57878i bk10: 0a 57879i bk11: 0a 57880i bk12: 0a 57880i bk13: 0a 57882i bk14: 0a 57882i bk15: 0a 57882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0153594
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57880 n_nop=57447 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01469
n_activity=2066 dram_eff=0.4114
bk0: 64a 57698i bk1: 64a 57612i bk2: 64a 57641i bk3: 64a 57532i bk4: 64a 57632i bk5: 64a 57562i bk6: 12a 57782i bk7: 8a 57786i bk8: 0a 57878i bk9: 0a 57878i bk10: 0a 57878i bk11: 0a 57879i bk12: 0a 57881i bk13: 0a 57881i bk14: 0a 57882i bk15: 0a 57883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.013528
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57880 n_nop=57444 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01479
n_activity=2208 dram_eff=0.3877
bk0: 64a 57673i bk1: 64a 57609i bk2: 64a 57595i bk3: 64a 57424i bk4: 64a 57653i bk5: 64a 57611i bk6: 12a 57765i bk7: 8a 57810i bk8: 0a 57876i bk9: 0a 57877i bk10: 0a 57878i bk11: 0a 57881i bk12: 0a 57881i bk13: 0a 57882i bk14: 0a 57882i bk15: 0a 57882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0286282
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57880 n_nop=57444 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01479
n_activity=2233 dram_eff=0.3833
bk0: 64a 57705i bk1: 64a 57626i bk2: 64a 57639i bk3: 64a 57560i bk4: 64a 57648i bk5: 64a 57601i bk6: 12a 57754i bk7: 8a 57810i bk8: 0a 57876i bk9: 0a 57876i bk10: 0a 57878i bk11: 0a 57879i bk12: 0a 57880i bk13: 0a 57881i bk14: 0a 57883i bk15: 0a 57883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0133379

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1837, Miss = 105, Miss_rate = 0.057, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1841, Miss = 102, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1776, Miss = 104, Miss_rate = 0.059, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 1818, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1773, Miss = 103, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[5]: Access = 5295, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1730, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2109, Miss = 100, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1833, Miss = 102, Miss_rate = 0.056, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2148, Miss = 100, Miss_rate = 0.047, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1817, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2170, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 26147
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0468
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 437
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5522
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 328
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=52933
icnt_total_pkts_simt_to_mem=45743
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Network latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Flit latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Fragmentation average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Injected packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected packet size average = -nan (27 samples)
Accepted packet size average = -nan (27 samples)
Hops average = -nan (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43853)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43853)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43853)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43853)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43853)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43853)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43853)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43853)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43853)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43853)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43853)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43853)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43853)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43853)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43853)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,43853)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(15,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (289,43853), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (290,43853), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (290,43853), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (291,43853), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (292,43853), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (292,43853), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (295,43853), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (296,43853), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (296,43853), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (297,43853), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (298,43853), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (301,43853), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (306,43853), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (383,43853), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 44353  inst.: 1376744 (ipc=221.1) sim_rate=44411 (inst/sec) elapsed = 0:0:00:31 / Thu Apr 12 15:17:15 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (697,43853), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (811,43853), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
Destroy streams for kernel 8: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 812
gpu_sim_insn = 110662
gpu_ipc =     136.2832
gpu_tot_sim_cycle = 44665
gpu_tot_sim_insn = 1376852
gpu_tot_ipc =      30.8262
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 4415
gpu_stall_icnt2sh    = 22302
gpu_total_sim_rate=44414

========= Core RFC stats =========
	Total RFC Accesses     = 244973
	Total RFC Misses       = 131297
	Total RFC Read Misses  = 61296
	Total RFC Write Misses = 70001
	Total RFC Evictions    = 89410

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 74239
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0061
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4815, Miss = 1432, Miss_rate = 0.297, Pending_hits = 158, Reservation_fails = 5083
	L1D_cache_core[1]: Access = 5114, Miss = 1581, Miss_rate = 0.309, Pending_hits = 174, Reservation_fails = 4468
	L1D_cache_core[2]: Access = 4722, Miss = 1445, Miss_rate = 0.306, Pending_hits = 180, Reservation_fails = 3649
	L1D_cache_core[3]: Access = 5136, Miss = 1619, Miss_rate = 0.315, Pending_hits = 167, Reservation_fails = 5938
	L1D_cache_core[4]: Access = 5709, Miss = 1713, Miss_rate = 0.300, Pending_hits = 187, Reservation_fails = 6348
	L1D_cache_core[5]: Access = 7019, Miss = 2679, Miss_rate = 0.382, Pending_hits = 372, Reservation_fails = 7259
	L1D_cache_core[6]: Access = 7110, Miss = 2516, Miss_rate = 0.354, Pending_hits = 433, Reservation_fails = 7946
	L1D_cache_core[7]: Access = 5139, Miss = 1536, Miss_rate = 0.299, Pending_hits = 164, Reservation_fails = 5493
	L1D_cache_core[8]: Access = 4799, Miss = 1496, Miss_rate = 0.312, Pending_hits = 175, Reservation_fails = 4997
	L1D_cache_core[9]: Access = 5101, Miss = 1718, Miss_rate = 0.337, Pending_hits = 194, Reservation_fails = 5473
	L1D_cache_core[10]: Access = 5066, Miss = 1560, Miss_rate = 0.308, Pending_hits = 169, Reservation_fails = 5579
	L1D_cache_core[11]: Access = 4814, Miss = 1445, Miss_rate = 0.300, Pending_hits = 157, Reservation_fails = 4194
	L1D_cache_core[12]: Access = 4661, Miss = 1490, Miss_rate = 0.320, Pending_hits = 169, Reservation_fails = 5551
	L1D_cache_core[13]: Access = 4807, Miss = 1541, Miss_rate = 0.321, Pending_hits = 185, Reservation_fails = 4900
	L1D_cache_core[14]: Access = 4849, Miss = 1499, Miss_rate = 0.309, Pending_hits = 183, Reservation_fails = 5484
	L1D_total_cache_accesses = 78861
	L1D_total_cache_misses = 25270
	L1D_total_cache_miss_rate = 0.3204
	L1D_total_cache_pending_hits = 3067
	L1D_total_cache_reservation_fails = 82362
	L1D_cache_data_port_util = 0.128
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0670
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3007
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6650
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17125
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6688
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18620
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65237
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 73784
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1302, 944, 880, 880, 1158, 1024, 1134, 1222, 
gpgpu_n_tot_thrd_icount = 4359552
gpgpu_n_tot_w_icount = 136236
gpgpu_n_stall_shd_mem = 130167
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6650
gpgpu_n_mem_write_global = 19447
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146956
gpgpu_n_store_insn = 31268
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 126747
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:148140	W0_Idle:121795	W0_Scoreboard:386253	W1:36292	W2:16366	W3:11016	W4:7216	W5:4800	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28672
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 53200 {8:6650,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782776 {40:19384,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 904400 {136:6650,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155576 {8:19447,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 94 
maxdqlatency = 0 
maxmflatency = 654 
averagemflatency = 241 
max_icnt2mem_latency = 477 
max_icnt2sh_latency = 44295 
mrq_lat_table:987 	96 	105 	82 	57 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15280 	10762 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6775 	2408 	2906 	6180 	7169 	749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2259 	2757 	1401 	229 	19 	0 	0 	2 	9 	43 	1542 	15191 	2660 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	63 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       956         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1479         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1362/8 = 170.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         7         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 139
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1298      1348       945       796      6627      6908      7997      8243    none      none      none      none      none      none      none      none  
dram[1]:       1378      1349      1118      1057      6664      6910      7483      8368    none      none      none      none      none      none      none      none  
dram[2]:       1308      1144       794       972      6665     10762      7443     87655    none      none      none      none      none      none      none      none  
dram[3]:       1513      1143      1216       998      7031      9789      7556      7637    none      none      none      none      none      none      none      none  
dram[4]:       1444      1077       896       891      6965      9312      7469      8205    none      none      none      none      none      none      none      none  
dram[5]:       1402      1172       987      1024      6830     10220      7165      7071    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        384       529       456       435       491       541       540       539         0         0         0         0         0         0         0         0
dram[1]:        433       455       523       496       525       491       414       473         0         0         0         0         0         0         0         0
dram[2]:        365       463       431       474       523       574       468       567         0         0         0         0         0         0         0         0
dram[3]:        526       524       620       552       629       539       469       467         0         0         0         0         0         0         0         0
dram[4]:        490       459       483       479       490       654       413       545         0         0         0         0         0         0         0         0
dram[5]:        467       469       485       562       453       473       436       494         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58951 n_nop=58499 n_act=11 n_pre=3 n_req=231 n_rd=414 n_write=24 bw_util=0.01486
n_activity=2466 dram_eff=0.3552
bk0: 70a 58699i bk1: 64a 58733i bk2: 64a 58756i bk3: 64a 58620i bk4: 64a 58685i bk5: 64a 58669i bk6: 12a 58820i bk7: 12a 58847i bk8: 0a 58948i bk9: 0a 58949i bk10: 0a 58951i bk11: 0a 58951i bk12: 0a 58951i bk13: 0a 58953i bk14: 0a 58954i bk15: 0a 58954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0094146
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58951 n_nop=58506 n_act=9 n_pre=1 n_req=229 n_rd=412 n_write=23 bw_util=0.01476
n_activity=2323 dram_eff=0.3745
bk0: 68a 58744i bk1: 64a 58692i bk2: 64a 58716i bk3: 64a 58547i bk4: 64a 58724i bk5: 64a 58708i bk6: 12a 58852i bk7: 12a 58849i bk8: 0a 58947i bk9: 0a 58949i bk10: 0a 58950i bk11: 0a 58950i bk12: 0a 58951i bk13: 0a 58953i bk14: 0a 58954i bk15: 0a 58955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0196434
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58951 n_nop=58510 n_act=9 n_pre=1 n_req=227 n_rd=408 n_write=23 bw_util=0.01462
n_activity=2251 dram_eff=0.3829
bk0: 66a 58739i bk1: 64a 58667i bk2: 64a 58760i bk3: 64a 58600i bk4: 64a 58727i bk5: 64a 58671i bk6: 12a 58838i bk7: 10a 58859i bk8: 0a 58949i bk9: 0a 58949i bk10: 0a 58950i bk11: 0a 58951i bk12: 0a 58951i bk13: 0a 58953i bk14: 0a 58953i bk15: 0a 58953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0150803
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58951 n_nop=58518 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01442
n_activity=2066 dram_eff=0.4114
bk0: 64a 58769i bk1: 64a 58683i bk2: 64a 58712i bk3: 64a 58603i bk4: 64a 58703i bk5: 64a 58633i bk6: 12a 58853i bk7: 8a 58857i bk8: 0a 58949i bk9: 0a 58949i bk10: 0a 58949i bk11: 0a 58950i bk12: 0a 58952i bk13: 0a 58952i bk14: 0a 58953i bk15: 0a 58954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0132822
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58951 n_nop=58515 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01452
n_activity=2208 dram_eff=0.3877
bk0: 64a 58744i bk1: 64a 58680i bk2: 64a 58666i bk3: 64a 58495i bk4: 64a 58724i bk5: 64a 58682i bk6: 12a 58836i bk7: 8a 58881i bk8: 0a 58947i bk9: 0a 58948i bk10: 0a 58949i bk11: 0a 58952i bk12: 0a 58952i bk13: 0a 58953i bk14: 0a 58953i bk15: 0a 58953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0281081
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58951 n_nop=58515 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01452
n_activity=2233 dram_eff=0.3833
bk0: 64a 58776i bk1: 64a 58697i bk2: 64a 58710i bk3: 64a 58631i bk4: 64a 58719i bk5: 64a 58672i bk6: 12a 58825i bk7: 8a 58881i bk8: 0a 58947i bk9: 0a 58947i bk10: 0a 58949i bk11: 0a 58950i bk12: 0a 58951i bk13: 0a 58952i bk14: 0a 58954i bk15: 0a 58954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0130956

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1839, Miss = 105, Miss_rate = 0.057, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1844, Miss = 102, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1779, Miss = 104, Miss_rate = 0.058, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 1820, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1776, Miss = 103, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[5]: Access = 5299, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1732, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2114, Miss = 100, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1836, Miss = 102, Miss_rate = 0.056, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2153, Miss = 100, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1820, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2175, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 26187
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0467
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 437
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5558
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19308
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 328
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=53117
icnt_total_pkts_simt_to_mem=45787
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.9625
	minimum = 6
	maximum = 12
Network latency average = 7.925
	minimum = 6
	maximum = 11
Slowest packet = 52338
Flit latency average = 6.07895
	minimum = 6
	maximum = 7
Slowest flit = 98681
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00364897
	minimum = 0.00246305 (at node 0)
	maximum = 0.00738916 (at node 2)
Accepted packet rate average = 0.00364897
	minimum = 0.00246305 (at node 0)
	maximum = 0.00738916 (at node 2)
Injected flit rate average = 0.0103996
	minimum = 0.00246305 (at node 0)
	maximum = 0.0307882 (at node 26)
Accepted flit rate average= 0.0103996
	minimum = 0.00246305 (at node 15)
	maximum = 0.0270936 (at node 2)
Injected packet length average = 2.85
Accepted packet length average = 2.85
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Network latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Flit latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Fragmentation average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Injected packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected packet size average = -nan (28 samples)
Accepted packet size average = -nan (28 samples)
Hops average = -nan (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 31 sec (31 sec)
gpgpu_simulation_rate = 44414 (inst/sec)
gpgpu_simulation_rate = 1440 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 44665
gpu_tot_sim_insn = 1376852
gpu_tot_ipc =      30.8262
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 4415
gpu_stall_icnt2sh    = 22302
gpu_total_sim_rate=44414

========= Core RFC stats =========
	Total RFC Accesses     = 244973
	Total RFC Misses       = 131297
	Total RFC Read Misses  = 61296
	Total RFC Write Misses = 70001
	Total RFC Evictions    = 89410

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 74239
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0061
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4815, Miss = 1432, Miss_rate = 0.297, Pending_hits = 158, Reservation_fails = 5083
	L1D_cache_core[1]: Access = 5114, Miss = 1581, Miss_rate = 0.309, Pending_hits = 174, Reservation_fails = 4468
	L1D_cache_core[2]: Access = 4722, Miss = 1445, Miss_rate = 0.306, Pending_hits = 180, Reservation_fails = 3649
	L1D_cache_core[3]: Access = 5136, Miss = 1619, Miss_rate = 0.315, Pending_hits = 167, Reservation_fails = 5938
	L1D_cache_core[4]: Access = 5709, Miss = 1713, Miss_rate = 0.300, Pending_hits = 187, Reservation_fails = 6348
	L1D_cache_core[5]: Access = 7019, Miss = 2679, Miss_rate = 0.382, Pending_hits = 372, Reservation_fails = 7259
	L1D_cache_core[6]: Access = 7110, Miss = 2516, Miss_rate = 0.354, Pending_hits = 433, Reservation_fails = 7946
	L1D_cache_core[7]: Access = 5139, Miss = 1536, Miss_rate = 0.299, Pending_hits = 164, Reservation_fails = 5493
	L1D_cache_core[8]: Access = 4799, Miss = 1496, Miss_rate = 0.312, Pending_hits = 175, Reservation_fails = 4997
	L1D_cache_core[9]: Access = 5101, Miss = 1718, Miss_rate = 0.337, Pending_hits = 194, Reservation_fails = 5473
	L1D_cache_core[10]: Access = 5066, Miss = 1560, Miss_rate = 0.308, Pending_hits = 169, Reservation_fails = 5579
	L1D_cache_core[11]: Access = 4814, Miss = 1445, Miss_rate = 0.300, Pending_hits = 157, Reservation_fails = 4194
	L1D_cache_core[12]: Access = 4661, Miss = 1490, Miss_rate = 0.320, Pending_hits = 169, Reservation_fails = 5551
	L1D_cache_core[13]: Access = 4807, Miss = 1541, Miss_rate = 0.321, Pending_hits = 185, Reservation_fails = 4900
	L1D_cache_core[14]: Access = 4849, Miss = 1499, Miss_rate = 0.309, Pending_hits = 183, Reservation_fails = 5484
	L1D_total_cache_accesses = 78861
	L1D_total_cache_misses = 25270
	L1D_total_cache_miss_rate = 0.3204
	L1D_total_cache_pending_hits = 3067
	L1D_total_cache_reservation_fails = 82362
	L1D_cache_data_port_util = 0.128
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0670
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3007
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6650
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17125
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6688
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18620
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65237
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 73784
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1302, 944, 880, 880, 1158, 1024, 1134, 1222, 
gpgpu_n_tot_thrd_icount = 4359552
gpgpu_n_tot_w_icount = 136236
gpgpu_n_stall_shd_mem = 130167
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6650
gpgpu_n_mem_write_global = 19447
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146956
gpgpu_n_store_insn = 31268
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 126747
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:148140	W0_Idle:121795	W0_Scoreboard:386253	W1:36292	W2:16366	W3:11016	W4:7216	W5:4800	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28672
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 53200 {8:6650,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782776 {40:19384,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 904400 {136:6650,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155576 {8:19447,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 94 
maxdqlatency = 0 
maxmflatency = 654 
averagemflatency = 241 
max_icnt2mem_latency = 477 
max_icnt2sh_latency = 44295 
mrq_lat_table:987 	96 	105 	82 	57 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15280 	10762 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6775 	2408 	2906 	6180 	7169 	749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2259 	2757 	1401 	229 	19 	0 	0 	2 	9 	43 	1542 	15191 	2660 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	64 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       956         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1479         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1362/8 = 170.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         7         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 139
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1298      1348       945       796      6627      6908      7997      8243    none      none      none      none      none      none      none      none  
dram[1]:       1378      1349      1118      1057      6664      6910      7483      8368    none      none      none      none      none      none      none      none  
dram[2]:       1308      1144       794       972      6665     10762      7443     87655    none      none      none      none      none      none      none      none  
dram[3]:       1513      1143      1216       998      7031      9789      7556      7637    none      none      none      none      none      none      none      none  
dram[4]:       1444      1077       896       891      6965      9312      7469      8205    none      none      none      none      none      none      none      none  
dram[5]:       1402      1172       987      1024      6830     10220      7165      7071    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        384       529       456       435       491       541       540       539         0         0         0         0         0         0         0         0
dram[1]:        433       455       523       496       525       491       414       473         0         0         0         0         0         0         0         0
dram[2]:        365       463       431       474       523       574       468       567         0         0         0         0         0         0         0         0
dram[3]:        526       524       620       552       629       539       469       467         0         0         0         0         0         0         0         0
dram[4]:        490       459       483       479       490       654       413       545         0         0         0         0         0         0         0         0
dram[5]:        467       469       485       562       453       473       436       494         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58951 n_nop=58499 n_act=11 n_pre=3 n_req=231 n_rd=414 n_write=24 bw_util=0.01486
n_activity=2466 dram_eff=0.3552
bk0: 70a 58699i bk1: 64a 58733i bk2: 64a 58756i bk3: 64a 58620i bk4: 64a 58685i bk5: 64a 58669i bk6: 12a 58820i bk7: 12a 58847i bk8: 0a 58948i bk9: 0a 58949i bk10: 0a 58951i bk11: 0a 58951i bk12: 0a 58951i bk13: 0a 58953i bk14: 0a 58954i bk15: 0a 58954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0094146
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58951 n_nop=58506 n_act=9 n_pre=1 n_req=229 n_rd=412 n_write=23 bw_util=0.01476
n_activity=2323 dram_eff=0.3745
bk0: 68a 58744i bk1: 64a 58692i bk2: 64a 58716i bk3: 64a 58547i bk4: 64a 58724i bk5: 64a 58708i bk6: 12a 58852i bk7: 12a 58849i bk8: 0a 58947i bk9: 0a 58949i bk10: 0a 58950i bk11: 0a 58950i bk12: 0a 58951i bk13: 0a 58953i bk14: 0a 58954i bk15: 0a 58955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0196434
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58951 n_nop=58510 n_act=9 n_pre=1 n_req=227 n_rd=408 n_write=23 bw_util=0.01462
n_activity=2251 dram_eff=0.3829
bk0: 66a 58739i bk1: 64a 58667i bk2: 64a 58760i bk3: 64a 58600i bk4: 64a 58727i bk5: 64a 58671i bk6: 12a 58838i bk7: 10a 58859i bk8: 0a 58949i bk9: 0a 58949i bk10: 0a 58950i bk11: 0a 58951i bk12: 0a 58951i bk13: 0a 58953i bk14: 0a 58953i bk15: 0a 58953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0150803
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58951 n_nop=58518 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01442
n_activity=2066 dram_eff=0.4114
bk0: 64a 58769i bk1: 64a 58683i bk2: 64a 58712i bk3: 64a 58603i bk4: 64a 58703i bk5: 64a 58633i bk6: 12a 58853i bk7: 8a 58857i bk8: 0a 58949i bk9: 0a 58949i bk10: 0a 58949i bk11: 0a 58950i bk12: 0a 58952i bk13: 0a 58952i bk14: 0a 58953i bk15: 0a 58954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0132822
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58951 n_nop=58515 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01452
n_activity=2208 dram_eff=0.3877
bk0: 64a 58744i bk1: 64a 58680i bk2: 64a 58666i bk3: 64a 58495i bk4: 64a 58724i bk5: 64a 58682i bk6: 12a 58836i bk7: 8a 58881i bk8: 0a 58947i bk9: 0a 58948i bk10: 0a 58949i bk11: 0a 58952i bk12: 0a 58952i bk13: 0a 58953i bk14: 0a 58953i bk15: 0a 58953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0281081
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58951 n_nop=58515 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01452
n_activity=2233 dram_eff=0.3833
bk0: 64a 58776i bk1: 64a 58697i bk2: 64a 58710i bk3: 64a 58631i bk4: 64a 58719i bk5: 64a 58672i bk6: 12a 58825i bk7: 8a 58881i bk8: 0a 58947i bk9: 0a 58947i bk10: 0a 58949i bk11: 0a 58950i bk12: 0a 58951i bk13: 0a 58952i bk14: 0a 58954i bk15: 0a 58954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0130956

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1839, Miss = 105, Miss_rate = 0.057, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1844, Miss = 102, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1779, Miss = 104, Miss_rate = 0.058, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 1820, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1776, Miss = 103, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[5]: Access = 5299, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1732, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2114, Miss = 100, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1836, Miss = 102, Miss_rate = 0.056, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2153, Miss = 100, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1820, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2175, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 26187
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0467
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 437
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5558
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19308
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 328
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=53117
icnt_total_pkts_simt_to_mem=45787
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Network latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Flit latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Fragmentation average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Injected packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected packet size average = -nan (29 samples)
Accepted packet size average = -nan (29 samples)
Hops average = -nan (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
Processing time: 29895.490234 (ms)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 44665
gpu_tot_sim_insn = 1376852
gpu_tot_ipc =      30.8262
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 4415
gpu_stall_icnt2sh    = 22302
gpu_total_sim_rate=44414

========= Core RFC stats =========
	Total RFC Accesses     = 244973
	Total RFC Misses       = 131297
	Total RFC Read Misses  = 61296
	Total RFC Write Misses = 70001
	Total RFC Evictions    = 89410

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 74239
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0061
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4815, Miss = 1432, Miss_rate = 0.297, Pending_hits = 158, Reservation_fails = 5083
	L1D_cache_core[1]: Access = 5114, Miss = 1581, Miss_rate = 0.309, Pending_hits = 174, Reservation_fails = 4468
	L1D_cache_core[2]: Access = 4722, Miss = 1445, Miss_rate = 0.306, Pending_hits = 180, Reservation_fails = 3649
	L1D_cache_core[3]: Access = 5136, Miss = 1619, Miss_rate = 0.315, Pending_hits = 167, Reservation_fails = 5938
	L1D_cache_core[4]: Access = 5709, Miss = 1713, Miss_rate = 0.300, Pending_hits = 187, Reservation_fails = 6348
	L1D_cache_core[5]: Access = 7019, Miss = 2679, Miss_rate = 0.382, Pending_hits = 372, Reservation_fails = 7259
	L1D_cache_core[6]: Access = 7110, Miss = 2516, Miss_rate = 0.354, Pending_hits = 433, Reservation_fails = 7946
	L1D_cache_core[7]: Access = 5139, Miss = 1536, Miss_rate = 0.299, Pending_hits = 164, Reservation_fails = 5493
	L1D_cache_core[8]: Access = 4799, Miss = 1496, Miss_rate = 0.312, Pending_hits = 175, Reservation_fails = 4997
	L1D_cache_core[9]: Access = 5101, Miss = 1718, Miss_rate = 0.337, Pending_hits = 194, Reservation_fails = 5473
	L1D_cache_core[10]: Access = 5066, Miss = 1560, Miss_rate = 0.308, Pending_hits = 169, Reservation_fails = 5579
	L1D_cache_core[11]: Access = 4814, Miss = 1445, Miss_rate = 0.300, Pending_hits = 157, Reservation_fails = 4194
	L1D_cache_core[12]: Access = 4661, Miss = 1490, Miss_rate = 0.320, Pending_hits = 169, Reservation_fails = 5551
	L1D_cache_core[13]: Access = 4807, Miss = 1541, Miss_rate = 0.321, Pending_hits = 185, Reservation_fails = 4900
	L1D_cache_core[14]: Access = 4849, Miss = 1499, Miss_rate = 0.309, Pending_hits = 183, Reservation_fails = 5484
	L1D_total_cache_accesses = 78861
	L1D_total_cache_misses = 25270
	L1D_total_cache_miss_rate = 0.3204
	L1D_total_cache_pending_hits = 3067
	L1D_total_cache_reservation_fails = 82362
	L1D_cache_data_port_util = 0.128
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0670
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3007
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6650
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17125
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6688
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18620
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65237
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 73784
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1302, 944, 880, 880, 1158, 1024, 1134, 1222, 
gpgpu_n_tot_thrd_icount = 4359552
gpgpu_n_tot_w_icount = 136236
gpgpu_n_stall_shd_mem = 130167
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6650
gpgpu_n_mem_write_global = 19447
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146956
gpgpu_n_store_insn = 31268
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 126747
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:148140	W0_Idle:121795	W0_Scoreboard:386253	W1:36292	W2:16366	W3:11016	W4:7216	W5:4800	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28672
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 53200 {8:6650,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782776 {40:19384,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 904400 {136:6650,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155576 {8:19447,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 94 
maxdqlatency = 0 
maxmflatency = 654 
averagemflatency = 241 
max_icnt2mem_latency = 477 
max_icnt2sh_latency = 44295 
mrq_lat_table:987 	96 	105 	82 	57 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15280 	10762 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6775 	2408 	2906 	6180 	7169 	749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2259 	2757 	1401 	229 	19 	0 	0 	2 	9 	43 	1542 	15191 	2660 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	64 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       956         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1479         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1362/8 = 170.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         7         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 139
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1298      1348       945       796      6627      6908      7997      8243    none      none      none      none      none      none      none      none  
dram[1]:       1378      1349      1118      1057      6664      6910      7483      8368    none      none      none      none      none      none      none      none  
dram[2]:       1308      1144       794       972      6665     10762      7443     87655    none      none      none      none      none      none      none      none  
dram[3]:       1513      1143      1216       998      7031      9789      7556      7637    none      none      none      none      none      none      none      none  
dram[4]:       1444      1077       896       891      6965      9312      7469      8205    none      none      none      none      none      none      none      none  
dram[5]:       1402      1172       987      1024      6830     10220      7165      7071    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        384       529       456       435       491       541       540       539         0         0         0         0         0         0         0         0
dram[1]:        433       455       523       496       525       491       414       473         0         0         0         0         0         0         0         0
dram[2]:        365       463       431       474       523       574       468       567         0         0         0         0         0         0         0         0
dram[3]:        526       524       620       552       629       539       469       467         0         0         0         0         0         0         0         0
dram[4]:        490       459       483       479       490       654       413       545         0         0         0         0         0         0         0         0
dram[5]:        467       469       485       562       453       473       436       494         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58951 n_nop=58499 n_act=11 n_pre=3 n_req=231 n_rd=414 n_write=24 bw_util=0.01486
n_activity=2466 dram_eff=0.3552
bk0: 70a 58699i bk1: 64a 58733i bk2: 64a 58756i bk3: 64a 58620i bk4: 64a 58685i bk5: 64a 58669i bk6: 12a 58820i bk7: 12a 58847i bk8: 0a 58948i bk9: 0a 58949i bk10: 0a 58951i bk11: 0a 58951i bk12: 0a 58951i bk13: 0a 58953i bk14: 0a 58954i bk15: 0a 58954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0094146
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58951 n_nop=58506 n_act=9 n_pre=1 n_req=229 n_rd=412 n_write=23 bw_util=0.01476
n_activity=2323 dram_eff=0.3745
bk0: 68a 58744i bk1: 64a 58692i bk2: 64a 58716i bk3: 64a 58547i bk4: 64a 58724i bk5: 64a 58708i bk6: 12a 58852i bk7: 12a 58849i bk8: 0a 58947i bk9: 0a 58949i bk10: 0a 58950i bk11: 0a 58950i bk12: 0a 58951i bk13: 0a 58953i bk14: 0a 58954i bk15: 0a 58955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0196434
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58951 n_nop=58510 n_act=9 n_pre=1 n_req=227 n_rd=408 n_write=23 bw_util=0.01462
n_activity=2251 dram_eff=0.3829
bk0: 66a 58739i bk1: 64a 58667i bk2: 64a 58760i bk3: 64a 58600i bk4: 64a 58727i bk5: 64a 58671i bk6: 12a 58838i bk7: 10a 58859i bk8: 0a 58949i bk9: 0a 58949i bk10: 0a 58950i bk11: 0a 58951i bk12: 0a 58951i bk13: 0a 58953i bk14: 0a 58953i bk15: 0a 58953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0150803
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58951 n_nop=58518 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01442
n_activity=2066 dram_eff=0.4114
bk0: 64a 58769i bk1: 64a 58683i bk2: 64a 58712i bk3: 64a 58603i bk4: 64a 58703i bk5: 64a 58633i bk6: 12a 58853i bk7: 8a 58857i bk8: 0a 58949i bk9: 0a 58949i bk10: 0a 58949i bk11: 0a 58950i bk12: 0a 58952i bk13: 0a 58952i bk14: 0a 58953i bk15: 0a 58954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0132822
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58951 n_nop=58515 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01452
n_activity=2208 dram_eff=0.3877
bk0: 64a 58744i bk1: 64a 58680i bk2: 64a 58666i bk3: 64a 58495i bk4: 64a 58724i bk5: 64a 58682i bk6: 12a 58836i bk7: 8a 58881i bk8: 0a 58947i bk9: 0a 58948i bk10: 0a 58949i bk11: 0a 58952i bk12: 0a 58952i bk13: 0a 58953i bk14: 0a 58953i bk15: 0a 58953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0281081
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58951 n_nop=58515 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01452
n_activity=2233 dram_eff=0.3833
bk0: 64a 58776i bk1: 64a 58697i bk2: 64a 58710i bk3: 64a 58631i bk4: 64a 58719i bk5: 64a 58672i bk6: 12a 58825i bk7: 8a 58881i bk8: 0a 58947i bk9: 0a 58947i bk10: 0a 58949i bk11: 0a 58950i bk12: 0a 58951i bk13: 0a 58952i bk14: 0a 58954i bk15: 0a 58954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0130956

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1839, Miss = 105, Miss_rate = 0.057, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1844, Miss = 102, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1779, Miss = 104, Miss_rate = 0.058, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 1820, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1776, Miss = 103, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[5]: Access = 5299, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1732, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2114, Miss = 100, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1836, Miss = 102, Miss_rate = 0.056, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2153, Miss = 100, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1820, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2175, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 26187
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0467
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 437
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5558
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19308
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 328
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=53117
icnt_total_pkts_simt_to_mem=45787
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Network latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Flit latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Fragmentation average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Injected packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected packet size average = -nan (30 samples)
Accepted packet size average = -nan (30 samples)
Hops average = -nan (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
Result stored in result.txt
