var classSi5394I2cCore_1_1rtl =
[
    [ "comb", "classSi5394I2cCore_1_1rtl.html#ab2936b62ebe50a7664cde58336dcb670", null ],
    [ "seq", "classSi5394I2cCore_1_1rtl.html#a72bbc70fc4a5d3542ed50c4c98efa103", null ],
    [ "BOOT_ROM_C", "classSi5394I2cCore_1_1rtl.html#ad8aa687f9794a4f0d56df6a573b6ce6a", null ],
    [ "I2C_SCL_5xFREQ_C", "classSi5394I2cCore_1_1rtl.html#aa18f53f789abddb22643a43d7a5d565c", null ],
    [ "PRESCALE_C", "classSi5394I2cCore_1_1rtl.html#a0de2eacdc0af4babd94b5ca86af0b891", null ],
    [ "FILTER_C", "classSi5394I2cCore_1_1rtl.html#ab446e47c0b0c19dd0b966ce2c51e90b9", null ],
    [ "I2C_ADDR_C", "classSi5394I2cCore_1_1rtl.html#a8fbbc0d853da863d35e295dce3370c68", null ],
    [ "TIMEOUT_CAL_C", "classSi5394I2cCore_1_1rtl.html#a0600c6e927a2d8b2cc8f44da94935610", null ],
    [ "TIMEOUT_I2C_C", "classSi5394I2cCore_1_1rtl.html#a365137356d659786955b0473707a5730", null ],
    [ "MY_I2C_REG_MASTER_IN_INIT_C", "classSi5394I2cCore_1_1rtl.html#a4172734a491b4a2fbc83692a3455a639", null ],
    [ "StateType", "classSi5394I2cCore_1_1rtl.html#ad2854f9f39539420f47ef4408bda8a66", null ],
    [ "RegType", "classSi5394I2cCore_1_1rtl.html#a35f0a6888bd1c2e56754f97c77a534b9", null ],
    [ "timer", "classSi5394I2cCore_1_1rtl.html#ab00ee6e4e97e43d47507907f364afc90", null ],
    [ "axiRd", "classSi5394I2cCore_1_1rtl.html#a59b51404b5797f84648a868d1358218c", null ],
    [ "ramAddr", "classSi5394I2cCore_1_1rtl.html#a3be541eab6193d0c3a678fba98230486", null ],
    [ "booting", "classSi5394I2cCore_1_1rtl.html#a475a7ae137435ce3a7949fadc98db08e", null ],
    [ "data", "classSi5394I2cCore_1_1rtl.html#a4d86b7d1107fcb1cc3847b46b1692312", null ],
    [ "addr", "classSi5394I2cCore_1_1rtl.html#a7ad7679585e28e61d514f658f5062af2", null ],
    [ "page", "classSi5394I2cCore_1_1rtl.html#a730292b6b14a24a83dc00ab3e47f3cb9", null ],
    [ "axilReadSlave", "classSi5394I2cCore_1_1rtl.html#a5daf374ea804f394dee40a30d3e2e12f", null ],
    [ "axilWriteSlave", "classSi5394I2cCore_1_1rtl.html#a1b43705cc2da350eb0df1e71fb23ab88", null ],
    [ "regIn", "classSi5394I2cCore_1_1rtl.html#a5276ca355d49a72852289336c0b4ae67", null ],
    [ "state", "classSi5394I2cCore_1_1rtl.html#a4d1aa26dcfa648e02cbb0964cddbdbfe", null ],
    [ "REG_INIT_C", "classSi5394I2cCore_1_1rtl.html#aa0632ada5b1397508809d144c2720557", null ],
    [ "r", "classSi5394I2cCore_1_1rtl.html#a0498304adc5e9a77df9df664a54ee3d3", null ],
    [ "rin", "classSi5394I2cCore_1_1rtl.html#ade4de2a008a5f96235206eb18081481c", null ],
    [ "ramData", "classSi5394I2cCore_1_1rtl.html#a8f7cb0bc608ea28ce597ce8c25c6976d", null ],
    [ "regOut", "classSi5394I2cCore_1_1rtl.html#a7282e4683ffca25e36f201a4dd04ce95", null ],
    [ "u_rom", "classSi5394I2cCore_1_1rtl.html#a42e365688345938efac147738f5a3d9a", null ],
    [ "u_i2cregmaster", "classSi5394I2cCore_1_1rtl.html#ab186933ce54352e3eceeb7f93138f3d7", null ],
    [ "u_rstl", "classSi5394I2cCore_1_1rtl.html#a3c0a68a18069b8cdcfa42bf4d0dece7d", null ]
];