// Seed: 2876862102
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wor id_1;
  assign id_1 = -1;
  assign id_4 = id_1;
  always @(posedge id_3) disable id_6;
  assign id_4 = id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    input supply1 id_2
    , id_6,
    output tri0 id_3,
    input supply0 id_4
);
  integer id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6
  );
endmodule
