Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Apr 27 15:33:46 2021
| Host         : LAPTOP-0AJMO88D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.767        0.000                      0                 3828        0.066        0.000                      0                 3828        9.146        0.000                       0                  1796  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.767        0.000                      0                 3826        0.066        0.000                      0                 3826        9.146        0.000                       0                  1796  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              16.140        0.000                      0                    2        1.291        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.767ns  (required time - arrival time)
  Source:                 system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.471ns  (logic 1.417ns (18.968%)  route 6.054ns (81.032%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns = ( 22.210 - 20.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.391     2.470    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/s00_axi_aclk
    SLICE_X39Y94         FDRE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.379     2.849 f  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/Q
                         net (fo=411, routed)         4.320     7.169    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/Q[0]
    SLICE_X34Y80         LUT6 (Prop_lut6_I5_O)        0.105     7.274 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_2/O
                         net (fo=2, routed)           0.805     8.079    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_2_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.105     8.184 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.184    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_6__0_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     8.500 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry/CO[3]
                         net (fo=1, routed)           0.000     8.500    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.762 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry__0/O[3]
                         net (fo=9, routed)           0.484     9.246    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/p_1_in
    SLICE_X38Y80         LUT3 (Prop_lut3_I0_O)        0.250     9.496 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result[7]_i_1__8/O
                         net (fo=8, routed)           0.444     9.941    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result[7]_i_1__8_n_0
    SLICE_X38Y80         FDRE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.227    22.210    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/s00_axi_aclk
    SLICE_X38Y80         FDRE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[7]/C
                         clock pessimism              0.223    22.433    
                         clock uncertainty           -0.302    22.131    
    SLICE_X38Y80         FDRE (Setup_fdre_C_R)       -0.423    21.708    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[7]
  -------------------------------------------------------------------
                         required time                         21.708    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                 11.767    

Slack (MET) :             11.822ns  (required time - arrival time)
  Source:                 system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.414ns  (logic 1.417ns (19.111%)  route 5.997ns (80.889%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 22.209 - 20.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.391     2.470    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/s00_axi_aclk
    SLICE_X39Y94         FDRE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.379     2.849 f  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/Q
                         net (fo=411, routed)         4.320     7.169    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/Q[0]
    SLICE_X34Y80         LUT6 (Prop_lut6_I5_O)        0.105     7.274 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_2/O
                         net (fo=2, routed)           0.805     8.079    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_2_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.105     8.184 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.184    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_6__0_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     8.500 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry/CO[3]
                         net (fo=1, routed)           0.000     8.500    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.762 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry__0/O[3]
                         net (fo=9, routed)           0.484     9.246    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/p_1_in
    SLICE_X38Y80         LUT3 (Prop_lut3_I0_O)        0.250     9.496 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result[7]_i_1__8/O
                         net (fo=8, routed)           0.388     9.884    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result[7]_i_1__8_n_0
    SLICE_X38Y79         FDSE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.226    22.209    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/s00_axi_aclk
    SLICE_X38Y79         FDSE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[0]/C
                         clock pessimism              0.223    22.432    
                         clock uncertainty           -0.302    22.130    
    SLICE_X38Y79         FDSE (Setup_fdse_C_S)       -0.423    21.707    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[0]
  -------------------------------------------------------------------
                         required time                         21.707    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                 11.822    

Slack (MET) :             11.822ns  (required time - arrival time)
  Source:                 system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.414ns  (logic 1.417ns (19.111%)  route 5.997ns (80.889%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 22.209 - 20.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.391     2.470    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/s00_axi_aclk
    SLICE_X39Y94         FDRE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.379     2.849 f  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/Q
                         net (fo=411, routed)         4.320     7.169    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/Q[0]
    SLICE_X34Y80         LUT6 (Prop_lut6_I5_O)        0.105     7.274 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_2/O
                         net (fo=2, routed)           0.805     8.079    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_2_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.105     8.184 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.184    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_6__0_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     8.500 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry/CO[3]
                         net (fo=1, routed)           0.000     8.500    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.762 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry__0/O[3]
                         net (fo=9, routed)           0.484     9.246    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/p_1_in
    SLICE_X38Y80         LUT3 (Prop_lut3_I0_O)        0.250     9.496 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result[7]_i_1__8/O
                         net (fo=8, routed)           0.388     9.884    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result[7]_i_1__8_n_0
    SLICE_X38Y79         FDSE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.226    22.209    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/s00_axi_aclk
    SLICE_X38Y79         FDSE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[1]/C
                         clock pessimism              0.223    22.432    
                         clock uncertainty           -0.302    22.130    
    SLICE_X38Y79         FDSE (Setup_fdse_C_S)       -0.423    21.707    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[1]
  -------------------------------------------------------------------
                         required time                         21.707    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                 11.822    

Slack (MET) :             11.822ns  (required time - arrival time)
  Source:                 system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.414ns  (logic 1.417ns (19.111%)  route 5.997ns (80.889%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 22.209 - 20.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.391     2.470    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/s00_axi_aclk
    SLICE_X39Y94         FDRE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.379     2.849 f  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/Q
                         net (fo=411, routed)         4.320     7.169    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/Q[0]
    SLICE_X34Y80         LUT6 (Prop_lut6_I5_O)        0.105     7.274 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_2/O
                         net (fo=2, routed)           0.805     8.079    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_2_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.105     8.184 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.184    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_6__0_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     8.500 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry/CO[3]
                         net (fo=1, routed)           0.000     8.500    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.762 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry__0/O[3]
                         net (fo=9, routed)           0.484     9.246    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/p_1_in
    SLICE_X38Y80         LUT3 (Prop_lut3_I0_O)        0.250     9.496 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result[7]_i_1__8/O
                         net (fo=8, routed)           0.388     9.884    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result[7]_i_1__8_n_0
    SLICE_X38Y79         FDSE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.226    22.209    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/s00_axi_aclk
    SLICE_X38Y79         FDSE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[2]/C
                         clock pessimism              0.223    22.432    
                         clock uncertainty           -0.302    22.130    
    SLICE_X38Y79         FDSE (Setup_fdse_C_S)       -0.423    21.707    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[2]
  -------------------------------------------------------------------
                         required time                         21.707    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                 11.822    

Slack (MET) :             11.822ns  (required time - arrival time)
  Source:                 system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.414ns  (logic 1.417ns (19.111%)  route 5.997ns (80.889%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 22.209 - 20.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.391     2.470    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/s00_axi_aclk
    SLICE_X39Y94         FDRE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.379     2.849 f  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/Q
                         net (fo=411, routed)         4.320     7.169    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/Q[0]
    SLICE_X34Y80         LUT6 (Prop_lut6_I5_O)        0.105     7.274 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_2/O
                         net (fo=2, routed)           0.805     8.079    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_2_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.105     8.184 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.184    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_6__0_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     8.500 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry/CO[3]
                         net (fo=1, routed)           0.000     8.500    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.762 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry__0/O[3]
                         net (fo=9, routed)           0.484     9.246    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/p_1_in
    SLICE_X38Y80         LUT3 (Prop_lut3_I0_O)        0.250     9.496 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result[7]_i_1__8/O
                         net (fo=8, routed)           0.388     9.884    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result[7]_i_1__8_n_0
    SLICE_X38Y79         FDSE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.226    22.209    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/s00_axi_aclk
    SLICE_X38Y79         FDSE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[3]/C
                         clock pessimism              0.223    22.432    
                         clock uncertainty           -0.302    22.130    
    SLICE_X38Y79         FDSE (Setup_fdse_C_S)       -0.423    21.707    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[3]
  -------------------------------------------------------------------
                         required time                         21.707    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                 11.822    

Slack (MET) :             11.822ns  (required time - arrival time)
  Source:                 system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.414ns  (logic 1.417ns (19.111%)  route 5.997ns (80.889%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 22.209 - 20.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.391     2.470    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/s00_axi_aclk
    SLICE_X39Y94         FDRE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.379     2.849 f  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/Q
                         net (fo=411, routed)         4.320     7.169    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/Q[0]
    SLICE_X34Y80         LUT6 (Prop_lut6_I5_O)        0.105     7.274 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_2/O
                         net (fo=2, routed)           0.805     8.079    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_2_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.105     8.184 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.184    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_6__0_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     8.500 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry/CO[3]
                         net (fo=1, routed)           0.000     8.500    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.762 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry__0/O[3]
                         net (fo=9, routed)           0.484     9.246    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/p_1_in
    SLICE_X38Y80         LUT3 (Prop_lut3_I0_O)        0.250     9.496 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result[7]_i_1__8/O
                         net (fo=8, routed)           0.388     9.884    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result[7]_i_1__8_n_0
    SLICE_X38Y79         FDSE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.226    22.209    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/s00_axi_aclk
    SLICE_X38Y79         FDSE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[4]/C
                         clock pessimism              0.223    22.432    
                         clock uncertainty           -0.302    22.130    
    SLICE_X38Y79         FDSE (Setup_fdse_C_S)       -0.423    21.707    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[4]
  -------------------------------------------------------------------
                         required time                         21.707    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                 11.822    

Slack (MET) :             11.822ns  (required time - arrival time)
  Source:                 system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.414ns  (logic 1.417ns (19.111%)  route 5.997ns (80.889%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 22.209 - 20.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.391     2.470    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/s00_axi_aclk
    SLICE_X39Y94         FDRE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.379     2.849 f  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/Q
                         net (fo=411, routed)         4.320     7.169    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/Q[0]
    SLICE_X34Y80         LUT6 (Prop_lut6_I5_O)        0.105     7.274 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_2/O
                         net (fo=2, routed)           0.805     8.079    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_2_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.105     8.184 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.184    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_6__0_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     8.500 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry/CO[3]
                         net (fo=1, routed)           0.000     8.500    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.762 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry__0/O[3]
                         net (fo=9, routed)           0.484     9.246    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/p_1_in
    SLICE_X38Y80         LUT3 (Prop_lut3_I0_O)        0.250     9.496 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result[7]_i_1__8/O
                         net (fo=8, routed)           0.388     9.884    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result[7]_i_1__8_n_0
    SLICE_X38Y79         FDSE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.226    22.209    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/s00_axi_aclk
    SLICE_X38Y79         FDSE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[5]/C
                         clock pessimism              0.223    22.432    
                         clock uncertainty           -0.302    22.130    
    SLICE_X38Y79         FDSE (Setup_fdse_C_S)       -0.423    21.707    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[5]
  -------------------------------------------------------------------
                         required time                         21.707    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                 11.822    

Slack (MET) :             11.822ns  (required time - arrival time)
  Source:                 system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.414ns  (logic 1.417ns (19.111%)  route 5.997ns (80.889%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 22.209 - 20.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.391     2.470    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/s00_axi_aclk
    SLICE_X39Y94         FDRE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.379     2.849 f  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/Q
                         net (fo=411, routed)         4.320     7.169    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/Q[0]
    SLICE_X34Y80         LUT6 (Prop_lut6_I5_O)        0.105     7.274 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_2/O
                         net (fo=2, routed)           0.805     8.079    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_2_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.105     8.184 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.184    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_i_6__0_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     8.500 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry/CO[3]
                         net (fo=1, routed)           0.000     8.500    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.762 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/adder_carry__0/O[3]
                         net (fo=9, routed)           0.484     9.246    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/p_1_in
    SLICE_X38Y80         LUT3 (Prop_lut3_I0_O)        0.250     9.496 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result[7]_i_1__8/O
                         net (fo=8, routed)           0.388     9.884    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result[7]_i_1__8_n_0
    SLICE_X38Y79         FDSE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.226    22.209    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/s00_axi_aclk
    SLICE_X38Y79         FDSE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[6]/C
                         clock pessimism              0.223    22.432    
                         clock uncertainty           -0.302    22.130    
    SLICE_X38Y79         FDSE (Setup_fdse_C_S)       -0.423    21.707    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/add1/result_reg[6]
  -------------------------------------------------------------------
                         required time                         21.707    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                 11.822    

Slack (MET) :             11.905ns  (required time - arrival time)
  Source:                 system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/result_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 1.438ns (19.499%)  route 5.937ns (80.501%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 22.212 - 20.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.391     2.470    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/s00_axi_aclk
    SLICE_X39Y94         FDRE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.379     2.849 f  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/Q
                         net (fo=411, routed)         4.423     7.272    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/Q[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I5_O)        0.105     7.377 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/adder_carry_i_1__0/O
                         net (fo=2, routed)           0.704     8.081    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/adder_carry_i_1__0_n_0
    SLICE_X39Y82         LUT6 (Prop_lut6_I0_O)        0.105     8.186 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/adder_carry_i_5__1/O
                         net (fo=1, routed)           0.000     8.186    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/adder_carry_i_5__1_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.518 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/adder_carry/CO[3]
                         net (fo=1, routed)           0.000     8.518    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/adder_carry_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.778 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/adder_carry__0/O[3]
                         net (fo=9, routed)           0.507     9.285    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/p_1_in
    SLICE_X41Y83         LUT3 (Prop_lut3_I0_O)        0.257     9.542 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/result[7]_i_1__9/O
                         net (fo=8, routed)           0.303     9.845    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/result[7]_i_1__9_n_0
    SLICE_X40Y83         FDSE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/result_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.229    22.212    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/s00_axi_aclk
    SLICE_X40Y83         FDSE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/result_reg[0]/C
                         clock pessimism              0.192    22.404    
                         clock uncertainty           -0.302    22.102    
    SLICE_X40Y83         FDSE (Setup_fdse_C_S)       -0.352    21.750    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/result_reg[0]
  -------------------------------------------------------------------
                         required time                         21.750    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                 11.905    

Slack (MET) :             11.905ns  (required time - arrival time)
  Source:                 system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/result_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 1.438ns (19.499%)  route 5.937ns (80.501%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 22.212 - 20.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.391     2.470    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/s00_axi_aclk
    SLICE_X39Y94         FDRE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.379     2.849 f  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/w2r_reg[2]/Q
                         net (fo=411, routed)         4.423     7.272    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/Q[0]
    SLICE_X33Y81         LUT6 (Prop_lut6_I5_O)        0.105     7.377 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/adder_carry_i_1__0/O
                         net (fo=2, routed)           0.704     8.081    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/adder_carry_i_1__0_n_0
    SLICE_X39Y82         LUT6 (Prop_lut6_I0_O)        0.105     8.186 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/adder_carry_i_5__1/O
                         net (fo=1, routed)           0.000     8.186    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/adder_carry_i_5__1_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.518 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/adder_carry/CO[3]
                         net (fo=1, routed)           0.000     8.518    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/adder_carry_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.778 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/adder_carry__0/O[3]
                         net (fo=9, routed)           0.507     9.285    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/p_1_in
    SLICE_X41Y83         LUT3 (Prop_lut3_I0_O)        0.257     9.542 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/result[7]_i_1__9/O
                         net (fo=8, routed)           0.303     9.845    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/result[7]_i_1__9_n_0
    SLICE_X40Y83         FDSE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/result_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.229    22.212    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/s00_axi_aclk
    SLICE_X40Y83         FDSE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/result_reg[1]/C
                         clock pessimism              0.192    22.404    
                         clock uncertainty           -0.302    22.102    
    SLICE_X40Y83         FDSE (Setup_fdse_C_S)       -0.352    21.750    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/add1/result_reg[1]
  -------------------------------------------------------------------
                         required time                         21.750    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                 11.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.577     0.913    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y97         FDRE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.055     1.109    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X30Y97         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.845     1.211    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y97         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.043    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.065%)  route 0.172ns (54.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.556     0.892    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.172     1.204    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y91         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.824     1.190    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.160%)  route 0.171ns (54.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.559     0.895    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y97         FDRE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           0.171     1.207    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X34Y94         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.825     1.191    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.073%)  route 0.179ns (55.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.572     0.908    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y86         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.179     1.228    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y87         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.839     1.205    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.941    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.285%)  route 0.114ns (44.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.558     0.894    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y95         FDRE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_rdata_reg[16]/Q
                         net (fo=1, routed)           0.114     1.149    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X34Y94         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.825     1.191    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.044    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.939%)  route 0.116ns (45.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.573     0.909    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y87         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.116     1.165    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X26Y87         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.839     1.205    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.264     0.941    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.058    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.546%)  route 0.183ns (56.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.659     0.995    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.183     1.319    system_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.878     1.244    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.209    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.209    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.523%)  route 0.183ns (56.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.659     0.995    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.183     1.319    system_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.878     1.244    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.209    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.209    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_L_reg[3][1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/lin2_delay_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.690%)  route 0.063ns (25.310%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.549     0.885    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/s00_axi_aclk
    SLICE_X35Y79         FDRE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_L_reg[3][1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/inform_L_reg[3][1][1]/Q
                         net (fo=2, routed)           0.063     1.089    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/inform_L_reg[3][1]_29[1]
    SLICE_X34Y79         LUT5 (Prop_lut5_I1_O)        0.045     1.134 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/lin2_delay_1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.134    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/l_cell_reg__0[1]
    SLICE_X34Y79         FDRE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/lin2_delay_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.814     1.180    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/s00_axi_aclk
    SLICE_X34Y79         FDRE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/lin2_delay_1_reg[1]/C
                         clock pessimism             -0.282     0.898    
    SLICE_X34Y79         FDRE (Hold_fdre_C_D)         0.121     1.019    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[2].fun/lin2_delay_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.658     0.994    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X29Y103        FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     1.190    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X29Y103        FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.930     1.296    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X29Y103        FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.302     0.994    
    SLICE_X29Y103        FDRE (Hold_fdre_C_D)         0.075     1.069    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X28Y94    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y81    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y81    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y81    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y81    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y82    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X31Y90    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X31Y90    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X31Y90    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y91    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y91    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y90    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y91    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y91    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y85    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y87    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y89    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y85    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y85    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y91    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y91    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y91    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y91    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y90    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y90    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y91    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y91    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y91    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y91    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.140ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/FSM_sequential_bp_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.538ns (18.448%)  route 2.378ns (81.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.598     2.677    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y103        FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y103        FDRE (Prop_fdre_C_Q)         0.433     3.110 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.987     4.097    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/s00_axi_aresetn
    SLICE_X27Y93         LUT1 (Prop_lut1_I0_O)        0.105     4.202 f  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/axi_awready_i_1/O
                         net (fo=336, routed)         1.391     5.593    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/SR[0]
    SLICE_X38Y95         FDCE                                         f  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/FSM_sequential_bp_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.236    22.219    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/s00_axi_aclk
    SLICE_X38Y95         FDCE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/FSM_sequential_bp_state_reg[0]/C
                         clock pessimism              0.109    22.327    
                         clock uncertainty           -0.302    22.025    
    SLICE_X38Y95         FDCE (Recov_fdce_C_CLR)     -0.292    21.733    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/FSM_sequential_bp_state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.733    
                         arrival time                          -5.593    
  -------------------------------------------------------------------
                         slack                                 16.140    

Slack (MET) :             16.174ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/FSM_sequential_bp_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.538ns (18.448%)  route 2.378ns (81.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.598     2.677    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y103        FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y103        FDRE (Prop_fdre_C_Q)         0.433     3.110 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.987     4.097    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/s00_axi_aresetn
    SLICE_X27Y93         LUT1 (Prop_lut1_I0_O)        0.105     4.202 f  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/axi_awready_i_1/O
                         net (fo=336, routed)         1.391     5.593    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/SR[0]
    SLICE_X38Y95         FDCE                                         f  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/FSM_sequential_bp_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.236    22.219    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/s00_axi_aclk
    SLICE_X38Y95         FDCE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/FSM_sequential_bp_state_reg[1]/C
                         clock pessimism              0.109    22.327    
                         clock uncertainty           -0.302    22.025    
    SLICE_X38Y95         FDCE (Recov_fdce_C_CLR)     -0.258    21.767    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/FSM_sequential_bp_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.767    
                         arrival time                          -5.593    
  -------------------------------------------------------------------
                         slack                                 16.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/FSM_sequential_bp_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.209ns (15.054%)  route 1.179ns (84.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.655     0.991    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y103        FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y103        FDRE (Prop_fdre_C_Q)         0.164     1.155 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.450     1.605    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/s00_axi_aresetn
    SLICE_X27Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.650 f  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/axi_awready_i_1/O
                         net (fo=336, routed)         0.729     2.379    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/SR[0]
    SLICE_X38Y95         FDCE                                         f  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/FSM_sequential_bp_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.824     1.190    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/s00_axi_aclk
    SLICE_X38Y95         FDCE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/FSM_sequential_bp_state_reg[0]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X38Y95         FDCE (Remov_fdce_C_CLR)     -0.067     1.088    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/FSM_sequential_bp_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/FSM_sequential_bp_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.209ns (15.054%)  route 1.179ns (84.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.655     0.991    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X26Y103        FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y103        FDRE (Prop_fdre_C_Q)         0.164     1.155 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.450     1.605    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/s00_axi_aresetn
    SLICE_X27Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.650 f  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/axi_awready_i_1/O
                         net (fo=336, routed)         0.729     2.379    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/SR[0]
    SLICE_X38Y95         FDCE                                         f  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/FSM_sequential_bp_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.824     1.190    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/s00_axi_aclk
    SLICE_X38Y95         FDCE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/FSM_sequential_bp_state_reg[1]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X38Y95         FDCE (Remov_fdce_C_CLR)     -0.067     1.088    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/FSM_sequential_bp_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  1.291    





