Analysis & Synthesis report for CRPII_FPGAFirmware
Wed Oct 11 21:52:03 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |CRPII_FPGAFirmware_Release|current_state
 11. State Machine - |CRPII_FPGAFirmware_Release|next_state
 12. State Machine - |CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state
 13. State Machine - |CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state
 14. State Machine - |CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|current_state
 15. Registers Protected by Synthesis
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component
 24. Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated
 25. Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|a_graycounter_2p6:rdptr_g1p
 26. Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|a_graycounter_u6c:wrptr_g1p
 27. Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|altsyncram_g421:fifo_ram
 28. Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|dffpipe_pu8:rdfull_reg
 29. Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|dffpipe_f09:rs_brp
 30. Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|dffpipe_f09:rs_bwp
 31. Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp
 32. Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7
 33. Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp
 34. Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10
 35. Source assignments for CameraSensorInterface:cameraInterface|altshift_taps:sync_rtl_0|shift_taps_k7m:auto_generated|altsyncram_pg81:altsyncram2
 36. Parameter Settings for User Entity Instance: Top-level Entity: |CRPII_FPGAFirmware_Release
 37. Parameter Settings for User Entity Instance: CameraSensorInterface:cameraInterface
 38. Parameter Settings for User Entity Instance: CameraSensorInterface:cameraInterface|ImageMetadataMux:imageMetadataMux|IrisFpgaFwVersion:fw_version
 39. Parameter Settings for User Entity Instance: S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem
 40. Parameter Settings for User Entity Instance: S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS
 41. Parameter Settings for User Entity Instance: FIFO:CAM_FIFO|dcfifo:dcfifo_component
 42. Parameter Settings for Inferred Entity Instance: CameraSensorInterface:cameraInterface|altshift_taps:sync_rtl_0
 43. dcfifo Parameter Settings by Entity Instance
 44. altshift_taps Parameter Settings by Entity Instance
 45. Port Connectivity Checks: "FIFO:CAM_FIFO"
 46. Port Connectivity Checks: "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"
 47. Port Connectivity Checks: "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"
 48. Port Connectivity Checks: "spi_slave:hercules_SPI_listener"
 49. Port Connectivity Checks: "CameraSensorInterface:cameraInterface|ImageMetadataMux:imageMetadataMux"
 50. Port Connectivity Checks: "CameraSensorInterface:cameraInterface"
 51. Post-Synthesis Netlist Statistics for Top Partition
 52. Elapsed Time Per Partition
 53. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                            ;
+------------------------------------+----------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 11 21:52:03 2023              ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Standard Edition ;
; Revision Name                      ; CRPII_FPGAFirmware                                 ;
; Top-level Entity Name              ; CRPII_FPGAFirmware_Release                         ;
; Family                             ; Cyclone 10 LP                                      ;
; Total logic elements               ; 1,460                                              ;
;     Total combinational functions  ; 1,238                                              ;
;     Dedicated logic registers      ; 714                                                ;
; Total registers                    ; 714                                                ;
; Total pins                         ; 54                                                 ;
; Total virtual pins                 ; 0                                                  ;
; Total memory bits                  ; 262,294                                            ;
; Embedded Multiplier 9-bit elements ; 0                                                  ;
; Total PLLs                         ; 0                                                  ;
+------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                      ;
+------------------------------------------------------------------+----------------------------+--------------------+
; Option                                                           ; Setting                    ; Default Value      ;
+------------------------------------------------------------------+----------------------------+--------------------+
; Device                                                           ; 10CL025YU256I7G            ;                    ;
; Top-level entity name                                            ; CRPII_FPGAFirmware_Release ; CRPII_FPGAFirmware ;
; Family name                                                      ; Cyclone 10 LP              ; Cyclone V          ;
; Use smart compilation                                            ; Off                        ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                         ; On                 ;
; Enable compact report table                                      ; Off                        ; Off                ;
; Restructure Multiplexers                                         ; Auto                       ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                        ; Off                ;
; Preserve fewer node names                                        ; On                         ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                     ; Enable             ;
; Verilog Version                                                  ; Verilog_2001               ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993                  ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                       ; Auto               ;
; Safe State Machine                                               ; Off                        ; Off                ;
; Extract Verilog State Machines                                   ; On                         ; On                 ;
; Extract VHDL State Machines                                      ; On                         ; On                 ;
; Ignore Verilog initial constructs                                ; Off                        ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                       ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                        ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                         ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                         ; On                 ;
; Parallel Synthesis                                               ; On                         ; On                 ;
; DSP Block Balancing                                              ; Auto                       ; Auto               ;
; NOT Gate Push-Back                                               ; On                         ; On                 ;
; Power-Up Don't Care                                              ; On                         ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                        ; Off                ;
; Remove Duplicate Registers                                       ; On                         ; On                 ;
; Ignore CARRY Buffers                                             ; Off                        ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                        ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                        ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                        ; Off                ;
; Ignore LCELL Buffers                                             ; Off                        ; Off                ;
; Ignore SOFT Buffers                                              ; On                         ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                        ; Off                ;
; Optimization Technique                                           ; Balanced                   ; Balanced           ;
; Carry Chain Length                                               ; 70                         ; 70                 ;
; Auto Carry Chains                                                ; On                         ; On                 ;
; Auto Open-Drain Pins                                             ; On                         ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                        ; Off                ;
; Auto ROM Replacement                                             ; On                         ; On                 ;
; Auto RAM Replacement                                             ; On                         ; On                 ;
; Auto DSP Block Replacement                                       ; On                         ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                       ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                       ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                         ; On                 ;
; Strict RAM Replacement                                           ; Off                        ; Off                ;
; Allow Synchronous Control Signals                                ; On                         ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                        ; Off                ;
; Auto RAM Block Balancing                                         ; On                         ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                        ; Off                ;
; Auto Resource Sharing                                            ; Off                        ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                        ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                        ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                        ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                         ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                        ; Off                ;
; Timing-Driven Synthesis                                          ; On                         ; On                 ;
; Report Parameter Settings                                        ; On                         ; On                 ;
; Report Source Assignments                                        ; On                         ; On                 ;
; Report Connectivity Checks                                       ; On                         ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                        ; Off                ;
; Synchronization Register Chain Length                            ; 2                          ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation         ; Normal compilation ;
; HDL message level                                                ; Level2                     ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                        ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                       ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                       ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                        ; 100                ;
; Clock MUX Protection                                             ; On                         ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                        ; Off                ;
; Block Design Naming                                              ; Auto                       ; Auto               ;
; SDC constraint protection                                        ; Off                        ; Off                ;
; Synthesis Effort                                                 ; Auto                       ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                         ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                        ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium                     ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                       ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                         ; On                 ;
+------------------------------------------------------------------+----------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.3%      ;
;     Processor 4            ;   0.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                                            ; Library ;
+-------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CRPII_FPGAFirmware_Release.v                                      ; yes             ; User Verilog HDL File        ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v                                      ;         ;
; Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v ; yes             ; User Verilog HDL File        ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v ;         ;
; SPI/spi_slave.v                                                   ; yes             ; User Verilog HDL File        ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_slave.v                                                   ;         ;
; FIFO/FIFO.v                                                       ; yes             ; User Wizard-Generated File   ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/FIFO/FIFO.v                                                       ;         ;
; SPI/spi_master.v                                                  ; yes             ; User Verilog HDL File        ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v                                                  ;         ;
; image_metadata_mux.v                                              ; yes             ; User Verilog HDL File        ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/image_metadata_mux.v                                              ;         ;
; version.v                                                         ; yes             ; User Verilog HDL File        ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/version.v                                                         ;         ;
; camera_interface.v                                                ; yes             ; User Verilog HDL File        ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v                                                ;         ;
; dcfifo.tdf                                                        ; yes             ; Megafunction                 ; /home/iris/intelFPGA/22.1std/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                                 ;         ;
; lpm_counter.inc                                                   ; yes             ; Megafunction                 ; /home/iris/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                            ;         ;
; lpm_add_sub.inc                                                   ; yes             ; Megafunction                 ; /home/iris/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                            ;         ;
; altdpram.inc                                                      ; yes             ; Megafunction                 ; /home/iris/intelFPGA/22.1std/quartus/libraries/megafunctions/altdpram.inc                                                                                                               ;         ;
; a_graycounter.inc                                                 ; yes             ; Megafunction                 ; /home/iris/intelFPGA/22.1std/quartus/libraries/megafunctions/a_graycounter.inc                                                                                                          ;         ;
; a_fefifo.inc                                                      ; yes             ; Megafunction                 ; /home/iris/intelFPGA/22.1std/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                               ;         ;
; a_gray2bin.inc                                                    ; yes             ; Megafunction                 ; /home/iris/intelFPGA/22.1std/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                                             ;         ;
; dffpipe.inc                                                       ; yes             ; Megafunction                 ; /home/iris/intelFPGA/22.1std/quartus/libraries/megafunctions/dffpipe.inc                                                                                                                ;         ;
; alt_sync_fifo.inc                                                 ; yes             ; Megafunction                 ; /home/iris/intelFPGA/22.1std/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                                          ;         ;
; lpm_compare.inc                                                   ; yes             ; Megafunction                 ; /home/iris/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                            ;         ;
; altsyncram_fifo.inc                                               ; yes             ; Megafunction                 ; /home/iris/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                                        ;         ;
; aglobal221.inc                                                    ; yes             ; Megafunction                 ; /home/iris/intelFPGA/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                                                             ;         ;
; db/dcfifo_uhi1.tdf                                                ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_uhi1.tdf                                                ;         ;
; db/a_gray2bin_5ib.tdf                                             ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/a_gray2bin_5ib.tdf                                             ;         ;
; db/a_graycounter_2p6.tdf                                          ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/a_graycounter_2p6.tdf                                          ;         ;
; db/a_graycounter_u6c.tdf                                          ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/a_graycounter_u6c.tdf                                          ;         ;
; db/altsyncram_g421.tdf                                            ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/altsyncram_g421.tdf                                            ;         ;
; db/decode_687.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/decode_687.tdf                                                 ;         ;
; db/decode_vj6.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/decode_vj6.tdf                                                 ;         ;
; db/mux_m28.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/mux_m28.tdf                                                    ;         ;
; db/dffpipe_pu8.tdf                                                ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dffpipe_pu8.tdf                                                ;         ;
; db/dffpipe_f09.tdf                                                ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dffpipe_f09.tdf                                                ;         ;
; db/alt_synch_pipe_1bl.tdf                                         ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/alt_synch_pipe_1bl.tdf                                         ;         ;
; db/dffpipe_i09.tdf                                                ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dffpipe_i09.tdf                                                ;         ;
; db/alt_synch_pipe_2bl.tdf                                         ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/alt_synch_pipe_2bl.tdf                                         ;         ;
; db/dffpipe_j09.tdf                                                ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dffpipe_j09.tdf                                                ;         ;
; db/cmpr_766.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/cmpr_766.tdf                                                   ;         ;
; db/cmpr_m76.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/cmpr_m76.tdf                                                   ;         ;
; db/mux_c28.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/mux_c28.tdf                                                    ;         ;
; altshift_taps.tdf                                                 ; yes             ; Megafunction                 ; /home/iris/intelFPGA/22.1std/quartus/libraries/megafunctions/altshift_taps.tdf                                                                                                          ;         ;
; lpm_constant.inc                                                  ; yes             ; Megafunction                 ; /home/iris/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                           ;         ;
; db/shift_taps_k7m.tdf                                             ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/shift_taps_k7m.tdf                                             ;         ;
; db/altsyncram_pg81.tdf                                            ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/altsyncram_pg81.tdf                                            ;         ;
; db/cntr_fqf.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/cntr_fqf.tdf                                                   ;         ;
; db/cmpr_jgc.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/cmpr_jgc.tdf                                                   ;         ;
+-------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,460     ;
;                                             ;           ;
; Total combinational functions               ; 1238      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 681       ;
;     -- 3 input functions                    ; 180       ;
;     -- <=2 input functions                  ; 377       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 963       ;
;     -- arithmetic mode                      ; 275       ;
;                                             ;           ;
; Total registers                             ; 714       ;
;     -- Dedicated logic registers            ; 714       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 54        ;
; Total memory bits                           ; 262294    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 615       ;
; Total fan-out                               ; 7172      ;
; Average fan-out                             ; 3.40      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; Compilation Hierarchy Node                                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                    ; Entity Name                                   ; Library Name ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; |CRPII_FPGAFirmware_Release                                  ; 1238 (231)          ; 714 (151)                 ; 262294      ; 0            ; 0       ; 0         ; 54   ; 0            ; |CRPII_FPGAFirmware_Release                                                                                                                            ; CRPII_FPGAFirmware_Release                    ; work         ;
;    |CameraSensorInterface:cameraInterface|                   ; 482 (308)           ; 162 (158)                 ; 150         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|CameraSensorInterface:cameraInterface                                                                                      ; CameraSensorInterface                         ; work         ;
;       |ImageMetadataMux:imageMetadataMux|                    ; 164 (164)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|CameraSensorInterface:cameraInterface|ImageMetadataMux:imageMetadataMux                                                    ; ImageMetadataMux                              ; work         ;
;       |altshift_taps:sync_rtl_0|                             ; 10 (0)              ; 4 (0)                     ; 150         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|CameraSensorInterface:cameraInterface|altshift_taps:sync_rtl_0                                                             ; altshift_taps                                 ; work         ;
;          |shift_taps_k7m:auto_generated|                     ; 10 (0)              ; 4 (0)                     ; 150         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|CameraSensorInterface:cameraInterface|altshift_taps:sync_rtl_0|shift_taps_k7m:auto_generated                               ; shift_taps_k7m                                ; work         ;
;             |altsyncram_pg81:altsyncram2|                    ; 0 (0)               ; 0 (0)                     ; 150         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|CameraSensorInterface:cameraInterface|altshift_taps:sync_rtl_0|shift_taps_k7m:auto_generated|altsyncram_pg81:altsyncram2   ; altsyncram_pg81                               ; work         ;
;             |cntr_fqf:cntr1|                                 ; 10 (9)              ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|CameraSensorInterface:cameraInterface|altshift_taps:sync_rtl_0|shift_taps_k7m:auto_generated|cntr_fqf:cntr1                ; cntr_fqf                                      ; work         ;
;                |cmpr_jgc:cmpr4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|CameraSensorInterface:cameraInterface|altshift_taps:sync_rtl_0|shift_taps_k7m:auto_generated|cntr_fqf:cntr1|cmpr_jgc:cmpr4 ; cmpr_jgc                                      ; work         ;
;    |FIFO:CAM_FIFO|                                           ; 203 (0)             ; 211 (0)                   ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO                                                                                                              ; FIFO                                          ; work         ;
;       |dcfifo:dcfifo_component|                              ; 203 (0)             ; 211 (0)                   ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component                                                                                      ; dcfifo                                        ; work         ;
;          |dcfifo_uhi1:auto_generated|                        ; 203 (28)            ; 211 (68)                  ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated                                                           ; dcfifo_uhi1                                   ; work         ;
;             |a_gray2bin_5ib:rdptr_g_gray2bin|                ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|a_gray2bin_5ib:rdptr_g_gray2bin                           ; a_gray2bin_5ib                                ; work         ;
;             |a_gray2bin_5ib:rs_dgwp_gray2bin|                ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|a_gray2bin_5ib:rs_dgwp_gray2bin                           ; a_gray2bin_5ib                                ; work         ;
;             |a_graycounter_2p6:rdptr_g1p|                    ; 33 (33)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|a_graycounter_2p6:rdptr_g1p                               ; a_graycounter_2p6                             ; work         ;
;             |a_graycounter_u6c:wrptr_g1p|                    ; 30 (30)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|a_graycounter_u6c:wrptr_g1p                               ; a_graycounter_u6c                             ; work         ;
;             |alt_synch_pipe_1bl:rs_dgwp|                     ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp                                ; alt_synch_pipe_1bl                            ; work         ;
;                |dffpipe_i09:dffpipe7|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7           ; dffpipe_i09                                   ; work         ;
;             |alt_synch_pipe_2bl:ws_dgrp|                     ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp                                ; alt_synch_pipe_2bl                            ; work         ;
;                |dffpipe_j09:dffpipe10|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10          ; dffpipe_j09                                   ; work         ;
;             |altsyncram_g421:fifo_ram|                       ; 27 (3)              ; 6 (6)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|altsyncram_g421:fifo_ram                                  ; altsyncram_g421                               ; work         ;
;                |decode_687:decode12|                         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|altsyncram_g421:fifo_ram|decode_687:decode12              ; decode_687                                    ; work         ;
;                |decode_vj6:rden_decode_b|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|altsyncram_g421:fifo_ram|decode_vj6:rden_decode_b         ; decode_vj6                                    ; work         ;
;                |mux_m28:mux13|                               ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|altsyncram_g421:fifo_ram|mux_m28:mux13                    ; mux_m28                                       ; work         ;
;             |cmpr_m76:rdfull_eq_comp|                        ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|cmpr_m76:rdfull_eq_comp                                   ; cmpr_m76                                      ; work         ;
;             |dffpipe_f09:rs_brp|                             ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|dffpipe_f09:rs_brp                                        ; dffpipe_f09                                   ; work         ;
;             |dffpipe_f09:rs_bwp|                             ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|dffpipe_f09:rs_bwp                                        ; dffpipe_f09                                   ; work         ;
;             |dffpipe_pu8:rdfull_reg|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|dffpipe_pu8:rdfull_reg                                    ; dffpipe_pu8                                   ; work         ;
;             |mux_c28:rdemp_eq_comp_lsb_mux|                  ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|mux_c28:rdemp_eq_comp_lsb_mux                             ; mux_c28                                       ; work         ;
;             |mux_c28:rdemp_eq_comp_msb_mux|                  ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|mux_c28:rdemp_eq_comp_msb_mux                             ; mux_c28                                       ; work         ;
;             |mux_c28:wrfull_eq_comp_lsb_mux|                 ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|mux_c28:wrfull_eq_comp_lsb_mux                            ; mux_c28                                       ; work         ;
;             |mux_c28:wrfull_eq_comp_msb_mux|                 ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|mux_c28:wrfull_eq_comp_msb_mux                            ; mux_c28                                       ; work         ;
;    |S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem| ; 316 (280)           ; 171 (148)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem                                                                    ; S70FL01GS_Flash_Memory_Interface_address_swap ; work         ;
;       |spi_master:MAS|                                       ; 36 (36)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS                                                     ; spi_master                                    ; work         ;
;    |spi_slave:hercules_SPI_listener|                         ; 6 (6)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|spi_slave:hercules_SPI_listener                                                                                            ; spi_slave                                     ; work         ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; CameraSensorInterface:cameraInterface|altshift_taps:sync_rtl_0|shift_taps_k7m:auto_generated|altsyncram_pg81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 10           ; 15           ; 10           ; 15           ; 150    ; None ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|altsyncram_g421:fifo_ram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+
; Altera ; FIFO         ; 22.1    ; N/A          ; N/A          ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO ; FIFO/FIFO.v     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CRPII_FPGAFirmware_Release|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+----------------------------------+-------------------------------------+-------------------------------------------------+-------------------------------------+-------------------------------+------------------------------------+-------------------------+------------------------------+---------------------------+--------------------------------+--------------------------------------+--------------------------------+-------------------------------------+--------------------------+-------------------------------+--------------------+---------------------------+
; Name                                            ; current_state.check_image_status ; current_state.flash_RDSR1_check_WIP ; current_state.wait_for_start_of_image_streaming ; current_state.flash_PP3_RDSR1_check ; current_state.flash_PP3_RDSR1 ; current_state.flash_PP3_RDSR1_wait ; current_state.flash_PP3 ; current_state.flash_PP3_wait ; current_state.flash_RDSR1 ; current_state.flash_RDSR1_wait ; current_state.flash_WREN_RDSR1_check ; current_state.flash_WREN_RDSR1 ; current_state.flash_WREN_RDSR1_wait ; current_state.flash_WREN ; current_state.flash_WREN_wait ; current_state.idle ; current_state.reset_state ;
+-------------------------------------------------+----------------------------------+-------------------------------------+-------------------------------------------------+-------------------------------------+-------------------------------+------------------------------------+-------------------------+------------------------------+---------------------------+--------------------------------+--------------------------------------+--------------------------------+-------------------------------------+--------------------------+-------------------------------+--------------------+---------------------------+
; current_state.reset_state                       ; 0                                ; 0                                   ; 0                                               ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                  ; 0                         ;
; current_state.idle                              ; 0                                ; 0                                   ; 0                                               ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 1                  ; 1                         ;
; current_state.flash_WREN_wait                   ; 0                                ; 0                                   ; 0                                               ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 1                             ; 0                  ; 1                         ;
; current_state.flash_WREN                        ; 0                                ; 0                                   ; 0                                               ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 1                        ; 0                             ; 0                  ; 1                         ;
; current_state.flash_WREN_RDSR1_wait             ; 0                                ; 0                                   ; 0                                               ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                                    ; 0                              ; 1                                   ; 0                        ; 0                             ; 0                  ; 1                         ;
; current_state.flash_WREN_RDSR1                  ; 0                                ; 0                                   ; 0                                               ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                                    ; 1                              ; 0                                   ; 0                        ; 0                             ; 0                  ; 1                         ;
; current_state.flash_WREN_RDSR1_check            ; 0                                ; 0                                   ; 0                                               ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 1                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                  ; 1                         ;
; current_state.flash_RDSR1_wait                  ; 0                                ; 0                                   ; 0                                               ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 1                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                  ; 1                         ;
; current_state.flash_RDSR1                       ; 0                                ; 0                                   ; 0                                               ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 1                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                  ; 1                         ;
; current_state.flash_PP3_wait                    ; 0                                ; 0                                   ; 0                                               ; 0                                   ; 0                             ; 0                                  ; 0                       ; 1                            ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                  ; 1                         ;
; current_state.flash_PP3                         ; 0                                ; 0                                   ; 0                                               ; 0                                   ; 0                             ; 0                                  ; 1                       ; 0                            ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                  ; 1                         ;
; current_state.flash_PP3_RDSR1_wait              ; 0                                ; 0                                   ; 0                                               ; 0                                   ; 0                             ; 1                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                  ; 1                         ;
; current_state.flash_PP3_RDSR1                   ; 0                                ; 0                                   ; 0                                               ; 0                                   ; 1                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                  ; 1                         ;
; current_state.flash_PP3_RDSR1_check             ; 0                                ; 0                                   ; 0                                               ; 1                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                  ; 1                         ;
; current_state.wait_for_start_of_image_streaming ; 0                                ; 0                                   ; 1                                               ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                  ; 1                         ;
; current_state.flash_RDSR1_check_WIP             ; 0                                ; 1                                   ; 0                                               ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                  ; 1                         ;
; current_state.check_image_status                ; 1                                ; 0                                   ; 0                                               ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                  ; 1                         ;
+-------------------------------------------------+----------------------------------+-------------------------------------+-------------------------------------------------+-------------------------------------+-------------------------------+------------------------------------+-------------------------+------------------------------+---------------------------+--------------------------------+--------------------------------------+--------------------------------+-------------------------------------+--------------------------+-------------------------------+--------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CRPII_FPGAFirmware_Release|next_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------+-------------------------------+----------------------------------+----------------------------------------------+----------------------------------+----------------------------+---------------------------------+----------------------+---------------------------+------------------------+-----------------------------+-----------------------------------+-----------------------------+----------------------------------+-----------------------+----------------------------+-----------------+------------------------+
; Name                                         ; next_state.check_image_status ; next_state.flash_RDSR1_check_WIP ; next_state.wait_for_start_of_image_streaming ; next_state.flash_PP3_RDSR1_check ; next_state.flash_PP3_RDSR1 ; next_state.flash_PP3_RDSR1_wait ; next_state.flash_PP3 ; next_state.flash_PP3_wait ; next_state.flash_RDSR1 ; next_state.flash_RDSR1_wait ; next_state.flash_WREN_RDSR1_check ; next_state.flash_WREN_RDSR1 ; next_state.flash_WREN_RDSR1_wait ; next_state.flash_WREN ; next_state.flash_WREN_wait ; next_state.idle ; next_state.reset_state ;
+----------------------------------------------+-------------------------------+----------------------------------+----------------------------------------------+----------------------------------+----------------------------+---------------------------------+----------------------+---------------------------+------------------------+-----------------------------+-----------------------------------+-----------------------------+----------------------------------+-----------------------+----------------------------+-----------------+------------------------+
; next_state.reset_state                       ; 0                             ; 0                                ; 0                                            ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0               ; 0                      ;
; next_state.idle                              ; 0                             ; 0                                ; 0                                            ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 1               ; 1                      ;
; next_state.flash_WREN_wait                   ; 0                             ; 0                                ; 0                                            ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 1                          ; 0               ; 1                      ;
; next_state.flash_WREN                        ; 0                             ; 0                                ; 0                                            ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 1                     ; 0                          ; 0               ; 1                      ;
; next_state.flash_WREN_RDSR1_wait             ; 0                             ; 0                                ; 0                                            ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                                 ; 0                           ; 1                                ; 0                     ; 0                          ; 0               ; 1                      ;
; next_state.flash_WREN_RDSR1                  ; 0                             ; 0                                ; 0                                            ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                                 ; 1                           ; 0                                ; 0                     ; 0                          ; 0               ; 1                      ;
; next_state.flash_WREN_RDSR1_check            ; 0                             ; 0                                ; 0                                            ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 1                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0               ; 1                      ;
; next_state.flash_RDSR1_wait                  ; 0                             ; 0                                ; 0                                            ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 1                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0               ; 1                      ;
; next_state.flash_RDSR1                       ; 0                             ; 0                                ; 0                                            ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 1                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0               ; 1                      ;
; next_state.flash_PP3_wait                    ; 0                             ; 0                                ; 0                                            ; 0                                ; 0                          ; 0                               ; 0                    ; 1                         ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0               ; 1                      ;
; next_state.flash_PP3                         ; 0                             ; 0                                ; 0                                            ; 0                                ; 0                          ; 0                               ; 1                    ; 0                         ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0               ; 1                      ;
; next_state.flash_PP3_RDSR1_wait              ; 0                             ; 0                                ; 0                                            ; 0                                ; 0                          ; 1                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0               ; 1                      ;
; next_state.flash_PP3_RDSR1                   ; 0                             ; 0                                ; 0                                            ; 0                                ; 1                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0               ; 1                      ;
; next_state.flash_PP3_RDSR1_check             ; 0                             ; 0                                ; 0                                            ; 1                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0               ; 1                      ;
; next_state.wait_for_start_of_image_streaming ; 0                             ; 0                                ; 1                                            ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0               ; 1                      ;
; next_state.flash_RDSR1_check_WIP             ; 0                             ; 1                                ; 0                                            ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0               ; 1                      ;
; next_state.check_image_status                ; 1                             ; 0                                ; 0                                            ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0               ; 1                      ;
+----------------------------------------------+-------------------------------+----------------------------------+----------------------------------------------+----------------------------------+----------------------------+---------------------------------+----------------------+---------------------------+------------------------+-----------------------------+-----------------------------------+-----------------------------+----------------------------------+-----------------------+----------------------------+-----------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------+--------------------------------+------------------------------------+------------------------------+--------------------------------+------------------------------------+-------------------------------+----------------------------------+--------------------------------------+-------------------------------------+------------------------------+--------------------------------------+---------------------------------+------------------------------------+----------------------------------------+---------------------------+--------------------+------------------------------+
; Name                                   ; current_state.PP4_send_address ; current_state.PP4_send_instruction ; current_state.PP3_send_bytes ; current_state.PP3_send_address ; current_state.PP3_send_instruction ; current_state.READ3_get_bytes ; current_state.READ3_send_address ; current_state.READ3_send_instruction ; current_state.WREN_send_instruction ; current_state.RDSR1_get_byte ; current_state.RDSR1_send_instruction ; current_state.READ_ID_get_bytes ; current_state.READ_ID_send_address ; current_state.READ_ID_send_instruction ; current_state.reset_state ; current_state.idle ; current_state.PP4_send_bytes ;
+----------------------------------------+--------------------------------+------------------------------------+------------------------------+--------------------------------+------------------------------------+-------------------------------+----------------------------------+--------------------------------------+-------------------------------------+------------------------------+--------------------------------------+---------------------------------+------------------------------------+----------------------------------------+---------------------------+--------------------+------------------------------+
; current_state.idle                     ; 0                              ; 0                                  ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                ; 0                                    ; 0                                   ; 0                            ; 0                                    ; 0                               ; 0                                  ; 0                                      ; 0                         ; 0                  ; 0                            ;
; current_state.reset_state              ; 0                              ; 0                                  ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                ; 0                                    ; 0                                   ; 0                            ; 0                                    ; 0                               ; 0                                  ; 0                                      ; 1                         ; 1                  ; 0                            ;
; current_state.READ_ID_send_instruction ; 0                              ; 0                                  ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                ; 0                                    ; 0                                   ; 0                            ; 0                                    ; 0                               ; 0                                  ; 1                                      ; 0                         ; 1                  ; 0                            ;
; current_state.READ_ID_send_address     ; 0                              ; 0                                  ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                ; 0                                    ; 0                                   ; 0                            ; 0                                    ; 0                               ; 1                                  ; 0                                      ; 0                         ; 1                  ; 0                            ;
; current_state.READ_ID_get_bytes        ; 0                              ; 0                                  ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                ; 0                                    ; 0                                   ; 0                            ; 0                                    ; 1                               ; 0                                  ; 0                                      ; 0                         ; 1                  ; 0                            ;
; current_state.RDSR1_send_instruction   ; 0                              ; 0                                  ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                ; 0                                    ; 0                                   ; 0                            ; 1                                    ; 0                               ; 0                                  ; 0                                      ; 0                         ; 1                  ; 0                            ;
; current_state.RDSR1_get_byte           ; 0                              ; 0                                  ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                ; 0                                    ; 0                                   ; 1                            ; 0                                    ; 0                               ; 0                                  ; 0                                      ; 0                         ; 1                  ; 0                            ;
; current_state.WREN_send_instruction    ; 0                              ; 0                                  ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                ; 0                                    ; 1                                   ; 0                            ; 0                                    ; 0                               ; 0                                  ; 0                                      ; 0                         ; 1                  ; 0                            ;
; current_state.READ3_send_instruction   ; 0                              ; 0                                  ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                ; 1                                    ; 0                                   ; 0                            ; 0                                    ; 0                               ; 0                                  ; 0                                      ; 0                         ; 1                  ; 0                            ;
; current_state.READ3_send_address       ; 0                              ; 0                                  ; 0                            ; 0                              ; 0                                  ; 0                             ; 1                                ; 0                                    ; 0                                   ; 0                            ; 0                                    ; 0                               ; 0                                  ; 0                                      ; 0                         ; 1                  ; 0                            ;
; current_state.READ3_get_bytes          ; 0                              ; 0                                  ; 0                            ; 0                              ; 0                                  ; 1                             ; 0                                ; 0                                    ; 0                                   ; 0                            ; 0                                    ; 0                               ; 0                                  ; 0                                      ; 0                         ; 1                  ; 0                            ;
; current_state.PP3_send_instruction     ; 0                              ; 0                                  ; 0                            ; 0                              ; 1                                  ; 0                             ; 0                                ; 0                                    ; 0                                   ; 0                            ; 0                                    ; 0                               ; 0                                  ; 0                                      ; 0                         ; 1                  ; 0                            ;
; current_state.PP3_send_address         ; 0                              ; 0                                  ; 0                            ; 1                              ; 0                                  ; 0                             ; 0                                ; 0                                    ; 0                                   ; 0                            ; 0                                    ; 0                               ; 0                                  ; 0                                      ; 0                         ; 1                  ; 0                            ;
; current_state.PP3_send_bytes           ; 0                              ; 0                                  ; 1                            ; 0                              ; 0                                  ; 0                             ; 0                                ; 0                                    ; 0                                   ; 0                            ; 0                                    ; 0                               ; 0                                  ; 0                                      ; 0                         ; 1                  ; 0                            ;
; current_state.PP4_send_instruction     ; 0                              ; 1                                  ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                ; 0                                    ; 0                                   ; 0                            ; 0                                    ; 0                               ; 0                                  ; 0                                      ; 0                         ; 1                  ; 0                            ;
; current_state.PP4_send_address         ; 1                              ; 0                                  ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                ; 0                                    ; 0                                   ; 0                            ; 0                                    ; 0                               ; 0                                  ; 0                                      ; 0                         ; 1                  ; 0                            ;
; current_state.PP4_send_bytes           ; 0                              ; 0                                  ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                ; 0                                    ; 0                                   ; 0                            ; 0                                    ; 0                               ; 0                                  ; 0                                      ; 0                         ; 1                  ; 1                            ;
+----------------------------------------+--------------------------------+------------------------------------+------------------------------+--------------------------------+------------------------------------+-------------------------------+----------------------------------+--------------------------------------+-------------------------------------+------------------------------+--------------------------------------+---------------------------------+------------------------------------+----------------------------------------+---------------------------+--------------------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------+-----------------------------+---------------------------------+---------------------------+-----------------------------+---------------------------------+----------------------------+-------------------------------+-----------------------------------+----------------------------------+---------------------------+-----------------------------------+------------------------------+---------------------------------+-------------------------------------+-----------------+------------------------+---------------------------+
; Name                                ; next_state.PP4_send_address ; next_state.PP4_send_instruction ; next_state.PP3_send_bytes ; next_state.PP3_send_address ; next_state.PP3_send_instruction ; next_state.READ3_get_bytes ; next_state.READ3_send_address ; next_state.READ3_send_instruction ; next_state.WREN_send_instruction ; next_state.RDSR1_get_byte ; next_state.RDSR1_send_instruction ; next_state.READ_ID_get_bytes ; next_state.READ_ID_send_address ; next_state.READ_ID_send_instruction ; next_state.idle ; next_state.reset_state ; next_state.PP4_send_bytes ;
+-------------------------------------+-----------------------------+---------------------------------+---------------------------+-----------------------------+---------------------------------+----------------------------+-------------------------------+-----------------------------------+----------------------------------+---------------------------+-----------------------------------+------------------------------+---------------------------------+-------------------------------------+-----------------+------------------------+---------------------------+
; next_state.reset_state              ; 0                           ; 0                               ; 0                         ; 0                           ; 0                               ; 0                          ; 0                             ; 0                                 ; 0                                ; 0                         ; 0                                 ; 0                            ; 0                               ; 0                                   ; 0               ; 0                      ; 0                         ;
; next_state.idle                     ; 0                           ; 0                               ; 0                         ; 0                           ; 0                               ; 0                          ; 0                             ; 0                                 ; 0                                ; 0                         ; 0                                 ; 0                            ; 0                               ; 0                                   ; 1               ; 1                      ; 0                         ;
; next_state.READ_ID_send_instruction ; 0                           ; 0                               ; 0                         ; 0                           ; 0                               ; 0                          ; 0                             ; 0                                 ; 0                                ; 0                         ; 0                                 ; 0                            ; 0                               ; 1                                   ; 0               ; 1                      ; 0                         ;
; next_state.READ_ID_send_address     ; 0                           ; 0                               ; 0                         ; 0                           ; 0                               ; 0                          ; 0                             ; 0                                 ; 0                                ; 0                         ; 0                                 ; 0                            ; 1                               ; 0                                   ; 0               ; 1                      ; 0                         ;
; next_state.READ_ID_get_bytes        ; 0                           ; 0                               ; 0                         ; 0                           ; 0                               ; 0                          ; 0                             ; 0                                 ; 0                                ; 0                         ; 0                                 ; 1                            ; 0                               ; 0                                   ; 0               ; 1                      ; 0                         ;
; next_state.RDSR1_send_instruction   ; 0                           ; 0                               ; 0                         ; 0                           ; 0                               ; 0                          ; 0                             ; 0                                 ; 0                                ; 0                         ; 1                                 ; 0                            ; 0                               ; 0                                   ; 0               ; 1                      ; 0                         ;
; next_state.RDSR1_get_byte           ; 0                           ; 0                               ; 0                         ; 0                           ; 0                               ; 0                          ; 0                             ; 0                                 ; 0                                ; 1                         ; 0                                 ; 0                            ; 0                               ; 0                                   ; 0               ; 1                      ; 0                         ;
; next_state.WREN_send_instruction    ; 0                           ; 0                               ; 0                         ; 0                           ; 0                               ; 0                          ; 0                             ; 0                                 ; 1                                ; 0                         ; 0                                 ; 0                            ; 0                               ; 0                                   ; 0               ; 1                      ; 0                         ;
; next_state.READ3_send_instruction   ; 0                           ; 0                               ; 0                         ; 0                           ; 0                               ; 0                          ; 0                             ; 1                                 ; 0                                ; 0                         ; 0                                 ; 0                            ; 0                               ; 0                                   ; 0               ; 1                      ; 0                         ;
; next_state.READ3_send_address       ; 0                           ; 0                               ; 0                         ; 0                           ; 0                               ; 0                          ; 1                             ; 0                                 ; 0                                ; 0                         ; 0                                 ; 0                            ; 0                               ; 0                                   ; 0               ; 1                      ; 0                         ;
; next_state.READ3_get_bytes          ; 0                           ; 0                               ; 0                         ; 0                           ; 0                               ; 1                          ; 0                             ; 0                                 ; 0                                ; 0                         ; 0                                 ; 0                            ; 0                               ; 0                                   ; 0               ; 1                      ; 0                         ;
; next_state.PP3_send_instruction     ; 0                           ; 0                               ; 0                         ; 0                           ; 1                               ; 0                          ; 0                             ; 0                                 ; 0                                ; 0                         ; 0                                 ; 0                            ; 0                               ; 0                                   ; 0               ; 1                      ; 0                         ;
; next_state.PP3_send_address         ; 0                           ; 0                               ; 0                         ; 1                           ; 0                               ; 0                          ; 0                             ; 0                                 ; 0                                ; 0                         ; 0                                 ; 0                            ; 0                               ; 0                                   ; 0               ; 1                      ; 0                         ;
; next_state.PP3_send_bytes           ; 0                           ; 0                               ; 1                         ; 0                           ; 0                               ; 0                          ; 0                             ; 0                                 ; 0                                ; 0                         ; 0                                 ; 0                            ; 0                               ; 0                                   ; 0               ; 1                      ; 0                         ;
; next_state.PP4_send_instruction     ; 0                           ; 1                               ; 0                         ; 0                           ; 0                               ; 0                          ; 0                             ; 0                                 ; 0                                ; 0                         ; 0                                 ; 0                            ; 0                               ; 0                                   ; 0               ; 1                      ; 0                         ;
; next_state.PP4_send_address         ; 1                           ; 0                               ; 0                         ; 0                           ; 0                               ; 0                          ; 0                             ; 0                                 ; 0                                ; 0                         ; 0                                 ; 0                            ; 0                               ; 0                                   ; 0               ; 1                      ; 0                         ;
; next_state.PP4_send_bytes           ; 0                           ; 0                               ; 0                         ; 0                           ; 0                               ; 0                          ; 0                             ; 0                                 ; 0                                ; 0                         ; 0                                 ; 0                            ; 0                               ; 0                                   ; 0               ; 1                      ; 1                         ;
+-------------------------------------+-----------------------------+---------------------------------+---------------------------+-----------------------------+---------------------------------+----------------------------+-------------------------------+-----------------------------------+----------------------------------+---------------------------+-----------------------------------+------------------------------+---------------------------------+-------------------------------------+-----------------+------------------------+---------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|current_state ;
+-------------------------+--------------------+--------------------+--------------------------------------------------------------+
; Name                    ; current_state.send ; current_state.idle ; current_state.resetting                                      ;
+-------------------------+--------------------+--------------------+--------------------------------------------------------------+
; current_state.resetting ; 0                  ; 0                  ; 0                                                            ;
; current_state.send      ; 1                  ; 0                  ; 1                                                            ;
; current_state.idle      ; 0                  ; 1                  ; 1                                                            ;
+-------------------------+--------------------+--------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe9a[6]    ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe9a[7]    ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe9a[4]    ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe9a[5]    ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe9a[2]    ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe9a[3]    ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe9a[0]    ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe9a[1]    ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe9a[14]   ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe9a[15]   ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe9a[12]   ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe9a[13]   ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe9a[10]   ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe9a[11]   ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe9a[8]    ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe9a[9]    ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|rs_dgwp_reg[14]                                              ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|rs_dgwp_reg[15]                                              ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|rs_dgwp_reg[12]                                              ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|rs_dgwp_reg[13]                                              ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|rs_dgwp_reg[10]                                              ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|rs_dgwp_reg[11]                                              ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|rs_dgwp_reg[8]                                               ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|rs_dgwp_reg[9]                                               ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|rs_dgwp_reg[6]                                               ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|rs_dgwp_reg[7]                                               ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|rs_dgwp_reg[4]                                               ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|rs_dgwp_reg[5]                                               ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|rs_dgwp_reg[2]                                               ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|rs_dgwp_reg[3]                                               ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|rs_dgwp_reg[0]                                               ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|rs_dgwp_reg[1]                                               ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe12a[6]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe12a[7]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe12a[4]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe12a[5]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe12a[2]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe12a[3]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe12a[0]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe12a[1]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe12a[14] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe12a[15] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe12a[12] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe12a[13] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe12a[10] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe12a[11] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe12a[8]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe12a[9]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe8a[6]    ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe8a[7]    ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe8a[4]    ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe8a[5]    ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe8a[2]    ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe8a[3]    ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe8a[0]    ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe8a[1]    ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe8a[14]   ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe8a[15]   ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe8a[12]   ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe8a[13]   ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe8a[10]   ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe8a[11]   ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe8a[8]    ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7|dffe8a[9]    ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe11a[6]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe11a[7]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe11a[4]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe11a[5]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe11a[2]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe11a[3]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe11a[0]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe11a[1]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe11a[14] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe11a[15] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe11a[12] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe11a[13] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe11a[10] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe11a[11] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe11a[8]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10|dffe11a[9]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 84                                                                                     ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                              ; Latch Enable Signal                                                                       ; Free of Timing Hazards ;
+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------+
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|SS               ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|current_state.idle ; yes                    ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|done             ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|Selector8          ; yes                    ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|received_data[0] ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|Selector7          ; yes                    ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|received_data[1] ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|Selector7          ; yes                    ;
; Number of user-specified and inferred latches = 4                                       ;                                                                                           ;                        ;
+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Register name                                                                                  ; Reason for Removal                                                                                     ;
+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; num_bytes[0..4,6..8,10..31]                                                                    ; Stuck at GND due to stuck port data_in                                                                 ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|rreg[2..7]              ; Lost fanout                                                                                            ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|treg[7]                 ; Lost fanout                                                                                            ;
; spi_slave:hercules_SPI_listener|rreg[7]                                                        ; Lost fanout                                                                                            ;
; address[0..8]                                                                                  ; Stuck at GND due to stuck port data_in                                                                 ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|dffpipe_f09:rs_bwp|dffe6a[15] ; Lost fanout                                                                                            ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|dffpipe_f09:rs_brp|dffe6a[15] ; Lost fanout                                                                                            ;
; CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[0][7]           ; Merged with CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[2][7]       ;
; CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[1][7]           ; Merged with CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[2][7]       ;
; CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[0][6]           ; Merged with CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[2][6]       ;
; CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[1][6]           ; Merged with CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[2][6]       ;
; CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[0][5]           ; Merged with CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[2][5]       ;
; CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[1][5]           ; Merged with CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[2][5]       ;
; CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[0][4]           ; Merged with CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[2][4]       ;
; CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[1][4]           ; Merged with CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[2][4]       ;
; CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[0][3]           ; Merged with CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[2][3]       ;
; CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[1][3]           ; Merged with CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[2][3]       ;
; CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[0][2]           ; Merged with CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[2][2]       ;
; CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[1][2]           ; Merged with CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[2][2]       ;
; CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[0][1]           ; Merged with CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[2][1]       ;
; CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[1][1]           ; Merged with CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[2][1]       ;
; CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[0][0]           ; Merged with CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[2][0]       ;
; CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[1][0]           ; Merged with CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[2][0]       ;
; CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[1][8]           ; Merged with CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[2][8]       ;
; CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[0][8]           ; Merged with CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[2][8]       ;
; CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[1][9]           ; Merged with CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[2][9]       ;
; CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[0][9]           ; Merged with CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[2][9]       ;
; CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[1][10]          ; Merged with CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[2][10]      ;
; CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[0][10]          ; Merged with CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[2][10]      ;
; CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[0][11]          ; Merged with CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[2][11]      ;
; CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[1][11]          ; Merged with CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[2][11]      ;
; current_state~2                                                                                ; Lost fanout                                                                                            ;
; current_state~3                                                                                ; Lost fanout                                                                                            ;
; current_state~4                                                                                ; Lost fanout                                                                                            ;
; current_state~5                                                                                ; Lost fanout                                                                                            ;
; current_state~6                                                                                ; Lost fanout                                                                                            ;
; next_state~19                                                                                  ; Lost fanout                                                                                            ;
; next_state~20                                                                                  ; Lost fanout                                                                                            ;
; next_state~21                                                                                  ; Lost fanout                                                                                            ;
; next_state~22                                                                                  ; Lost fanout                                                                                            ;
; next_state~23                                                                                  ; Lost fanout                                                                                            ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state~4                        ; Lost fanout                                                                                            ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state~5                        ; Lost fanout                                                                                            ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state~6                        ; Lost fanout                                                                                            ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state~7                        ; Lost fanout                                                                                            ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state~16                          ; Lost fanout                                                                                            ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state~17                          ; Lost fanout                                                                                            ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state~18                          ; Lost fanout                                                                                            ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state~19                          ; Lost fanout                                                                                            ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state.READ3_send_address       ; Merged with S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state.PP4_send_address     ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state.READ_ID_send_address     ; Merged with S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state.PP4_send_address     ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state.READ3_send_instruction   ; Merged with S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state.PP4_send_instruction ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state.READ_ID_send_instruction ; Merged with S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state.PP4_send_instruction ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state.READ_ID_get_bytes        ; Merged with S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state.READ3_get_bytes      ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ_ID_send_address_counter[1]        ; Merged with S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ3_send_address_counter[1]      ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ_ID_send_address_counter[0]        ; Merged with S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ3_send_address_counter[0]      ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ_ID_send_address_counter[2]        ; Merged with S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ3_send_address_counter[2]      ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state.READ3_send_address          ; Merged with S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state.PP4_send_address        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state.READ_ID_send_address        ; Merged with S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state.PP4_send_address        ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state.READ3_send_instruction      ; Merged with S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state.PP4_send_instruction    ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state.READ_ID_send_instruction    ; Merged with S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state.PP4_send_instruction    ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state.READ_ID_get_bytes           ; Merged with S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state.READ3_get_bytes         ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|reset_READ_ID_send_address_counter     ; Merged with S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|reset_READ3_send_address_counter   ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ3_instruction_was_sent             ; Merged with S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|PP4_instruction_was_sent           ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|READ_ID_instruction_was_sent           ; Merged with S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|PP4_instruction_was_sent           ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state.PP4_send_instruction        ; Stuck at GND due to stuck port data_in                                                                 ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state.PP4_send_instruction     ; Stuck at GND due to stuck port data_in                                                                 ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|PP4_instruction_was_sent               ; Stuck at GND due to stuck port data_in                                                                 ;
; Total Number of Removed Registers = 110                                                        ;                                                                                                        ;
+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+
; Register name                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                      ;
+-----------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|rreg[7]          ; Lost Fanouts              ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|rreg[6],             ;
;                                                                                         ;                           ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|rreg[5],             ;
;                                                                                         ;                           ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|rreg[4],             ;
;                                                                                         ;                           ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|rreg[3],             ;
;                                                                                         ;                           ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|rreg[2]              ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state.PP4_send_instruction ; Stuck at GND              ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state.PP4_send_instruction, ;
;                                                                                         ; due to stuck port data_in ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|PP4_instruction_was_sent            ;
+-----------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 714   ;
; Number of registers using Synchronous Clear  ; 143   ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 140   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 318   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                      ;
+---------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                       ; Fan out ;
+---------------------------------------------------------------------------------------------------------+---------+
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|SCK                              ; 16      ;
; CameraSensorInterface:cameraInterface|no_camera_selected                                                ; 17      ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 5       ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 5       ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter5a0 ; 8       ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|a_graycounter_u6c:wrptr_g1p|counter8a0 ; 7       ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity6    ; 4       ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|a_graycounter_u6c:wrptr_g1p|parity9    ; 4       ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|rreg[0]                          ; 2       ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|rreg[1]                          ; 1       ;
; Total number of inverted registers = 10                                                                 ;         ;
+---------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                              ;
+-----------------------------------------------------------+--------------------------------------------------+------------+
; Register Name                                             ; Megafunction                                     ; Type       ;
+-----------------------------------------------------------+--------------------------------------------------+------------+
; CameraSensorInterface:cameraInterface|sync_buff[0][0..14] ; CameraSensorInterface:cameraInterface|sync_rtl_0 ; SHIFT_TAPS ;
; CameraSensorInterface:cameraInterface|sync[0..10][0..14]  ; CameraSensorInterface:cameraInterface|sync_rtl_0 ; SHIFT_TAPS ;
+-----------------------------------------------------------+--------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CRPII_FPGAFirmware_Release|CameraSensorInterface:cameraInterface|interleaved_frame_index[0]                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |CRPII_FPGAFirmware_Release|CameraSensorInterface:cameraInterface|prev_line_in_frame[4]                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CRPII_FPGAFirmware_Release|CameraSensorInterface:cameraInterface|frame_number[1]                                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |CRPII_FPGAFirmware_Release|CameraSensorInterface:cameraInterface|line_in_frame[9]                               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |CRPII_FPGAFirmware_Release|CameraSensorInterface:cameraInterface|line_in_interleaved_frame[11]                  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |CRPII_FPGAFirmware_Release|CameraSensorInterface:cameraInterface|pixels_elapsed_in_line[3]                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|output_data[1]               ;
; 5:1                ; 23 bits   ; 69 LEs        ; 23 LEs               ; 46 LEs                 ; Yes        ; |CRPII_FPGAFirmware_Release|address[27]                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CRPII_FPGAFirmware_Release|CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[2][1] ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |CRPII_FPGAFirmware_Release|CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[2][7] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |CRPII_FPGAFirmware_Release|CameraSensorInterface:cameraInterface|target_interleaved_line_to_sample__input[2][4] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CRPII_FPGAFirmware_Release|wait_counter[6]                                                                      ;
; 19:1               ; 37 bits   ; 444 LEs       ; 37 LEs               ; 407 LEs                ; Yes        ; |CRPII_FPGAFirmware_Release|CameraSensorInterface:cameraInterface|state_timer[16]                                ;
; 36:1               ; 5 bits    ; 120 LEs       ; 50 LEs               ; 70 LEs                 ; Yes        ; |CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_command[5]        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |CRPII_FPGAFirmware_Release|CameraSensorInterface:cameraInterface|PIXDATA[5]                                     ;
; 23:1               ; 5 bits    ; 75 LEs        ; 20 LEs               ; 55 LEs                 ; No         ; |CRPII_FPGAFirmware_Release|Selector15                                                                           ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; No         ; |CRPII_FPGAFirmware_Release|Selector4                                                                            ;
; 24:1               ; 2 bits    ; 32 LEs        ; 6 LEs                ; 26 LEs                 ; No         ; |CRPII_FPGAFirmware_Release|Selector7                                                                            ;
; 24:1               ; 2 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; No         ; |CRPII_FPGAFirmware_Release|Selector2                                                                            ;
; 29:1               ; 17 bits   ; 323 LEs       ; 170 LEs              ; 153 LEs                ; No         ; |CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|Selector9                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------+
; Assignment                      ; Value ; From ; To          ;
+---------------------------------+-------+------+-------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -           ;
+---------------------------------+-------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated            ;
+---------------------------------------+------------------------+------+----------------------------+
; Assignment                            ; Value                  ; From ; To                         ;
+---------------------------------------+------------------------+------+----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                ;
+---------------------------------------+------------------------+------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|a_graycounter_2p6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|a_graycounter_u6c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|altsyncram_g421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|dffpipe_pu8:rdfull_reg ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|dffpipe_f09:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|dffpipe_f09:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CameraSensorInterface:cameraInterface|altshift_taps:sync_rtl_0|shift_taps_k7m:auto_generated|altsyncram_pg81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |CRPII_FPGAFirmware_Release ;
+-----------------------------------+-------+------------------------------------------------+
; Parameter Name                    ; Value ; Type                                           ;
+-----------------------------------+-------+------------------------------------------------+
; hercules_controls_flash           ; 0     ; Unsigned Binary                                ;
; FPGA_controls_flash               ; 1     ; Unsigned Binary                                ;
; reset_state                       ; 00000 ; Unsigned Binary                                ;
; idle                              ; 00001 ; Unsigned Binary                                ;
; flash_RDSR1_wait                  ; 01001 ; Unsigned Binary                                ;
; flash_RDSR1                       ; 01010 ; Unsigned Binary                                ;
; flash_RDSR1_check_WIP             ; 10110 ; Unsigned Binary                                ;
; wait_for_start_of_image_streaming ; 10010 ; Unsigned Binary                                ;
; flash_WREN_wait                   ; 00100 ; Unsigned Binary                                ;
; flash_WREN                        ; 00101 ; Unsigned Binary                                ;
; flash_WREN_RDSR1_wait             ; 00110 ; Unsigned Binary                                ;
; flash_WREN_RDSR1                  ; 00111 ; Unsigned Binary                                ;
; flash_WREN_RDSR1_check            ; 01000 ; Unsigned Binary                                ;
; flash_PP3_wait                    ; 01101 ; Unsigned Binary                                ;
; flash_PP3                         ; 01110 ; Unsigned Binary                                ;
; flash_PP3_RDSR1_wait              ; 01111 ; Unsigned Binary                                ;
; flash_PP3_RDSR1                   ; 10000 ; Unsigned Binary                                ;
; flash_PP3_RDSR1_check             ; 10001 ; Unsigned Binary                                ;
; check_image_status                ; 11111 ; Unsigned Binary                                ;
+-----------------------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CameraSensorInterface:cameraInterface ;
+-----------------------+-------+----------------------------------------------------+
; Parameter Name        ; Value ; Type                                               ;
+-----------------------+-------+----------------------------------------------------+
; SYNC_STAGES           ; 10    ; Signed Integer                                     ;
; PIX_SAMPLING_DELAY    ; 2     ; Signed Integer                                     ;
; VALID_LINE_SIZE       ; 2592  ; Signed Integer                                     ;
; LINES_IN_FRAME        ; 1944  ; Signed Integer                                     ;
; STATE_TIMEOUT_MINUTES ; 5     ; Signed Integer                                     ;
; N_INTERLEAVED_FRAMES  ; 8     ; Signed Integer                                     ;
+-----------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CameraSensorInterface:cameraInterface|ImageMetadataMux:imageMetadataMux|IrisFpgaFwVersion:fw_version ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; FW_VER_MAJ     ; 11    ; Signed Integer                                                                                                           ;
; FW_VER_MIN     ; 1     ; Signed Integer                                                                                                           ;
; FW_VER_PATCH   ; 1     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem ;
+--------------------------+-------+-------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                              ;
+--------------------------+-------+-------------------------------------------------------------------+
; reset_state              ; 00000 ; Unsigned Binary                                                   ;
; idle                     ; 00001 ; Unsigned Binary                                                   ;
; READ_ID_send_instruction ; 00010 ; Unsigned Binary                                                   ;
; READ_ID_send_address     ; 00011 ; Unsigned Binary                                                   ;
; READ_ID_get_bytes        ; 00100 ; Unsigned Binary                                                   ;
; RDSR1_send_instruction   ; 00101 ; Unsigned Binary                                                   ;
; RDSR1_get_byte           ; 00110 ; Unsigned Binary                                                   ;
; WREN_send_instruction    ; 00111 ; Unsigned Binary                                                   ;
; READ3_send_instruction   ; 01000 ; Unsigned Binary                                                   ;
; READ3_send_address       ; 01001 ; Unsigned Binary                                                   ;
; READ3_get_bytes          ; 01010 ; Unsigned Binary                                                   ;
; PP3_send_instruction     ; 01011 ; Unsigned Binary                                                   ;
; PP3_send_address         ; 01100 ; Unsigned Binary                                                   ;
; PP3_send_bytes           ; 01101 ; Unsigned Binary                                                   ;
; PP4_send_instruction     ; 01110 ; Unsigned Binary                                                   ;
; PP4_send_address         ; 01111 ; Unsigned Binary                                                   ;
; PP4_send_bytes           ; 10000 ; Unsigned Binary                                                   ;
+--------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; idle           ; 00    ; Unsigned Binary                                                                            ;
; send           ; 10    ; Unsigned Binary                                                                            ;
; resetting      ; 11    ; Unsigned Binary                                                                            ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:CAM_FIFO|dcfifo:dcfifo_component ;
+-------------------------+---------------+------------------------------------------+
; Parameter Name          ; Value         ; Type                                     ;
+-------------------------+---------------+------------------------------------------+
; WIDTH_BYTEENA           ; 1             ; Untyped                                  ;
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                           ;
; LPM_WIDTH               ; 8             ; Signed Integer                           ;
; LPM_NUMWORDS            ; 32768         ; Signed Integer                           ;
; LPM_WIDTHU              ; 16            ; Signed Integer                           ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                  ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                  ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                  ;
; USE_EAB                 ; ON            ; Untyped                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                  ;
; ENABLE_ECC              ; FALSE         ; Untyped                                  ;
; DELAY_RDUSEDW           ; 1             ; Untyped                                  ;
; DELAY_WRUSEDW           ; 1             ; Untyped                                  ;
; RDSYNC_DELAYPIPE        ; 5             ; Signed Integer                           ;
; WRSYNC_DELAYPIPE        ; 5             ; Signed Integer                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE         ; Untyped                                  ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                  ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                  ;
; ADD_USEDW_MSB_BIT       ; ON            ; Untyped                                  ;
; WRITE_ACLR_SYNCH        ; OFF           ; Untyped                                  ;
; READ_ACLR_SYNCH         ; OFF           ; Untyped                                  ;
; CBXI_PARAMETER          ; dcfifo_uhi1   ; Untyped                                  ;
+-------------------------+---------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CameraSensorInterface:cameraInterface|altshift_taps:sync_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                          ;
+----------------+----------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                       ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                       ;
; TAP_DISTANCE   ; 12             ; Untyped                                                                       ;
; WIDTH          ; 15             ; Untyped                                                                       ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                       ;
; CBXI_PARAMETER ; shift_taps_k7m ; Untyped                                                                       ;
+----------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                       ;
+----------------------------+---------------------------------------+
; Name                       ; Value                                 ;
+----------------------------+---------------------------------------+
; Number of entity instances ; 1                                     ;
; Entity Instance            ; FIFO:CAM_FIFO|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                            ;
;     -- LPM_WIDTH           ; 8                                     ;
;     -- LPM_NUMWORDS        ; 32768                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                    ;
;     -- USE_EAB             ; ON                                    ;
+----------------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                         ;
+----------------------------+----------------------------------------------------------------+
; Name                       ; Value                                                          ;
+----------------------------+----------------------------------------------------------------+
; Number of entity instances ; 1                                                              ;
; Entity Instance            ; CameraSensorInterface:cameraInterface|altshift_taps:sync_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                              ;
;     -- TAP_DISTANCE        ; 12                                                             ;
;     -- WIDTH               ; 15                                                             ;
+----------------------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO:CAM_FIFO"                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; wrfull ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS" ;
+--------------------+-------+----------+------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                    ;
+--------------------+-------+----------+------------------------------------------------------------+
; mlb                ; Input ; Info     ; Stuck at VCC                                               ;
; clk_to_sck_divisor ; Input ; Info     ; Stuck at GND                                               ;
+--------------------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"                                                          ;
+------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                               ; Type   ; Severity ; Details                                                                             ;
+------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; flash_mem_interface_spi_cycle_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; flash_mem_interface_output_valid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; READ_ID                            ; Input  ; Info     ; Stuck at GND                                                                        ;
; READ3                              ; Input  ; Info     ; Stuck at GND                                                                        ;
; PP4                                ; Input  ; Info     ; Stuck at GND                                                                        ;
; output_data[7..2]                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_out                          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave:hercules_SPI_listener"                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; ten   ; Input  ; Info     ; Stuck at GND                                                                        ;
; tdata ; Input  ; Info     ; Stuck at GND                                                                        ;
; mlb   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; MISO  ; Output ; Info     ; Explicitly unconnected                                                              ;
; done  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CameraSensorInterface:cameraInterface|ImageMetadataMux:imageMetadataMux" ;
+--------------------------------+-------+----------+-------------------------------------------------+
; Port                           ; Type  ; Severity ; Details                                         ;
+--------------------------------+-------+----------+-------------------------------------------------+
; interleaved_frame_number[7..5] ; Input ; Info     ; Stuck at GND                                    ;
+--------------------------------+-------+----------+-------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "CameraSensorInterface:cameraInterface" ;
+--------------------+-------+----------+---------------------------+
; Port               ; Type  ; Severity ; Details                   ;
+--------------------+-------+----------+---------------------------+
; imaging_mode[7..1] ; Input ; Info     ; Stuck at VCC              ;
+--------------------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 54                          ;
; cycloneiii_ff         ; 714                         ;
;     CLR               ; 40                          ;
;     ENA               ; 113                         ;
;     ENA CLR           ; 100                         ;
;     ENA SCLR          ; 99                          ;
;     ENA SCLR SLD      ; 4                           ;
;     ENA SLD           ; 2                           ;
;     SCLR              ; 40                          ;
;     SLD               ; 1                           ;
;     plain             ; 315                         ;
; cycloneiii_lcell_comb ; 1240                        ;
;     arith             ; 275                         ;
;         2 data inputs ; 246                         ;
;         3 data inputs ; 29                          ;
;     normal            ; 965                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 99                          ;
;         3 data inputs ; 151                         ;
;         4 data inputs ; 681                         ;
; cycloneiii_ram_block  ; 47                          ;
;                       ;                             ;
; Max LUT depth         ; 11.40                       ;
; Average LUT depth     ; 4.51                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition
    Info: Processing started: Wed Oct 11 21:51:51 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CRPII_FPGAFirmware -c CRPII_FPGAFirmware
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file CRPII_FPGAFirmware_Release.v
    Info (12023): Found entity 1: CRPII_FPGAFirmware_Release File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v
    Info (12023): Found entity 1: S70FL01GS_Flash_Memory_Interface_address_swap File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file SPI/spi_slave.v
    Info (12023): Found entity 1: spi_slave File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_slave.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file FIFO/FIFO.v
    Info (12023): Found entity 1: FIFO File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/FIFO/FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file PLL/PLL.v
    Info (12023): Found entity 1: PLL File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/PLL/PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface.v
    Info (12023): Found entity 1: S70FL01GS_Flash_Memory_Interface File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file SPI/spi_master.v
    Info (12023): Found entity 1: spi_master File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file image_metadata_mux.v
    Info (12023): Found entity 1: ImageMetadataMux File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/image_metadata_mux.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file version.v
    Info (12023): Found entity 1: IrisFpgaFwVersion File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/version.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file camera_interface.v
    Info (12023): Found entity 1: CameraSensorInterface File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v Line: 23
Info (12127): Elaborating entity "CRPII_FPGAFirmware_Release" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(128): object "FPGA_MISO" assigned a value but never read File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 128
Warning (10034): Output port "camera_1_trigger" at CRPII_FPGAFirmware_Release.v(36) has no driver File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 36
Warning (10034): Output port "camera_2_trigger" at CRPII_FPGAFirmware_Release.v(45) has no driver File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 45
Info (12128): Elaborating entity "CameraSensorInterface" for hierarchy "CameraSensorInterface:cameraInterface" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 122
Warning (10036): Verilog HDL or VHDL warning at camera_interface.v(146): object "sync_posedge" assigned a value but never read File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v Line: 146
Warning (10036): Verilog HDL or VHDL warning at camera_interface.v(147): object "sync_negedge" assigned a value but never read File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v Line: 147
Warning (10036): Verilog HDL or VHDL warning at camera_interface.v(159): object "s_line_start" assigned a value but never read File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v Line: 159
Warning (10036): Verilog HDL or VHDL warning at camera_interface.v(160): object "s_line_end" assigned a value but never read File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v Line: 160
Warning (10036): Verilog HDL or VHDL warning at camera_interface.v(162): object "s_frame_end" assigned a value but never read File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v Line: 162
Warning (10230): Verilog HDL assignment warning at camera_interface.v(437): truncated value with size 32 to match size of target (12) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v Line: 437
Warning (10230): Verilog HDL assignment warning at camera_interface.v(438): truncated value with size 32 to match size of target (12) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v Line: 438
Warning (10230): Verilog HDL assignment warning at camera_interface.v(439): truncated value with size 32 to match size of target (12) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v Line: 439
Warning (10230): Verilog HDL assignment warning at camera_interface.v(475): truncated value with size 32 to match size of target (12) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v Line: 475
Warning (10230): Verilog HDL assignment warning at camera_interface.v(476): truncated value with size 32 to match size of target (12) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v Line: 476
Warning (10230): Verilog HDL assignment warning at camera_interface.v(477): truncated value with size 32 to match size of target (12) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v Line: 477
Info (12128): Elaborating entity "ImageMetadataMux" for hierarchy "CameraSensorInterface:cameraInterface|ImageMetadataMux:imageMetadataMux" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/camera_interface.v Line: 516
Info (12128): Elaborating entity "IrisFpgaFwVersion" for hierarchy "CameraSensorInterface:cameraInterface|ImageMetadataMux:imageMetadataMux|IrisFpgaFwVersion:fw_version" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/image_metadata_mux.v Line: 44
Warning (10230): Verilog HDL assignment warning at version.v(15): truncated value with size 32 to match size of target (8) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/version.v Line: 15
Warning (10230): Verilog HDL assignment warning at version.v(16): truncated value with size 32 to match size of target (8) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/version.v Line: 16
Warning (10230): Verilog HDL assignment warning at version.v(17): truncated value with size 32 to match size of target (8) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/version.v Line: 17
Info (12128): Elaborating entity "spi_slave" for hierarchy "spi_slave:hercules_SPI_listener" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 175
Warning (10230): Verilog HDL assignment warning at spi_slave.v(72): truncated value with size 32 to match size of target (4) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_slave.v Line: 72
Info (12128): Elaborating entity "S70FL01GS_Flash_Memory_Interface_address_swap" for hierarchy "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 233
Warning (10036): Verilog HDL or VHDL warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(93): object "READ4_command" assigned a value but never read File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 93
Warning (10036): Verilog HDL or VHDL warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(95): object "BRRD_command" assigned a value but never read File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 95
Warning (10036): Verilog HDL or VHDL warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(96): object "BRWR_command" assigned a value but never read File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 96
Warning (10036): Verilog HDL or VHDL warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(103): object "BAR_setting" assigned a value but never read File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 103
Warning (10230): Verilog HDL assignment warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(173): truncated value with size 32 to match size of target (3) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 173
Warning (10230): Verilog HDL assignment warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(186): truncated value with size 32 to match size of target (3) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 186
Warning (10230): Verilog HDL assignment warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(271): truncated value with size 32 to match size of target (3) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 271
Warning (10230): Verilog HDL assignment warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(320): truncated value with size 32 to match size of target (3) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 320
Warning (10230): Verilog HDL assignment warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(369): truncated value with size 32 to match size of target (3) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 369
Warning (10034): Output port "flash_mem_interface_output_valid" at S70FL01GS_Flash_Memory_Interface_address_swap.v(24) has no driver File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 24
Info (12128): Elaborating entity "spi_master" for hierarchy "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 916
Warning (10235): Verilog HDL Always Construct warning at spi_master.v(123): variable "multiple_byte_transfer" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 123
Warning (10235): Verilog HDL Always Construct warning at spi_master.v(134): variable "multiple_byte_transfer" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 134
Warning (10240): Verilog HDL Always Construct warning at spi_master.v(92): inferring latch(es) for variable "mid", which holds its previous value in one or more paths through the always construct File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Warning (10240): Verilog HDL Always Construct warning at spi_master.v(92): inferring latch(es) for variable "done", which holds its previous value in one or more paths through the always construct File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Warning (10240): Verilog HDL Always Construct warning at spi_master.v(92): inferring latch(es) for variable "SS", which holds its previous value in one or more paths through the always construct File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Warning (10240): Verilog HDL Always Construct warning at spi_master.v(92): inferring latch(es) for variable "received_data", which holds its previous value in one or more paths through the always construct File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Warning (10230): Verilog HDL assignment warning at spi_master.v(184): truncated value with size 32 to match size of target (5) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 184
Warning (10230): Verilog HDL assignment warning at spi_master.v(217): truncated value with size 32 to match size of target (4) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 217
Info (10041): Inferred latch for "received_data[0]" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "received_data[1]" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "received_data[2]" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "received_data[3]" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "received_data[4]" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "received_data[5]" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "received_data[6]" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "received_data[7]" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "SS" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "done" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "mid[0]" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "mid[1]" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "mid[2]" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "mid[3]" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "mid[4]" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:CAM_FIFO" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 744
Info (12128): Elaborating entity "dcfifo" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/FIFO/FIFO.v Line: 84
Info (12130): Elaborated megafunction instantiation "FIFO:CAM_FIFO|dcfifo:dcfifo_component" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/FIFO/FIFO.v Line: 84
Info (12133): Instantiated megafunction "FIFO:CAM_FIFO|dcfifo:dcfifo_component" with the following parameter: File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/FIFO/FIFO.v Line: 84
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_numwords" = "32768"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_uhi1.tdf
    Info (12023): Found entity 1: dcfifo_uhi1 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_uhi1.tdf Line: 47
Info (12128): Elaborating entity "dcfifo_uhi1" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated" File: /home/iris/intelFPGA/22.1std/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_5ib.tdf
    Info (12023): Found entity 1: a_gray2bin_5ib File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/a_gray2bin_5ib.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_5ib" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|a_gray2bin_5ib:rdptr_g_gray2bin" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_uhi1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2p6.tdf
    Info (12023): Found entity 1: a_graycounter_2p6 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/a_graycounter_2p6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_2p6" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|a_graycounter_2p6:rdptr_g1p" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_uhi1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_u6c.tdf
    Info (12023): Found entity 1: a_graycounter_u6c File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/a_graycounter_u6c.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_u6c" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|a_graycounter_u6c:wrptr_g1p" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_uhi1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g421.tdf
    Info (12023): Found entity 1: altsyncram_g421 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/altsyncram_g421.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_g421" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|altsyncram_g421:fifo_ram" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_uhi1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_687.tdf
    Info (12023): Found entity 1: decode_687 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/decode_687.tdf Line: 23
Info (12128): Elaborating entity "decode_687" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|altsyncram_g421:fifo_ram|decode_687:decode12" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/altsyncram_g421.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vj6.tdf
    Info (12023): Found entity 1: decode_vj6 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/decode_vj6.tdf Line: 23
Info (12128): Elaborating entity "decode_vj6" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|altsyncram_g421:fifo_ram|decode_vj6:rden_decode_b" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/altsyncram_g421.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_m28.tdf
    Info (12023): Found entity 1: mux_m28 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/mux_m28.tdf Line: 23
Info (12128): Elaborating entity "mux_m28" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|altsyncram_g421:fifo_ram|mux_m28:mux13" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/altsyncram_g421.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pu8.tdf
    Info (12023): Found entity 1: dffpipe_pu8 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dffpipe_pu8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pu8" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|dffpipe_pu8:rdfull_reg" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_uhi1.tdf Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf
    Info (12023): Found entity 1: dffpipe_f09 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dffpipe_f09.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_f09" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|dffpipe_f09:rs_brp" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_uhi1.tdf Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1bl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1bl File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/alt_synch_pipe_1bl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_1bl" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_uhi1.tdf Line: 87
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_i09.tdf
    Info (12023): Found entity 1: dffpipe_i09 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dffpipe_i09.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_i09" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_1bl:rs_dgwp|dffpipe_i09:dffpipe7" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/alt_synch_pipe_1bl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2bl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_2bl File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/alt_synch_pipe_2bl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_2bl" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_uhi1.tdf Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_j09.tdf
    Info (12023): Found entity 1: dffpipe_j09 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dffpipe_j09.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_j09" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|alt_synch_pipe_2bl:ws_dgrp|dffpipe_j09:dffpipe10" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/alt_synch_pipe_2bl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_766.tdf
    Info (12023): Found entity 1: cmpr_766 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/cmpr_766.tdf Line: 23
Info (12128): Elaborating entity "cmpr_766" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|cmpr_766:rdempty_eq_comp1_lsb" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_uhi1.tdf Line: 92
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_m76.tdf
    Info (12023): Found entity 1: cmpr_m76 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/cmpr_m76.tdf Line: 23
Info (12128): Elaborating entity "cmpr_m76" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|cmpr_m76:rdfull_eq_comp" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_uhi1.tdf Line: 96
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_c28.tdf
    Info (12023): Found entity 1: mux_c28 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/mux_c28.tdf Line: 23
Info (12128): Elaborating entity "mux_c28" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_uhi1:auto_generated|mux_c28:rdemp_eq_comp_lsb_mux" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_uhi1.tdf Line: 101
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "CameraSensorInterface:cameraInterface|sync_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 12
        Info (286033): Parameter WIDTH set to 15
Info (12130): Elaborated megafunction instantiation "CameraSensorInterface:cameraInterface|altshift_taps:sync_rtl_0"
Info (12133): Instantiated megafunction "CameraSensorInterface:cameraInterface|altshift_taps:sync_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "12"
    Info (12134): Parameter "WIDTH" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_k7m.tdf
    Info (12023): Found entity 1: shift_taps_k7m File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/shift_taps_k7m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pg81.tdf
    Info (12023): Found entity 1: altsyncram_pg81 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/altsyncram_pg81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fqf.tdf
    Info (12023): Found entity 1: cntr_fqf File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/cntr_fqf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_jgc.tdf
    Info (12023): Found entity 1: cmpr_jgc File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/cmpr_jgc.tdf Line: 23
Warning (13012): Latch S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|done has unsafe behavior File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 66
    Warning (13013): Ports D and ENA on the latch are fed by the same signal S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|current_state.send File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 78
Info (13000): Registers with preset signals will power-up high File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 57
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "flash_reset" is stuck at VCC File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 22
    Warning (13410): Pin "flash_CS2" is stuck at VCC File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 25
    Warning (13410): Pin "flash_WP" is stuck at VCC File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 28
    Warning (13410): Pin "flash_HOLD" is stuck at VCC File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 29
    Warning (13410): Pin "camera_1_standby_bar" is stuck at VCC File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 35
    Warning (13410): Pin "camera_1_trigger" is stuck at GND File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 36
    Warning (13410): Pin "camera_2_standby_bar" is stuck at VCC File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 44
    Warning (13410): Pin "camera_2_trigger" is stuck at GND File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 45
    Warning (13410): Pin "LED1" is stuck at GND File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 52
Info (286030): Timing-Driven Synthesis is running
Info (17049): 28 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1584 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 36 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 1483 logic cells
    Info (21064): Implemented 47 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 449 megabytes
    Info: Processing ended: Wed Oct 11 21:52:03 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:24


