<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2401" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2401{left:96px;bottom:48px;letter-spacing:-0.12px;}
#t2_2401{left:388px;bottom:48px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3_2401{left:666px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t4_2401{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_2401{left:558px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.42px;}
#t6_2401{left:96px;bottom:1038px;letter-spacing:0.16px;word-spacing:-0.05px;}
#t7_2401{left:96px;bottom:837px;letter-spacing:0.15px;word-spacing:-0.04px;}
#t8_2401{left:96px;bottom:809px;letter-spacing:0.02px;word-spacing:0.16px;}
#t9_2401{left:96px;bottom:772px;letter-spacing:0.18px;word-spacing:-0.69px;}
#ta_2401{left:96px;bottom:745px;letter-spacing:0.17px;}
#tb_2401{left:96px;bottom:708px;letter-spacing:0.17px;word-spacing:-0.32px;}
#tc_2401{left:96px;bottom:681px;letter-spacing:0.17px;}
#td_2401{left:99px;bottom:1007px;letter-spacing:0.17px;}
#te_2401{left:425px;bottom:1007px;letter-spacing:0.16px;}
#tf_2401{left:641px;bottom:1007px;letter-spacing:0.13px;}
#tg_2401{left:99px;bottom:984px;letter-spacing:0.17px;}
#th_2401{left:166px;bottom:984px;letter-spacing:0.19px;}
#ti_2401{left:208px;bottom:984px;}
#tj_2401{left:216px;bottom:984px;letter-spacing:0.19px;}
#tk_2401{left:258px;bottom:984px;}
#tl_2401{left:262px;bottom:984px;letter-spacing:0.17px;}
#tm_2401{left:322px;bottom:984px;}
#tn_2401{left:330px;bottom:984px;letter-spacing:0.16px;}
#to_2401{left:409px;bottom:984px;letter-spacing:0.11px;word-spacing:0.04px;}
#tp_2401{left:487px;bottom:984px;letter-spacing:0.11px;}
#tq_2401{left:530px;bottom:984px;letter-spacing:0.12px;word-spacing:0.01px;}
#tr_2401{left:761px;bottom:984px;letter-spacing:0.2px;}
#ts_2401{left:806px;bottom:984px;letter-spacing:0.04px;}
#tt_2401{left:530px;bottom:968px;letter-spacing:0.17px;}
#tu_2401{left:593px;bottom:968px;letter-spacing:0.07px;}
#tv_2401{left:610px;bottom:968px;letter-spacing:0.19px;}
#tw_2401{left:652px;bottom:968px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tx_2401{left:766px;bottom:968px;letter-spacing:0.18px;}
#ty_2401{left:803px;bottom:968px;}
#tz_2401{left:99px;bottom:945px;letter-spacing:0.17px;}
#t10_2401{left:607px;bottom:945px;letter-spacing:0.15px;}
#t11_2401{left:452px;bottom:923px;letter-spacing:0.19px;}
#t12_2401{left:498px;bottom:923px;letter-spacing:0.15px;}
#t13_2401{left:649px;bottom:923px;letter-spacing:-0.06px;}
#t14_2401{left:771px;bottom:923px;letter-spacing:0.16px;}
#t15_2401{left:99px;bottom:900px;letter-spacing:0.16px;}
#t16_2401{left:176px;bottom:900px;letter-spacing:0.19px;}
#t17_2401{left:218px;bottom:900px;}
#t18_2401{left:227px;bottom:900px;letter-spacing:0.18px;}
#t19_2401{left:332px;bottom:900px;}
#t1a_2401{left:340px;bottom:900px;letter-spacing:0.15px;}
#t1b_2401{left:458px;bottom:900px;letter-spacing:0.15px;}
#t1c_2401{left:532px;bottom:900px;letter-spacing:0.16px;}
#t1d_2401{left:563px;bottom:900px;letter-spacing:0.13px;}
#t1e_2401{left:653px;bottom:900px;letter-spacing:-0.21px;}
#t1f_2401{left:776px;bottom:900px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t1g_2401{left:99px;bottom:877px;letter-spacing:0.16px;}
#t1h_2401{left:176px;bottom:877px;letter-spacing:0.19px;}
#t1i_2401{left:218px;bottom:877px;}
#t1j_2401{left:227px;bottom:877px;letter-spacing:0.18px;}
#t1k_2401{left:332px;bottom:877px;}
#t1l_2401{left:340px;bottom:877px;letter-spacing:0.15px;}
#t1m_2401{left:458px;bottom:877px;letter-spacing:0.15px;}
#t1n_2401{left:531px;bottom:877px;letter-spacing:0.16px;}
#t1o_2401{left:563px;bottom:877px;letter-spacing:0.13px;}
#t1p_2401{left:653px;bottom:877px;letter-spacing:-0.21px;}
#t1q_2401{left:776px;bottom:877px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t1r_2401{left:96px;bottom:649px;letter-spacing:0.17px;}
#t1s_2401{left:149px;bottom:612px;letter-spacing:0.14px;}
#t1t_2401{left:309px;bottom:623px;letter-spacing:0.17px;}
#t1u_2401{left:541px;bottom:612px;letter-spacing:0.14px;word-spacing:0.01px;}
#t1v_2401{left:276px;bottom:602px;letter-spacing:0.1px;word-spacing:4.2px;}
#t1w_2401{left:101px;bottom:493px;letter-spacing:-0.13px;}
#t1x_2401{left:288px;bottom:582px;}
#t1y_2401{left:324px;bottom:582px;}
#t1z_2401{left:361px;bottom:582px;}
#t20_2401{left:388px;bottom:582px;letter-spacing:-0.13px;}
#t21_2401{left:288px;bottom:562px;}
#t22_2401{left:324px;bottom:562px;}
#t23_2401{left:388px;bottom:562px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t24_2401{left:288px;bottom:542px;}
#t25_2401{left:324px;bottom:542px;}
#t26_2401{left:361px;bottom:542px;}
#t27_2401{left:388px;bottom:542px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t28_2401{left:288px;bottom:522px;}
#t29_2401{left:324px;bottom:522px;}
#t2a_2401{left:361px;bottom:522px;}
#t2b_2401{left:388px;bottom:522px;letter-spacing:-0.14px;word-spacing:-0.07px;}
#t2c_2401{left:361px;bottom:503px;}
#t2d_2401{left:388px;bottom:503px;letter-spacing:-0.18px;word-spacing:-0.03px;}
#t2e_2401{left:361px;bottom:483px;}
#t2f_2401{left:388px;bottom:483px;letter-spacing:-0.21px;word-spacing:0.04px;}
#t2g_2401{left:361px;bottom:463px;}
#t2h_2401{left:388px;bottom:463px;letter-spacing:-0.32px;word-spacing:0.17px;}
#t2i_2401{left:361px;bottom:443px;}
#t2j_2401{left:388px;bottom:443px;letter-spacing:-0.18px;word-spacing:-0.11px;}
#t2k_2401{left:361px;bottom:423px;}
#t2l_2401{left:388px;bottom:423px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2m_2401{left:288px;bottom:403px;}
#t2n_2401{left:324px;bottom:403px;}
#t2o_2401{left:361px;bottom:403px;}
#t2p_2401{left:388px;bottom:403px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2q_2401{left:101px;bottom:383px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2r_2401{left:287px;bottom:383px;}
#t2s_2401{left:324px;bottom:383px;}
#t2t_2401{left:361px;bottom:383px;}
#t2u_2401{left:388px;bottom:383px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2v_2401{left:101px;bottom:363px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t2w_2401{left:288px;bottom:363px;}
#t2x_2401{left:324px;bottom:363px;}
#t2y_2401{left:361px;bottom:363px;}
#t2z_2401{left:388px;bottom:363px;letter-spacing:-0.12px;}
#t30_2401{left:101px;bottom:334px;letter-spacing:-0.12px;word-spacing:-0.06px;}
#t31_2401{left:288px;bottom:344px;}
#t32_2401{left:324px;bottom:344px;}
#t33_2401{left:361px;bottom:344px;}
#t34_2401{left:388px;bottom:344px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t35_2401{left:361px;bottom:324px;}
#t36_2401{left:388px;bottom:324px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t37_2401{left:101px;bottom:270px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t38_2401{left:288px;bottom:297px;}
#t39_2401{left:324px;bottom:297px;}
#t3a_2401{left:361px;bottom:297px;}
#t3b_2401{left:388px;bottom:304px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3c_2401{left:388px;bottom:290px;letter-spacing:-0.16px;word-spacing:0.05px;}
#t3d_2401{left:361px;bottom:253px;}
#t3e_2401{left:388px;bottom:270px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3f_2401{left:388px;bottom:253px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t3g_2401{left:388px;bottom:237px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t3h_2401{left:101px;bottom:217px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t3i_2401{left:324px;bottom:217px;}
#t3j_2401{left:361px;bottom:217px;}
#t3k_2401{left:388px;bottom:217px;letter-spacing:-0.12px;}
#t3l_2401{left:101px;bottom:197px;letter-spacing:-0.2px;word-spacing:-0.11px;}
#t3m_2401{left:101px;bottom:182px;letter-spacing:-0.25px;word-spacing:-0.01px;}
#t3n_2401{left:101px;bottom:166px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#t3o_2401{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_2401{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_2401{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s3_2401{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s4_2401{font-size:15px;font-family:Arial-Bold_62f;color:#000;}
.s5_2401{font-size:15px;font-family:Arial_62w;color:#000;}
.s6_2401{font-size:15px;font-family:sub_Arial-Italic_lsi;color:#000;}
.s7_2401{font-size:14px;font-family:Arial_62w;color:#000;}
.s8_2401{font-size:14px;font-family:sub_Arial-Italic_lsi;color:#000;}
.s9_2401{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2401" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-Italic_lsi;
	src: url("fonts/sub_Arial-Italic_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2401Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2401" style="-webkit-user-select: none;"><object width="935" height="1210" data="2401/2401.svg" type="image/svg+xml" id="pdf2401" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2401" class="t s1_2401">440 </span><span id="t2_2401" class="t s1_2401">PSHUFD, VPSHUFD </span><span id="t3_2401" class="t s1_2401">Instruction Reference </span>
<span id="t4_2401" class="t s1_2401">AMD64 Technology </span><span id="t5_2401" class="t s1_2401">26568—Rev. 3.25—November 2021 </span>
<span id="t6_2401" class="t s2_2401">Instruction Encoding </span>
<span id="t7_2401" class="t s2_2401">Related Instructions </span>
<span id="t8_2401" class="t s3_2401">(V)PSHUFHW, (V)PSHUFLW, (V)PSHUFW </span>
<span id="t9_2401" class="t s2_2401">rFLAGS Affected </span>
<span id="ta_2401" class="t s3_2401">None </span>
<span id="tb_2401" class="t s2_2401">MXCSR Flags Affected </span>
<span id="tc_2401" class="t s3_2401">None </span>
<span id="td_2401" class="t s4_2401">Mnemonic </span><span id="te_2401" class="t s4_2401">Opcode </span><span id="tf_2401" class="t s4_2401">Description </span>
<span id="tg_2401" class="t s5_2401">PSHUFD </span><span id="th_2401" class="t s6_2401">xmm1</span><span id="ti_2401" class="t s5_2401">, </span><span id="tj_2401" class="t s6_2401">xmm2</span><span id="tk_2401" class="t s5_2401">/</span><span id="tl_2401" class="t s6_2401">mem128</span><span id="tm_2401" class="t s5_2401">, </span><span id="tn_2401" class="t s6_2401">imm8 </span><span id="to_2401" class="t s5_2401">66 0F 70 /r </span><span id="tp_2401" class="t s5_2401">ib </span><span id="tq_2401" class="t s5_2401">Copies packed 32-bit values from </span><span id="tr_2401" class="t s6_2401">xmm2 </span><span id="ts_2401" class="t s5_2401">or </span>
<span id="tt_2401" class="t s6_2401">mem128 </span><span id="tu_2401" class="t s5_2401">to </span><span id="tv_2401" class="t s6_2401">xmm1</span><span id="tw_2401" class="t s5_2401">, as specified by </span><span id="tx_2401" class="t s6_2401">imm8</span><span id="ty_2401" class="t s5_2401">. </span>
<span id="tz_2401" class="t s4_2401">Mnemonic </span><span id="t10_2401" class="t s4_2401">Encoding </span>
<span id="t11_2401" class="t s4_2401">VEX </span><span id="t12_2401" class="t s4_2401">RXB.map_select </span><span id="t13_2401" class="t s4_2401">W.vvvv.L.pp </span><span id="t14_2401" class="t s4_2401">Opcode </span>
<span id="t15_2401" class="t s5_2401">VPSHUFD </span><span id="t16_2401" class="t s6_2401">xmm1</span><span id="t17_2401" class="t s5_2401">, </span><span id="t18_2401" class="t s6_2401">xmm2/mem128</span><span id="t19_2401" class="t s5_2401">, </span><span id="t1a_2401" class="t s6_2401">imm8 </span><span id="t1b_2401" class="t s5_2401">C4 </span><span id="t1c_2401" class="t s5_2401">RXB </span><span id="t1d_2401" class="t s5_2401">.01 </span><span id="t1e_2401" class="t s5_2401">X.1111.0.01 </span><span id="t1f_2401" class="t s5_2401">70 /r ib </span>
<span id="t1g_2401" class="t s5_2401">VPSHUFD </span><span id="t1h_2401" class="t s6_2401">ymm1</span><span id="t1i_2401" class="t s5_2401">, </span><span id="t1j_2401" class="t s6_2401">ymm2/mem256</span><span id="t1k_2401" class="t s5_2401">, </span><span id="t1l_2401" class="t s6_2401">imm8 </span><span id="t1m_2401" class="t s5_2401">C4 </span><span id="t1n_2401" class="t s5_2401">RXB </span><span id="t1o_2401" class="t s5_2401">.01 </span><span id="t1p_2401" class="t s5_2401">X.1111.1.01 </span><span id="t1q_2401" class="t s5_2401">70 /r ib </span>
<span id="t1r_2401" class="t s2_2401">Exceptions </span>
<span id="t1s_2401" class="t s4_2401">Exception </span>
<span id="t1t_2401" class="t s4_2401">Mode </span>
<span id="t1u_2401" class="t s4_2401">Cause of Exception </span>
<span id="t1v_2401" class="t s4_2401">Real Virt Prot </span>
<span id="t1w_2401" class="t s7_2401">Invalid opcode, #UD </span>
<span id="t1x_2401" class="t s7_2401">X </span><span id="t1y_2401" class="t s7_2401">X </span><span id="t1z_2401" class="t s7_2401">X </span><span id="t20_2401" class="t s7_2401">Instruction not supported, as indicated by CPUID feature identifier. </span>
<span id="t21_2401" class="t s7_2401">A </span><span id="t22_2401" class="t s7_2401">A </span><span id="t23_2401" class="t s7_2401">AVX instructions are only recognized in protected mode. </span>
<span id="t24_2401" class="t s7_2401">S </span><span id="t25_2401" class="t s7_2401">S </span><span id="t26_2401" class="t s7_2401">S </span><span id="t27_2401" class="t s7_2401">CR0.EM = 1. </span>
<span id="t28_2401" class="t s7_2401">S </span><span id="t29_2401" class="t s7_2401">S </span><span id="t2a_2401" class="t s7_2401">S </span><span id="t2b_2401" class="t s7_2401">CR4.OSFXSR = 0. </span>
<span id="t2c_2401" class="t s7_2401">A </span><span id="t2d_2401" class="t s7_2401">CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE]. </span>
<span id="t2e_2401" class="t s7_2401">A </span><span id="t2f_2401" class="t s7_2401">XFEATURE_ENABLED_MASK[2:1] ! = 11b. </span>
<span id="t2g_2401" class="t s7_2401">A </span><span id="t2h_2401" class="t s7_2401">VEX.vvvv ! = 1111b. </span>
<span id="t2i_2401" class="t s7_2401">A </span><span id="t2j_2401" class="t s7_2401">VEX.L = 1 when AVX2 not supported. </span>
<span id="t2k_2401" class="t s7_2401">A </span><span id="t2l_2401" class="t s7_2401">REX, F2, F3, or 66 prefix preceding VEX prefix. </span>
<span id="t2m_2401" class="t s7_2401">S </span><span id="t2n_2401" class="t s7_2401">S </span><span id="t2o_2401" class="t s7_2401">X </span><span id="t2p_2401" class="t s7_2401">Lock prefix (F0h) preceding opcode. </span>
<span id="t2q_2401" class="t s7_2401">Device not available, #NM </span><span id="t2r_2401" class="t s7_2401">S </span><span id="t2s_2401" class="t s7_2401">S </span><span id="t2t_2401" class="t s7_2401">X </span><span id="t2u_2401" class="t s7_2401">CR0.TS = 1. </span>
<span id="t2v_2401" class="t s7_2401">Stack, #SS </span><span id="t2w_2401" class="t s7_2401">S </span><span id="t2x_2401" class="t s7_2401">S </span><span id="t2y_2401" class="t s7_2401">X </span><span id="t2z_2401" class="t s7_2401">Memory address exceeding stack segment limit or non-canonical. </span>
<span id="t30_2401" class="t s7_2401">General protection, #GP </span>
<span id="t31_2401" class="t s7_2401">S </span><span id="t32_2401" class="t s7_2401">S </span><span id="t33_2401" class="t s7_2401">X </span><span id="t34_2401" class="t s7_2401">Memory address exceeding data segment limit or non-canonical. </span>
<span id="t35_2401" class="t s7_2401">X </span><span id="t36_2401" class="t s7_2401">Null data segment used to reference memory. </span>
<span id="t37_2401" class="t s7_2401">Alignment check, #AC </span>
<span id="t38_2401" class="t s7_2401">S </span><span id="t39_2401" class="t s7_2401">S </span><span id="t3a_2401" class="t s7_2401">S </span>
<span id="t3b_2401" class="t s7_2401">Memory operand not 16-byte aligned when alignment checking enabled </span>
<span id="t3c_2401" class="t s7_2401">and MXCSR.MM = 1. </span>
<span id="t3d_2401" class="t s7_2401">A </span>
<span id="t3e_2401" class="t s7_2401">Alignment checking enabled and: </span>
<span id="t3f_2401" class="t s7_2401">256-bit memory operand not 32-byte aligned or </span>
<span id="t3g_2401" class="t s7_2401">128-bit memory operand not 16-byte aligned. </span>
<span id="t3h_2401" class="t s7_2401">Page fault, #PF </span><span id="t3i_2401" class="t s7_2401">S </span><span id="t3j_2401" class="t s7_2401">X </span><span id="t3k_2401" class="t s7_2401">Instruction execution caused a page fault. </span>
<span id="t3l_2401" class="t s8_2401">X — SSE, AVX, and AVX2 exception </span>
<span id="t3m_2401" class="t s8_2401">A — AVX, AVX2 exception </span>
<span id="t3n_2401" class="t s8_2401">S — SSE exception </span>
<span id="t3o_2401" class="t s9_2401">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
