Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Jul 21 10:16:30 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_FPMAC_Test_timing_summary_routed.rpt -pb top_FPMAC_Test_timing_summary_routed.pb -rpx top_FPMAC_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FPMAC_Test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      20          
TIMING-16  Warning   Large setup violation          244         
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.729     -664.806                    329                  431        0.122        0.000                      0                  431        0.686        0.000                       0                   297  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.667}        3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.729     -664.806                    329                  431        0.122        0.000                      0                  431        0.686        0.000                       0                   297  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          329  Failing Endpoints,  Worst Slack       -3.729ns,  Total Violation     -664.806ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.729ns  (required time - arrival time)
  Source:                 DUT/NormalizationShifter/level3_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            C_internal_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.942ns  (logic 2.501ns (36.028%)  route 4.441ns (63.972%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 8.355 - 3.333 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.723     5.326    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  DUT/NormalizationShifter/level3_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  DUT/NormalizationShifter/level3_d1_reg[1]/Q
                         net (fo=4, routed)           0.848     6.629    DUT/NormalizationShifter/level3_d1_reg_n_0_[1]
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.124     6.753 r  DUT/NormalizationShifter/C_internal[3]_i_29/O
                         net (fo=1, routed)           0.492     7.246    DUT/NormalizationShifter/C_internal[3]_i_29_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.370 r  DUT/NormalizationShifter/C_internal[3]_i_25/O
                         net (fo=1, routed)           0.617     7.986    DUT/NormalizationShifter/C_internal[3]_i_25_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.124     8.110 f  DUT/NormalizationShifter/C_internal[3]_i_20/O
                         net (fo=1, routed)           0.171     8.281    DUT/NormalizationShifter/C_internal[3]_i_20_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.405 f  DUT/NormalizationShifter/C_internal[3]_i_13/O
                         net (fo=1, routed)           0.304     8.709    DUT/NormalizationShifter/C_internal[3]_i_13_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I3_O)        0.124     8.833 r  DUT/NormalizationShifter/C_internal[3]_i_7/O
                         net (fo=1, routed)           0.000     8.833    DUT/NormalizationShifter/C_internal[3]_i_7_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.365 r  DUT/NormalizationShifter/C_internal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.365    DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  DUT/NormalizationShifter/C_internal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.479    DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  DUT/NormalizationShifter/C_internal_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.593    DUT/NormalizationShifter/C_internal_reg[11]_i_2_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.832 f  DUT/NormalizationShifter/C_internal_reg[14]_i_2/O[2]
                         net (fo=7, routed)           1.098    10.931    DUT/plusOp[14]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.302    11.233 r  DUT/C_internal[13]_i_2_comp_4/O
                         net (fo=1, routed)           0.416    11.649    DUT/C_internal[13]_i_2_n_0_repN_4
    SLICE_X0Y64          LUT6 (Prop_lut6_I5_O)        0.124    11.773 r  DUT/C_internal[0]_i_1_comp/O
                         net (fo=2, routed)           0.495    12.268    C_internal[0]
    SLICE_X1Y65          FDCE                                         r  C_internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    E3                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.664    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.755 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.599     8.355    clk_IBUF_BUFG
    SLICE_X1Y65          FDCE                                         r  C_internal_reg[0]/C
                         clock pessimism              0.259     8.614    
                         clock uncertainty           -0.035     8.578    
    SLICE_X1Y65          FDCE (Setup_fdce_C_D)       -0.040     8.538    C_internal_reg[0]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                         -12.268    
  -------------------------------------------------------------------
                         slack                                 -3.729    

Slack (VIOLATED) :        -3.716ns  (required time - arrival time)
  Source:                 C_internal_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 2.139ns (30.912%)  route 4.781ns (69.088%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 8.351 - 3.333 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y62          FDCE                                         r  C_internal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  C_internal_reg[13]/Q
                         net (fo=25, routed)          0.729     6.508    DUT/RightShifterComponent/CisNormal_d1_reg[13]
    SLICE_X0Y62          LUT5 (Prop_lut5_I0_O)        0.124     6.632 r  DUT/RightShifterComponent/CisNormal_d1_i_1/O
                         net (fo=25, routed)          0.628     7.261    DUT/BisNormal66_out
    SLICE_X2Y60          LUT6 (Prop_lut6_I4_O)        0.124     7.385 f  DUT/i___0_carry_i_9/O
                         net (fo=5, routed)           0.310     7.695    DUT/i___0_carry_i_9_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I5_O)        0.124     7.819 r  DUT/i__carry_i_2/O
                         net (fo=4, routed)           0.595     8.414    DUT/i__carry_i_2_n_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I2_O)        0.124     8.538 r  DUT/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.538    DUT/i__carry_i_6__0_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.936 r  DUT/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.936    DUT/minusOp_inferred__5/i__carry_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.175 f  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=9, routed)           0.670     9.845    DUT/RightShifterComponent/ps_d1_reg[0]_2[0]
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.302    10.147 f  DUT/RightShifterComponent/ps_d1[1]_i_1/O
                         net (fo=23, routed)          1.082    11.228    DUT/RightShifterComponent/S[1]
    SLICE_X4Y66          LUT6 (Prop_lut6_I0_O)        0.124    11.352 r  DUT/RightShifterComponent/level5_d1[36]_i_1_comp/O
                         net (fo=3, routed)           0.443    11.796    DUT/RightShifterComponent/level3[12]
    SLICE_X6Y66          LUT6 (Prop_lut6_I3_O)        0.124    11.920 r  DUT/RightShifterComponent/level5_d1[28]_i_1_comp/O
                         net (fo=2, routed)           0.324    12.243    DUT/RightShifterComponent/level4[12]
    SLICE_X5Y67          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    E3                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.664    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.755 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.595     8.351    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X5Y67          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[12]/C
                         clock pessimism              0.259     8.610    
                         clock uncertainty           -0.035     8.574    
    SLICE_X5Y67          FDRE (Setup_fdre_C_D)       -0.047     8.527    DUT/RightShifterComponent/level5_d1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                         -12.243    
  -------------------------------------------------------------------
                         slack                                 -3.716    

Slack (VIOLATED) :        -3.599ns  (required time - arrival time)
  Source:                 DUT/NormalizationShifter/level3_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            C_internal_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.791ns  (logic 2.501ns (36.830%)  route 4.290ns (63.170%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 8.356 - 3.333 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.723     5.326    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  DUT/NormalizationShifter/level3_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  DUT/NormalizationShifter/level3_d1_reg[1]/Q
                         net (fo=4, routed)           0.848     6.629    DUT/NormalizationShifter/level3_d1_reg_n_0_[1]
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.124     6.753 r  DUT/NormalizationShifter/C_internal[3]_i_29/O
                         net (fo=1, routed)           0.492     7.246    DUT/NormalizationShifter/C_internal[3]_i_29_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.370 r  DUT/NormalizationShifter/C_internal[3]_i_25/O
                         net (fo=1, routed)           0.617     7.986    DUT/NormalizationShifter/C_internal[3]_i_25_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.124     8.110 f  DUT/NormalizationShifter/C_internal[3]_i_20/O
                         net (fo=1, routed)           0.171     8.281    DUT/NormalizationShifter/C_internal[3]_i_20_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.405 f  DUT/NormalizationShifter/C_internal[3]_i_13/O
                         net (fo=1, routed)           0.304     8.709    DUT/NormalizationShifter/C_internal[3]_i_13_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I3_O)        0.124     8.833 r  DUT/NormalizationShifter/C_internal[3]_i_7/O
                         net (fo=1, routed)           0.000     8.833    DUT/NormalizationShifter/C_internal[3]_i_7_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.365 r  DUT/NormalizationShifter/C_internal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.365    DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  DUT/NormalizationShifter/C_internal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.479    DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  DUT/NormalizationShifter/C_internal_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.593    DUT/NormalizationShifter/C_internal_reg[11]_i_2_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.832 f  DUT/NormalizationShifter/C_internal_reg[14]_i_2/O[2]
                         net (fo=7, routed)           1.098    10.931    DUT/plusOp[14]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.302    11.233 r  DUT/C_internal[13]_i_2_comp_4/O
                         net (fo=1, routed)           0.416    11.649    DUT/C_internal[13]_i_2_n_0_repN_4
    SLICE_X0Y64          LUT6 (Prop_lut6_I5_O)        0.124    11.773 r  DUT/C_internal[0]_i_1_comp/O
                         net (fo=2, routed)           0.344    12.116    C_internal[0]
    SLICE_X0Y64          FDCE                                         r  C_internal_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    E3                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.664    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.755 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.600     8.356    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  C_internal_reg[0]_lopt_replica/C
                         clock pessimism              0.259     8.615    
                         clock uncertainty           -0.035     8.579    
    SLICE_X0Y64          FDCE (Setup_fdce_C_D)       -0.062     8.517    C_internal_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                         -12.116    
  -------------------------------------------------------------------
                         slack                                 -3.599    

Slack (VIOLATED) :        -3.559ns  (required time - arrival time)
  Source:                 DUT/NormalizationShifter/level3_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            C_internal_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 2.703ns (40.045%)  route 4.047ns (59.955%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 8.355 - 3.333 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.723     5.326    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  DUT/NormalizationShifter/level3_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  DUT/NormalizationShifter/level3_d1_reg[1]/Q
                         net (fo=4, routed)           0.848     6.629    DUT/NormalizationShifter/level3_d1_reg_n_0_[1]
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.124     6.753 r  DUT/NormalizationShifter/C_internal[3]_i_29/O
                         net (fo=1, routed)           0.492     7.246    DUT/NormalizationShifter/C_internal[3]_i_29_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.370 r  DUT/NormalizationShifter/C_internal[3]_i_25/O
                         net (fo=1, routed)           0.617     7.986    DUT/NormalizationShifter/C_internal[3]_i_25_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.124     8.110 f  DUT/NormalizationShifter/C_internal[3]_i_20/O
                         net (fo=1, routed)           0.171     8.281    DUT/NormalizationShifter/C_internal[3]_i_20_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.405 f  DUT/NormalizationShifter/C_internal[3]_i_13/O
                         net (fo=1, routed)           0.304     8.709    DUT/NormalizationShifter/C_internal[3]_i_13_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I3_O)        0.124     8.833 r  DUT/NormalizationShifter/C_internal[3]_i_7/O
                         net (fo=1, routed)           0.000     8.833    DUT/NormalizationShifter/C_internal[3]_i_7_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.365 r  DUT/NormalizationShifter/C_internal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.365    DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  DUT/NormalizationShifter/C_internal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.479    DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  DUT/NormalizationShifter/C_internal_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.593    DUT/NormalizationShifter/C_internal_reg[11]_i_2_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.906 f  DUT/NormalizationShifter/C_internal_reg[14]_i_2/O[3]
                         net (fo=2, routed)           0.576    10.482    DUT/plusOp[15]
    SLICE_X0Y62          LUT3 (Prop_lut3_I2_O)        0.306    10.788 r  DUT/C_internal[13]_i_3/O
                         net (fo=7, routed)           0.346    11.135    DUT/C_internal[13]_i_3_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I5_O)        0.124    11.259 f  DUT/C_internal[13]_i_2/O
                         net (fo=8, routed)           0.347    11.606    DUT/C_internal[13]_i_2_n_0
    SLICE_X0Y63          LUT4 (Prop_lut4_I2_O)        0.124    11.730 r  DUT/C_internal[2]_i_1/O
                         net (fo=2, routed)           0.346    12.076    C_internal[2]
    SLICE_X1Y65          FDCE                                         r  C_internal_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    E3                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.664    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.755 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.599     8.355    clk_IBUF_BUFG
    SLICE_X1Y65          FDCE                                         r  C_internal_reg[2]_lopt_replica/C
                         clock pessimism              0.259     8.614    
                         clock uncertainty           -0.035     8.578    
    SLICE_X1Y65          FDCE (Setup_fdce_C_D)       -0.062     8.516    C_internal_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                 -3.559    

Slack (VIOLATED) :        -3.550ns  (required time - arrival time)
  Source:                 DUT/NormalizationShifter/level3_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            C_internal_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.757ns  (logic 2.703ns (40.005%)  route 4.054ns (59.995%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 8.356 - 3.333 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.723     5.326    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  DUT/NormalizationShifter/level3_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  DUT/NormalizationShifter/level3_d1_reg[1]/Q
                         net (fo=4, routed)           0.848     6.629    DUT/NormalizationShifter/level3_d1_reg_n_0_[1]
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.124     6.753 r  DUT/NormalizationShifter/C_internal[3]_i_29/O
                         net (fo=1, routed)           0.492     7.246    DUT/NormalizationShifter/C_internal[3]_i_29_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.370 r  DUT/NormalizationShifter/C_internal[3]_i_25/O
                         net (fo=1, routed)           0.617     7.986    DUT/NormalizationShifter/C_internal[3]_i_25_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.124     8.110 f  DUT/NormalizationShifter/C_internal[3]_i_20/O
                         net (fo=1, routed)           0.171     8.281    DUT/NormalizationShifter/C_internal[3]_i_20_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.405 f  DUT/NormalizationShifter/C_internal[3]_i_13/O
                         net (fo=1, routed)           0.304     8.709    DUT/NormalizationShifter/C_internal[3]_i_13_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I3_O)        0.124     8.833 r  DUT/NormalizationShifter/C_internal[3]_i_7/O
                         net (fo=1, routed)           0.000     8.833    DUT/NormalizationShifter/C_internal[3]_i_7_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.365 r  DUT/NormalizationShifter/C_internal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.365    DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  DUT/NormalizationShifter/C_internal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.479    DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  DUT/NormalizationShifter/C_internal_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.593    DUT/NormalizationShifter/C_internal_reg[11]_i_2_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.906 f  DUT/NormalizationShifter/C_internal_reg[14]_i_2/O[3]
                         net (fo=2, routed)           0.576    10.482    DUT/plusOp[15]
    SLICE_X0Y62          LUT3 (Prop_lut3_I2_O)        0.306    10.788 r  DUT/C_internal[13]_i_3/O
                         net (fo=7, routed)           0.346    11.135    DUT/C_internal[13]_i_3_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I5_O)        0.124    11.259 f  DUT/C_internal[13]_i_2/O
                         net (fo=8, routed)           0.347    11.606    DUT/C_internal[13]_i_2_n_0
    SLICE_X0Y63          LUT4 (Prop_lut4_I2_O)        0.124    11.730 r  DUT/C_internal[2]_i_1/O
                         net (fo=2, routed)           0.353    12.082    C_internal[2]
    SLICE_X1Y63          FDCE                                         r  C_internal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    E3                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.664    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.755 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.600     8.356    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  C_internal_reg[2]/C
                         clock pessimism              0.259     8.615    
                         clock uncertainty           -0.035     8.579    
    SLICE_X1Y63          FDCE (Setup_fdce_C_D)       -0.047     8.532    C_internal_reg[2]
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                         -12.082    
  -------------------------------------------------------------------
                         slack                                 -3.550    

Slack (VIOLATED) :        -3.543ns  (required time - arrival time)
  Source:                 DUT/NormalizationShifter/level3_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            C_internal_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.754ns  (logic 2.703ns (40.020%)  route 4.051ns (59.980%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 8.357 - 3.333 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.723     5.326    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  DUT/NormalizationShifter/level3_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  DUT/NormalizationShifter/level3_d1_reg[1]/Q
                         net (fo=4, routed)           0.848     6.629    DUT/NormalizationShifter/level3_d1_reg_n_0_[1]
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.124     6.753 r  DUT/NormalizationShifter/C_internal[3]_i_29/O
                         net (fo=1, routed)           0.492     7.246    DUT/NormalizationShifter/C_internal[3]_i_29_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.370 r  DUT/NormalizationShifter/C_internal[3]_i_25/O
                         net (fo=1, routed)           0.617     7.986    DUT/NormalizationShifter/C_internal[3]_i_25_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.124     8.110 f  DUT/NormalizationShifter/C_internal[3]_i_20/O
                         net (fo=1, routed)           0.171     8.281    DUT/NormalizationShifter/C_internal[3]_i_20_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.405 f  DUT/NormalizationShifter/C_internal[3]_i_13/O
                         net (fo=1, routed)           0.304     8.709    DUT/NormalizationShifter/C_internal[3]_i_13_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I3_O)        0.124     8.833 r  DUT/NormalizationShifter/C_internal[3]_i_7/O
                         net (fo=1, routed)           0.000     8.833    DUT/NormalizationShifter/C_internal[3]_i_7_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.365 r  DUT/NormalizationShifter/C_internal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.365    DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  DUT/NormalizationShifter/C_internal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.479    DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  DUT/NormalizationShifter/C_internal_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.593    DUT/NormalizationShifter/C_internal_reg[11]_i_2_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.906 f  DUT/NormalizationShifter/C_internal_reg[14]_i_2/O[3]
                         net (fo=2, routed)           0.576    10.482    DUT/plusOp[15]
    SLICE_X0Y62          LUT3 (Prop_lut3_I2_O)        0.306    10.788 r  DUT/C_internal[13]_i_3/O
                         net (fo=7, routed)           0.346    11.135    DUT/C_internal[13]_i_3_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I5_O)        0.124    11.259 f  DUT/C_internal[13]_i_2/O
                         net (fo=8, routed)           0.366    11.624    DUT/C_internal[13]_i_2_n_0
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.124    11.748 r  DUT/C_internal[5]_i_1/O
                         net (fo=2, routed)           0.331    12.080    C_internal[5]
    SLICE_X0Y62          FDCE                                         r  C_internal_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    E3                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.664    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.755 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.601     8.357    clk_IBUF_BUFG
    SLICE_X0Y62          FDCE                                         r  C_internal_reg[5]_lopt_replica/C
                         clock pessimism              0.259     8.616    
                         clock uncertainty           -0.035     8.580    
    SLICE_X0Y62          FDCE (Setup_fdce_C_D)       -0.043     8.537    C_internal_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                         -12.080    
  -------------------------------------------------------------------
                         slack                                 -3.543    

Slack (VIOLATED) :        -3.542ns  (required time - arrival time)
  Source:                 DUT/NormalizationShifter/level3_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            C_internal_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.827ns  (logic 2.731ns (40.005%)  route 4.096ns (59.995%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 8.356 - 3.333 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.723     5.326    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  DUT/NormalizationShifter/level3_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  DUT/NormalizationShifter/level3_d1_reg[1]/Q
                         net (fo=4, routed)           0.848     6.629    DUT/NormalizationShifter/level3_d1_reg_n_0_[1]
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.124     6.753 r  DUT/NormalizationShifter/C_internal[3]_i_29/O
                         net (fo=1, routed)           0.492     7.246    DUT/NormalizationShifter/C_internal[3]_i_29_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.370 r  DUT/NormalizationShifter/C_internal[3]_i_25/O
                         net (fo=1, routed)           0.617     7.986    DUT/NormalizationShifter/C_internal[3]_i_25_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.124     8.110 f  DUT/NormalizationShifter/C_internal[3]_i_20/O
                         net (fo=1, routed)           0.171     8.281    DUT/NormalizationShifter/C_internal[3]_i_20_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.405 f  DUT/NormalizationShifter/C_internal[3]_i_13/O
                         net (fo=1, routed)           0.304     8.709    DUT/NormalizationShifter/C_internal[3]_i_13_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I3_O)        0.124     8.833 r  DUT/NormalizationShifter/C_internal[3]_i_7/O
                         net (fo=1, routed)           0.000     8.833    DUT/NormalizationShifter/C_internal[3]_i_7_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.365 r  DUT/NormalizationShifter/C_internal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.365    DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  DUT/NormalizationShifter/C_internal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.479    DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  DUT/NormalizationShifter/C_internal_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.593    DUT/NormalizationShifter/C_internal_reg[11]_i_2_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.906 r  DUT/NormalizationShifter/C_internal_reg[14]_i_2/O[3]
                         net (fo=2, routed)           0.576    10.482    DUT/plusOp[15]
    SLICE_X0Y62          LUT3 (Prop_lut3_I2_O)        0.306    10.788 f  DUT/C_internal[13]_i_3/O
                         net (fo=7, routed)           0.346    11.135    DUT/C_internal[13]_i_3_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I5_O)        0.124    11.259 r  DUT/C_internal[13]_i_2/O
                         net (fo=8, routed)           0.742    12.000    DUT/C_internal[13]_i_2_n_0
    SLICE_X0Y63          LUT4 (Prop_lut4_I1_O)        0.152    12.152 r  DUT/C_internal[10]_i_1/O
                         net (fo=2, routed)           0.000    12.152    C_internal[10]
    SLICE_X0Y63          FDCE                                         r  C_internal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    E3                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.664    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.755 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.600     8.356    clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  C_internal_reg[10]/C
                         clock pessimism              0.259     8.615    
                         clock uncertainty           -0.035     8.579    
    SLICE_X0Y63          FDCE (Setup_fdce_C_D)        0.031     8.610    C_internal_reg[10]
  -------------------------------------------------------------------
                         required time                          8.610    
                         arrival time                         -12.152    
  -------------------------------------------------------------------
                         slack                                 -3.542    

Slack (VIOLATED) :        -3.541ns  (required time - arrival time)
  Source:                 DUT/NormalizationShifter/level3_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            C_internal_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.827ns  (logic 2.731ns (40.005%)  route 4.096ns (59.995%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 8.356 - 3.333 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.723     5.326    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  DUT/NormalizationShifter/level3_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  DUT/NormalizationShifter/level3_d1_reg[1]/Q
                         net (fo=4, routed)           0.848     6.629    DUT/NormalizationShifter/level3_d1_reg_n_0_[1]
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.124     6.753 r  DUT/NormalizationShifter/C_internal[3]_i_29/O
                         net (fo=1, routed)           0.492     7.246    DUT/NormalizationShifter/C_internal[3]_i_29_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.370 r  DUT/NormalizationShifter/C_internal[3]_i_25/O
                         net (fo=1, routed)           0.617     7.986    DUT/NormalizationShifter/C_internal[3]_i_25_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.124     8.110 f  DUT/NormalizationShifter/C_internal[3]_i_20/O
                         net (fo=1, routed)           0.171     8.281    DUT/NormalizationShifter/C_internal[3]_i_20_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.405 f  DUT/NormalizationShifter/C_internal[3]_i_13/O
                         net (fo=1, routed)           0.304     8.709    DUT/NormalizationShifter/C_internal[3]_i_13_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I3_O)        0.124     8.833 r  DUT/NormalizationShifter/C_internal[3]_i_7/O
                         net (fo=1, routed)           0.000     8.833    DUT/NormalizationShifter/C_internal[3]_i_7_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.365 r  DUT/NormalizationShifter/C_internal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.365    DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  DUT/NormalizationShifter/C_internal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.479    DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  DUT/NormalizationShifter/C_internal_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.593    DUT/NormalizationShifter/C_internal_reg[11]_i_2_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.906 r  DUT/NormalizationShifter/C_internal_reg[14]_i_2/O[3]
                         net (fo=2, routed)           0.576    10.482    DUT/plusOp[15]
    SLICE_X0Y62          LUT3 (Prop_lut3_I2_O)        0.306    10.788 f  DUT/C_internal[13]_i_3/O
                         net (fo=7, routed)           0.346    11.135    DUT/C_internal[13]_i_3_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I5_O)        0.124    11.259 r  DUT/C_internal[13]_i_2/O
                         net (fo=8, routed)           0.742    12.000    DUT/C_internal[13]_i_2_n_0
    SLICE_X0Y63          LUT4 (Prop_lut4_I1_O)        0.152    12.152 r  DUT/C_internal[10]_i_1/O
                         net (fo=2, routed)           0.000    12.152    C_internal[10]
    SLICE_X0Y63          FDCE                                         r  C_internal_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    E3                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.664    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.755 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.600     8.356    clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  C_internal_reg[10]_lopt_replica/C
                         clock pessimism              0.259     8.615    
                         clock uncertainty           -0.035     8.579    
    SLICE_X0Y63          FDCE (Setup_fdce_C_D)        0.032     8.611    C_internal_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.611    
                         arrival time                         -12.152    
  -------------------------------------------------------------------
                         slack                                 -3.541    

Slack (VIOLATED) :        -3.538ns  (required time - arrival time)
  Source:                 C_internal_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.820ns  (logic 2.263ns (33.183%)  route 4.557ns (66.817%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 8.353 - 3.333 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y62          FDCE                                         r  C_internal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  C_internal_reg[13]/Q
                         net (fo=25, routed)          0.729     6.508    DUT/RightShifterComponent/CisNormal_d1_reg[13]
    SLICE_X0Y62          LUT5 (Prop_lut5_I0_O)        0.124     6.632 r  DUT/RightShifterComponent/CisNormal_d1_i_1/O
                         net (fo=25, routed)          0.628     7.261    DUT/BisNormal66_out
    SLICE_X2Y60          LUT6 (Prop_lut6_I4_O)        0.124     7.385 f  DUT/i___0_carry_i_9/O
                         net (fo=5, routed)           0.310     7.695    DUT/i___0_carry_i_9_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I5_O)        0.124     7.819 r  DUT/i__carry_i_2/O
                         net (fo=4, routed)           0.595     8.414    DUT/i__carry_i_2_n_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I2_O)        0.124     8.538 r  DUT/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.538    DUT/i__carry_i_6__0_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.936 r  DUT/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.936    DUT/minusOp_inferred__5/i__carry_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.175 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=9, routed)           0.670     9.845    DUT/RightShifterComponent/ps_d1_reg[0]_2[0]
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.302    10.147 r  DUT/RightShifterComponent/ps_d1[1]_i_1/O
                         net (fo=23, routed)          0.692    10.839    DUT/RightShifterComponent/S[1]
    SLICE_X4Y65          LUT6 (Prop_lut6_I2_O)        0.124    10.963 r  DUT/RightShifterComponent/level5_d1[32]_i_3/O
                         net (fo=4, routed)           0.605    11.568    DUT/RightShifterComponent/level2__0[4]
    SLICE_X6Y66          LUT3 (Prop_lut3_I2_O)        0.124    11.692 r  DUT/RightShifterComponent/level5_d1[24]_i_2/O
                         net (fo=3, routed)           0.328    12.019    DUT/RightShifterComponent/level3[8]
    SLICE_X4Y65          LUT6 (Prop_lut6_I0_O)        0.124    12.143 r  DUT/RightShifterComponent/level5_d1[8]_i_1/O
                         net (fo=1, routed)           0.000    12.143    DUT/RightShifterComponent/level4[8]
    SLICE_X4Y65          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    E3                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.664    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.755 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.597     8.353    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X4Y65          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[8]/C
                         clock pessimism              0.259     8.612    
                         clock uncertainty           -0.035     8.576    
    SLICE_X4Y65          FDRE (Setup_fdre_C_D)        0.029     8.605    DUT/RightShifterComponent/level5_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                         -12.143    
  -------------------------------------------------------------------
                         slack                                 -3.538    

Slack (VIOLATED) :        -3.531ns  (required time - arrival time)
  Source:                 C_internal_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 2.139ns (31.813%)  route 4.585ns (68.187%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 8.354 - 3.333 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y62          FDCE                                         r  C_internal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  C_internal_reg[13]/Q
                         net (fo=25, routed)          0.729     6.508    DUT/RightShifterComponent/CisNormal_d1_reg[13]
    SLICE_X0Y62          LUT5 (Prop_lut5_I0_O)        0.124     6.632 r  DUT/RightShifterComponent/CisNormal_d1_i_1/O
                         net (fo=25, routed)          0.628     7.261    DUT/BisNormal66_out
    SLICE_X2Y60          LUT6 (Prop_lut6_I4_O)        0.124     7.385 f  DUT/i___0_carry_i_9/O
                         net (fo=5, routed)           0.310     7.695    DUT/i___0_carry_i_9_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I5_O)        0.124     7.819 r  DUT/i__carry_i_2/O
                         net (fo=4, routed)           0.595     8.414    DUT/i__carry_i_2_n_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I2_O)        0.124     8.538 r  DUT/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.538    DUT/i__carry_i_6__0_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.936 r  DUT/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.936    DUT/minusOp_inferred__5/i__carry_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.175 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=9, routed)           0.670     9.845    DUT/RightShifterComponent/ps_d1_reg[0]_2[0]
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.302    10.147 r  DUT/RightShifterComponent/ps_d1[1]_i_1/O
                         net (fo=23, routed)          0.713    10.860    DUT/RightShifterComponent/S[1]
    SLICE_X6Y65          LUT6 (Prop_lut6_I2_O)        0.124    10.984 r  DUT/RightShifterComponent/level5_d1[22]_i_2/O
                         net (fo=6, routed)           0.617    11.602    DUT/RightShifterComponent/level2__0[6]
    SLICE_X5Y64          LUT5 (Prop_lut5_I0_O)        0.124    11.726 r  DUT/RightShifterComponent/level5_d1[30]_i_1/O
                         net (fo=2, routed)           0.322    12.047    DUT/RightShifterComponent/level4[14]
    SLICE_X7Y64          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    E3                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.664    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.755 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.598     8.354    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X7Y64          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[14]/C
                         clock pessimism              0.259     8.613    
                         clock uncertainty           -0.035     8.577    
    SLICE_X7Y64          FDRE (Setup_fdre_C_D)       -0.061     8.516    DUT/RightShifterComponent/level5_d1_reg[14]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                 -3.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DUT/CisZero_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DUT/CisZero_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.604     1.523    DUT/clk_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  DUT/CisZero_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  DUT/CisZero_d1_reg/Q
                         net (fo=1, routed)           0.056     1.720    DUT/CisZero_d1
    SLICE_X3Y55          FDRE                                         r  DUT/CisZero_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.877     2.042    DUT/clk_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  DUT/CisZero_d2_reg/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.075     1.598    DUT/CisZero_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 DUT/shiftValueCaseSubnormal_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DUT/shiftValueCaseSubnormal_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.569     1.488    DUT/clk_IBUF_BUFG
    SLICE_X11Y67         FDRE                                         r  DUT/shiftValueCaseSubnormal_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  DUT/shiftValueCaseSubnormal_d1_reg[0]/Q
                         net (fo=1, routed)           0.112     1.741    DUT/shiftValueCaseSubnormal_d1[0]
    SLICE_X11Y66         FDRE                                         r  DUT/shiftValueCaseSubnormal_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.839     2.004    DUT/clk_IBUF_BUFG
    SLICE_X11Y66         FDRE                                         r  DUT/shiftValueCaseSubnormal_d2_reg[0]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X11Y66         FDRE (Hold_fdre_C_D)         0.066     1.569    DUT/shiftValueCaseSubnormal_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 DUT/AexpPlusBexp_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DUT/AexpPlusBexp_d2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.570     1.489    DUT/clk_IBUF_BUFG
    SLICE_X13Y66         FDRE                                         r  DUT/AexpPlusBexp_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  DUT/AexpPlusBexp_d1_reg[4]/Q
                         net (fo=1, routed)           0.112     1.742    DUT/AexpPlusBexp_d1[4]
    SLICE_X12Y67         FDRE                                         r  DUT/AexpPlusBexp_d2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.838     2.003    DUT/clk_IBUF_BUFG
    SLICE_X12Y67         FDRE                                         r  DUT/AexpPlusBexp_d2_reg[4]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X12Y67         FDRE (Hold_fdre_C_D)         0.059     1.561    DUT/AexpPlusBexp_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            wait_cycles_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.492%)  route 0.143ns (43.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X4Y54          FDCE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.143     1.807    FSM_onehot_state_reg_n_0_[1]
    SLICE_X3Y54          LUT3 (Prop_lut3_I0_O)        0.045     1.852 r  wait_cycles[1]_i_2/O
                         net (fo=1, routed)           0.000     1.852    wait_cycles[1]
    SLICE_X3Y54          FDCE                                         r  wait_cycles_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.877     2.042    clk_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  wait_cycles_reg[1]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y54          FDCE (Hold_fdce_C_D)         0.092     1.654    wait_cycles_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            wait_cycles_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.321%)  route 0.144ns (43.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X4Y54          FDCE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.144     1.808    FSM_onehot_state_reg_n_0_[1]
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.045     1.853 r  wait_cycles[0]_i_1/O
                         net (fo=1, routed)           0.000     1.853    wait_cycles[0]
    SLICE_X3Y54          FDCE                                         r  wait_cycles_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.877     2.042    clk_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  wait_cycles_reg[0]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y54          FDCE (Hold_fdce_C_D)         0.091     1.653    wait_cycles_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 DUT/Bsgn_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DUT/RsgnTentative_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.603     1.522    DUT/clk_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  DUT/Bsgn_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  DUT/Bsgn_d1_reg/Q
                         net (fo=2, routed)           0.068     1.718    DUT/Bsgn_d1
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.099     1.817 r  DUT/RsgnTentative_d1_i_1/O
                         net (fo=1, routed)           0.000     1.817    DUT/RsgnTentative
    SLICE_X5Y55          FDRE                                         r  DUT/RsgnTentative_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.874     2.039    DUT/clk_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  DUT/RsgnTentative_d1_reg/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y55          FDRE (Hold_fdre_C_D)         0.092     1.614    DUT/RsgnTentative_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 index_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            A_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.409%)  route 0.156ns (45.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.572     1.491    clk_IBUF_BUFG
    SLICE_X13Y62         FDCE                                         r  index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  index_reg[2]/Q
                         net (fo=37, routed)          0.156     1.788    index_reg_n_0_[2]
    SLICE_X12Y62         LUT6 (Prop_lut6_I4_O)        0.045     1.833 r  A[8]_i_1/O
                         net (fo=1, routed)           0.000     1.833    A[8]_i_1_n_0
    SLICE_X12Y62         FDCE                                         r  A_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.842     2.007    clk_IBUF_BUFG
    SLICE_X12Y62         FDCE                                         r  A_reg[8]/C
                         clock pessimism             -0.502     1.504    
    SLICE_X12Y62         FDCE (Hold_fdce_C_D)         0.120     1.624    A_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 index_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            A_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.780%)  route 0.160ns (46.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.572     1.491    clk_IBUF_BUFG
    SLICE_X13Y62         FDCE                                         r  index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  index_reg[2]/Q
                         net (fo=37, routed)          0.160     1.792    index_reg_n_0_[2]
    SLICE_X12Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.837 r  A[9]_i_1/O
                         net (fo=1, routed)           0.000     1.837    A[9]_i_1_n_0
    SLICE_X12Y62         FDCE                                         r  A_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.842     2.007    clk_IBUF_BUFG
    SLICE_X12Y62         FDCE                                         r  A_reg[9]/C
                         clock pessimism             -0.502     1.504    
    SLICE_X12Y62         FDCE (Hold_fdce_C_D)         0.121     1.625    A_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.892%)  route 0.142ns (50.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X4Y54          FDCE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.142     1.805    FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y54          FDCE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.874     2.039    clk_IBUF_BUFG
    SLICE_X4Y54          FDCE                                         r  FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y54          FDCE (Hold_fdce_C_D)         0.070     1.592    FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 DUT/Asgn_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DUT/Rsgn_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.603     1.522    DUT/clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  DUT/Asgn_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  DUT/Asgn_d2_reg/Q
                         net (fo=1, routed)           0.137     1.800    DUT/IEEEFPFMA_5_10_Freq300_uid2LeadingZeroCounter/Asgn_d2
    SLICE_X5Y55          LUT6 (Prop_lut6_I3_O)        0.045     1.845 r  DUT/IEEEFPFMA_5_10_Freq300_uid2LeadingZeroCounter/Rsgn_d1_i_1/O
                         net (fo=1, routed)           0.000     1.845    DUT/IEEEFPFMA_5_10_Freq300_uid2LeadingZeroCounter_n_20
    SLICE_X5Y55          FDRE                                         r  DUT/Rsgn_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.874     2.039    DUT/clk_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  DUT/Rsgn_d1_reg/C
                         clock pessimism             -0.503     1.535    
    SLICE_X5Y55          FDRE (Hold_fdre_C_D)         0.091     1.626    DUT/Rsgn_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         3.333       1.178      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         3.333       1.179      DSP48_X0Y24     DUT/multOp/CLK
Min Period        n/a     FDCE/C       n/a            1.000         3.333       2.333      SLICE_X12Y60    A_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         3.333       2.333      SLICE_X0Y61     A_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         3.333       2.333      SLICE_X2Y61     A_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         3.333       2.333      SLICE_X5Y61     A_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         3.333       2.333      SLICE_X6Y62     A_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         3.333       2.333      SLICE_X6Y61     A_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         3.333       2.333      SLICE_X2Y54     A_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         3.333       2.333      SLICE_X13Y60    A_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         1.666       0.686      SLICE_X2Y56     DUT/RisNaN_d2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         1.666       0.686      SLICE_X2Y56     DUT/RisNaN_d2_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         1.666       0.686      SLICE_X2Y56     DUT/tentativeRisInf_d2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         1.666       0.686      SLICE_X2Y56     DUT/tentativeRisInf_d2_reg_srl2/CLK
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.666       1.166      SLICE_X12Y60    A_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         1.666       1.166      SLICE_X12Y60    A_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.666       1.166      SLICE_X0Y61     A_reg[10]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         1.666       1.166      SLICE_X0Y61     A_reg[10]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.666       1.166      SLICE_X2Y61     A_reg[11]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         1.666       1.166      SLICE_X2Y61     A_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         1.667       0.687      SLICE_X2Y56     DUT/RisNaN_d2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         1.667       0.687      SLICE_X2Y56     DUT/RisNaN_d2_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         1.667       0.687      SLICE_X2Y56     DUT/tentativeRisInf_d2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         1.667       0.687      SLICE_X2Y56     DUT/tentativeRisInf_d2_reg_srl2/CLK
High Pulse Width  Slow    FDCE/C       n/a            0.500         1.667       1.167      SLICE_X12Y60    A_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.667       1.167      SLICE_X12Y60    A_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         1.667       1.167      SLICE_X0Y61     A_reg[10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.667       1.167      SLICE_X0Y61     A_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         1.667       1.167      SLICE_X2Y61     A_reg[11]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.667       1.167      SLICE_X2Y61     A_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C_internal_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.356ns  (logic 4.144ns (56.326%)  route 3.213ns (43.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.718     5.321    clk_IBUF_BUFG
    SLICE_X1Y65          FDCE                                         r  C_internal_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDCE (Prop_fdce_C_Q)         0.419     5.740 r  C_internal_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.213     8.953    C_internal_reg[2]_lopt_replica_1
    J13                  OBUF (Prop_obuf_I_O)         3.725    12.677 r  R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.677    R[2]
    J13                                                               r  R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.329ns  (logic 4.111ns (56.099%)  route 3.217ns (43.901%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.720     5.323    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  C_internal_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.419     5.742 r  C_internal_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.217     8.959    C_internal_reg[0]_lopt_replica_1
    H17                  OBUF (Prop_obuf_I_O)         3.692    12.651 r  R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.651    R[0]
    H17                                                               r  R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.094ns  (logic 3.991ns (56.262%)  route 3.103ns (43.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y62          FDCE                                         r  C_internal_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  C_internal_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.103     8.883    C_internal_reg[1]_lopt_replica_1
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.418 r  R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.418    R[1]
    K15                                                               r  R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.464ns  (logic 4.039ns (62.488%)  route 2.425ns (37.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.643     5.246    clk_IBUF_BUFG
    SLICE_X8Y61          FDCE                                         r  fsm_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518     5.764 r  fsm_done_reg/Q
                         net (fo=1, routed)           2.425     8.188    done_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.521    11.709 r  done_OBUF_inst/O
                         net (fo=0)                   0.000    11.709    done
    M16                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            R[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.353ns  (logic 4.008ns (63.084%)  route 2.345ns (36.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.720     5.323    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  C_internal_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  C_internal_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.345     8.124    C_internal_reg[4]_lopt_replica_1
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.676 r  R_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.676    R[4]
    R18                                                               r  R[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.297ns  (logic 4.007ns (63.628%)  route 2.290ns (36.372%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.720     5.323    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  C_internal_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  C_internal_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.290     8.069    C_internal_reg[3]_lopt_replica_1
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.619 r  R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.619    R[3]
    N14                                                               r  R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            R[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.024ns  (logic 4.146ns (68.827%)  route 1.878ns (31.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.720     5.323    clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  C_internal_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.419     5.742 r  C_internal_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           1.878     7.620    C_internal_reg[10]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         3.727    11.347 r  R_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.347    R[10]
    U14                                                               r  R[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            R[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.022ns  (logic 4.010ns (66.591%)  route 2.012ns (33.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.720     5.323    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  C_internal_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  C_internal_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           2.012     7.791    C_internal_reg[9]_lopt_replica_1
    T15                  OBUF (Prop_obuf_I_O)         3.554    11.345 r  R_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.345    R[9]
    T15                                                               r  R[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            R[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.011ns  (logic 4.144ns (68.939%)  route 1.867ns (31.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.720     5.323    clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  C_internal_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.419     5.742 r  C_internal_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           1.867     7.609    C_internal_reg[12]_lopt_replica_1
    V15                  OBUF (Prop_obuf_I_O)         3.725    11.333 r  R_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.333    R[12]
    V15                                                               r  R[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            R[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.999ns  (logic 4.122ns (68.713%)  route 1.877ns (31.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.720     5.323    clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  C_internal_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.419     5.742 r  C_internal_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           1.877     7.619    C_internal_reg[11]_lopt_replica_1
    T16                  OBUF (Prop_obuf_I_O)         3.703    11.322 r  R_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.322    R[11]
    T16                                                               r  R[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C_internal_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            R[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.735ns  (logic 1.410ns (81.273%)  route 0.325ns (18.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X1Y56          FDCE                                         r  C_internal_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  C_internal_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.325     1.989    C_internal_reg[15]_lopt_replica_1
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.259 r  R_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.259    R[15]
    V11                                                               r  R[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            R[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.433ns (81.619%)  route 0.323ns (18.381%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.601     1.520    clk_IBUF_BUFG
    SLICE_X0Y62          FDCE                                         r  C_internal_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.128     1.648 r  C_internal_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.971    C_internal_reg[5]_lopt_replica_1
    V17                  OBUF (Prop_obuf_I_O)         1.305     3.277 r  R_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.277    R[5]
    V17                                                               r  R[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            R[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.437ns (81.652%)  route 0.323ns (18.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y65          FDCE                                         r  C_internal_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.128     1.647 r  C_internal_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.970    C_internal_reg[6]_lopt_replica_1
    U17                  OBUF (Prop_obuf_I_O)         1.309     3.279 r  R_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.279    R[6]
    U17                                                               r  R[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            R[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.769ns  (logic 1.412ns (79.789%)  route 0.358ns (20.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X1Y56          FDCE                                         r  C_internal_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  C_internal_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           0.358     2.022    C_internal_reg[14]_lopt_replica_1
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.293 r  R_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.293    R[14]
    V12                                                               r  R[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            R[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.437ns (80.875%)  route 0.340ns (19.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y65          FDCE                                         r  C_internal_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDCE (Prop_fdce_C_Q)         0.128     1.647 r  C_internal_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.340     1.987    C_internal_reg[7]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         1.309     3.296 r  R_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.296    R[7]
    U16                                                               r  R[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            R[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.430ns (80.034%)  route 0.357ns (19.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  C_internal_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.128     1.647 r  C_internal_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.357     2.004    C_internal_reg[8]_lopt_replica_1
    V16                  OBUF (Prop_obuf_I_O)         1.302     3.306 r  R_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.306    R[8]
    V16                                                               r  R[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            R[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.396ns (77.503%)  route 0.405ns (22.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  C_internal_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  C_internal_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.405     2.065    C_internal_reg[13]_lopt_replica_1
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.320 r  R_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.320    R[13]
    V14                                                               r  R[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            R[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 1.433ns (77.969%)  route 0.405ns (22.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  C_internal_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.128     1.647 r  C_internal_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.405     2.052    C_internal_reg[12]_lopt_replica_1
    V15                  OBUF (Prop_obuf_I_O)         1.305     3.358 r  R_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.358    R[12]
    V15                                                               r  R[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            R[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.413ns (76.838%)  route 0.426ns (23.162%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  C_internal_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.128     1.647 r  C_internal_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.426     2.073    C_internal_reg[11]_lopt_replica_1
    T16                  OBUF (Prop_obuf_I_O)         1.285     3.359 r  R_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.359    R[11]
    T16                                                               r  R[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            R[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.851ns  (logic 1.435ns (77.528%)  route 0.416ns (22.472%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  C_internal_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.128     1.647 r  C_internal_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.416     2.063    C_internal_reg[10]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         1.307     3.370 r  R_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.370    R[10]
    U14                                                               r  R[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.367ns  (logic 1.480ns (27.566%)  route 3.888ns (72.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=74, routed)          3.888     5.367    rst_IBUF
    SLICE_X12Y60         FDCE                                         f  A_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.522     4.945    clk_IBUF_BUFG
    SLICE_X12Y60         FDCE                                         r  A_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.367ns  (logic 1.480ns (27.566%)  route 3.888ns (72.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=74, routed)          3.888     5.367    rst_IBUF
    SLICE_X13Y60         FDCE                                         f  A_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.522     4.945    clk_IBUF_BUFG
    SLICE_X13Y60         FDCE                                         r  A_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.367ns  (logic 1.480ns (27.566%)  route 3.888ns (72.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=74, routed)          3.888     5.367    rst_IBUF
    SLICE_X13Y60         FDCE                                         f  B_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.522     4.945    clk_IBUF_BUFG
    SLICE_X13Y60         FDCE                                         r  B_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.367ns  (logic 1.480ns (27.566%)  route 3.888ns (72.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=74, routed)          3.888     5.367    rst_IBUF
    SLICE_X13Y60         FDCE                                         f  B_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.522     4.945    clk_IBUF_BUFG
    SLICE_X13Y60         FDCE                                         r  B_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.367ns  (logic 1.480ns (27.566%)  route 3.888ns (72.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=74, routed)          3.888     5.367    rst_IBUF
    SLICE_X13Y60         FDCE                                         f  B_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.522     4.945    clk_IBUF_BUFG
    SLICE_X13Y60         FDCE                                         r  B_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.252ns  (logic 1.480ns (28.169%)  route 3.773ns (71.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=74, routed)          3.773     5.252    rst_IBUF
    SLICE_X9Y63          FDCE                                         f  B_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.519     4.942    clk_IBUF_BUFG
    SLICE_X9Y63          FDCE                                         r  B_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.252ns  (logic 1.480ns (28.169%)  route 3.773ns (71.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=74, routed)          3.773     5.252    rst_IBUF
    SLICE_X9Y63          FDCE                                         f  B_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.519     4.942    clk_IBUF_BUFG
    SLICE_X9Y63          FDCE                                         r  B_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.252ns  (logic 1.480ns (28.169%)  route 3.773ns (71.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=74, routed)          3.773     5.252    rst_IBUF
    SLICE_X9Y63          FDCE                                         f  B_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.519     4.942    clk_IBUF_BUFG
    SLICE_X9Y63          FDCE                                         r  B_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.252ns  (logic 1.480ns (28.169%)  route 3.773ns (71.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=74, routed)          3.773     5.252    rst_IBUF
    SLICE_X9Y63          FDCE                                         f  B_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.519     4.942    clk_IBUF_BUFG
    SLICE_X9Y63          FDCE                                         r  B_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.069ns  (logic 1.480ns (29.186%)  route 3.590ns (70.814%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=74, routed)          3.590     5.069    rst_IBUF
    SLICE_X12Y59         FDCE                                         f  B_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.522     4.945    clk_IBUF_BUFG
    SLICE_X12Y59         FDCE                                         r  B_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.247ns (21.478%)  route 0.905ns (78.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.905     1.152    rst_IBUF
    SLICE_X1Y63          FDCE                                         f  C_internal_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  C_internal_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.247ns (21.478%)  route 0.905ns (78.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.905     1.152    rst_IBUF
    SLICE_X1Y63          FDCE                                         f  C_internal_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  C_internal_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.247ns (21.478%)  route 0.905ns (78.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.905     1.152    rst_IBUF
    SLICE_X1Y63          FDCE                                         f  C_internal_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  C_internal_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[4]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.247ns (21.478%)  route 0.905ns (78.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.905     1.152    rst_IBUF
    SLICE_X1Y63          FDCE                                         f  C_internal_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  C_internal_reg[4]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.247ns (21.478%)  route 0.905ns (78.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.905     1.152    rst_IBUF
    SLICE_X1Y63          FDCE                                         f  C_internal_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  C_internal_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[9]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.247ns (21.478%)  route 0.905ns (78.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.905     1.152    rst_IBUF
    SLICE_X1Y63          FDCE                                         f  C_internal_reg[9]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  C_internal_reg[9]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.156ns  (logic 0.247ns (21.397%)  route 0.909ns (78.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.909     1.156    rst_IBUF
    SLICE_X0Y63          FDCE                                         f  C_internal_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  C_internal_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[10]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.156ns  (logic 0.247ns (21.397%)  route 0.909ns (78.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.909     1.156    rst_IBUF
    SLICE_X0Y63          FDCE                                         f  C_internal_reg[10]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  C_internal_reg[10]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[11]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.156ns  (logic 0.247ns (21.397%)  route 0.909ns (78.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.909     1.156    rst_IBUF
    SLICE_X0Y63          FDCE                                         f  C_internal_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  C_internal_reg[11]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.156ns  (logic 0.247ns (21.397%)  route 0.909ns (78.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.909     1.156    rst_IBUF
    SLICE_X0Y63          FDCE                                         f  C_internal_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  C_internal_reg[12]/C





