Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Wed Nov 15 02:17:42 2023


Cell Usage:
GTP_CLKBUFG                   2 uses
GTP_DDC_E1                    8 uses
GTP_DFF                     132 uses
GTP_DFF_C                  3036 uses
GTP_DFF_CE                 2134 uses
GTP_DFF_E                   138 uses
GTP_DFF_P                   117 uses
GTP_DFF_PE                  225 uses
GTP_DFF_R                   207 uses
GTP_DFF_RE                 1033 uses
GTP_DFF_S                     7 uses
GTP_DFF_SE                   22 uses
GTP_DLL                       1 use
GTP_DRM18K                    5 uses
GTP_DRM9K                    47 uses
GTP_GRS                       1 use
GTP_INV                      38 uses
GTP_IOCLKBUF                  3 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  32 uses
GTP_ISERDES                  37 uses
GTP_LUT1                     78 uses
GTP_LUT2                    588 uses
GTP_LUT3                   1253 uses
GTP_LUT4                   1526 uses
GTP_LUT5                   2351 uses
GTP_LUT5CARRY              2308 uses
GTP_LUT5M                   788 uses
GTP_MUX2LUT6                220 uses
GTP_MUX2LUT7                 60 uses
GTP_MUX2LUT8                 20 uses
GTP_OSERDES                  70 uses
GTP_PLL_E3                    4 uses
GTP_RAM16X1DP                70 uses
GTP_ROM32X1                   4 uses

I/O ports: 169
GTP_INBUF                  56 uses
GTP_IOBUF                  34 uses
GTP_IOBUFCO                 4 uses
GTP_OUTBUF                 39 uses
GTP_OUTBUFT                35 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 8966 of 42800 (20.95%)
	LUTs as dram: 70 of 17000 (0.41%)
	LUTs as logic: 8896
Total Registers: 7051 of 64200 (10.98%)
Total Latches: 0

DRM18K:
Total DRM18K = 28.5 of 134 (21.27%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 174 of 296 (58.78%)


Overview of Control Sets:

Number of unique control sets : 333

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 9        | 5                 4
  [2, 4)      | 36       | 16                20
  [4, 6)      | 47       | 18                29
  [6, 8)      | 21       | 1                 20
  [8, 10)     | 71       | 22                49
  [10, 12)    | 13       | 3                 10
  [12, 14)    | 16       | 4                 12
  [14, 16)    | 16       | 1                 15
  [16, Inf)   | 104      | 46                58
--------------------------------------------------------------
  The maximum fanout: 1633
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 132
  NO              NO                YES                3153
  NO              YES               NO                 214
  YES             NO                NO                 138
  YES             NO                YES                2359
  YES             YES               NO                 1055
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top_controlsets.txt.


Device Utilization Summary Of Each Module:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                               | LUT      | FF       | Distributed RAM     | APM     | DRM      | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top                                                            | 8966     | 7051     | 70                  | 0       | 28.5     | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 174     | 1           | 0           | 3            | 0        | 2308          | 220          | 60           | 20           | 0       | 0        | 4       | 0        | 0          | 0             | 1         | 0        | 2        
| + eth_udp_loop_inst                                            | 1166     | 967      | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 5       | 0           | 0           | 0            | 0        | 318           | 51           | 14           | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_arp                                                      | 417      | 423      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 15           | 6            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_arp_rx                                                 | 215      | 278      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_arp_tx                                                 | 147      | 113      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 15           | 6            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_crc32_d8                                               | 55       | 32       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_eth_ctrl                                                 | 13       | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_gmii_to_rgmii                                            | 0        | 27       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 5       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rgmii_rx                                               | 0        | 9        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_pll_phase_shift                                      | 0        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rgmii_tx                                               | 0        | 18       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 5       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_sync_fifo_2048x32b                                       | 61       | 26       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_sync_fifo_2048x32b                           | 61       | 26       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 61       | 26       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0        | 0        | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_udp                                                      | 675      | 487      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 277           | 36           | 8            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_crc32_d8                                               | 56       | 32       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_udp_rx                                                 | 163      | 198      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 4            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_udp_tx                                                 | 456      | 257      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 224           | 32           | 7            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + pattern_vg                                                   | 140      | 38       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 33           | 16           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u0                                                         | 0        | 0        | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_ram_32to256                                | 0        | 0        | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_1                                                          | 130      | 108      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 119           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_2                                                          | 130      | 108      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 119           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_AXI                                                        | 540      | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_AXI_Arbiter_W                                            | 17       | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_AXI_Master_Mux_W                                         | 523      | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_VDMA0                                                      | 516      | 433      | 0                   | 0       | 7        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 305           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vdma_control                                             | 304      | 277      | 0                   | 0       | 7        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 153           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VSDMA_READ_ENABLE.fs_cap_R0                              | 1        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VSDMA_READ_ENABLE.u_fifoout                              | 91       | 85       | 0                   | 0       | 3        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifoout                                    | 91       | 85       | 0                   | 0       | 3        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 91       | 85       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0        | 0        | 0                   | 0       | 3        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VSDMA_WRITE_ENABLE.fs_cap_W0                             | 1        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VSDMA_WRITE_ENABLE.u_fifoin                              | 80       | 77       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifoin                                     | 80       | 77       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 80       | 77       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0        | 0        | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vdma_to_axi                                              | 212      | 156      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 152           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_VDMA1                                                      | 271      | 214      | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 169           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vdma_control                                             | 165      | 136      | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 93            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VSDMA_WRITE_ENABLE.fs_cap_W0                             | 1        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VSDMA_WRITE_ENABLE.u_fifoin                              | 80       | 77       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifoin                                     | 80       | 77       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 80       | 77       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0        | 0        | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vdma_to_axi                                              | 106      | 78       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_VDMA2                                                      | 270      | 214      | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 166           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vdma_control                                             | 164      | 136      | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 90            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VSDMA_WRITE_ENABLE.fs_cap_W0                             | 1        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VSDMA_WRITE_ENABLE.u_fifoin                              | 80       | 77       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifoin                                     | 80       | 77       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 80       | 77       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0        | 0        | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vdma_to_axi                                              | 106      | 78       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_VDMA3                                                      | 271      | 209      | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 169           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vdma_control                                             | 165      | 131      | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 93            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VSDMA_WRITE_ENABLE.u_fifoin                              | 80       | 77       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifoin                                     | 80       | 77       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 80       | 77       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0        | 0        | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vdma_to_axi                                              | 106      | 78       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ddr3_ip                                                    | 4125     | 3948     | 70                  | 0       | 0        | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 1           | 0           | 3            | 0        | 652           | 49           | 1            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_ddrp_rstn_sync                                           | 0        | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddrphy_top                                               | 2570     | 2312     | 0                   | 0       | 0        | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 506           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_calib_top                                         | 316      | 236      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 70            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + calib_mux                                              | 23       | 23       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_init                                            | 133      | 92       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_main_ctrl                                       | 9        | 9        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_wrlvl                                           | 45       | 38       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rdcal                                                  | 104      | 74       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + upcal                                                  | 2        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dfi                                               | 500      | 607      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dll_update_ctrl                                   | 11       | 12       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_info                                              | 100      | 60       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_reset_ctrl                                        | 76       | 60       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_pll_lock_debounce                               | 44       | 22       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrphy_rstn_sync                                     | 0        | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_dll_rst_sync                                         | 0        | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_slice_top                                         | 1561     | 1329     | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 396           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[0].u_ddrphy_data_slice                     | 473      | 308      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 157      | 69       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 110      | 34       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 47       | 35       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 102      | 76       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44       | 74       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 161      | 84       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 9        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[1].u_ddrphy_data_slice                     | 379      | 284      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 78       | 61       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 30       | 26       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 48       | 35       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 101      | 68       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 45       | 74       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 150      | 81       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[2].u_ddrphy_data_slice                     | 339      | 262      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 78       | 61       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 30       | 26       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 48       | 35       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 106      | 68       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44       | 74       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 106      | 59       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[3].u_ddrphy_data_slice                     | 340      | 262      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 78       | 61       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 31       | 26       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 47       | 35       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 106      | 68       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44       | 74       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 107      | 59       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_control_path_adj                                     | 0        | 3        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_logic_rstn_sync                                      | 0        | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_slice_rddata_align                                   | 5        | 196      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_training_ctrl                                     | 6        | 8        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrc_top                                           | 1553     | 1634     | 70                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 146           | 37           | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_calib_delay                                         | 0        | 43       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_cfg_apb                                             | 0        | 1        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcd_top                                             | 160      | 142      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_bm                                            | 108      | 74       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_rowaddr                                     | 14       | 8        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_sm                                            | 52       | 68       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcp_top                                             | 801      | 568      | 68                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 69            | 4            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_back_ctrl                                     | 530      | 385      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 4            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[0].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[1].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[2].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[3].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[4].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[5].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[6].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[7].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[0].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[1].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[2].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[3].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[4].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[5].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[6].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[7].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[0].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[1].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[2].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[3].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[4].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[5].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[6].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[7].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[0].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[1].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[2].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[3].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[4].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[5].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[6].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[7].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_timing_rd_pass                                  | 11       | 7        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + tfaw_timing                                          | 27       | 18       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[0].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[1].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[2].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_act_pass                                      | 25       | 8        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_prea_pass                                     | 15       | 12       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_ref_pass                                      | 21       | 7        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 3             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_wr_pass                                       | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_buf                                           | 224      | 138      | 68                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + A_ipsxb_distributed_fifo                             | 76       | 15       | 34                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 76       | 15       | 34                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 34       | 0        | 34                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41       | 15       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + B_ipsxb_distributed_fifo                             | 76       | 15       | 34                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 76       | 15       | 34                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 34       | 0        | 34                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41       | 15       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_out                                           | 47       | 45       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dfi                                                 | 73       | 83       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_ui_axi                                              | 231      | 321      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 45            | 32           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_reg_fifo2                                         | 37       | 65       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_user_cmd_fifo                                        | 27       | 98       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_wdatapath                                           | 288      | 476      | 2                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ipsxb_distributed_fifo                                 | 27       | 14       | 2                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipsxb_distributed_fifo_distributed_fifo_v1_0       | 27       | 14       | 2                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipsxb_distributed_sdpram_distributed_fifo_v1_0     | 2        | 0        | 2                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_ctr                       | 24       | 14       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mc3q_wdp_dcp                                           | 0        | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdp_align                                         | 260      | 456      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_0                                       | 0        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_1                                       | 0        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ms72xx_ctl                                                 | 348      | 330      | 0                   | 0       | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_rx                                                 | 81       | 61       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_tx                                                 | 79       | 61       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7200_ctl                                                 | 99       | 143      | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7210_ctl                                                 | 89       | 62       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ov5640_dri_1                                               | 414      | 127      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 25            | 43           | 14           | 6            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_cmos_capture_data                                        | 44       | 33       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_cfg                                                  | 277      | 45       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 40           | 14           | 6            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_dr                                                   | 93       | 49       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ov5640_dri_2                                               | 413      | 127      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 25            | 44           | 15           | 6            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_cmos_capture_data                                        | 43       | 33       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_cfg                                                  | 276      | 45       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 41           | 15           | 6            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_dr                                                   | 94       | 49       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_clk                                                    | 0        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_video_scale_960_540                                        | 133      | 117      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 120           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_vtc                                                        | 74       | 51       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 37            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                                                                                                             
************************************************************************************************************************************************************************************************************************************************************
                                                                                                                                                       Clock   Non-clock                                                                                    
 Clock                                                                                               Period       Waveform       Type                  Loads       Loads  Sources                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                                                                             20.000       {0 10}         Declared                  0           8  {sys_clk}                                                                         
   ddrphy_clkin                                                                                      10.000       {0 5}          Generated (sys_clk)    4981           0  {u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT}                                                
   ioclk0                                                                                            2.500        {0 1.25}       Generated (sys_clk)      11           0  {u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT}                                               
   ioclk1                                                                                            2.500        {0 1.25}       Generated (sys_clk)      27           1  {u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT}                                               
   ioclk2                                                                                            2.500        {0 1.25}       Generated (sys_clk)       2           0  {u_ddr3_ip/I_GTP_IOCLKBUF_2/CLKOUT}                                               
   ioclk_gate_clk                                                                                    10.000       {0 5}          Generated (sys_clk)       1           0  {u_ddr3_ip/u_clkbufg_gate/CLKOUT}                                                 
   clk_10                                                                                            100.000      {0 50}         Generated (sys_clk)     258           0  {u_pll_clk/u_pll_e3/CLKOUT0}                                                      
   clk_74                                                                                            13.333       {0 6.666}      Generated (sys_clk)     132           1  {u_pll_clk/u_pll_e3/CLKOUT2}                                                      
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred                                                       20.000       {0 10}         Generated (sys_clk)      81           0  {u_pll_clk/u_pll_e3/CLKOUT1}                                                      
 cam_pclk                                                                                            11.900       {0 5.95}       Declared                386           0  {cam_pclk}                                                                        
 cam2_pclk                                                                                           11.900       {0 5.95}       Declared                  0           0  {cam2_pclk}                                                                       
 eth_rxc                                                                                             8.000        {0 4}          Declared                  0           1  {eth_rxc}                                                                         
   eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred  8.000        {0 4}          Generated (eth_rxc)    1014           2  {eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0} 
 pixclk_in                                                                                           6.700        {0 3.35}       Declared                231           0  {pixclk_in}                                                                       
============================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 clk_10                        asynchronous               clk_10                                    
 clk_74                        asynchronous               clk_74                                    
 cam_pclk                      asynchronous               cam_pclk                                  
 cam2_pclk                     asynchronous               cam2_pclk                                 
 pixclk_in                     asynchronous               pixclk_in                                 
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 eth_rxc                       asynchronous               eth_rxc                                   
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 cam_pclk                    84.034 MHz     196.657 MHz         11.900          5.085          6.815
 pixclk_in                  149.254 MHz     197.200 MHz          6.700          5.071          1.629
 ddrphy_clkin               100.000 MHz     124.100 MHz         10.000          8.058          1.942
 ioclk0                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 ioclk1                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 clk_10                      10.000 MHz     152.532 MHz        100.000          6.556         93.444
 clk_74                      75.000 MHz     101.613 MHz         13.333          9.841          3.492
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                            125.000 MHz     150.898 MHz          8.000          6.627          1.373
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk               cam_pclk                     6.815       0.000              0            986
 pixclk_in              pixclk_in                    1.629       0.000              0            628
 ddrphy_clkin           ddrphy_clkin                 1.942       0.000              0           8792
 ioclk0                 ioclk0                       1.088       0.000              0             24
 ioclk1                 ioclk1                       1.088       0.000              0             72
 clk_10                 clk_10                      93.444       0.000              0            605
 clk_74                 clk_74                       3.492       0.000              0            353
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     1.373       0.000              0           2172
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk               cam_pclk                     0.540       0.000              0            986
 pixclk_in              pixclk_in                    0.540       0.000              0            628
 ddrphy_clkin           ddrphy_clkin                 0.342       0.000              0           8792
 ioclk0                 ioclk0                       1.193       0.000              0             24
 ioclk1                 ioclk1                       1.193       0.000              0             72
 clk_10                 clk_10                       0.740       0.000              0            605
 clk_74                 clk_74                       0.740       0.000              0            353
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.739       0.000              0           2172
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ddrphy_clkin           ddrphy_clkin                 5.882       0.000              0           2494
 clk_10                 clk_10                      94.980       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ddrphy_clkin           ddrphy_clkin                 0.892       0.000              0           2494
 clk_10                 clk_10                       3.354       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk                                            5.052       0.000              0            386
 pixclk_in                                           2.452       0.000              0            231
 ddrphy_clkin                                        3.100       0.000              0           4981
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.380       0.000              0              1
 clk_10                                             49.102       0.000              0            258
 clk_74                                              5.768       0.000              0            132
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.483       0.000              0           1014
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_1/vin_x[1]/CLK (GTP_DFF_RE)
Endpoint    : u_1/vout_x[0]/CE (GTP_DFF_RE)
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=386)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_1/vin_x[1]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       u_1/vin_x[1]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.670       5.414         u_1/vin_x [1]    
                                                                                   u_1/N32_mux5_5/I2 (GTP_LUT4)
                                   td                    0.284       5.698 f       u_1/N32_mux5_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.162         u_1/_N85265      
                                                                                   u_1/N32_mux6/I3 (GTP_LUT4)
                                   td                    0.185       6.347 r       u_1/N32_mux6/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.811         u_1/_N2336       
                                                                                   u_1/N32_mux10/I4 (GTP_LUT5)
                                   td                    0.185       6.996 r       u_1/N32_mux10/Z (GTP_LUT5)
                                   net (fanout=15)       0.810       7.806         u_1/N32          
                                                                                   u_1/N108_5/I3 (GTP_LUT4)
                                   td                    0.172       7.978 f       u_1/N108_5/Z (GTP_LUT4)
                                   net (fanout=32)       0.730       8.708         u_1/N108         
                                                                           f       u_1/vout_x[0]/CE (GTP_DFF_RE)

 Data arrival time                                                   8.708         Logic Levels: 4  
                                                                                   Logic: 1.155ns(26.904%), Route: 3.138ns(73.096%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           11.900      11.900 r                        
 cam_pclk                                                0.000      11.900 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      11.900         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=386)      3.204      16.315         nt_cam_pclk      
                                                                           r       u_1/vout_x[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   8.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.815                          
====================================================================================================

====================================================================================================

Startpoint  : u_1/vin_x[1]/CLK (GTP_DFF_RE)
Endpoint    : u_1/vout_x[1]/CE (GTP_DFF_RE)
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=386)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_1/vin_x[1]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       u_1/vin_x[1]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.670       5.414         u_1/vin_x [1]    
                                                                                   u_1/N32_mux5_5/I2 (GTP_LUT4)
                                   td                    0.284       5.698 f       u_1/N32_mux5_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.162         u_1/_N85265      
                                                                                   u_1/N32_mux6/I3 (GTP_LUT4)
                                   td                    0.185       6.347 r       u_1/N32_mux6/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.811         u_1/_N2336       
                                                                                   u_1/N32_mux10/I4 (GTP_LUT5)
                                   td                    0.185       6.996 r       u_1/N32_mux10/Z (GTP_LUT5)
                                   net (fanout=15)       0.810       7.806         u_1/N32          
                                                                                   u_1/N108_5/I3 (GTP_LUT4)
                                   td                    0.172       7.978 f       u_1/N108_5/Z (GTP_LUT4)
                                   net (fanout=32)       0.730       8.708         u_1/N108         
                                                                           f       u_1/vout_x[1]/CE (GTP_DFF_RE)

 Data arrival time                                                   8.708         Logic Levels: 4  
                                                                                   Logic: 1.155ns(26.904%), Route: 3.138ns(73.096%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           11.900      11.900 r                        
 cam_pclk                                                0.000      11.900 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      11.900         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=386)      3.204      16.315         nt_cam_pclk      
                                                                           r       u_1/vout_x[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   8.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.815                          
====================================================================================================

====================================================================================================

Startpoint  : u_1/vin_x[1]/CLK (GTP_DFF_RE)
Endpoint    : u_1/vout_x[2]/CE (GTP_DFF_RE)
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=386)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_1/vin_x[1]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       u_1/vin_x[1]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.670       5.414         u_1/vin_x [1]    
                                                                                   u_1/N32_mux5_5/I2 (GTP_LUT4)
                                   td                    0.284       5.698 f       u_1/N32_mux5_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.162         u_1/_N85265      
                                                                                   u_1/N32_mux6/I3 (GTP_LUT4)
                                   td                    0.185       6.347 r       u_1/N32_mux6/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.811         u_1/_N2336       
                                                                                   u_1/N32_mux10/I4 (GTP_LUT5)
                                   td                    0.185       6.996 r       u_1/N32_mux10/Z (GTP_LUT5)
                                   net (fanout=15)       0.810       7.806         u_1/N32          
                                                                                   u_1/N108_5/I3 (GTP_LUT4)
                                   td                    0.172       7.978 f       u_1/N108_5/Z (GTP_LUT4)
                                   net (fanout=32)       0.730       8.708         u_1/N108         
                                                                           f       u_1/vout_x[2]/CE (GTP_DFF_RE)

 Data arrival time                                                   8.708         Logic Levels: 4  
                                                                                   Logic: 1.155ns(26.904%), Route: 3.138ns(73.096%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           11.900      11.900 r                        
 cam_pclk                                                0.000      11.900 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      11.900         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=386)      3.204      16.315         nt_cam_pclk      
                                                                           r       u_1/vout_x[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   8.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.815                          
====================================================================================================

====================================================================================================

Startpoint  : camer_data[3]/CLK (GTP_DFF_C)
Endpoint    : u_1/b_out[3]/D (GTP_DFF_R)
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=386)      3.204       4.415         nt_cam_pclk      
                                                                           r       camer_data[3]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       camer_data[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         camer_data[3]    
                                                                           f       u_1/b_out[3]/D (GTP_DFF_R)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=386)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_1/b_out[3]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : camer_data[4]/CLK (GTP_DFF_C)
Endpoint    : u_1/b_out[4]/D (GTP_DFF_R)
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=386)      3.204       4.415         nt_cam_pclk      
                                                                           r       camer_data[4]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       camer_data[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         camer_data[4]    
                                                                           f       u_1/b_out[4]/D (GTP_DFF_R)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=386)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_1/b_out[4]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : camer_data[5]/CLK (GTP_DFF_C)
Endpoint    : u_1/b_out[5]/D (GTP_DFF_R)
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=386)      3.204       4.415         nt_cam_pclk      
                                                                           r       camer_data[5]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       camer_data[5]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         camer_data[5]    
                                                                           f       u_1/b_out[5]/D (GTP_DFF_R)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=386)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_1/b_out[5]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_960_540/vin_x[5]/CLK (GTP_DFF_RE)
Endpoint    : u_video_scale_960_540/vout_x[0]/CE (GTP_DFF_RE)
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=231)      3.204       4.415         pixclk_out       
                                                                           r       u_video_scale_960_540/vin_x[5]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       u_video_scale_960_540/vin_x[5]/Q (GTP_DFF_RE)
                                   net (fanout=4)        0.641       5.385         u_video_scale_960_540/vin_x [5]
                                                                                   u_video_scale_960_540/N32_mux6_6/I0 (GTP_LUT4)
                                   td                    0.290       5.675 f       u_video_scale_960_540/N32_mux6_6/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.139         u_video_scale_960_540/_N85125
                                                                                   u_video_scale_960_540/N32_mux7/I4 (GTP_LUT5)
                                   td                    0.185       6.324 r       u_video_scale_960_540/N32_mux7/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.788         u_video_scale_960_540/_N2386
                                                                                   u_video_scale_960_540/N32_mux11/I4 (GTP_LUT5)
                                   td                    0.185       6.973 r       u_video_scale_960_540/N32_mux11/Z (GTP_LUT5)
                                   net (fanout=16)       0.819       7.792         u_video_scale_960_540/N32
                                                                                   u_video_scale_960_540/N108_5/I2 (GTP_LUT3)
                                   td                    0.172       7.964 f       u_video_scale_960_540/N108_5/Z (GTP_LUT3)
                                   net (fanout=32)       0.730       8.694         u_video_scale_960_540/N108
                                                                           f       u_video_scale_960_540/vout_x[0]/CE (GTP_DFF_RE)

 Data arrival time                                                   8.694         Logic Levels: 4  
                                                                                   Logic: 1.161ns(27.133%), Route: 3.118ns(72.867%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.700       6.700 r                        
 pixclk_in                                               0.000       6.700 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       6.700         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.911 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=231)      3.204      11.115         pixclk_out       
                                                                           r       u_video_scale_960_540/vout_x[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      11.115                          
 clock uncertainty                                      -0.250      10.865                          

 Setup time                                             -0.542      10.323                          

 Data required time                                                 10.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.323                          
 Data arrival time                                                   8.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.629                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_960_540/vin_x[5]/CLK (GTP_DFF_RE)
Endpoint    : u_video_scale_960_540/vout_x[1]/CE (GTP_DFF_RE)
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=231)      3.204       4.415         pixclk_out       
                                                                           r       u_video_scale_960_540/vin_x[5]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       u_video_scale_960_540/vin_x[5]/Q (GTP_DFF_RE)
                                   net (fanout=4)        0.641       5.385         u_video_scale_960_540/vin_x [5]
                                                                                   u_video_scale_960_540/N32_mux6_6/I0 (GTP_LUT4)
                                   td                    0.290       5.675 f       u_video_scale_960_540/N32_mux6_6/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.139         u_video_scale_960_540/_N85125
                                                                                   u_video_scale_960_540/N32_mux7/I4 (GTP_LUT5)
                                   td                    0.185       6.324 r       u_video_scale_960_540/N32_mux7/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.788         u_video_scale_960_540/_N2386
                                                                                   u_video_scale_960_540/N32_mux11/I4 (GTP_LUT5)
                                   td                    0.185       6.973 r       u_video_scale_960_540/N32_mux11/Z (GTP_LUT5)
                                   net (fanout=16)       0.819       7.792         u_video_scale_960_540/N32
                                                                                   u_video_scale_960_540/N108_5/I2 (GTP_LUT3)
                                   td                    0.172       7.964 f       u_video_scale_960_540/N108_5/Z (GTP_LUT3)
                                   net (fanout=32)       0.730       8.694         u_video_scale_960_540/N108
                                                                           f       u_video_scale_960_540/vout_x[1]/CE (GTP_DFF_RE)

 Data arrival time                                                   8.694         Logic Levels: 4  
                                                                                   Logic: 1.161ns(27.133%), Route: 3.118ns(72.867%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.700       6.700 r                        
 pixclk_in                                               0.000       6.700 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       6.700         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.911 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=231)      3.204      11.115         pixclk_out       
                                                                           r       u_video_scale_960_540/vout_x[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      11.115                          
 clock uncertainty                                      -0.250      10.865                          

 Setup time                                             -0.542      10.323                          

 Data required time                                                 10.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.323                          
 Data arrival time                                                   8.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.629                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_960_540/vin_x[5]/CLK (GTP_DFF_RE)
Endpoint    : u_video_scale_960_540/vout_x[2]/CE (GTP_DFF_RE)
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=231)      3.204       4.415         pixclk_out       
                                                                           r       u_video_scale_960_540/vin_x[5]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       u_video_scale_960_540/vin_x[5]/Q (GTP_DFF_RE)
                                   net (fanout=4)        0.641       5.385         u_video_scale_960_540/vin_x [5]
                                                                                   u_video_scale_960_540/N32_mux6_6/I0 (GTP_LUT4)
                                   td                    0.290       5.675 f       u_video_scale_960_540/N32_mux6_6/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.139         u_video_scale_960_540/_N85125
                                                                                   u_video_scale_960_540/N32_mux7/I4 (GTP_LUT5)
                                   td                    0.185       6.324 r       u_video_scale_960_540/N32_mux7/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.788         u_video_scale_960_540/_N2386
                                                                                   u_video_scale_960_540/N32_mux11/I4 (GTP_LUT5)
                                   td                    0.185       6.973 r       u_video_scale_960_540/N32_mux11/Z (GTP_LUT5)
                                   net (fanout=16)       0.819       7.792         u_video_scale_960_540/N32
                                                                                   u_video_scale_960_540/N108_5/I2 (GTP_LUT3)
                                   td                    0.172       7.964 f       u_video_scale_960_540/N108_5/Z (GTP_LUT3)
                                   net (fanout=32)       0.730       8.694         u_video_scale_960_540/N108
                                                                           f       u_video_scale_960_540/vout_x[2]/CE (GTP_DFF_RE)

 Data arrival time                                                   8.694         Logic Levels: 4  
                                                                                   Logic: 1.161ns(27.133%), Route: 3.118ns(72.867%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.700       6.700 r                        
 pixclk_in                                               0.000       6.700 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       6.700         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.911 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=231)      3.204      11.115         pixclk_out       
                                                                           r       u_video_scale_960_540/vout_x[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      11.115                          
 clock uncertainty                                      -0.250      10.865                          

 Setup time                                             -0.542      10.323                          

 Data required time                                                 10.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.323                          
 Data arrival time                                                   8.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.629                          
====================================================================================================

====================================================================================================

Startpoint  : u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=231)      3.204       4.415         pixclk_out       
                                                                           r       u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr1 [0]
                                                                           f       u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=231)      3.204       4.415         pixclk_out       
                                                                           r       u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=231)      3.204       4.415         pixclk_out       
                                                                           r       u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr1 [1]
                                                                           f       u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=231)      3.204       4.415         pixclk_out       
                                                                           r       u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
Endpoint    : u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=231)      3.204       4.415         pixclk_out       
                                                                           r       u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr1 [2]
                                                                           f       u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=231)      3.204       4.415         pixclk_out       
                                                                           r       u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : u_AXI/u_AXI_Arbiter_W/state_2/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[11]/D (GTP_DFF_CE)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.724
  Launch Clock Delay      :  7.724
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.578 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4981)     3.146       7.724         ddrphy_clkin     
                                                                           r       u_AXI/u_AXI_Arbiter_W/state_2/CLK (GTP_DFF_C)

                                   tco                   0.329       8.053 r       u_AXI/u_AXI_Arbiter_W/state_2/Q (GTP_DFF_C)
                                   net (fanout=15)       0.810       8.863         u_AXI/s2_wgrnt   
                                                                                   u_AXI/u_AXI_Master_Mux_W/N14_1/I0 (GTP_LUT4)
                                   td                    0.290       9.153 f       u_AXI/u_AXI_Master_Mux_W/N14_1/Z (GTP_LUT4)
                                   net (fanout=517)      2.576      11.729         _N76703          
                                                                                   u_AXI/u_AXI_Master_Mux_W/N19_24[256]/I2 (GTP_LUT3)
                                   td                    0.185      11.914 r       u_AXI/u_AXI_Master_Mux_W/N19_24[256]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      12.378         u_AXI/u_AXI_Master_Mux_W/_N10021
                                                                                   u_AXI/u_AXI_Master_Mux_W/N19_27[256]/I0 (GTP_LUT5M)
                                   td                    0.258      12.636 f       u_AXI/u_AXI_Master_Mux_W/N19_27[256]/Z (GTP_LUT5M)
                                   net (fanout=9)        0.745      13.381         axi_awvalid      
                                                                                   u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_67_3/I2 (GTP_LUT5)
                                   td                    0.185      13.566 r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_67_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      13.566         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/_N88156
                                                                                   u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_67_5/I1 (GTP_MUX2LUT6)
                                   td                    0.000      13.566 r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_67_5/Z (GTP_MUX2LUT6)
                                   net (fanout=43)       0.993      14.559         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/_N19456
                                                                                   u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_136[0]/I4 (GTP_LUT5)
                                   td                    0.258      14.817 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_136[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      15.281         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/_N19609
                                                                                   u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_137[0]/I4 (GTP_LUT5)
                                   td                    0.185      15.466 r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_137[0]/Z (GTP_LUT5)
                                   net (fanout=2)        0.000      15.466         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/ui_addr [3]
                                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[11]/D (GTP_DFF_CE)

 Data arrival time                                                  15.466         Logic Levels: 7  
                                                                                   Logic: 1.690ns(21.829%), Route: 6.052ns(78.171%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.578 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4981)     3.146      17.724         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[11]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      17.724                          
 clock uncertainty                                      -0.350      17.374                          

 Setup time                                              0.034      17.408                          

 Data required time                                                 17.408                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.408                          
 Data arrival time                                                  15.466                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.942                          
====================================================================================================

====================================================================================================

Startpoint  : u_AXI/u_AXI_Arbiter_W/state_2/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[12]/D (GTP_DFF_CE)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.724
  Launch Clock Delay      :  7.724
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.578 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4981)     3.146       7.724         ddrphy_clkin     
                                                                           r       u_AXI/u_AXI_Arbiter_W/state_2/CLK (GTP_DFF_C)

                                   tco                   0.329       8.053 r       u_AXI/u_AXI_Arbiter_W/state_2/Q (GTP_DFF_C)
                                   net (fanout=15)       0.810       8.863         u_AXI/s2_wgrnt   
                                                                                   u_AXI/u_AXI_Master_Mux_W/N14_1/I0 (GTP_LUT4)
                                   td                    0.290       9.153 f       u_AXI/u_AXI_Master_Mux_W/N14_1/Z (GTP_LUT4)
                                   net (fanout=517)      2.576      11.729         _N76703          
                                                                                   u_AXI/u_AXI_Master_Mux_W/N19_24[256]/I2 (GTP_LUT3)
                                   td                    0.185      11.914 r       u_AXI/u_AXI_Master_Mux_W/N19_24[256]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      12.378         u_AXI/u_AXI_Master_Mux_W/_N10021
                                                                                   u_AXI/u_AXI_Master_Mux_W/N19_27[256]/I0 (GTP_LUT5M)
                                   td                    0.258      12.636 f       u_AXI/u_AXI_Master_Mux_W/N19_27[256]/Z (GTP_LUT5M)
                                   net (fanout=9)        0.745      13.381         axi_awvalid      
                                                                                   u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_67_3/I2 (GTP_LUT5)
                                   td                    0.185      13.566 r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_67_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      13.566         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/_N88156
                                                                                   u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_67_5/I1 (GTP_MUX2LUT6)
                                   td                    0.000      13.566 r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_67_5/Z (GTP_MUX2LUT6)
                                   net (fanout=43)       0.993      14.559         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/_N19456
                                                                                   u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_136[1]/I4 (GTP_LUT5)
                                   td                    0.258      14.817 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_136[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      15.281         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/_N19610
                                                                                   u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_137[1]/I4 (GTP_LUT5)
                                   td                    0.185      15.466 r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_137[1]/Z (GTP_LUT5)
                                   net (fanout=2)        0.000      15.466         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/ui_addr [4]
                                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[12]/D (GTP_DFF_CE)

 Data arrival time                                                  15.466         Logic Levels: 7  
                                                                                   Logic: 1.690ns(21.829%), Route: 6.052ns(78.171%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.578 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4981)     3.146      17.724         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[12]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      17.724                          
 clock uncertainty                                      -0.350      17.374                          

 Setup time                                              0.034      17.408                          

 Data required time                                                 17.408                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.408                          
 Data arrival time                                                  15.466                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.942                          
====================================================================================================

====================================================================================================

Startpoint  : u_AXI/u_AXI_Arbiter_W/state_2/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[13]/D (GTP_DFF_CE)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.724
  Launch Clock Delay      :  7.724
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.578 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4981)     3.146       7.724         ddrphy_clkin     
                                                                           r       u_AXI/u_AXI_Arbiter_W/state_2/CLK (GTP_DFF_C)

                                   tco                   0.329       8.053 r       u_AXI/u_AXI_Arbiter_W/state_2/Q (GTP_DFF_C)
                                   net (fanout=15)       0.810       8.863         u_AXI/s2_wgrnt   
                                                                                   u_AXI/u_AXI_Master_Mux_W/N14_1/I0 (GTP_LUT4)
                                   td                    0.290       9.153 f       u_AXI/u_AXI_Master_Mux_W/N14_1/Z (GTP_LUT4)
                                   net (fanout=517)      2.576      11.729         _N76703          
                                                                                   u_AXI/u_AXI_Master_Mux_W/N19_24[256]/I2 (GTP_LUT3)
                                   td                    0.185      11.914 r       u_AXI/u_AXI_Master_Mux_W/N19_24[256]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      12.378         u_AXI/u_AXI_Master_Mux_W/_N10021
                                                                                   u_AXI/u_AXI_Master_Mux_W/N19_27[256]/I0 (GTP_LUT5M)
                                   td                    0.258      12.636 f       u_AXI/u_AXI_Master_Mux_W/N19_27[256]/Z (GTP_LUT5M)
                                   net (fanout=9)        0.745      13.381         axi_awvalid      
                                                                                   u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_67_3/I2 (GTP_LUT5)
                                   td                    0.185      13.566 r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_67_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      13.566         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/_N88156
                                                                                   u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_67_5/I1 (GTP_MUX2LUT6)
                                   td                    0.000      13.566 r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_67_5/Z (GTP_MUX2LUT6)
                                   net (fanout=43)       0.993      14.559         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/_N19456
                                                                                   u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_136[2]/I4 (GTP_LUT5)
                                   td                    0.258      14.817 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_136[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      15.281         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/_N19611
                                                                                   u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_137[2]/I4 (GTP_LUT5)
                                   td                    0.185      15.466 r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_137[2]/Z (GTP_LUT5)
                                   net (fanout=2)        0.000      15.466         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/ui_addr [5]
                                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[13]/D (GTP_DFF_CE)

 Data arrival time                                                  15.466         Logic Levels: 7  
                                                                                   Logic: 1.690ns(21.829%), Route: 6.052ns(78.171%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.578 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4981)     3.146      17.724         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[13]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      17.724                          
 clock uncertainty                                      -0.350      17.374                          

 Setup time                                              0.034      17.408                          

 Data required time                                                 17.408                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.408                          
 Data arrival time                                                  15.466                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.942                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.724
  Launch Clock Delay      :  7.724
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.578 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4981)     3.146       7.724         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)

                                   tco                   0.323       8.047 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       8.600         u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [10]
                                                                           f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                   8.600         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.578 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4981)     3.146       7.724         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       7.724                          
 clock uncertainty                                       0.200       7.924                          

 Hold time                                               0.334       8.258                          

 Data required time                                                  8.258                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.258                          
 Data arrival time                                                   8.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.724
  Launch Clock Delay      :  7.724
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.578 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4981)     3.146       7.724         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)

                                   tco                   0.323       8.047 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       8.600         u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [11]
                                                                           f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)

 Data arrival time                                                   8.600         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.578 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4981)     3.146       7.724         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       7.724                          
 clock uncertainty                                       0.200       7.924                          

 Hold time                                               0.334       8.258                          

 Data required time                                                  8.258                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.258                          
 Data arrival time                                                   8.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.724
  Launch Clock Delay      :  7.724
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.578 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4981)     3.146       7.724         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)

                                   tco                   0.323       8.047 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       8.600         u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [12]
                                                                           f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)

 Data arrival time                                                   8.600         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.578 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4981)     3.146       7.724         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       7.724                          
 clock uncertainty                                       0.200       7.924                          

 Hold time                                               0.334       8.258                          

 Data required time                                                  8.258                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.258                          
 Data arrival time                                                   8.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.655
  Launch Clock Delay      :  5.655
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.884 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       5.655         u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.119 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.849         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.849         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.802         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.891 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       5.532         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.532 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       6.379         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.473 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       7.078         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.384 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       8.155         u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.155                          
 clock uncertainty                                      -0.150       8.005                          

 Setup time                                             -0.068       7.937                          

 Data required time                                                  7.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.937                          
 Data arrival time                                                   6.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.655
  Launch Clock Delay      :  5.655
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.884 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       5.655         u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.119 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.849         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.849         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.802         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.891 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       5.532         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.532 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       6.379         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.473 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       7.078         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.384 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       8.155         u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.155                          
 clock uncertainty                                      -0.150       8.005                          

 Setup time                                             -0.068       7.937                          

 Data required time                                                  7.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.937                          
 Data arrival time                                                   6.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.655
  Launch Clock Delay      :  5.655
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.884 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       5.655         u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.119 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.849         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.849         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.802         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.891 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       5.532         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.532 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       6.379         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.473 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       7.078         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.384 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       8.155         u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.155                          
 clock uncertainty                                      -0.150       8.005                          

 Setup time                                             -0.068       7.937                          

 Data required time                                                  7.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.937                          
 Data arrival time                                                   6.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.655
  Launch Clock Delay      :  5.655
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.884 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       5.655         u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.119 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.849         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.849         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.884 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       5.655         u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       5.655                          
 clock uncertainty                                       0.000       5.655                          

 Hold time                                               0.001       5.656                          

 Data required time                                                  5.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.656                          
 Data arrival time                                                   6.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.655
  Launch Clock Delay      :  5.655
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.884 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       5.655         u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.119 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.849         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.849         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.884 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       5.655         u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       5.655                          
 clock uncertainty                                       0.000       5.655                          

 Hold time                                               0.001       5.656                          

 Data required time                                                  5.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.656                          
 Data arrival time                                                   6.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.655
  Launch Clock Delay      :  5.655
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.884 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       5.655         u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.119 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.849         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.849         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.884 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       5.655         u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       5.655                          
 clock uncertainty                                       0.000       5.655                          

 Hold time                                               0.001       5.656                          

 Data required time                                                  5.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.656                          
 Data arrival time                                                   6.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.802
  Launch Clock Delay      :  5.802
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.884 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       5.802         u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.266 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.996         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.996         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.802         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.891 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       5.532         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.532 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       6.379         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.473 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       7.078         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.384 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       8.302         u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.302                          
 clock uncertainty                                      -0.150       8.152                          

 Setup time                                             -0.068       8.084                          

 Data required time                                                  8.084                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.084                          
 Data arrival time                                                   6.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.802
  Launch Clock Delay      :  5.802
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.884 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       5.802         u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.266 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.996         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.996         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.802         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.891 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       5.532         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.532 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       6.379         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.473 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       7.078         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.384 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       8.302         u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.302                          
 clock uncertainty                                      -0.150       8.152                          

 Setup time                                             -0.068       8.084                          

 Data required time                                                  8.084                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.084                          
 Data arrival time                                                   6.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.802
  Launch Clock Delay      :  5.802
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.884 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       5.802         u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.266 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.996         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.996         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.802         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.891 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       5.532         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.532 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       6.379         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.473 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       7.078         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.384 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       8.302         u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.302                          
 clock uncertainty                                      -0.150       8.152                          

 Setup time                                             -0.068       8.084                          

 Data required time                                                  8.084                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.084                          
 Data arrival time                                                   6.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.802
  Launch Clock Delay      :  5.802
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.884 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       5.802         u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.266 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.996         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.996         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.884 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       5.802         u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       5.802                          
 clock uncertainty                                       0.000       5.802                          

 Hold time                                               0.001       5.803                          

 Data required time                                                  5.803                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.803                          
 Data arrival time                                                   6.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.802
  Launch Clock Delay      :  5.802
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.884 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       5.802         u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.266 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.996         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.996         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.884 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       5.802         u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       5.802                          
 clock uncertainty                                       0.000       5.802                          

 Hold time                                               0.001       5.803                          

 Data required time                                                  5.803                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.803                          
 Data arrival time                                                   6.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.802
  Launch Clock Delay      :  5.802
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.884 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       5.802         u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.266 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.996         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.996         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.884 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       5.802         u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       5.802                          
 clock uncertainty                                       0.000       5.802                          

 Hold time                                               0.001       5.803                          

 Data required time                                                  5.803                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.803                          
 Data arrival time                                                   6.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : u_ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)
Path Group  : clk_10
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.515
  Launch Clock Delay      :  3.515
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       3.515         clk_10           
                                                                           r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       3.844 r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.449         u_ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   u_ms72xx_ctl/ms7200_ctl/N63_4/I0 (GTP_LUT3)
                                   td                    0.243       4.692 f       u_ms72xx_ctl/ms7200_ctl/N63_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.156         u_ms72xx_ctl/ms7200_ctl/_N76929
                                                                                   u_ms72xx_ctl/ms7200_ctl/N1872_5/I3 (GTP_LUT4)
                                   td                    0.185       5.341 r       u_ms72xx_ctl/ms7200_ctl/N1872_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       6.034         u_ms72xx_ctl/ms7200_ctl/_N76953
                                                                                   u_ms72xx_ctl/ms7200_ctl/N2031_1/I1 (GTP_LUT2)
                                   td                    0.185       6.219 r       u_ms72xx_ctl/ms7200_ctl/N2031_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.819       7.038         u_ms72xx_ctl/ms7200_ctl/N261
                                                                                   u_ms72xx_ctl/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185       7.223 r       u_ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.864         u_ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   u_ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       8.049 r       u_ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       8.654         u_ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   u_ms72xx_ctl/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.172       8.826 f       u_ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       9.379         u_ms72xx_ctl/ms7200_ctl/N8
                                                                           f       u_ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)

 Data arrival time                                                   9.379         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.307%), Route: 4.380ns(74.693%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     102.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     102.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119     103.515         clk_10           
                                                                           r       u_ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     103.515                          
 clock uncertainty                                      -0.150     103.365                          

 Setup time                                             -0.542     102.823                          

 Data required time                                                102.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.823                          
 Data arrival time                                                   9.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : u_ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)
Path Group  : clk_10
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.515
  Launch Clock Delay      :  3.515
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       3.515         clk_10           
                                                                           r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       3.844 r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.449         u_ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   u_ms72xx_ctl/ms7200_ctl/N63_4/I0 (GTP_LUT3)
                                   td                    0.243       4.692 f       u_ms72xx_ctl/ms7200_ctl/N63_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.156         u_ms72xx_ctl/ms7200_ctl/_N76929
                                                                                   u_ms72xx_ctl/ms7200_ctl/N1872_5/I3 (GTP_LUT4)
                                   td                    0.185       5.341 r       u_ms72xx_ctl/ms7200_ctl/N1872_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       6.034         u_ms72xx_ctl/ms7200_ctl/_N76953
                                                                                   u_ms72xx_ctl/ms7200_ctl/N2031_1/I1 (GTP_LUT2)
                                   td                    0.185       6.219 r       u_ms72xx_ctl/ms7200_ctl/N2031_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.819       7.038         u_ms72xx_ctl/ms7200_ctl/N261
                                                                                   u_ms72xx_ctl/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185       7.223 r       u_ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.864         u_ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   u_ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       8.049 r       u_ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       8.654         u_ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   u_ms72xx_ctl/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.172       8.826 f       u_ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       9.379         u_ms72xx_ctl/ms7200_ctl/N8
                                                                           f       u_ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)

 Data arrival time                                                   9.379         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.307%), Route: 4.380ns(74.693%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     102.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     102.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119     103.515         clk_10           
                                                                           r       u_ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     103.515                          
 clock uncertainty                                      -0.150     103.365                          

 Setup time                                             -0.542     102.823                          

 Data required time                                                102.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.823                          
 Data arrival time                                                   9.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : u_ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)
Path Group  : clk_10
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.515
  Launch Clock Delay      :  3.515
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       3.515         clk_10           
                                                                           r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       3.844 r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.449         u_ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   u_ms72xx_ctl/ms7200_ctl/N63_4/I0 (GTP_LUT3)
                                   td                    0.243       4.692 f       u_ms72xx_ctl/ms7200_ctl/N63_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.156         u_ms72xx_ctl/ms7200_ctl/_N76929
                                                                                   u_ms72xx_ctl/ms7200_ctl/N1872_5/I3 (GTP_LUT4)
                                   td                    0.185       5.341 r       u_ms72xx_ctl/ms7200_ctl/N1872_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       6.034         u_ms72xx_ctl/ms7200_ctl/_N76953
                                                                                   u_ms72xx_ctl/ms7200_ctl/N2031_1/I1 (GTP_LUT2)
                                   td                    0.185       6.219 r       u_ms72xx_ctl/ms7200_ctl/N2031_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.819       7.038         u_ms72xx_ctl/ms7200_ctl/N261
                                                                                   u_ms72xx_ctl/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185       7.223 r       u_ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.864         u_ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   u_ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       8.049 r       u_ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       8.654         u_ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   u_ms72xx_ctl/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.185       8.839 r       u_ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       9.392         u_ms72xx_ctl/ms7200_ctl/N8
                                                                                   u_ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/I0 (GTP_LUT4)
                                   td                    0.258       9.650 f       u_ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       9.650         u_ms72xx_ctl/ms7200_ctl/_N84277
                                                                           f       u_ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)

 Data arrival time                                                   9.650         Logic Levels: 7  
                                                                                   Logic: 1.755ns(28.606%), Route: 4.380ns(71.394%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     102.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     102.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119     103.515         clk_10           
                                                                           r       u_ms72xx_ctl/ms7200_ctl/freq_ensure/CLK (GTP_DFF)
 clock pessimism                                         0.000     103.515                          
 clock uncertainty                                      -0.150     103.365                          

 Setup time                                              0.034     103.399                          

 Data required time                                                103.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.399                          
 Data arrival time                                                   9.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.749                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)
Endpoint    : u_ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)
Path Group  : clk_10
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.515
  Launch Clock Delay      :  3.515
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       3.515         clk_10           
                                                                           r       u_ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)

                                   tco                   0.323       3.838 f       u_ms72xx_ctl/iic_dri_rx/receiv_data[7]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       4.302         u_ms72xx_ctl/iic_dri_rx/receiv_data [7]
                                                                           f       u_ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)

 Data arrival time                                                   4.302         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       3.515         clk_10           
                                                                           r       u_ms72xx_ctl/iic_dri_rx/data_out[7]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.515                          
 clock uncertainty                                       0.000       3.515                          

 Hold time                                               0.047       3.562                          

 Data required time                                                  3.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.562                          
 Data arrival time                                                   4.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)
Endpoint    : u_ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)
Path Group  : clk_10
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.515
  Launch Clock Delay      :  3.515
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       3.515         clk_10           
                                                                           r       u_ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)

                                   tco                   0.323       3.838 f       u_ms72xx_ctl/ms7200_ctl/iic_trig/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.302         u_ms72xx_ctl/iic_trig_rx
                                                                           f       u_ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)

 Data arrival time                                                   4.302         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       3.515         clk_10           
                                                                           r       u_ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.515                          
 clock uncertainty                                       0.000       3.515                          

 Hold time                                               0.047       3.562                          

 Data required time                                                  3.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.562                          
 Data arrival time                                                   4.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
Endpoint    : u_ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)
Path Group  : clk_10
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.515
  Launch Clock Delay      :  3.515
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       3.515         clk_10           
                                                                           r       u_ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)

                                   tco                   0.323       3.838 f       u_ms72xx_ctl/iic_dri_rx/pluse_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.302         u_ms72xx_ctl/iic_dri_rx/pluse_1d
                                                                           f       u_ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)

 Data arrival time                                                   4.302         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       3.515         clk_10           
                                                                           r       u_ms72xx_ctl/iic_dri_rx/pluse_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.515                          
 clock uncertainty                                       0.000       3.515                          

 Hold time                                               0.047       3.562                          

 Data required time                                                  3.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.562                          
 Data arrival time                                                   4.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_vtc/x_act[1]/CLK (GTP_DFF_R)
Endpoint    : pattern_vg/pix_data[0]/CE (GTP_DFF_RE)
Path Group  : clk_74
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.396
  Launch Clock Delay      :  3.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=133)      1.003       3.396         nt_pix_clk       
                                                                           r       u_vtc/x_act[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.725 r       u_vtc/x_act[1]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       4.395         x_act[1]         
                                                                                   pattern_vg/N2_mux4/I3 (GTP_LUT5)
                                   td                    0.314       4.709 f       pattern_vg/N2_mux4/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.173         pattern_vg/_N2048
                                                                                   pattern_vg/N20_11/I4 (GTP_LUT5)
                                   td                    0.226       5.399 f       pattern_vg/N20_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.863         pattern_vg/_N84050_1
                                                                                   pattern_vg/N20_10/I4 (GTP_LUT5)
                                   td                    0.185       6.048 r       pattern_vg/N20_10/Z (GTP_LUT5)
                                   net (fanout=16)       0.819       6.867         pattern_vg/N20   
                                                                                   pattern_vg/N703_1.fsub_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.100 f       pattern_vg/N703_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.100         pattern_vg/N703_1.co [1]
                                                                                   pattern_vg/N703_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.130 r       pattern_vg/N703_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.130         pattern_vg/N703_1.co [2]
                                                                                   pattern_vg/N703_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.160 r       pattern_vg/N703_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.160         pattern_vg/N703_1.co [3]
                                                                                   pattern_vg/N703_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.190 r       pattern_vg/N703_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.190         pattern_vg/N703_1.co [4]
                                                                                   pattern_vg/N703_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.220 r       pattern_vg/N703_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.220         pattern_vg/N703_1.co [5]
                                                                                   pattern_vg/N703_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.456 r       pattern_vg/N703_1.fsub_6/Z (GTP_LUT5CARRY)
                                   net (fanout=64)       1.099       8.555         pattern_vg/char_x [6]
                                                                                   pattern_vg/N95_250/I1 (GTP_LUT5M)
                                   td                    0.300       8.855 f       pattern_vg/N95_250/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       8.855         pattern_vg/_N11789
                                                                                   pattern_vg/N95_251/I0 (GTP_MUX2LUT6)
                                   td                    0.000       8.855 f       pattern_vg/N95_251/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       8.855         pattern_vg/_N11790
                                                                                   pattern_vg/N95_252/I0 (GTP_MUX2LUT7)
                                   td                    0.162       9.017 f       pattern_vg/N95_252/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000       9.017         pattern_vg/_N11791
                                                                                   pattern_vg/N95_253/I0 (GTP_MUX2LUT8)
                                   td                    0.052       9.069 f       pattern_vg/N95_253/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.464       9.533         pattern_vg/_N11792
                                                                                   pattern_vg/N95_255/I1 (GTP_LUT5M)
                                   td                    0.365       9.898 f       pattern_vg/N95_255/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       9.898         pattern_vg/_N11794
                                                                                   pattern_vg/N95_256/I0 (GTP_MUX2LUT6)
                                   td                    0.000       9.898 f       pattern_vg/N95_256/Z (GTP_MUX2LUT6)
                                   net (fanout=11)       0.771      10.669         pattern_vg/N95   
                                                                                   pattern_vg/pix_data[23:0]_e_1/I2 (GTP_LUT3)
                                   td                    0.185      10.854 r       pattern_vg/pix_data[23:0]_e_1/Z (GTP_LUT3)
                                   net (fanout=17)       0.826      11.680         pattern_vg/_N76827
                                                                                   pattern_vg/pix_data[23:0]_e/I3 (GTP_LUT4)
                                   td                    0.172      11.852 f       pattern_vg/pix_data[23:0]_e/Z (GTP_LUT4)
                                   net (fanout=24)       0.693      12.545         pattern_vg/_N0   
                                                                           f       pattern_vg/pix_data[0]/CE (GTP_DFF_RE)

 Data arrival time                                                  12.545         Logic Levels: 17 
                                                                                   Logic: 2.879ns(31.468%), Route: 6.270ns(68.532%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.635         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      15.726 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=133)      1.003      16.729         nt_pix_clk       
                                                                           r       pattern_vg/pix_data[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.729                          
 clock uncertainty                                      -0.150      16.579                          

 Setup time                                             -0.542      16.037                          

 Data required time                                                 16.037                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.037                          
 Data arrival time                                                  12.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.492                          
====================================================================================================

====================================================================================================

Startpoint  : u_vtc/x_act[1]/CLK (GTP_DFF_R)
Endpoint    : pattern_vg/pix_data[1]/CE (GTP_DFF_RE)
Path Group  : clk_74
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.396
  Launch Clock Delay      :  3.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=133)      1.003       3.396         nt_pix_clk       
                                                                           r       u_vtc/x_act[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.725 r       u_vtc/x_act[1]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       4.395         x_act[1]         
                                                                                   pattern_vg/N2_mux4/I3 (GTP_LUT5)
                                   td                    0.314       4.709 f       pattern_vg/N2_mux4/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.173         pattern_vg/_N2048
                                                                                   pattern_vg/N20_11/I4 (GTP_LUT5)
                                   td                    0.226       5.399 f       pattern_vg/N20_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.863         pattern_vg/_N84050_1
                                                                                   pattern_vg/N20_10/I4 (GTP_LUT5)
                                   td                    0.185       6.048 r       pattern_vg/N20_10/Z (GTP_LUT5)
                                   net (fanout=16)       0.819       6.867         pattern_vg/N20   
                                                                                   pattern_vg/N703_1.fsub_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.100 f       pattern_vg/N703_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.100         pattern_vg/N703_1.co [1]
                                                                                   pattern_vg/N703_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.130 r       pattern_vg/N703_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.130         pattern_vg/N703_1.co [2]
                                                                                   pattern_vg/N703_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.160 r       pattern_vg/N703_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.160         pattern_vg/N703_1.co [3]
                                                                                   pattern_vg/N703_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.190 r       pattern_vg/N703_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.190         pattern_vg/N703_1.co [4]
                                                                                   pattern_vg/N703_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.220 r       pattern_vg/N703_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.220         pattern_vg/N703_1.co [5]
                                                                                   pattern_vg/N703_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.456 r       pattern_vg/N703_1.fsub_6/Z (GTP_LUT5CARRY)
                                   net (fanout=64)       1.099       8.555         pattern_vg/char_x [6]
                                                                                   pattern_vg/N95_250/I1 (GTP_LUT5M)
                                   td                    0.300       8.855 f       pattern_vg/N95_250/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       8.855         pattern_vg/_N11789
                                                                                   pattern_vg/N95_251/I0 (GTP_MUX2LUT6)
                                   td                    0.000       8.855 f       pattern_vg/N95_251/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       8.855         pattern_vg/_N11790
                                                                                   pattern_vg/N95_252/I0 (GTP_MUX2LUT7)
                                   td                    0.162       9.017 f       pattern_vg/N95_252/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000       9.017         pattern_vg/_N11791
                                                                                   pattern_vg/N95_253/I0 (GTP_MUX2LUT8)
                                   td                    0.052       9.069 f       pattern_vg/N95_253/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.464       9.533         pattern_vg/_N11792
                                                                                   pattern_vg/N95_255/I1 (GTP_LUT5M)
                                   td                    0.365       9.898 f       pattern_vg/N95_255/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       9.898         pattern_vg/_N11794
                                                                                   pattern_vg/N95_256/I0 (GTP_MUX2LUT6)
                                   td                    0.000       9.898 f       pattern_vg/N95_256/Z (GTP_MUX2LUT6)
                                   net (fanout=11)       0.771      10.669         pattern_vg/N95   
                                                                                   pattern_vg/pix_data[23:0]_e_1/I2 (GTP_LUT3)
                                   td                    0.185      10.854 r       pattern_vg/pix_data[23:0]_e_1/Z (GTP_LUT3)
                                   net (fanout=17)       0.826      11.680         pattern_vg/_N76827
                                                                                   pattern_vg/pix_data[23:0]_e/I3 (GTP_LUT4)
                                   td                    0.172      11.852 f       pattern_vg/pix_data[23:0]_e/Z (GTP_LUT4)
                                   net (fanout=24)       0.693      12.545         pattern_vg/_N0   
                                                                           f       pattern_vg/pix_data[1]/CE (GTP_DFF_RE)

 Data arrival time                                                  12.545         Logic Levels: 17 
                                                                                   Logic: 2.879ns(31.468%), Route: 6.270ns(68.532%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.635         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      15.726 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=133)      1.003      16.729         nt_pix_clk       
                                                                           r       pattern_vg/pix_data[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.729                          
 clock uncertainty                                      -0.150      16.579                          

 Setup time                                             -0.542      16.037                          

 Data required time                                                 16.037                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.037                          
 Data arrival time                                                  12.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.492                          
====================================================================================================

====================================================================================================

Startpoint  : u_vtc/x_act[1]/CLK (GTP_DFF_R)
Endpoint    : pattern_vg/pix_data[2]/CE (GTP_DFF_RE)
Path Group  : clk_74
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.396
  Launch Clock Delay      :  3.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=133)      1.003       3.396         nt_pix_clk       
                                                                           r       u_vtc/x_act[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.725 r       u_vtc/x_act[1]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       4.395         x_act[1]         
                                                                                   pattern_vg/N2_mux4/I3 (GTP_LUT5)
                                   td                    0.314       4.709 f       pattern_vg/N2_mux4/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.173         pattern_vg/_N2048
                                                                                   pattern_vg/N20_11/I4 (GTP_LUT5)
                                   td                    0.226       5.399 f       pattern_vg/N20_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.863         pattern_vg/_N84050_1
                                                                                   pattern_vg/N20_10/I4 (GTP_LUT5)
                                   td                    0.185       6.048 r       pattern_vg/N20_10/Z (GTP_LUT5)
                                   net (fanout=16)       0.819       6.867         pattern_vg/N20   
                                                                                   pattern_vg/N703_1.fsub_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.100 f       pattern_vg/N703_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.100         pattern_vg/N703_1.co [1]
                                                                                   pattern_vg/N703_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.130 r       pattern_vg/N703_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.130         pattern_vg/N703_1.co [2]
                                                                                   pattern_vg/N703_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.160 r       pattern_vg/N703_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.160         pattern_vg/N703_1.co [3]
                                                                                   pattern_vg/N703_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.190 r       pattern_vg/N703_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.190         pattern_vg/N703_1.co [4]
                                                                                   pattern_vg/N703_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.220 r       pattern_vg/N703_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.220         pattern_vg/N703_1.co [5]
                                                                                   pattern_vg/N703_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.456 r       pattern_vg/N703_1.fsub_6/Z (GTP_LUT5CARRY)
                                   net (fanout=64)       1.099       8.555         pattern_vg/char_x [6]
                                                                                   pattern_vg/N95_250/I1 (GTP_LUT5M)
                                   td                    0.300       8.855 f       pattern_vg/N95_250/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       8.855         pattern_vg/_N11789
                                                                                   pattern_vg/N95_251/I0 (GTP_MUX2LUT6)
                                   td                    0.000       8.855 f       pattern_vg/N95_251/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       8.855         pattern_vg/_N11790
                                                                                   pattern_vg/N95_252/I0 (GTP_MUX2LUT7)
                                   td                    0.162       9.017 f       pattern_vg/N95_252/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000       9.017         pattern_vg/_N11791
                                                                                   pattern_vg/N95_253/I0 (GTP_MUX2LUT8)
                                   td                    0.052       9.069 f       pattern_vg/N95_253/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.464       9.533         pattern_vg/_N11792
                                                                                   pattern_vg/N95_255/I1 (GTP_LUT5M)
                                   td                    0.365       9.898 f       pattern_vg/N95_255/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       9.898         pattern_vg/_N11794
                                                                                   pattern_vg/N95_256/I0 (GTP_MUX2LUT6)
                                   td                    0.000       9.898 f       pattern_vg/N95_256/Z (GTP_MUX2LUT6)
                                   net (fanout=11)       0.771      10.669         pattern_vg/N95   
                                                                                   pattern_vg/pix_data[23:0]_e_1/I2 (GTP_LUT3)
                                   td                    0.185      10.854 r       pattern_vg/pix_data[23:0]_e_1/Z (GTP_LUT3)
                                   net (fanout=17)       0.826      11.680         pattern_vg/_N76827
                                                                                   pattern_vg/pix_data[23:0]_e/I3 (GTP_LUT4)
                                   td                    0.172      11.852 f       pattern_vg/pix_data[23:0]_e/Z (GTP_LUT4)
                                   net (fanout=24)       0.693      12.545         pattern_vg/_N0   
                                                                           f       pattern_vg/pix_data[2]/CE (GTP_DFF_RE)

 Data arrival time                                                  12.545         Logic Levels: 17 
                                                                                   Logic: 2.879ns(31.468%), Route: 6.270ns(68.532%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.635         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      15.726 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=133)      1.003      16.729         nt_pix_clk       
                                                                           r       pattern_vg/pix_data[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.729                          
 clock uncertainty                                      -0.150      16.579                          

 Setup time                                             -0.542      16.037                          

 Data required time                                                 16.037                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.037                          
 Data arrival time                                                  12.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.492                          
====================================================================================================

====================================================================================================

Startpoint  : u_vtc/de_out/CLK (GTP_DFF_R)
Endpoint    : pattern_vg/de_out/D (GTP_DFF)
Path Group  : clk_74
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.396
  Launch Clock Delay      :  3.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=133)      1.003       3.396         nt_pix_clk       
                                                                           r       u_vtc/de_out/CLK (GTP_DFF_R)

                                   tco                   0.323       3.719 f       u_vtc/de_out/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.183         o_de             
                                                                           f       pattern_vg/de_out/D (GTP_DFF)

 Data arrival time                                                   4.183         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=133)      1.003       3.396         nt_pix_clk       
                                                                           r       pattern_vg/de_out/CLK (GTP_DFF)
 clock pessimism                                         0.000       3.396                          
 clock uncertainty                                       0.000       3.396                          

 Hold time                                               0.047       3.443                          

 Data required time                                                  3.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.443                          
 Data arrival time                                                   4.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_vtc/hs_out/CLK (GTP_DFF_R)
Endpoint    : pattern_vg/hs_out/D (GTP_DFF)
Path Group  : clk_74
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.396
  Launch Clock Delay      :  3.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=133)      1.003       3.396         nt_pix_clk       
                                                                           r       u_vtc/hs_out/CLK (GTP_DFF_R)

                                   tco                   0.323       3.719 f       u_vtc/hs_out/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.183         o_hs             
                                                                           f       pattern_vg/hs_out/D (GTP_DFF)

 Data arrival time                                                   4.183         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=133)      1.003       3.396         nt_pix_clk       
                                                                           r       pattern_vg/hs_out/CLK (GTP_DFF)
 clock pessimism                                         0.000       3.396                          
 clock uncertainty                                       0.000       3.396                          

 Hold time                                               0.047       3.443                          

 Data required time                                                  3.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.443                          
 Data arrival time                                                   4.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_VDMA0/u_vdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
Endpoint    : u_VDMA0/u_vdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)
Path Group  : clk_74
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.396
  Launch Clock Delay      :  3.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=133)      1.003       3.396         nt_pix_clk       
                                                                           r       u_VDMA0/u_vdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.719 f       u_VDMA0/u_vdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.183         u_VDMA0/u_vdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/rwptr1 [0]
                                                                           f       u_VDMA0/u_vdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.183         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=133)      1.003       3.396         nt_pix_clk       
                                                                           r       u_VDMA0/u_vdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_fifo_ctrl/rwptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.396                          
 clock uncertainty                                       0.000       3.396                          

 Hold time                                               0.047       3.443                          

 Data required time                                                  3.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.443                          
 Data arrival time                                                   4.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_rx/error_en/CLK (GTP_DFF_C)
Endpoint    : eth_udp_loop_inst/u_udp/u_udp_rx/cnt[2]/D (GTP_DFF_CE)
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.396
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.895       0.407 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1016)     1.989       2.396         nt_eth_txc       
                                                                           r       eth_udp_loop_inst/u_udp/u_udp_rx/error_en/CLK (GTP_DFF_C)

                                   tco                   0.329       2.725 r       eth_udp_loop_inst/u_udp/u_udp_rx/error_en/Q (GTP_DFF_C)
                                   net (fanout=11)       0.771       3.496         eth_udp_loop_inst/u_udp/u_udp_rx/error_en
                                                                                   eth_udp_loop_inst/u_udp/u_udp_rx/cur_state_fsm[6:0]_42/I3 (GTP_LUT5)
                                   td                    0.308       3.804 f       eth_udp_loop_inst/u_udp/u_udp_rx/cur_state_fsm[6:0]_42/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       4.445         eth_udp_loop_inst/_N62508
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N310_16/I4 (GTP_LUT5)
                                   td                    0.185       4.630 r       eth_udp_loop_inst/u_arp/u_arp_rx/N310_16/Z (GTP_LUT5)
                                   net (fanout=7)        0.713       5.343         eth_udp_loop_inst/_N76721
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N848_1/I1 (GTP_LUT5M)
                                   td                    0.300       5.643 f       eth_udp_loop_inst/u_arp/u_arp_rx/N848_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.670       6.313         eth_udp_loop_inst/_N77473
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N312_1_or[0]_10/I3 (GTP_LUT4)
                                   td                    0.185       6.498 r       eth_udp_loop_inst/u_arp/u_arp_rx/N312_1_or[0]_10/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       7.103         eth_udp_loop_inst/u_udp/u_udp_rx/N575
                                                                                   eth_udp_loop_inst/u_udp/u_udp_rx/N582_1/I1 (GTP_LUT5M)
                                   td                    0.300       7.403 f       eth_udp_loop_inst/u_udp/u_udp_rx/N582_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.670       8.073         eth_udp_loop_inst/u_udp/u_udp_rx/_N9336
                                                                                   eth_udp_loop_inst/u_udp/u_udp_rx/N582_3_or[3]_3/I2 (GTP_LUT3)
                                   td                    0.185       8.258 r       eth_udp_loop_inst/u_udp/u_udp_rx/N582_3_or[3]_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       8.722         eth_udp_loop_inst/u_udp/u_udp_rx/_N76898
                                                                                   eth_udp_loop_inst/u_udp/u_udp_rx/N582_3_or[2]_1/I4 (GTP_LUT5)
                                   td                    0.185       8.907 r       eth_udp_loop_inst/u_udp/u_udp_rx/N582_3_or[2]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.907         eth_udp_loop_inst/u_udp/u_udp_rx/N582 [2]
                                                                           r       eth_udp_loop_inst/u_udp/u_udp_rx/cnt[2]/D (GTP_DFF_CE)

 Data arrival time                                                   8.907         Logic Levels: 7  
                                                                                   Logic: 1.977ns(30.364%), Route: 4.534ns(69.636%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 eth_rxc                                                 0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       8.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      10.302         nt_eth_rxc       
                                                                                   eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.895       8.407 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1016)     1.989      10.396         nt_eth_txc       
                                                                           r       eth_udp_loop_inst/u_udp/u_udp_rx/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      10.396                          
 clock uncertainty                                      -0.150      10.246                          

 Setup time                                              0.034      10.280                          

 Data required time                                                 10.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.280                          
 Data arrival time                                                   8.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.373                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t[0]/CLK (GTP_DFF_CE)
Endpoint    : eth_udp_loop_inst/u_arp/u_arp_rx/skip_en/D (GTP_DFF_C)
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.396
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.895       0.407 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1016)     1.989       2.396         nt_eth_txc       
                                                                           r       eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       2.725 r       eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t[0]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       3.278         eth_udp_loop_inst/u_arp/u_arp_rx/des_ip_t [0]
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N447_39/I4 (GTP_LUT5)
                                   td                    0.300       3.578 f       eth_udp_loop_inst/u_arp/u_arp_rx/N447_39/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       4.042         eth_udp_loop_inst/u_arp/u_arp_rx/_N87485
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N447_59/I4 (GTP_LUT5)
                                   td                    0.199       4.241 f       eth_udp_loop_inst/u_arp/u_arp_rx/N447_59/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       4.705         eth_udp_loop_inst/u_arp/u_arp_rx/_N87505
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N447_63/I4 (GTP_LUT5)
                                   td                    0.189       4.894 f       eth_udp_loop_inst/u_arp/u_arp_rx/N447_63/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       5.499         eth_udp_loop_inst/u_arp/u_arp_rx/N447
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N289_7/I2 (GTP_LUT3)
                                   td                    0.185       5.684 r       eth_udp_loop_inst/u_arp/u_arp_rx/N289_7/Z (GTP_LUT3)
                                   net (fanout=123)      1.394       7.078         eth_udp_loop_inst/u_arp/u_arp_rx/_N87513
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N310_12/I0 (GTP_LUT5M)
                                   td                    0.258       7.336 f       eth_udp_loop_inst/u_arp/u_arp_rx/N310_12/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       7.800         eth_udp_loop_inst/u_arp/u_arp_rx/_N11281
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N310_13/ID (GTP_LUT5M)
                                   td                    0.265       8.065 f       eth_udp_loop_inst/u_arp/u_arp_rx/N310_13/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       8.529         eth_udp_loop_inst/u_arp/u_arp_rx/_N11282
                                                                                   eth_udp_loop_inst/u_arp/u_arp_rx/N310_15/ID (GTP_LUT5M)
                                   td                    0.265       8.794 f       eth_udp_loop_inst/u_arp/u_arp_rx/N310_15/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       8.794         eth_udp_loop_inst/u_arp/u_arp_rx/N310
                                                                           f       eth_udp_loop_inst/u_arp/u_arp_rx/skip_en/D (GTP_DFF_C)

 Data arrival time                                                   8.794         Logic Levels: 7  
                                                                                   Logic: 1.990ns(31.103%), Route: 4.408ns(68.897%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 eth_rxc                                                 0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       8.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      10.302         nt_eth_rxc       
                                                                                   eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.895       8.407 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1016)     1.989      10.396         nt_eth_txc       
                                                                           r       eth_udp_loop_inst/u_arp/u_arp_rx/skip_en/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      10.396                          
 clock uncertainty                                      -0.150      10.246                          

 Setup time                                              0.034      10.280                          

 Data required time                                                 10.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.280                          
 Data arrival time                                                   8.794                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.486                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_tx/cur_state_6/CLK (GTP_DFF_C)
Endpoint    : eth_udp_loop_inst/u_udp/u_udp_tx/check_buffer[19]/D (GTP_DFF_CE)
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.396
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.895       0.407 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1016)     1.989       2.396         nt_eth_txc       
                                                                           r       eth_udp_loop_inst/u_udp/u_udp_tx/cur_state_6/CLK (GTP_DFF_C)

                                   tco                   0.329       2.725 r       eth_udp_loop_inst/u_udp/u_udp_tx/cur_state_6/Q (GTP_DFF_C)
                                   net (fanout=33)       0.943       3.668         eth_udp_loop_inst/u_udp/u_udp_tx/cur_state_6
                                                                                   eth_udp_loop_inst/u_udp/u_udp_tx/N1096_1/ID (GTP_LUT5M)
                                   td                    0.265       3.933 f       eth_udp_loop_inst/u_udp/u_udp_tx/N1096_1/Z (GTP_LUT5M)
                                   net (fanout=26)       0.908       4.841         eth_udp_loop_inst/u_udp/u_udp_tx/_N76778
                                                                                   eth_udp_loop_inst/u_udp/u_udp_tx/N569_7/I1 (GTP_LUT5M)
                                   td                    0.300       5.141 f       eth_udp_loop_inst/u_udp/u_udp_tx/N569_7/Z (GTP_LUT5M)
                                   net (fanout=7)        0.713       5.854         eth_udp_loop_inst/u_udp/u_udp_tx/N569
                                                                                   eth_udp_loop_inst/u_udp/u_udp_tx/N911/I4 (GTP_LUT5)
                                   td                    0.185       6.039 r       eth_udp_loop_inst/u_udp/u_udp_tx/N911/Z (GTP_LUT5)
                                   net (fanout=36)       0.958       6.997         eth_udp_loop_inst/u_udp/u_udp_tx/N911
                                                                                   eth_udp_loop_inst/u_udp/u_udp_tx/N917_3[0]/I2 (GTP_LUT3)
                                   td                    0.185       7.182 r       eth_udp_loop_inst/u_udp/u_udp_tx/N917_3[0]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       7.735         eth_udp_loop_inst/u_udp/u_udp_tx/nb1 [0]
                                                                                   eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_2/I1 (GTP_LUT5CARRY)
                                   td                    0.305       8.040 f       eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.040         eth_udp_loop_inst/u_udp/u_udp_tx/_N6448
                                                                                   eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.070 r       eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.070         eth_udp_loop_inst/u_udp/u_udp_tx/_N6449
                                                                                   eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.100 r       eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.100         eth_udp_loop_inst/u_udp/u_udp_tx/_N6450
                                                                                   eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.130 r       eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.130         eth_udp_loop_inst/u_udp/u_udp_tx/_N6451
                                                                                   eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.160 r       eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.160         eth_udp_loop_inst/u_udp/u_udp_tx/_N6452
                                                                                   eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.190 r       eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.190         eth_udp_loop_inst/u_udp/u_udp_tx/_N6453
                                                                                   eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.220 r       eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.220         eth_udp_loop_inst/u_udp/u_udp_tx/_N6454
                                                                                   eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.250 r       eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.250         eth_udp_loop_inst/u_udp/u_udp_tx/_N6455
                                                                                   eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.280 r       eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.280         eth_udp_loop_inst/u_udp/u_udp_tx/_N6456
                                                                                   eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.310 r       eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.310         eth_udp_loop_inst/u_udp/u_udp_tx/_N6457
                                                                                   eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.340 r       eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.340         eth_udp_loop_inst/u_udp/u_udp_tx/_N6458
                                                                                   eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.370 r       eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.370         eth_udp_loop_inst/u_udp/u_udp_tx/_N6459
                                                                                   eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.400 r       eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.400         eth_udp_loop_inst/u_udp/u_udp_tx/_N6460
                                                                                   eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.430 r       eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.430         eth_udp_loop_inst/u_udp/u_udp_tx/_N6461
                                                                                   eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.460 r       eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.460         eth_udp_loop_inst/u_udp/u_udp_tx/_N6462
                                                                                   eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.490 r       eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.490         eth_udp_loop_inst/u_udp/u_udp_tx/_N6463
                                                                                   eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.520 r       eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.520         eth_udp_loop_inst/u_udp/u_udp_tx/_N6464
                                                                                   eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.550 r       eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.550         eth_udp_loop_inst/u_udp/u_udp_tx/_N6465
                                                                                   eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_20/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.786 r       eth_udp_loop_inst/u_udp/u_udp_tx/N917_5_20/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.786         eth_udp_loop_inst/u_udp/u_udp_tx/N917 [19]
                                                                           r       eth_udp_loop_inst/u_udp/u_udp_tx/check_buffer[19]/D (GTP_DFF_CE)

 Data arrival time                                                   8.786         Logic Levels: 23 
                                                                                   Logic: 2.315ns(36.228%), Route: 4.075ns(63.772%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 eth_rxc                                                 0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       8.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      10.302         nt_eth_rxc       
                                                                                   eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.895       8.407 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1016)     1.989      10.396         nt_eth_txc       
                                                                           r       eth_udp_loop_inst/u_udp/u_udp_tx/check_buffer[19]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      10.396                          
 clock uncertainty                                      -0.150      10.246                          

 Setup time                                              0.034      10.280                          

 Data required time                                                 10.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.280                          
 Data arrival time                                                   8.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.494                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_rx/rec_data[0]/CLK (GTP_DFF_CE)
Endpoint    : eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.910
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.895       0.407 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1016)     1.989       2.396         nt_eth_txc       
                                                                           r       eth_udp_loop_inst/u_udp/u_udp_rx/rec_data[0]/CLK (GTP_DFF_CE)

                                   tco                   0.323       2.719 f       eth_udp_loop_inst/u_udp/u_udp_rx/rec_data[0]/Q (GTP_DFF_CE)
                                   net (fanout=2)        1.067       3.786         rec_data[0]      
                                                                           f       eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   3.786         Logic Levels: 0  
                                                                                   Logic: 0.323ns(23.237%), Route: 1.067ns(76.763%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.895       0.407 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1016)     2.503       2.910         nt_eth_txc       
                                                                           r       eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       2.910                          
 clock uncertainty                                       0.000       2.910                          

 Hold time                                               0.137       3.047                          

 Data required time                                                  3.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.047                          
 Data arrival time                                                   3.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.739                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_rx/rec_data[1]/CLK (GTP_DFF_CE)
Endpoint    : eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.910
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.895       0.407 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1016)     1.989       2.396         nt_eth_txc       
                                                                           r       eth_udp_loop_inst/u_udp/u_udp_rx/rec_data[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323       2.719 f       eth_udp_loop_inst/u_udp/u_udp_rx/rec_data[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        1.067       3.786         rec_data[1]      
                                                                           f       eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                                   3.786         Logic Levels: 0  
                                                                                   Logic: 0.323ns(23.237%), Route: 1.067ns(76.763%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.895       0.407 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1016)     2.503       2.910         nt_eth_txc       
                                                                           r       eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       2.910                          
 clock uncertainty                                       0.000       2.910                          

 Hold time                                               0.137       3.047                          

 Data required time                                                  3.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.047                          
 Data arrival time                                                   3.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.739                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_rx/rec_data[2]/CLK (GTP_DFF_CE)
Endpoint    : eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.910
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.895       0.407 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1016)     1.989       2.396         nt_eth_txc       
                                                                           r       eth_udp_loop_inst/u_udp/u_udp_rx/rec_data[2]/CLK (GTP_DFF_CE)

                                   tco                   0.323       2.719 f       eth_udp_loop_inst/u_udp/u_udp_rx/rec_data[2]/Q (GTP_DFF_CE)
                                   net (fanout=2)        1.067       3.786         rec_data[2]      
                                                                           f       eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                                   3.786         Logic Levels: 0  
                                                                                   Logic: 0.323ns(23.237%), Route: 1.067ns(76.763%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.895       0.407 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1016)     2.503       2.910         nt_eth_txc       
                                                                           r       eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       2.910                          
 clock uncertainty                                       0.000       2.910                          

 Hold time                                               0.137       3.047                          

 Data required time                                                  3.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.047                          
 Data arrival time                                                   3.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.739                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)
Endpoint    : u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTB (GTP_DRM9K)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.724
  Launch Clock Delay      :  7.724
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.578 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4981)     3.146       7.724         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)

                                   tco                   0.329       8.053 r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_C)
                                   net (fanout=56)       1.660       9.713         ddr_init_done    
                                                                                   u_VDMA0/u_vdma_control/N266/I1 (GTP_LUT2)
                                   td                    0.185       9.898 r       u_VDMA0/u_vdma_control/N266/Z (GTP_LUT2)
                                   net (fanout=93)       1.472      11.370         u_VDMA0/u_vdma_control/N266
                                                                           r       u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTB (GTP_DRM9K)

 Data arrival time                                                  11.370         Logic Levels: 1  
                                                                                   Logic: 0.514ns(14.098%), Route: 3.132ns(85.902%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.578 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4981)     3.146      17.724         ddrphy_clkin     
                                                                           r       u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000      17.724                          
 clock uncertainty                                      -0.350      17.374                          

 Recovery time                                          -0.122      17.252                          

 Data required time                                                 17.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.252                          
 Data arrival time                                                  11.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.882                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)
Endpoint    : u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/RSTB (GTP_DRM9K)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.724
  Launch Clock Delay      :  7.724
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.578 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4981)     3.146       7.724         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)

                                   tco                   0.329       8.053 r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_C)
                                   net (fanout=56)       1.660       9.713         ddr_init_done    
                                                                                   u_VDMA0/u_vdma_control/N266/I1 (GTP_LUT2)
                                   td                    0.185       9.898 r       u_VDMA0/u_vdma_control/N266/Z (GTP_LUT2)
                                   net (fanout=93)       1.472      11.370         u_VDMA0/u_vdma_control/N266
                                                                           r       u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/RSTB (GTP_DRM9K)

 Data arrival time                                                  11.370         Logic Levels: 1  
                                                                                   Logic: 0.514ns(14.098%), Route: 3.132ns(85.902%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.578 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4981)     3.146      17.724         ddrphy_clkin     
                                                                           r       u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000      17.724                          
 clock uncertainty                                      -0.350      17.374                          

 Recovery time                                          -0.122      17.252                          

 Data required time                                                 17.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.252                          
 Data arrival time                                                  11.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.882                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)
Endpoint    : u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/RSTB (GTP_DRM9K)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.724
  Launch Clock Delay      :  7.724
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.578 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4981)     3.146       7.724         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)

                                   tco                   0.329       8.053 r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_C)
                                   net (fanout=56)       1.660       9.713         ddr_init_done    
                                                                                   u_VDMA0/u_vdma_control/N266/I1 (GTP_LUT2)
                                   td                    0.185       9.898 r       u_VDMA0/u_vdma_control/N266/Z (GTP_LUT2)
                                   net (fanout=93)       1.472      11.370         u_VDMA0/u_vdma_control/N266
                                                                           r       u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/RSTB (GTP_DRM9K)

 Data arrival time                                                  11.370         Logic Levels: 1  
                                                                                   Logic: 0.514ns(14.098%), Route: 3.132ns(85.902%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641      13.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.578 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4981)     3.146      17.724         ddrphy_clkin     
                                                                           r       u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000      17.724                          
 clock uncertainty                                      -0.350      17.374                          

 Recovery time                                          -0.122      17.252                          

 Data required time                                                 17.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.252                          
 Data arrival time                                                  11.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.882                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.724
  Launch Clock Delay      :  7.724
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.578 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4981)     3.146       7.724         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       8.047 f       u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       8.805         u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   8.805         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.578 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4981)     3.146       7.724         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       7.724                          
 clock uncertainty                                       0.200       7.924                          

 Removal time                                           -0.011       7.913                          

 Data required time                                                  7.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.913                          
 Data arrival time                                                   8.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.724
  Launch Clock Delay      :  7.724
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.578 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4981)     3.146       7.724         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       8.047 f       u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       8.805         u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   8.805         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.578 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4981)     3.146       7.724         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       7.724                          
 clock uncertainty                                       0.200       7.924                          

 Removal time                                           -0.011       7.913                          

 Data required time                                                  7.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.913                          
 Data arrival time                                                   8.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.724
  Launch Clock Delay      :  7.724
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.578 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4981)     3.146       7.724         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       8.047 f       u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       8.805         u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   8.805         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.578 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4981)     3.146       7.724         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       7.724                          
 clock uncertainty                                       0.200       7.924                          

 Removal time                                           -0.011       7.913                          

 Data required time                                                  7.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.913                          
 Data arrival time                                                   8.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[11]/CLK (GTP_DFF_R)
Endpoint    : u_ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : clk_10
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.515
  Launch Clock Delay      :  3.515
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       3.515         clk_10           
                                                                           r       rstn_1ms[11]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.844 r       rstn_1ms[11]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       4.397         rstn_1ms[11]     
                                                                                   N329_10/I0 (GTP_LUT4)
                                   td                    0.290       4.687 f       N329_10/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       5.151         _N84764          
                                                                                   N329_13/I4 (GTP_LUT5)
                                   td                    0.185       5.336 r       N329_13/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.800         _N84767          
                                                                                   N329_14/I3 (GTP_LUT4)
                                   td                    0.185       5.985 r       N329_14/Z (GTP_LUT4)
                                   net (fanout=8)        0.000       5.985         nt_rstn_out      
                                                                                   eth_udp_loop_inst/N22/I (GTP_INV)
                                   td                    0.000       5.985 f       eth_udp_loop_inst/N22/Z (GTP_INV)
                                   net (fanout=871)      1.858       7.843         eth_udp_loop_inst/N22
                                                                           f       u_ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   7.843         Logic Levels: 4  
                                                                                   Logic: 0.989ns(22.851%), Route: 3.339ns(77.149%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     102.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     102.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119     103.515         clk_10           
                                                                           r       u_ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     103.515                          
 clock uncertainty                                      -0.150     103.365                          

 Recovery time                                          -0.542     102.823                          

 Data required time                                                102.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.823                          
 Data arrival time                                                   7.843                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.980                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/CLK (GTP_DFF_R)
Endpoint    : u_ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : clk_10
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.515
  Launch Clock Delay      :  3.515
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       3.515         clk_10           
                                                                           r       rstn_1ms[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.838 f       rstn_1ms[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.479         rstn_1ms[0]      
                                                                                   N329_14/I2 (GTP_LUT4)
                                   td                    0.281       4.760 r       N329_14/Z (GTP_LUT4)
                                   net (fanout=8)        0.000       4.760         nt_rstn_out      
                                                                                   eth_udp_loop_inst/N22/I (GTP_INV)
                                   td                    0.000       4.760 f       eth_udp_loop_inst/N22/Z (GTP_INV)
                                   net (fanout=871)      1.858       6.618         eth_udp_loop_inst/N22
                                                                           f       u_ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   6.618         Logic Levels: 2  
                                                                                   Logic: 0.604ns(19.465%), Route: 2.499ns(80.535%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       3.515         clk_10           
                                                                           r       u_ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.515                          
 clock uncertainty                                       0.000       3.515                          

 Removal time                                           -0.251       3.264                          

 Data required time                                                  3.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.264                          
 Data arrival time                                                   6.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=13)       0.641       3.032         clk_50           
                                                                                   u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.032 r       u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.879         u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.973 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.578         u_ddr3_ip/ddrphy_ioclk_source [0]
                                                                                   u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.578 r       u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4981)     3.146       7.724         ddrphy_clkin     
                                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       8.053 r       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=506)      2.548      10.601         u_ddr3_ip/u_ddrphy_top/calib_done
                                                                                   u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N48/I1 (GTP_LUT2)
                                   td                    0.172      10.773 f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N48/Z (GTP_LUT2)
                                   net (fanout=1)        1.091      11.864         nt_mem_rst_n     
                                                                                   mem_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    2.803      14.667 f       mem_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      14.667         mem_rst_n        
 mem_rst_n                                                                 f       mem_rst_n (port) 

 Data arrival time                                                  14.667         Logic Levels: 2  
                                                                                   Logic: 3.304ns(47.587%), Route: 3.639ns(52.413%)
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[11]/CLK (GTP_DFF_R)
Endpoint    : eth_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       3.515         clk_10           
                                                                           r       rstn_1ms[11]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.844 r       rstn_1ms[11]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       4.397         rstn_1ms[11]     
                                                                                   N329_10/I0 (GTP_LUT4)
                                   td                    0.290       4.687 f       N329_10/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       5.151         _N84764          
                                                                                   N329_13/I4 (GTP_LUT5)
                                   td                    0.185       5.336 r       N329_13/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.800         _N84767          
                                                                                   N329_14/I3 (GTP_LUT4)
                                   td                    0.172       5.972 f       N329_14/Z (GTP_LUT4)
                                   net (fanout=8)        2.485       8.457         nt_rstn_out      
                                                                                   eth_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    2.803      11.260 f       eth_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      11.260         eth_rst_n        
 eth_rst_n                                                                 f       eth_rst_n (port) 

 Data arrival time                                                  11.260         Logic Levels: 4  
                                                                                   Logic: 3.779ns(48.793%), Route: 3.966ns(51.207%)
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[11]/CLK (GTP_DFF_R)
Endpoint    : rstn_out (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       3.515         clk_10           
                                                                           r       rstn_1ms[11]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.844 r       rstn_1ms[11]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       4.397         rstn_1ms[11]     
                                                                                   N329_10/I0 (GTP_LUT4)
                                   td                    0.290       4.687 f       N329_10/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       5.151         _N84764          
                                                                                   N329_13/I4 (GTP_LUT5)
                                   td                    0.185       5.336 r       N329_13/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.800         _N84767          
                                                                                   N329_14/I3 (GTP_LUT4)
                                   td                    0.172       5.972 f       N329_14/Z (GTP_LUT4)
                                   net (fanout=8)        2.485       8.457         nt_rstn_out      
                                                                                   rstn_out_obuf/I (GTP_OUTBUF)
                                   td                    2.803      11.260 f       rstn_out_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      11.260         rstn_out         
 rstn_out                                                                  f       rstn_out (port)  

 Data arrival time                                                  11.260         Logic Levels: 4  
                                                                                   Logic: 3.779ns(48.793%), Route: 3.966ns(51.207%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 eth_rxd[0]                                              0.000       0.000 r       eth_rxd[0] (port)
                                   net (fanout=1)        0.000       0.000         eth_rxd[0]       
                                                                                   eth_rxd_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxd_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxd[0]    
                                                                           r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/DI (GTP_ISERDES)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr2/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 eth_rxd[1]                                              0.000       0.000 r       eth_rxd[1] (port)
                                   net (fanout=1)        0.000       0.000         eth_rxd[1]       
                                                                                   eth_rxd_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxd_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxd[1]    
                                                                           r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr2/DI (GTP_ISERDES)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[2] (port)
Endpoint    : eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr3/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 eth_rxd[2]                                              0.000       0.000 r       eth_rxd[2] (port)
                                   net (fanout=1)        0.000       0.000         eth_rxd[2]       
                                                                                   eth_rxd_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxd_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxd[2]    
                                                                           r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr3/DI (GTP_ISERDES)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.052       5.950           0.898           High Pulse Width                          u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 5.052       5.950           0.898           Low Pulse Width                           u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 5.052       5.950           0.898           Low Pulse Width                           u_VDMA0/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKA
====================================================================================================

{pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.452       3.350           0.898           Low Pulse Width                           u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 2.452       3.350           0.898           High Pulse Width                          u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 2.452       3.350           0.898           High Pulse Width                          u_VDMA2/u_vdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKA
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width                          u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
 3.100       5.000           1.900           Low Pulse Width                           u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
 3.100       5.000           1.900           Low Pulse Width                           u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/CLKA
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/CLKA
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKA
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width                          u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
 4.380       5.000           0.620           Low Pulse Width                           u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
====================================================================================================

{clk_10} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width                          u_ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           u_ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           u_ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKB
====================================================================================================

{clk_74} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.768       6.666           0.898           High Pulse Width                          pattern_vg/u0/U_ipml_sdpram_ram_32to256/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB
 5.768       6.666           0.898           High Pulse Width                          pattern_vg/u0/U_ipml_sdpram_ram_32to256/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKB
 5.768       6.666           0.898           High Pulse Width                          pattern_vg/u0/U_ipml_sdpram_ram_32to256/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/CLKB
====================================================================================================

{eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           Low Pulse Width                           eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/RCLK
 2.483       4.000           1.517           High Pulse Width                          eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/RCLK
 2.483       4.000           1.517           Low Pulse Width                           eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr2/RCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------+
| Type       | File Name                                                                
+----------------------------------------------------------------------------------------+
| Input      | D:/desktop/chuli/sum_1/daima/jichuang/compile/top_comp.adf               
|            | D:/desktop/chuli/sum_1/daima/jichuang/source/top.fdc                     
| Output     | D:/desktop/chuli/sum_1/daima/jichuang/synthesize/top_syn.adf             
|            | D:/desktop/chuli/sum_1/daima/jichuang/synthesize/top_syn.vm              
|            | D:/desktop/chuli/sum_1/daima/jichuang/synthesize/top_controlsets.txt     
|            | D:/desktop/chuli/sum_1/daima/jichuang/synthesize/snr.db                  
|            | D:/desktop/chuli/sum_1/daima/jichuang/synthesize/top.snr                 
+----------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 516 MB
Total CPU  time to synthesize completion : 0h:1m:9s
Process Total CPU  time to synthesize completion : 0h:1m:9s
Total real time to synthesize completion : 0h:1m:15s
