# SOME DESCRIPTIVE TITLE.
# Copyright (C) The kernel development community
# This file is distributed under the same license as the The Linux Kernel package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: The Linux Kernel 6\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-09-30 08:40+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_TW\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../arch/arm64/cpu-feature-registers.rst:3
msgid "ARM64 CPU Feature Registers"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:5
msgid "Author: Suzuki K Poulose <suzuki.poulose@arm.com>"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:8
msgid ""
"This file describes the ABI for exporting the AArch64 CPU ID/feature "
"registers to userspace. The availability of this ABI is advertised via the "
"HWCAP_CPUID in HWCAPs."
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:13
msgid "1. Motivation"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:15
msgid ""
"The ARM architecture defines a set of feature registers, which describe the "
"capabilities of the CPU/system. Access to these system registers is "
"restricted from EL0 and there is no reliable way for an application to "
"extract this information to make better decisions at runtime. There is "
"limited information available to the application via HWCAPs, however there "
"are some issues with their usage."
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:22
msgid ""
"Any change to the HWCAPs requires an update to userspace (e.g libc) to "
"detect the new changes, which can take a long time to appear in "
"distributions. Exposing the registers allows applications to get the "
"information without requiring updates to the toolchains."
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:27
msgid ""
"Access to HWCAPs is sometimes limited (e.g prior to libc, or when ld is "
"initialised at startup time)."
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:30
msgid ""
"HWCAPs cannot represent non-boolean information effectively. The "
"architecture defines a canonical format for representing features in the ID "
"registers; this is well defined and is capable of representing all valid "
"architecture variations."
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:37
msgid "2. Requirements"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:39
msgid "Safety:"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:41
msgid ""
"Applications should be able to use the information provided by the "
"infrastructure to run safely across the system. This has greater "
"implications on a system with heterogeneous CPUs. The infrastructure exports "
"a value that is safe across all the available CPU on the system."
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:47
msgid ""
"e.g, If at least one CPU doesn't implement CRC32 instructions, while others "
"do, we should report that the CRC32 is not implemented. Otherwise an "
"application could crash when scheduled on the CPU which doesn't support "
"CRC32."
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:52
msgid "Security:"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:54
msgid ""
"Applications should only be able to receive information that is relevant to "
"the normal operation in userspace. Hence, some of the fields are masked "
"out(i.e, made invisible) and their values are set to indicate the feature is "
"'not supported'. See Section 4 for the list of visible features. Also, the "
"kernel may manipulate the fields based on what it supports. e.g, If FP is "
"not supported by the kernel, the values could indicate that the FP is not "
"available (even when the CPU provides it)."
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:63
msgid "Implementation Defined Features"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:65
msgid ""
"The infrastructure doesn't expose any register which is IMPLEMENTATION "
"DEFINED as per ARMv8-A Architecture."
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:68
msgid "CPU Identification:"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:70
msgid ""
"MIDR_EL1 is exposed to help identify the processor. On a heterogeneous "
"system, this could be racy (just like getcpu()). The process could be "
"migrated to another CPU by the time it uses the register value, unless the "
"CPU affinity is set. Hence, there is no guarantee that the value reflects "
"the processor that it is currently executing on. REVIDR and AIDR are not "
"exposed due to this constraint, as these registers only make sense in "
"conjunction with the MIDR. Alternately, MIDR_EL1, REVIDR_EL1, and AIDR_EL1 "
"are exposed via sysfs at::"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:86
msgid "3. Implementation"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:88
msgid ""
"The infrastructure is built on the emulation of the 'MRS' instruction. "
"Accessing a restricted system register from an application generates an "
"exception and ends up in SIGILL being delivered to the process. The "
"infrastructure hooks into the exception handler and emulates the operation "
"if the source belongs to the supported system register space."
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:94
msgid "The infrastructure emulates only the following system register space::"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:98
msgid ""
"(See Table C5-6 'System instruction encodings for non-Debug System register "
"accesses' in ARMv8 ARM DDI 0487A.h, for the list of registers)."
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:102
msgid ""
"The following rules are applied to the value returned by the infrastructure:"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:105
msgid "The value of an 'IMPLEMENTATION DEFINED' field is set to 0."
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:106
msgid ""
"The value of a reserved field is populated with the reserved value as "
"defined by the architecture."
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:108
msgid ""
"The value of a 'visible' field holds the system wide safe value for the "
"particular feature (except for MIDR_EL1, see section 4)."
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:110
msgid ""
"All other fields (i.e, invisible fields) are set to indicate the feature is "
"missing (as defined by the architecture)."
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:114
msgid "4. List of registers with visible features"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:116
msgid "ID_AA64ISAR0_EL1 - Instruction Set Attribute Register 0"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:119
#: ../../../arch/arm64/cpu-feature-registers.rst:152
#: ../../../arch/arm64/cpu-feature-registers.rst:179
#: ../../../arch/arm64/cpu-feature-registers.rst:194
#: ../../../arch/arm64/cpu-feature-registers.rst:214
#: ../../../arch/arm64/cpu-feature-registers.rst:246
#: ../../../arch/arm64/cpu-feature-registers.rst:254
#: ../../../arch/arm64/cpu-feature-registers.rst:262
#: ../../../arch/arm64/cpu-feature-registers.rst:288
#: ../../../arch/arm64/cpu-feature-registers.rst:296
#: ../../../arch/arm64/cpu-feature-registers.rst:318
#: ../../../arch/arm64/cpu-feature-registers.rst:326
#: ../../../arch/arm64/cpu-feature-registers.rst:340
msgid "Name"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:119
#: ../../../arch/arm64/cpu-feature-registers.rst:152
#: ../../../arch/arm64/cpu-feature-registers.rst:179
#: ../../../arch/arm64/cpu-feature-registers.rst:194
#: ../../../arch/arm64/cpu-feature-registers.rst:214
#: ../../../arch/arm64/cpu-feature-registers.rst:246
#: ../../../arch/arm64/cpu-feature-registers.rst:254
#: ../../../arch/arm64/cpu-feature-registers.rst:262
#: ../../../arch/arm64/cpu-feature-registers.rst:288
#: ../../../arch/arm64/cpu-feature-registers.rst:296
#: ../../../arch/arm64/cpu-feature-registers.rst:318
#: ../../../arch/arm64/cpu-feature-registers.rst:326
#: ../../../arch/arm64/cpu-feature-registers.rst:340
msgid "bits"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:119
#: ../../../arch/arm64/cpu-feature-registers.rst:152
#: ../../../arch/arm64/cpu-feature-registers.rst:179
#: ../../../arch/arm64/cpu-feature-registers.rst:194
#: ../../../arch/arm64/cpu-feature-registers.rst:214
#: ../../../arch/arm64/cpu-feature-registers.rst:246
#: ../../../arch/arm64/cpu-feature-registers.rst:254
#: ../../../arch/arm64/cpu-feature-registers.rst:262
#: ../../../arch/arm64/cpu-feature-registers.rst:288
#: ../../../arch/arm64/cpu-feature-registers.rst:296
#: ../../../arch/arm64/cpu-feature-registers.rst:318
#: ../../../arch/arm64/cpu-feature-registers.rst:326
#: ../../../arch/arm64/cpu-feature-registers.rst:340
msgid "visible"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:121
msgid "RNDR"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:121
#: ../../../arch/arm64/cpu-feature-registers.rst:248
msgid "[63-60]"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:121
#: ../../../arch/arm64/cpu-feature-registers.rst:123
#: ../../../arch/arm64/cpu-feature-registers.rst:125
#: ../../../arch/arm64/cpu-feature-registers.rst:127
#: ../../../arch/arm64/cpu-feature-registers.rst:129
#: ../../../arch/arm64/cpu-feature-registers.rst:131
#: ../../../arch/arm64/cpu-feature-registers.rst:133
#: ../../../arch/arm64/cpu-feature-registers.rst:135
#: ../../../arch/arm64/cpu-feature-registers.rst:137
#: ../../../arch/arm64/cpu-feature-registers.rst:139
#: ../../../arch/arm64/cpu-feature-registers.rst:141
#: ../../../arch/arm64/cpu-feature-registers.rst:143
#: ../../../arch/arm64/cpu-feature-registers.rst:145
#: ../../../arch/arm64/cpu-feature-registers.rst:154
#: ../../../arch/arm64/cpu-feature-registers.rst:158
#: ../../../arch/arm64/cpu-feature-registers.rst:162
#: ../../../arch/arm64/cpu-feature-registers.rst:164
#: ../../../arch/arm64/cpu-feature-registers.rst:181
#: ../../../arch/arm64/cpu-feature-registers.rst:183
#: ../../../arch/arm64/cpu-feature-registers.rst:185
#: ../../../arch/arm64/cpu-feature-registers.rst:187
#: ../../../arch/arm64/cpu-feature-registers.rst:196
#: ../../../arch/arm64/cpu-feature-registers.rst:198
#: ../../../arch/arm64/cpu-feature-registers.rst:200
#: ../../../arch/arm64/cpu-feature-registers.rst:202
#: ../../../arch/arm64/cpu-feature-registers.rst:204
#: ../../../arch/arm64/cpu-feature-registers.rst:216
#: ../../../arch/arm64/cpu-feature-registers.rst:218
#: ../../../arch/arm64/cpu-feature-registers.rst:220
#: ../../../arch/arm64/cpu-feature-registers.rst:222
#: ../../../arch/arm64/cpu-feature-registers.rst:224
#: ../../../arch/arm64/cpu-feature-registers.rst:226
#: ../../../arch/arm64/cpu-feature-registers.rst:228
#: ../../../arch/arm64/cpu-feature-registers.rst:230
#: ../../../arch/arm64/cpu-feature-registers.rst:232
#: ../../../arch/arm64/cpu-feature-registers.rst:234
#: ../../../arch/arm64/cpu-feature-registers.rst:236
#: ../../../arch/arm64/cpu-feature-registers.rst:238
#: ../../../arch/arm64/cpu-feature-registers.rst:240
#: ../../../arch/arm64/cpu-feature-registers.rst:248
#: ../../../arch/arm64/cpu-feature-registers.rst:256
#: ../../../arch/arm64/cpu-feature-registers.rst:264
#: ../../../arch/arm64/cpu-feature-registers.rst:266
#: ../../../arch/arm64/cpu-feature-registers.rst:268
#: ../../../arch/arm64/cpu-feature-registers.rst:270
#: ../../../arch/arm64/cpu-feature-registers.rst:272
#: ../../../arch/arm64/cpu-feature-registers.rst:274
#: ../../../arch/arm64/cpu-feature-registers.rst:276
#: ../../../arch/arm64/cpu-feature-registers.rst:278
#: ../../../arch/arm64/cpu-feature-registers.rst:280
#: ../../../arch/arm64/cpu-feature-registers.rst:282
#: ../../../arch/arm64/cpu-feature-registers.rst:290
#: ../../../arch/arm64/cpu-feature-registers.rst:298
#: ../../../arch/arm64/cpu-feature-registers.rst:300
#: ../../../arch/arm64/cpu-feature-registers.rst:302
#: ../../../arch/arm64/cpu-feature-registers.rst:304
#: ../../../arch/arm64/cpu-feature-registers.rst:306
#: ../../../arch/arm64/cpu-feature-registers.rst:308
#: ../../../arch/arm64/cpu-feature-registers.rst:310
#: ../../../arch/arm64/cpu-feature-registers.rst:312
#: ../../../arch/arm64/cpu-feature-registers.rst:320
#: ../../../arch/arm64/cpu-feature-registers.rst:328
#: ../../../arch/arm64/cpu-feature-registers.rst:330
#: ../../../arch/arm64/cpu-feature-registers.rst:332
#: ../../../arch/arm64/cpu-feature-registers.rst:334
#: ../../../arch/arm64/cpu-feature-registers.rst:342
#: ../../../arch/arm64/cpu-feature-registers.rst:344
#: ../../../arch/arm64/cpu-feature-registers.rst:346
#: ../../../arch/arm64/cpu-feature-registers.rst:348
msgid "y"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:123
msgid "TS"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:123
#: ../../../arch/arm64/cpu-feature-registers.rst:216
#: ../../../arch/arm64/cpu-feature-registers.rst:266
#: ../../../arch/arm64/cpu-feature-registers.rst:298
msgid "[55-52]"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:125
msgid "FHM"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:125
#: ../../../arch/arm64/cpu-feature-registers.rst:154
#: ../../../arch/arm64/cpu-feature-registers.rst:218
#: ../../../arch/arm64/cpu-feature-registers.rst:300
msgid "[51-48]"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:127
msgid "DP"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:127
#: ../../../arch/arm64/cpu-feature-registers.rst:220
#: ../../../arch/arm64/cpu-feature-registers.rst:268
#: ../../../arch/arm64/cpu-feature-registers.rst:290
msgid "[47-44]"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:129
#: ../../../arch/arm64/cpu-feature-registers.rst:270
msgid "SM4"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:129
#: ../../../arch/arm64/cpu-feature-registers.rst:156
#: ../../../arch/arm64/cpu-feature-registers.rst:270
msgid "[43-40]"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:131
msgid "SM3"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:131
#: ../../../arch/arm64/cpu-feature-registers.rst:222
msgid "[39-36]"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:133
#: ../../../arch/arm64/cpu-feature-registers.rst:272
msgid "SHA3"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:133
#: ../../../arch/arm64/cpu-feature-registers.rst:158
#: ../../../arch/arm64/cpu-feature-registers.rst:224
#: ../../../arch/arm64/cpu-feature-registers.rst:256
#: ../../../arch/arm64/cpu-feature-registers.rst:272
msgid "[35-32]"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:135
msgid "RDM"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:135
#: ../../../arch/arm64/cpu-feature-registers.rst:226
#: ../../../arch/arm64/cpu-feature-registers.rst:328
msgid "[31-28]"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:137
msgid "ATOMICS"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:137
#: ../../../arch/arm64/cpu-feature-registers.rst:162
#: ../../../arch/arm64/cpu-feature-registers.rst:198
#: ../../../arch/arm64/cpu-feature-registers.rst:230
#: ../../../arch/arm64/cpu-feature-registers.rst:276
#: ../../../arch/arm64/cpu-feature-registers.rst:302
msgid "[23-20]"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:139
#: ../../../arch/arm64/cpu-feature-registers.rst:342
msgid "CRC32"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:139
#: ../../../arch/arm64/cpu-feature-registers.rst:164
#: ../../../arch/arm64/cpu-feature-registers.rst:200
#: ../../../arch/arm64/cpu-feature-registers.rst:232
#: ../../../arch/arm64/cpu-feature-registers.rst:278
#: ../../../arch/arm64/cpu-feature-registers.rst:304
#: ../../../arch/arm64/cpu-feature-registers.rst:330
#: ../../../arch/arm64/cpu-feature-registers.rst:342
msgid "[19-16]"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:141
#: ../../../arch/arm64/cpu-feature-registers.rst:344
msgid "SHA2"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:141
#: ../../../arch/arm64/cpu-feature-registers.rst:166
#: ../../../arch/arm64/cpu-feature-registers.rst:234
#: ../../../arch/arm64/cpu-feature-registers.rst:306
#: ../../../arch/arm64/cpu-feature-registers.rst:332
#: ../../../arch/arm64/cpu-feature-registers.rst:344
msgid "[15-12]"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:143
#: ../../../arch/arm64/cpu-feature-registers.rst:346
msgid "SHA1"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:143
#: ../../../arch/arm64/cpu-feature-registers.rst:168
#: ../../../arch/arm64/cpu-feature-registers.rst:183
#: ../../../arch/arm64/cpu-feature-registers.rst:236
#: ../../../arch/arm64/cpu-feature-registers.rst:308
#: ../../../arch/arm64/cpu-feature-registers.rst:320
#: ../../../arch/arm64/cpu-feature-registers.rst:334
#: ../../../arch/arm64/cpu-feature-registers.rst:346
msgid "[11-8]"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:145
#: ../../../arch/arm64/cpu-feature-registers.rst:280
#: ../../../arch/arm64/cpu-feature-registers.rst:348
msgid "AES"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:145
#: ../../../arch/arm64/cpu-feature-registers.rst:170
#: ../../../arch/arm64/cpu-feature-registers.rst:185
#: ../../../arch/arm64/cpu-feature-registers.rst:238
#: ../../../arch/arm64/cpu-feature-registers.rst:280
#: ../../../arch/arm64/cpu-feature-registers.rst:310
#: ../../../arch/arm64/cpu-feature-registers.rst:348
msgid "[7-4]"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:149
msgid "ID_AA64PFR0_EL1 - Processor Feature Register 0"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:154
msgid "DIT"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:156
msgid "MPAM"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:156
#: ../../../arch/arm64/cpu-feature-registers.rst:160
#: ../../../arch/arm64/cpu-feature-registers.rst:166
#: ../../../arch/arm64/cpu-feature-registers.rst:168
#: ../../../arch/arm64/cpu-feature-registers.rst:170
#: ../../../arch/arm64/cpu-feature-registers.rst:172
msgid "n"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:158
msgid "SVE"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:160
msgid "GIC"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:160
#: ../../../arch/arm64/cpu-feature-registers.rst:181
#: ../../../arch/arm64/cpu-feature-registers.rst:228
#: ../../../arch/arm64/cpu-feature-registers.rst:274
msgid "[27-24]"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:162
msgid "AdvSIMD"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:164
msgid "FP"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:166
msgid "EL3"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:168
msgid "EL2"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:170
msgid "EL1"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:172
msgid "EL0"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:172
#: ../../../arch/arm64/cpu-feature-registers.rst:187
#: ../../../arch/arm64/cpu-feature-registers.rst:204
#: ../../../arch/arm64/cpu-feature-registers.rst:240
#: ../../../arch/arm64/cpu-feature-registers.rst:282
#: ../../../arch/arm64/cpu-feature-registers.rst:312
msgid "[3-0]"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:176
msgid "ID_AA64PFR1_EL1 - Processor Feature Register 1"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:181
msgid "SME"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:183
msgid "MTE"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:185
msgid "SSBS"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:187
msgid "BT"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:191
msgid "MIDR_EL1 - Main ID Register"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:196
msgid "Implementer"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:196
msgid "[31-24]"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:198
msgid "Variant"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:200
msgid "Architecture"
msgstr "æ¶æ§‹"

#: ../../../arch/arm64/cpu-feature-registers.rst:202
msgid "PartNum"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:202
msgid "[15-4]"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:204
msgid "Revision"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:207
msgid ""
"NOTE: The 'visible' fields of MIDR_EL1 will contain the value as available "
"on the CPU where it is fetched and is not a system wide safe value."
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:211
msgid "ID_AA64ISAR1_EL1 - Instruction set attribute register 1"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:216
#: ../../../arch/arm64/cpu-feature-registers.rst:268
msgid "I8MM"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:218
msgid "DGH"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:220
#: ../../../arch/arm64/cpu-feature-registers.rst:276
msgid "BF16"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:222
msgid "SB"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:224
msgid "FRINTTS"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:226
msgid "GPI"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:228
msgid "GPA"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:230
msgid "LRCPC"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:232
msgid "FCMA"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:234
msgid "JSCVT"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:236
msgid "API"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:238
msgid "APA"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:240
msgid "DPB"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:243
msgid "ID_AA64MMFR0_EL1 - Memory model feature register 0"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:248
msgid "ECV"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:251
msgid "ID_AA64MMFR2_EL1 - Memory model feature register 2"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:256
msgid "AT"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:259
msgid "ID_AA64ZFR0_EL1 - SVE feature ID register 0"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:264
msgid "F64MM"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:264
msgid "[59-56]"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:266
msgid "F32MM"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:274
msgid "B16B16"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:278
msgid "BitPerm"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:282
msgid "SVEVer"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:285
msgid "ID_AA64MMFR1_EL1 - Memory model feature register 1"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:290
msgid "AFP"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:293
msgid "ID_AA64ISAR2_EL1 - Instruction set attribute register 2"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:298
msgid "CSSC"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:300
msgid "RPRFM"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:302
msgid "BC"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:304
msgid "MOPS"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:306
msgid "APA3"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:308
msgid "GPA3"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:310
msgid "RPRES"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:312
msgid "WFXT"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:315
msgid "MVFR0_EL1 - AArch32 Media and VFP Feature Register 0"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:320
msgid "FPDP"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:323
msgid "MVFR1_EL1 - AArch32 Media and VFP Feature Register 1"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:328
msgid "SIMDFMAC"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:330
msgid "SIMDSP"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:332
msgid "SIMDInt"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:334
msgid "SIMDLS"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:337
msgid "ID_ISAR5_EL1 - AArch32 Instruction Set Attribute Register 5"
msgstr ""

#: ../../../arch/arm64/cpu-feature-registers.rst:353
msgid "Appendix I: Example"
msgstr ""
