# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# Library Manager: Library "test_complete" contents cleared.
acom -reorder -dbg -e 100 -work test_complete -2008  $dsn/src/complete.vhd $dsn/src/ALU.vhd $dsn/src/instruction_buffer.vhd $dsn/src/register_file.vhd $dsn/src/Data_Forwading_Unit.vhd "$dsn/src/Forwarding Muxes.vhd" $dsn/src/instruction_buffer_tb.vhd $dsn/src/EX_WB.vhd
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/complete.vhd
# Compile Entity "processor_model"
# Compile Architecture "behavior" of Entity "processor_model"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU_Behavior" of Entity "ALU"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/instruction_buffer.vhd
# Compile Package "instr_pack"
# Compile Entity "instruction_buffer"
# Compile Architecture "behaviorhal" of Entity "instruction_buffer"
# Compile Entity "IF_ID"
# Compile Architecture "behavioral" of Entity "IF_ID"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behaviorhal" of Entity "register_file"
# Compile Entity "ID_EX"
# Compile Architecture "behavioral" of Entity "ID_EX"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/Data_Forwading_Unit.vhd
# Compile Entity "Data_Forwading_Unit"
# Compile Architecture "behavior" of Entity "Data_Forwading_Unit"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/Forwarding Muxes.vhd
# Compile Entity "\Forwarding Muxes\"
# Compile Architecture "\Forwarding Muxes\" of Entity "\Forwarding Muxes\"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/instruction_buffer_tb.vhd
# Compile Entity "instruction_buffer_tb"
# Compile Architecture "tb" of Entity "instruction_buffer_tb"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/EX_WB.vhd
# Compile Entity "EX_WB"
# Compile Architecture "behavioral" of Entity "EX_WB"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/instruction_buffer_tb.vhd
# Compile Architecture "tb" of Entity "instruction_buffer_tb"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/complete.vhd
# Compile Entity "processor_model"
# Compile Architecture "behavior" of Entity "processor_model"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/complete.vhd
# Compile Entity "processor_model"
# Compile Architecture "behavior" of Entity "processor_model"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/complete.vhd
# Compile Entity "processor_model"
# Compile Architecture "behavior" of Entity "processor_model"
# Error: COMP96_0055: complete.vhd : (14, 10): Cannot find context item "work.regfile_pack".
# Error: VLM_0029: complete.vhd : (58, 1): Entity "processor_model" not found.
# Error: COMP96_0056: complete.vhd : (58, 1): Cannot find referenced entity declaration "processor_model".
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.5 [s]
acom -dbg -e 100 -work test_complete -2008  $dsn/src/complete.vhd
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/complete.vhd
# Compile Entity "processor_model"
# Error: COMP96_0055: complete.vhd : (14, 10): Cannot find context item "work.regfile_pack".
# Compile Architecture "behavior" of Entity "processor_model"
# Error: VLM_0029: complete.vhd : (58, 1): Entity "processor_model" not found.
# Error: COMP96_0056: complete.vhd : (58, 1): Cannot find referenced entity declaration "processor_model".
# Compile failure 3 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -dbg -e 100 -work test_complete -2008  $dsn/src/complete.vhd $dsn/src/ALU.vhd $dsn/src/instruction_buffer.vhd $dsn/src/register_file.vhd $dsn/src/Data_Forwading_Unit.vhd "$dsn/src/Forwarding Muxes.vhd" $dsn/src/instruction_buffer_tb.vhd $dsn/src/EX_WB.vhd
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/complete.vhd
# Compile Entity "processor_model"
# Compile Architecture "behavior" of Entity "processor_model"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU_Behavior" of Entity "ALU"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/instruction_buffer.vhd
# Compile Package "instr_pack"
# Compile Entity "instruction_buffer"
# Compile Architecture "behaviorhal" of Entity "instruction_buffer"
# Compile Entity "IF_ID"
# Compile Architecture "behavioral" of Entity "IF_ID"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behaviorhal" of Entity "register_file"
# Compile Entity "ID_EX"
# Compile Architecture "behavioral" of Entity "ID_EX"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/Data_Forwading_Unit.vhd
# Compile Entity "Data_Forwading_Unit"
# Compile Architecture "behavior" of Entity "Data_Forwading_Unit"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/Forwarding Muxes.vhd
# Compile Entity "\Forwarding Muxes\"
# Compile Architecture "\Forwarding Muxes\" of Entity "\Forwarding Muxes\"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/instruction_buffer_tb.vhd
# Compile Entity "instruction_buffer_tb"
# Compile Architecture "tb" of Entity "instruction_buffer_tb"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/EX_WB.vhd
# Compile Entity "EX_WB"
# Compile Architecture "behavioral" of Entity "EX_WB"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.2 [s].
acom -dbg -e 100 -work test_complete -2008  $dsn/src/complete.vhd
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/complete.vhd
# Compile Entity "processor_model"
# Compile Architecture "behavior" of Entity "processor_model"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -dbg -e 100 -work test_complete -2008  $dsn/src/complete.vhd
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/complete.vhd
# Compile Entity "processor_model"
# Error: COMP96_0015: complete.vhd : (37, 1): ';' expected.
# Error: COMP96_0018: complete.vhd : (45, 3): Identifier expected.
# Compile Architecture "behavior" of Entity "processor_model"
# Compile failure 2 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -dbg -e 100 -work test_complete -2008  $dsn/src/complete.vhd
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/complete.vhd
# Compile Entity "processor_model"
# Compile Architecture "behavior" of Entity "processor_model"
# Error: COMP96_0122: complete.vhd : (82, 2): Symbol "ins_IDEX" has already been declared in this scope.
# Compile failure 1 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -dbg -e 100 -work test_complete -2008  $dsn/src/complete.vhd
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/complete.vhd
# Compile Entity "processor_model"
# Compile Architecture "behavior" of Entity "processor_model"
# Error: COMP96_0413: complete.vhd : (132, 31): Actual of mode "in" cannot be assigned to formal "instr_out" of mode "out".
# Compile failure 1 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -dbg -e 100 -work test_complete -2008  $dsn/src/complete.vhd
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/complete.vhd
# Compile Entity "processor_model"
# Compile Architecture "behavior" of Entity "processor_model"
# Error: COMP96_0122: complete.vhd : (82, 2): Symbol "ins_IDEX" has already been declared in this scope.
# Compile failure 1 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -dbg -e 100 -work test_complete -2008  $dsn/src/complete.vhd
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/complete.vhd
# Compile Entity "processor_model"
# Compile Architecture "behavior" of Entity "processor_model"
# Error: COMP96_0413: complete.vhd : (132, 31): Actual of mode "in" cannot be assigned to formal "instr_out" of mode "out".
# Compile failure 1 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -dbg -e 100 -work test_complete -2008  $dsn/src/complete.vhd
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/complete.vhd
# Compile Entity "processor_model"
# Compile Architecture "behavior" of Entity "processor_model"
# Error: COMP96_0413: complete.vhd : (136, 31): Actual of mode "in" cannot be assigned to formal "instr_out" of mode "out".
# Error: COMP96_0413: complete.vhd : (137, 91): Actual of mode "in" cannot be assigned to formal "rs1_data_out" of mode "out".
# Error: COMP96_0413: complete.vhd : (138, 19): Actual of mode "in" cannot be assigned to formal "rs2_data_out" of mode "out".
# Error: COMP96_0413: complete.vhd : (138, 50): Actual of mode "in" cannot be assigned to formal "rs3_data_out" of mode "out".
# Error: COMP96_0413: complete.vhd : (138, 80): Actual of mode "in" cannot be assigned to formal "rd_data_out" of mode "out".
# Compile failure 5 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -dbg -e 100 -work test_complete -2008  $dsn/src/complete.vhd
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/complete.vhd
# Compile Entity "processor_model"
# Compile Architecture "behavior" of Entity "processor_model"
# Error: COMP96_0015: complete.vhd : (87, 2): ';' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -dbg -e 100 -work test_complete -2008  $dsn/src/complete.vhd
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/complete.vhd
# Compile Entity "processor_model"
# Compile Architecture "behavior" of Entity "processor_model"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 +access +r +m+instruction_buffer_tb instruction_buffer_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6784 kB (elbread=427 elab2=6191 kernel=166 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\vleen\Documents\GitHub\4_stage_multi\test_complete\test_complete\src\wave.asdb
#  4:03 PM, Sunday, November 27, 2022
#  Simulation has been initialized
# VSIM: 26 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+instruction_buffer_tb instruction_buffer_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6784 kB (elbread=427 elab2=6191 kernel=166 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\vleen\Documents\GitHub\4_stage_multi\test_complete\test_complete\src\wave.asdb
#  4:06 PM, Sunday, November 27, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/wave.asdb'.
# VSIM: 1 object(s) traced.
acom -dbg -e 100 -work test_complete -2008  $dsn/src/test.vhd
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/test.vhd
# Compile Entity "instruction_buffer_tb"
# Compile Architecture "tb" of Entity "instruction_buffer_tb"
# Error: COMP96_0078: test.vhd : (70, 104): Unknown identifier "rs3data".
# Compile failure 1 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -dbg -e 100 -work test_complete -2008  $dsn/src/test.vhd
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/test.vhd
# Compile Entity "instruction_buffer_tb"
# Compile Architecture "tb" of Entity "instruction_buffer_tb"
# Error: COMP96_0078: test.vhd : (70, 133): Unknown identifier "instr_out".
# Error: COMP96_0133: test.vhd : (70, 133): Cannot find object declaration.
# Error: COMP96_0112: test.vhd : (70, 133): "instr_out" does not match the formal name.
# Error: COMP96_0207: test.vhd : (63, 2): No actual specified for local port "instr_in".
# Compile failure 4 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -dbg -e 100 -work test_complete -2008  $dsn/src/test.vhd
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/test.vhd
# Compile Entity "instruction_buffer_tb"
# Compile Architecture "tb" of Entity "instruction_buffer_tb"
# Error: COMP96_0078: test.vhd : (70, 133): Unknown identifier "instr_out".
# Error: COMP96_0133: test.vhd : (70, 133): Cannot find object declaration.
# Error: COMP96_0112: test.vhd : (70, 133): "instr_out" does not match the formal name.
# Error: COMP96_0207: test.vhd : (63, 2): No actual specified for local port "instr_in".
# Compile failure 4 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -dbg -e 100 -work test_complete -2008  $dsn/src/complete.vhd $dsn/src/ALU.vhd $dsn/src/instruction_buffer.vhd $dsn/src/register_file.vhd $dsn/src/Data_Forwading_Unit.vhd "$dsn/src/Forwarding Muxes.vhd" $dsn/src/instruction_buffer_tb.vhd $dsn/src/EX_WB.vhd $dsn/src/test.vhd
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/complete.vhd
# Compile Entity "processor_model"
# Compile Architecture "behavior" of Entity "processor_model"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU_Behavior" of Entity "ALU"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/instruction_buffer.vhd
# Compile Package "instr_pack"
# Compile Entity "instruction_buffer"
# Compile Architecture "behaviorhal" of Entity "instruction_buffer"
# Compile Entity "IF_ID"
# Compile Architecture "behavioral" of Entity "IF_ID"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behaviorhal" of Entity "register_file"
# Compile Entity "ID_EX"
# Compile Architecture "behavioral" of Entity "ID_EX"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/Data_Forwading_Unit.vhd
# Compile Entity "Data_Forwading_Unit"
# Compile Architecture "behavior" of Entity "Data_Forwading_Unit"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/Forwarding Muxes.vhd
# Compile Entity "\Forwarding Muxes\"
# Compile Architecture "\Forwarding Muxes\" of Entity "\Forwarding Muxes\"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/instruction_buffer_tb.vhd
# Compile Entity "instruction_buffer_tb"
# Compile Architecture "tb" of Entity "instruction_buffer_tb"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/EX_WB.vhd
# Compile Entity "EX_WB"
# Compile Architecture "behavioral" of Entity "EX_WB"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/test.vhd
# Compile Entity "instruction_buffer_tb"
# Compile Architecture "tb" of Entity "instruction_buffer_tb"
# Warning: COMP96_0994: test.vhd : (20, 1): Multiple architecture "tb" of entity "instruction_buffer_tb" found in "C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/test.vhd", "C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/instruction_buffer_tb.vhd".
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6785 kB (elbread=427 elab2=6192 kernel=166 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\vleen\Documents\GitHub\4_stage_multi\test_complete\test_complete\src\wave.asdb
#  4:11 PM, Sunday, November 27, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /instruction_buffer_tb/ins_IFID not found in C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_buffer_tb/ins_IDEX not found in C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_buffer_tb/u_EX_WB/instr_out not found in C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_buffer_tb/rs1_save_IDEX not found in C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_buffer_tb/rs2_save_IDEX not found in C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_buffer_tb/rs3_save_IDEX not found in C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_buffer_tb/rsd_save_IDEX not found in C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_buffer_tb/ins_EXWB not found in C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_buffer_tb/rs1_save_EXWB not found in C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_buffer_tb/rs2_save_EXWB not found in C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_buffer_tb/rs3_save_EXWB not found in C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_buffer_tb/rsd_save_EXWB not found in C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_buffer_tb/FWD_A not found in C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_buffer_tb/FWD_B not found in C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_buffer_tb/FWD_C not found in C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/wave.asdb.
# KERNEL: Warning: KERNEL_0291 Object "/instruction_buffer_tb/in_buffer" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/instruction_buffer_tb/clk" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/instruction_buffer_tb/reset" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/instruction_buffer_tb/write" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/instruction_buffer_tb/instr_out" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/instruction_buffer_tb/instr_in" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/instruction_buffer_tb/rs1_data" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/instruction_buffer_tb/rs2_data" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/instruction_buffer_tb/rs3_data" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/instruction_buffer_tb/rd_data" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/instruction_buffer_tb/output" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/instruction_buffer_tb/instrc" has already been traced.
# VSIM: 0 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/wave.asdb'.
# VSIM: 1 object(s) traced.
# VSIM: 3 object(s) traced.
# VSIM: 3 object(s) traced.
# KERNEL: Warning: KERNEL_0291 Object "/instruction_buffer_tb/UUT/u4/r1_out" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/instruction_buffer_tb/UUT/u4/r2_out" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/instruction_buffer_tb/UUT/u4/r3_out" has already been traced.
# VSIM: 1 object(s) traced.
# KERNEL: Warning: KERNEL_0291 Object "/instruction_buffer_tb/UUT/u4/alu_out" has already been traced.
# VSIM: 0 object(s) traced.
run @100us
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /instruction_buffer_tb/UUT/u1,  Process: line__73.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /instruction_buffer_tb/UUT/u1,  Process: line__73.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /instruction_buffer_tb/UUT/u1,  Process: line__73.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /instruction_buffer_tb/UUT/u1,  Process: line__73.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /instruction_buffer_tb/UUT/u1,  Process: line__73.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /instruction_buffer_tb/UUT/u1,  Process: line__73.
# KERNEL: stopped at time: 100 us
endsim
# VSIM: Simulation has finished.
# Library Manager: Library "test_complete" contents cleared.
acom -reorder -dbg -e 100 -work test_complete -2008  $dsn/src/complete.vhd $dsn/src/ALU.vhd $dsn/src/instruction_buffer.vhd $dsn/src/register_file.vhd $dsn/src/Data_Forwading_Unit.vhd "$dsn/src/Forwarding Muxes.vhd" $dsn/src/instruction_buffer_tb.vhd $dsn/src/EX_WB.vhd $dsn/src/test.vhd
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/complete.vhd
# Compile Entity "processor_model"
# Compile Architecture "behavior" of Entity "processor_model"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU_Behavior" of Entity "ALU"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/instruction_buffer.vhd
# Compile Package "instr_pack"
# Compile Entity "instruction_buffer"
# Compile Architecture "behaviorhal" of Entity "instruction_buffer"
# Compile Entity "IF_ID"
# Compile Architecture "behavioral" of Entity "IF_ID"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behaviorhal" of Entity "register_file"
# Compile Entity "ID_EX"
# Compile Architecture "behavioral" of Entity "ID_EX"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/Data_Forwading_Unit.vhd
# Compile Entity "Data_Forwading_Unit"
# Compile Architecture "behavior" of Entity "Data_Forwading_Unit"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/Forwarding Muxes.vhd
# Compile Entity "\Forwarding Muxes\"
# Compile Architecture "\Forwarding Muxes\" of Entity "\Forwarding Muxes\"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/instruction_buffer_tb.vhd
# Compile Entity "instruction_buffer_tb"
# Compile Architecture "tb" of Entity "instruction_buffer_tb"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/EX_WB.vhd
# Compile Entity "EX_WB"
# Compile Architecture "behavioral" of Entity "EX_WB"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/test.vhd
# Compile Entity "instruction_buffer_tb"
# Compile Architecture "tb" of Entity "instruction_buffer_tb"
# Warning: COMP96_0994: test.vhd : (20, 1): Multiple architecture "tb" of entity "instruction_buffer_tb" found in "C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/test.vhd", "C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/instruction_buffer_tb.vhd".
# Warning: COMP96_0993: Automatically determined compilation order may be incorrect because duplicate secondary design units were found.
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/complete.vhd
# Compile Entity "processor_model"
# Compile Architecture "behavior" of Entity "processor_model"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/test.vhd
# Compile Architecture "tb" of Entity "instruction_buffer_tb"
# File: C:/Users/vleen/Documents/GitHub/4_stage_multi/test_complete/test_complete/src/instruction_buffer_tb.vhd
# Compile Architecture "tb" of Entity "instruction_buffer_tb"
# Top-level unit(s) detected:
# Entity => instruction_buffer_tb
# Compile success 0 Errors 2 Warnings  Analysis time :  0.5 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+instruction_buffer_tb instruction_buffer_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# S