#-----------------------------------------------------------
# PlanAhead v12.3
# Build 101344 by hdbuild on Sat Sep  4 00:26:34 MDT 2010
# Start of session at: Wed Jun 22 23:46:58 2022
# Process ID: 11300
# Log file: C:/Users/Muhammad Ali khan/DSD/lab8a/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Muhammad Ali khan/DSD/lab8a/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui -source {C:/Users/Muhammad Ali khan/DSD/lab8a/pa.fromNetlist.tcl}
# create_project -name lab8a -dir "C:/Users/Muhammad Ali khan/DSD/lab8a/planAhead_run_1" -part xc6slx9ftg256-2
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Muhammad Ali khan/DSD/lab8a/Lock_SD.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Muhammad Ali khan/DSD/lab8a} }
# set_param project.pinAheadLayout  yes
# set_param project.paUcfFile  "Lock_SD.ucf"
# add_files "Lock_SD.ucf" -fileset [get_property constrset [current_run]]
# open_netlist_design
set_property IOSTANDARD LVCMOS33 [get_ports {seg7[6]} {seg7[5]} {seg7[4]} {seg7[3]} {seg7[2]} {seg7[1]} {seg7[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg7[6]} {seg7[5]} {seg7[4]} {seg7[3]} {seg7[2]} {seg7[1]} {seg7[0]}]
save_design
exit
