Information: Updating design information... (UID-85)
Warning: Design 'hrs_encoder_68_64' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : hrs_encoder_68_64
Version: W-2024.09-SP5
Date   : Fri Aug  1 20:12:34 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt0p8v25c   Library: saed14rvt_base_tt0p8v25c
Wire Load Model Mode: top

  Startpoint: rs128_final_inst_0/parity_symbol_3_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs128_final_inst_0/parity_symbol_3_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hrs_encoder_68_64  8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rs128_final_inst_0/parity_symbol_3_reg[7]/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  rs128_final_inst_0/parity_symbol_3_reg[7]/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.06       0.06 f
  rs128_final_inst_0/U11/X (SAEDRVT14_ND2_MM_1)           0.04       0.10 r
  rs128_final_inst_0/U10/X (SAEDRVT14_ND2_MM_8)           0.03       0.13 f
  rs128_final_inst_0/mult3/a[7] (gf256_mult_29)           0.00       0.13 f
  rs128_final_inst_0/mult3/mult_557/A[7] (gf256_mult_29_DW02_mult_0_DW02_mult_31)
                                                          0.00       0.13 f
  rs128_final_inst_0/mult3/mult_557/U6/X (SAEDRVT14_INV_S_8)
                                                          0.03       0.16 r
  rs128_final_inst_0/mult3/mult_557/U51/X (SAEDRVT14_NR2_MM_1)
                                                          0.03       0.19 f
  rs128_final_inst_0/mult3/mult_557/S4_3/S (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.24 f
  rs128_final_inst_0/mult3/mult_557/U13/X (SAEDRVT14_EO2_1)
                                                          0.06       0.30 f
  rs128_final_inst_0/mult3/mult_557/FS_1/A[8] (gf256_mult_29_DW01_add_0_DW01_add_31)
                                                          0.00       0.30 f
  rs128_final_inst_0/mult3/mult_557/FS_1/U3/X (SAEDRVT14_NR2_MM_8)
                                                          0.02       0.33 r
  rs128_final_inst_0/mult3/mult_557/FS_1/U6/X (SAEDRVT14_ND2B_4)
                                                          0.03       0.36 r
  rs128_final_inst_0/mult3/mult_557/FS_1/U5/X (SAEDRVT14_EO2_3)
                                                          0.04       0.40 f
  rs128_final_inst_0/mult3/mult_557/FS_1/SUM[8] (gf256_mult_29_DW01_add_0_DW01_add_31)
                                                          0.00       0.40 f
  rs128_final_inst_0/mult3/mult_557/PRODUCT[10] (gf256_mult_29_DW02_mult_0_DW02_mult_31)
                                                          0.00       0.40 f
  rs128_final_inst_0/mult3/U6/X (SAEDRVT14_INV_S_1)       0.04       0.44 r
  rs128_final_inst_0/mult3/U14/X (SAEDRVT14_EO4_1)        0.05       0.49 r
  rs128_final_inst_0/mult3/result[0] (gf256_mult_29)      0.00       0.49 r
  rs128_final_inst_0/U7/X (SAEDRVT14_EN2_3)               0.03       0.52 f
  rs128_final_inst_0/U99/X (SAEDRVT14_NR2_MM_1)           0.02       0.54 r
  rs128_final_inst_0/parity_symbol_3_reg[0]/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  rs128_final_inst_0/parity_symbol_3_reg[0]/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.56 r
  library setup time                                     -0.02       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rs98_inst_1/encode_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs98_inst_1/parity_symbol_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hrs_encoder_68_64  8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rs98_inst_1/encode_cnt_reg[1]/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       0.00 r
  rs98_inst_1/encode_cnt_reg[1]/Q (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.08       0.08 f
  rs98_inst_1/U8/X (SAEDRVT14_INV_S_8)                    0.03       0.11 r
  rs98_inst_1/U12/X (SAEDRVT14_AN2_4)                     0.02       0.13 r
  rs98_inst_1/U29/X (SAEDRVT14_AN2_MM_6)                  0.04       0.17 r
  rs98_inst_1/U11/X (SAEDRVT14_AO22_0P5)                  0.04       0.21 r
  rs98_inst_1/U71/X (SAEDRVT14_AO221_0P5)                 0.04       0.25 r
  rs98_inst_1/U69/X (SAEDRVT14_OR2_MM_1)                  0.03       0.28 r
  rs98_inst_1/U21/X (SAEDRVT14_EO2_2)                     0.04       0.32 f
  rs98_inst_1/mult_inst/a[3] (gf256_mult_51)              0.00       0.32 f
  rs98_inst_1/mult_inst/mult_557/A[3] (gf256_mult_51_DW02_mult_0_DW02_mult_50)
                                                          0.00       0.32 f
  rs98_inst_1/mult_inst/mult_557/U56/X (SAEDRVT14_INV_6)
                                                          0.01       0.33 r
  rs98_inst_1/mult_inst/mult_557/U90/X (SAEDRVT14_NR2_1)
                                                          0.03       0.36 f
  rs98_inst_1/mult_inst/mult_557/S2_3_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.40 f
  rs98_inst_1/mult_inst/mult_557/S1_4_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.44 f
  rs98_inst_1/mult_inst/mult_557/FS_1/A[2] (gf256_mult_51_DW01_add_0_DW01_add_50)
                                                          0.00       0.44 f
  rs98_inst_1/mult_inst/mult_557/FS_1/SUM[2] (gf256_mult_51_DW01_add_0_DW01_add_50)
                                                          0.00       0.44 f
  rs98_inst_1/mult_inst/mult_557/PRODUCT[4] (gf256_mult_51_DW02_mult_0_DW02_mult_50)
                                                          0.00       0.44 f
  rs98_inst_1/mult_inst/U14/X (SAEDRVT14_EN3_U_0P5)       0.06       0.50 f
  rs98_inst_1/mult_inst/U13/X (SAEDRVT14_EN3_1)           0.04       0.54 r
  rs98_inst_1/mult_inst/result[4] (gf256_mult_51)         0.00       0.54 r
  rs98_inst_1/U44/X (SAEDRVT14_AN2_4)                     0.02       0.56 r
  rs98_inst_1/parity_symbol_reg[4]/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  rs98_inst_1/parity_symbol_reg[4]/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       0.56 r
  library setup time                                     -0.01       0.56
  data required time                                                 0.56
  --------------------------------------------------------------------------
  data required time                                                 0.56
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rs128_final_inst_2/parity_symbol_3_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs128_final_inst_2/parity_symbol_3_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hrs_encoder_68_64  8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rs128_final_inst_2/parity_symbol_3_reg[4]/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  rs128_final_inst_2/parity_symbol_3_reg[4]/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  rs128_final_inst_2/U11/X (SAEDRVT14_EN2_4)              0.04       0.09 f
  rs128_final_inst_2/mult3/a[4] (gf256_mult_21)           0.00       0.09 f
  rs128_final_inst_2/mult3/mult_557/A[4] (gf256_mult_21_DW02_mult_0_DW02_mult_23)
                                                          0.00       0.09 f
  rs128_final_inst_2/mult3/mult_557/U37/X (SAEDRVT14_INV_3)
                                                          0.08       0.17 r
  rs128_final_inst_2/mult3/mult_557/U48/X (SAEDRVT14_NR2_MM_1)
                                                          0.05       0.22 f
  rs128_final_inst_2/mult3/mult_557/S2_4_3/S (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.27 f
  rs128_final_inst_2/mult3/mult_557/S2_5_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.30 f
  rs128_final_inst_2/mult3/mult_557/S2_6_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.34 f
  rs128_final_inst_2/mult3/mult_557/S4_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.39 f
  rs128_final_inst_2/mult3/mult_557/FS_1/A[5] (gf256_mult_21_DW01_add_0_DW01_add_23)
                                                          0.00       0.39 f
  rs128_final_inst_2/mult3/mult_557/FS_1/SUM[5] (gf256_mult_21_DW01_add_0_DW01_add_23)
                                                          0.00       0.39 f
  rs128_final_inst_2/mult3/mult_557/PRODUCT[7] (gf256_mult_21_DW02_mult_0_DW02_mult_23)
                                                          0.00       0.39 f
  rs128_final_inst_2/mult3/U23/X (SAEDRVT14_EN3_1)        0.05       0.44 f
  rs128_final_inst_2/mult3/U19/X (SAEDRVT14_EN3_1)        0.04       0.48 r
  rs128_final_inst_2/mult3/result[7] (gf256_mult_21)      0.00       0.48 r
  rs128_final_inst_2/U107/X (SAEDRVT14_EN2_1)             0.04       0.51 f
  rs128_final_inst_2/U106/X (SAEDRVT14_NR2_MM_1)          0.03       0.54 r
  rs128_final_inst_2/parity_symbol_3_reg[7]/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  rs128_final_inst_2/parity_symbol_3_reg[7]/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.56 r
  library setup time                                     -0.02       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rs128_inst_0/parity_symbol_3_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs128_inst_0/parity_symbol_2_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hrs_encoder_68_64  8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rs128_inst_0/parity_symbol_3_reg[5]/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  rs128_inst_0/parity_symbol_3_reg[5]/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  rs128_inst_0/U10/X (SAEDRVT14_EO2_3)                    0.04       0.10 f
  rs128_inst_0/mult2/a[5] (gf256_mult_46)                 0.00       0.10 f
  rs128_inst_0/mult2/mult_557/A[5] (gf256_mult_46_DW02_mult_0_DW02_mult_46)
                                                          0.00       0.10 f
  rs128_inst_0/mult2/mult_557/U13/X (SAEDRVT14_INV_3)     0.08       0.18 r
  rs128_inst_0/mult2/mult_557/U64/X (SAEDRVT14_NR2_1)     0.07       0.24 f
  rs128_inst_0/mult2/mult_557/S2_5_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.29 f
  rs128_inst_0/mult2/mult_557/S2_6_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.32 f
  rs128_inst_0/mult2/mult_557/S4_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.37 f
  rs128_inst_0/mult2/mult_557/FS_1/A[5] (gf256_mult_46_DW01_add_0_DW01_add_46)
                                                          0.00       0.37 f
  rs128_inst_0/mult2/mult_557/FS_1/SUM[5] (gf256_mult_46_DW01_add_0_DW01_add_46)
                                                          0.00       0.37 f
  rs128_inst_0/mult2/mult_557/PRODUCT[7] (gf256_mult_46_DW02_mult_0_DW02_mult_46)
                                                          0.00       0.37 f
  rs128_inst_0/mult2/U11/X (SAEDRVT14_EO4_1)              0.06       0.43 f
  rs128_inst_0/mult2/U18/X (SAEDRVT14_EO4_1)              0.05       0.48 f
  rs128_inst_0/mult2/result[0] (gf256_mult_46)            0.00       0.48 f
  rs128_inst_0/U58/X (SAEDRVT14_EN2_1)                    0.04       0.52 f
  rs128_inst_0/U101/X (SAEDRVT14_NR2_MM_1)                0.03       0.55 r
  rs128_inst_0/parity_symbol_2_reg[0]/D (SAEDRVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  rs128_inst_0/parity_symbol_2_reg[0]/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.56 r
  library setup time                                     -0.02       0.55
  data required time                                                 0.55
  --------------------------------------------------------------------------
  data required time                                                 0.55
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rs98_inst_3/encode_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs98_inst_3/parity_symbol_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hrs_encoder_68_64  8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rs98_inst_3/encode_cnt_reg[1]/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       0.00 r
  rs98_inst_3/encode_cnt_reg[1]/Q (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.08       0.08 r
  rs98_inst_3/U8/X (SAEDRVT14_INV_S_20)                   0.02       0.10 f
  rs98_inst_3/U11/X (SAEDRVT14_AN2_MM_1)                  0.03       0.13 f
  rs98_inst_3/U26/X (SAEDRVT14_AN2_MM_8)                  0.04       0.16 f
  rs98_inst_3/U13/X (SAEDRVT14_AO22_0P5)                  0.04       0.20 f
  rs98_inst_3/U24/X (SAEDRVT14_AO221_1)                   0.05       0.25 f
  rs98_inst_3/U55/X (SAEDRVT14_OR2_4)                     0.02       0.27 f
  rs98_inst_3/U62/X (SAEDRVT14_EO2_V1_1P5)                0.02       0.30 r
  rs98_inst_3/mult_inst/a[0] (gf256_mult_49)              0.00       0.30 r
  rs98_inst_3/mult_inst/mult_557/A[0] (gf256_mult_49_DW02_mult_0_DW02_mult_48)
                                                          0.00       0.30 r
  rs98_inst_3/mult_inst/mult_557/U59/X (SAEDRVT14_INV_6)
                                                          0.04       0.33 f
  rs98_inst_3/mult_inst/mult_557/U41/X (SAEDRVT14_NR2_MM_1)
                                                          0.06       0.39 r
  rs98_inst_3/mult_inst/mult_557/U14/X (SAEDRVT14_EO2_1)
                                                          0.05       0.44 r
  rs98_inst_3/mult_inst/mult_557/PRODUCT[1] (gf256_mult_49_DW02_mult_0_DW02_mult_48)
                                                          0.00       0.44 r
  rs98_inst_3/mult_inst/U2/X (SAEDRVT14_EN3_1)            0.05       0.49 r
  rs98_inst_3/mult_inst/U16/X (SAEDRVT14_EN3_1)           0.03       0.52 r
  rs98_inst_3/mult_inst/result[1] (gf256_mult_49)         0.00       0.52 r
  rs98_inst_3/U38/X (SAEDRVT14_INV_4)                     0.01       0.54 f
  rs98_inst_3/U15/X (SAEDRVT14_NR2_MM_3)                  0.01       0.55 r
  rs98_inst_3/parity_symbol_reg[1]/D (SAEDRVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  rs98_inst_3/parity_symbol_reg[1]/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.56 r
  library setup time                                     -0.01       0.55
  data required time                                                 0.55
  --------------------------------------------------------------------------
  data required time                                                 0.55
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rs128_final_inst_4/parity_symbol_3_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs128_final_inst_4/parity_symbol_3_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hrs_encoder_68_64  8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rs128_final_inst_4/parity_symbol_3_reg[6]/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       0.00 r
  rs128_final_inst_4/parity_symbol_3_reg[6]/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.06       0.06 f
  rs128_final_inst_4/U10/X (SAEDRVT14_EO2_3)              0.04       0.10 f
  rs128_final_inst_4/mult3/a[6] (gf256_mult_13)           0.00       0.10 f
  rs128_final_inst_4/mult3/mult_557/A[6] (gf256_mult_13_DW02_mult_0_DW02_mult_15)
                                                          0.00       0.10 f
  rs128_final_inst_4/mult3/mult_557/U10/X (SAEDRVT14_INV_4)
                                                          0.05       0.16 r
  rs128_final_inst_4/mult3/mult_557/U57/X (SAEDRVT14_NR2_1)
                                                          0.05       0.21 f
  rs128_final_inst_4/mult3/mult_557/S2_6_3/S (SAEDRVT14_ADDF_V1_2)
                                                          0.04       0.25 f
  rs128_final_inst_4/mult3/mult_557/S4_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.03       0.29 f
  rs128_final_inst_4/mult3/mult_557/S14_9/S (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.33 f
  rs128_final_inst_4/mult3/mult_557/FS_1/A[7] (gf256_mult_13_DW01_add_0_DW01_add_15)
                                                          0.00       0.33 f
  rs128_final_inst_4/mult3/mult_557/FS_1/U2/X (SAEDRVT14_EO2_2)
                                                          0.05       0.38 f
  rs128_final_inst_4/mult3/mult_557/FS_1/SUM[7] (gf256_mult_13_DW01_add_0_DW01_add_15)
                                                          0.00       0.38 f
  rs128_final_inst_4/mult3/mult_557/PRODUCT[9] (gf256_mult_13_DW02_mult_0_DW02_mult_15)
                                                          0.00       0.38 f
  rs128_final_inst_4/mult3/U3/X (SAEDRVT14_EN3_1)         0.06       0.44 f
  rs128_final_inst_4/mult3/U18/X (SAEDRVT14_EN3_1)        0.04       0.48 r
  rs128_final_inst_4/mult3/result[7] (gf256_mult_13)      0.00       0.48 r
  rs128_final_inst_4/U44/X (SAEDRVT14_EN2_1)              0.04       0.51 f
  rs128_final_inst_4/U22/X (SAEDRVT14_NR2_MM_1)           0.03       0.54 r
  rs128_final_inst_4/parity_symbol_3_reg[7]/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  rs128_final_inst_4/parity_symbol_3_reg[7]/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.56 r
  library setup time                                     -0.02       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rs128_final_inst_0/parity_symbol_3_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs128_final_inst_0/parity_symbol_3_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hrs_encoder_68_64  8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rs128_final_inst_0/parity_symbol_3_reg[1]/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  rs128_final_inst_0/parity_symbol_3_reg[1]/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  rs128_final_inst_0/U4/X (SAEDRVT14_EO2_3)               0.04       0.09 f
  rs128_final_inst_0/mult3/a[1] (gf256_mult_29)           0.00       0.09 f
  rs128_final_inst_0/mult3/mult_557/A[1] (gf256_mult_29_DW02_mult_0_DW02_mult_31)
                                                          0.00       0.09 f
  rs128_final_inst_0/mult3/mult_557/U38/X (SAEDRVT14_INV_3)
                                                          0.08       0.17 r
  rs128_final_inst_0/mult3/mult_557/U97/X (SAEDRVT14_NR2_1)
                                                          0.06       0.24 f
  rs128_final_inst_0/mult3/mult_557/S0_3/S (SAEDRVT14_ADDF_V2_2)
                                                          0.05       0.28 f
  rs128_final_inst_0/mult3/mult_557/S2_2_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.03       0.32 f
  rs128_final_inst_0/mult3/mult_557/S2_3_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.35 f
  rs128_final_inst_0/mult3/mult_557/S1_4_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.39 f
  rs128_final_inst_0/mult3/mult_557/FS_1/A[2] (gf256_mult_29_DW01_add_0_DW01_add_31)
                                                          0.00       0.39 f
  rs128_final_inst_0/mult3/mult_557/FS_1/SUM[2] (gf256_mult_29_DW01_add_0_DW01_add_31)
                                                          0.00       0.39 f
  rs128_final_inst_0/mult3/mult_557/PRODUCT[4] (gf256_mult_29_DW02_mult_0_DW02_mult_31)
                                                          0.00       0.39 f
  rs128_final_inst_0/mult3/U12/X (SAEDRVT14_EN3_1)        0.05       0.44 f
  rs128_final_inst_0/mult3/U17/X (SAEDRVT14_EN3_1)        0.04       0.48 r
  rs128_final_inst_0/mult3/result[4] (gf256_mult_29)      0.00       0.48 r
  rs128_final_inst_0/U52/X (SAEDRVT14_EN2_1)              0.04       0.51 f
  rs128_final_inst_0/U115/X (SAEDRVT14_NR2_MM_1)          0.03       0.54 r
  rs128_final_inst_0/parity_symbol_3_reg[4]/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  rs128_final_inst_0/parity_symbol_3_reg[4]/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.56 r
  library setup time                                     -0.02       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rs98_inst_2/encode_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs98_inst_2/parity_symbol_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hrs_encoder_68_64  8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rs98_inst_2/encode_cnt_reg[1]/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       0.00 r
  rs98_inst_2/encode_cnt_reg[1]/Q (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.08       0.08 f
  rs98_inst_2/U91/X (SAEDRVT14_INV_6)                     0.04       0.11 r
  rs98_inst_2/U16/X (SAEDRVT14_AN2_4)                     0.02       0.13 r
  rs98_inst_2/U14/X (SAEDRVT14_AN2_MM_8)                  0.03       0.16 r
  rs98_inst_2/U24/X (SAEDRVT14_AO22_0P5)                  0.04       0.21 r
  rs98_inst_2/U18/X (SAEDRVT14_AO221_0P5)                 0.05       0.25 r
  rs98_inst_2/U52/X (SAEDRVT14_NR2_MM_4)                  0.02       0.27 f
  rs98_inst_2/U69/X (SAEDRVT14_EN2_4)                     0.03       0.30 r
  rs98_inst_2/mult_inst/a[6] (gf256_mult_50)              0.00       0.30 r
  rs98_inst_2/mult_inst/mult_557/A[6] (gf256_mult_50_DW02_mult_0_DW02_mult_49)
                                                          0.00       0.30 r
  rs98_inst_2/mult_inst/mult_557/U6/X (SAEDRVT14_INV_S_10)
                                                          0.02       0.32 f
  rs98_inst_2/mult_inst/mult_557/U20/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.34 r
  rs98_inst_2/mult_inst/mult_557/S2_6_1/S (SAEDRVT14_ADDF_V2_2)
                                                          0.05       0.39 r
  rs98_inst_2/mult_inst/mult_557/S4_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.03       0.42 r
  rs98_inst_2/mult_inst/mult_557/FS_1/A[5] (gf256_mult_50_DW01_add_0_DW01_add_49)
                                                          0.00       0.42 r
  rs98_inst_2/mult_inst/mult_557/FS_1/SUM[5] (gf256_mult_50_DW01_add_0_DW01_add_49)
                                                          0.00       0.42 r
  rs98_inst_2/mult_inst/mult_557/PRODUCT[7] (gf256_mult_50_DW02_mult_0_DW02_mult_49)
                                                          0.00       0.42 r
  rs98_inst_2/mult_inst/U6/X (SAEDRVT14_EO4_2)            0.05       0.47 r
  rs98_inst_2/mult_inst/U12/X (SAEDRVT14_EO4_2)           0.04       0.51 r
  rs98_inst_2/mult_inst/result[0] (gf256_mult_50)         0.00       0.51 r
  rs98_inst_2/U12/X (SAEDRVT14_INV_2)                     0.01       0.52 f
  rs98_inst_2/U11/X (SAEDRVT14_NR2_MM_1)                  0.03       0.54 r
  rs98_inst_2/parity_symbol_reg[0]/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  rs98_inst_2/parity_symbol_reg[0]/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       0.56 r
  library setup time                                     -0.02       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rs128_final_inst_6/parity_symbol_3_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs128_final_inst_6/parity_symbol_3_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hrs_encoder_68_64  8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rs128_final_inst_6/parity_symbol_3_reg[2]/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  rs128_final_inst_6/parity_symbol_3_reg[2]/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.07       0.07 f
  rs128_final_inst_6/U41/X (SAEDRVT14_EO2_2)              0.05       0.12 f
  rs128_final_inst_6/mult3/a[2] (gf256_mult_5)            0.00       0.12 f
  rs128_final_inst_6/mult3/mult_557/A[2] (gf256_mult_5_DW02_mult_0_DW02_mult_7)
                                                          0.00       0.12 f
  rs128_final_inst_6/mult3/mult_557/U10/X (SAEDRVT14_INV_3)
                                                          0.09       0.21 r
  rs128_final_inst_6/mult3/mult_557/U90/X (SAEDRVT14_NR2_1)
                                                          0.07       0.28 f
  rs128_final_inst_6/mult3/mult_557/S2_2_3/S (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.32 f
  rs128_final_inst_6/mult3/mult_557/S2_3_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.36 f
  rs128_final_inst_6/mult3/mult_557/S2_4_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.39 f
  rs128_final_inst_6/mult3/mult_557/S1_5_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.43 f
  rs128_final_inst_6/mult3/mult_557/FS_1/A[3] (gf256_mult_5_DW01_add_0_DW01_add_7)
                                                          0.00       0.43 f
  rs128_final_inst_6/mult3/mult_557/FS_1/SUM[3] (gf256_mult_5_DW01_add_0_DW01_add_7)
                                                          0.00       0.43 f
  rs128_final_inst_6/mult3/mult_557/PRODUCT[5] (gf256_mult_5_DW02_mult_0_DW02_mult_7)
                                                          0.00       0.43 f
  rs128_final_inst_6/mult3/U17/X (SAEDRVT14_EO4_1)        0.05       0.48 r
  rs128_final_inst_6/mult3/result[5] (gf256_mult_5)       0.00       0.48 r
  rs128_final_inst_6/U58/X (SAEDRVT14_EN2_1)              0.04       0.52 f
  rs128_final_inst_6/U8/X (SAEDRVT14_NR2_1P5)             0.02       0.55 r
  rs128_final_inst_6/parity_symbol_3_reg[5]/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  rs128_final_inst_6/parity_symbol_3_reg[5]/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.56 r
  library setup time                                     -0.02       0.55
  data required time                                                 0.55
  --------------------------------------------------------------------------
  data required time                                                 0.55
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rs128_final_inst_6/parity_symbol_3_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs128_final_inst_6/parity_symbol_3_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  hrs_encoder_68_64  8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rs128_final_inst_6/parity_symbol_3_reg[6]/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  rs128_final_inst_6/parity_symbol_3_reg[6]/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.07       0.07 r
  rs128_final_inst_6/U10/X (SAEDRVT14_EO2_4)              0.05       0.13 r
  rs128_final_inst_6/mult3/a[6] (gf256_mult_5)            0.00       0.13 r
  rs128_final_inst_6/mult3/mult_557/A[6] (gf256_mult_5_DW02_mult_0_DW02_mult_7)
                                                          0.00       0.13 r
  rs128_final_inst_6/mult3/mult_557/U3/X (SAEDRVT14_INV_6)
                                                          0.04       0.16 f
  rs128_final_inst_6/mult3/mult_557/U50/X (SAEDRVT14_NR2_MM_1)
                                                          0.04       0.20 r
  rs128_final_inst_6/mult3/mult_557/S2_6_3/S (SAEDRVT14_ADDF_V1_2)
                                                          0.03       0.24 r
  rs128_final_inst_6/mult3/mult_557/S4_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.28 r
  rs128_final_inst_6/mult3/mult_557/U5/X (SAEDRVT14_EO2_1)
                                                          0.06       0.34 r
  rs128_final_inst_6/mult3/mult_557/FS_1/A[7] (gf256_mult_5_DW01_add_0_DW01_add_7)
                                                          0.00       0.34 r
  rs128_final_inst_6/mult3/mult_557/FS_1/U5/X (SAEDRVT14_EO2_3)
                                                          0.03       0.37 r
  rs128_final_inst_6/mult3/mult_557/FS_1/SUM[7] (gf256_mult_5_DW01_add_0_DW01_add_7)
                                                          0.00       0.37 r
  rs128_final_inst_6/mult3/mult_557/PRODUCT[9] (gf256_mult_5_DW02_mult_0_DW02_mult_7)
                                                          0.00       0.37 r
  rs128_final_inst_6/mult3/U5/X (SAEDRVT14_BUF_16)        0.02       0.39 r
  rs128_final_inst_6/mult3/U14/X (SAEDRVT14_EN3_1)        0.03       0.42 f
  rs128_final_inst_6/mult3/U2/X (SAEDRVT14_EO4_1)         0.05       0.47 r
  rs128_final_inst_6/mult3/result[2] (gf256_mult_5)       0.00       0.47 r
  rs128_final_inst_6/U108/X (SAEDRVT14_EO2_1)             0.04       0.51 f
  rs128_final_inst_6/U107/X (SAEDRVT14_NR2_MM_1)          0.03       0.54 r
  rs128_final_inst_6/parity_symbol_3_reg[2]/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  rs128_final_inst_6/parity_symbol_3_reg[2]/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.56 r
  library setup time                                     -0.02       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
