# SystemVerilogProjects
A collection of random small systemverilog projects I've made throughout my journey of learning the HDL

Tool: AMD Vivado with the Artix-7 FPGA (simulated)
