Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sat Nov 23 00:06:15 2019
| Host         : DESKTOP-I2AH2G3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              33 |            8 |
| Yes          | No                    | No                     |              42 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------+-----------------------------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal              |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------+-----------------------------------------+------------------+----------------+
|  clk_out_BUFG  |                                         |                                         |                2 |              3 |
|  clk_out_BUFG  | dut0/cntrl0/FSM_onehot_stage[6]_i_2_n_0 | dut0/cntrl0/FSM_onehot_stage[6]_i_1_n_0 |                2 |              4 |
|  clk_out_BUFG  | dut0/cntrl0/instruction                 | dut0/cntrl0/instruction[7]_i_1_n_0      |                2 |              7 |
|  clk_out_BUFG  | dut0/cntrl0/pc_jmpaddr[7]_i_2_n_0       | dut0/cntrl0/pc_jmpaddr[7]_i_1_n_0       |                4 |              7 |
|  clk_out_BUFG  | dut0/cntrl0/regfile_data[7]_i_1_n_0     | dut0/cntrl0/instruction[7]_i_1_n_0      |                4 |              8 |
|  clk_out_BUFG  | dut0/cntrl0/E[0]                        | reset_IBUF                              |                4 |              8 |
| ~clk_out_BUFG  | dut0/cntrl0/registerfile_reg[2][7][0]   |                                         |                2 |              8 |
| ~clk_out_BUFG  | dut0/cntrl0/registerfile_reg[0][0][0]   |                                         |                2 |              8 |
| ~clk_out_BUFG  | dut0/cntrl0/registerfile_reg[1][0][0]   |                                         |                2 |              8 |
| ~clk_out_BUFG  | dut0/cntrl0/registerfile_reg[3][0][0]   |                                         |                2 |              8 |
|  clk_IBUF_BUFG | seven_seg0/count[1]_i_1__0_n_0          |                                         |                5 |             10 |
|  clk_IBUF_BUFG |                                         |                                         |                4 |             12 |
|  clk_IBUF_BUFG |                                         | reset_IBUF                              |                8 |             33 |
+----------------+-----------------------------------------+-----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                     1 |
| 7      |                     2 |
| 8      |                     6 |
| 10     |                     1 |
| 12     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


