#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Dec 02 19:55:15 2016
# Process ID: 5544
# Log file: C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/project_softmax/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 295.699 ; gain = 86.906
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -124 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:01:25 . Memory (MB): peak = 357.613 ; gain = 180.762
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'GND' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3854]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3854]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35496]
INFO: [Synth 8-256] done synthesizing module 'VCC' (2#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35496]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:104]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:247]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-638] synthesizing module 'full_axi' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:449]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:626]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (3#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (4#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:133]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3003' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:230]
INFO: [Synth 8-638] synthesizing module 'FDR' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3003]
INFO: [Synth 8-256] done synthesizing module 'FDR' (5#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3003]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16678' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16678]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (6#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16678]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-638] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (7#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (8#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16678' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16678' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16678' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34538' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34538]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (9#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34538]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (10#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (11#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-4512] found unpartitioned construct node [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:2795]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (12#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (13#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (14#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (15#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (16#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/synth/design_1_axi_bram_ctrl_0_1.vhd:104]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/synth/design_1_axi_bram_ctrl_0_1.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_1' (17#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/synth/design_1_axi_bram_ctrl_0_1.vhd:104]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_cdma_0_0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/synth/design_1_axi_cdma_0_0.vhd:114]
INFO: [Synth 8-3491] module 'axi_cdma' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma.vhd:75' bound to instance 'U0' of component 'axi_cdma' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/synth/design_1_axi_cdma_0_0.vhd:276]
INFO: [Synth 8-638] synthesizing module 'axi_cdma' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma.vhd:375]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_simple_wrap' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_simple_wrap.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_reset' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_reset.vhd:163]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_reset.vhd:198]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_reset.vhd:199]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_reset.vhd:200]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_reset.vhd:201]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_reset.vhd:202]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_reset.vhd:203]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_pulse_gen' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_pulse_gen.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_pulse_gen' (18#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_pulse_gen.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_pulse_gen__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_pulse_gen.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_pulse_gen__parameterized0' (18#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_pulse_gen.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_pulse_gen__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_pulse_gen.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_pulse_gen__parameterized1' (18#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_pulse_gen.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_reset' (19#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_reset.vhd:163]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_reg_module' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_reg_module.vhd:305]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_lite_if' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_lite_if.vhd:145]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_lite_if.vhd:226]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_lite_if.vhd:355]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_lite_if.vhd:1136]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_lite_if' (20#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_lite_if.vhd:145]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_register' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_register.vhd:255]
INFO: [Synth 8-4471] merging register 'irqthresh_wren_reg' into 'irqdelay_wren_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_register.vhd:477]
INFO: [Synth 8-4471] merging register 'sg_interr_reg' into 'irqdelay_wren_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_register.vhd:805]
INFO: [Synth 8-4471] merging register 'sg_slverr_reg' into 'irqdelay_wren_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_register.vhd:806]
INFO: [Synth 8-4471] merging register 'sg_decerr_reg' into 'irqdelay_wren_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_register.vhd:807]
INFO: [Synth 8-4471] merging register 'dly_irq_reg' into 'irqdelay_wren_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_register.vhd:966]
INFO: [Synth 8-4471] merging register 'currdesc_updated_reg' into 'irqdelay_wren_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_register.vhd:1093]
INFO: [Synth 8-4471] merging register 'taildesc_lsb_i_reg[31:0]' into 'curdesc_lsb_i_reg[31:0]' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_register.vhd:382]
INFO: [Synth 8-4471] merging register 'tailpntr_updated_d2_reg' into 'irqdelay_wren_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_register.vhd:1304]
INFO: [Synth 8-4471] merging register 'GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg' into 'irqdelay_wren_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_register.vhd:1266]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_register' (21#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_register.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_reg_module' (22#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_reg_module.vhd:305]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_simple_cntlr' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_simple_cntlr.vhd:206]
INFO: [Synth 8-226] default block is never used [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_simple_cntlr.vhd:732]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_simple_cntlr' (23#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_simple_cntlr.vhd:206]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_reset.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_reset.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (24#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (25#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (25#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (26#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (27#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (28#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (28#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (29#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:341]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:347]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (30#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (31#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (32#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (33#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (33#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (34#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (35#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (35#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (35#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (35#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (35#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (36#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (37#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (37#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (37#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (37#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (37#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (37#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (37#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (37#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (37#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (37#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (37#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (38#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized1' (38#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc__parameterized0' (38#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (38#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (38#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (38#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (38#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (38#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (38#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (39#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:151]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (40#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (41#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (42#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (43#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_simple_wrap' (44#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_simple_wrap.vhd:326]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma' (45#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma.vhd:375]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_cdma_0_0' (46#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/synth/design_1_axi_cdma_0_0.vhd:114]
WARNING: [Synth 8-350] instance 'axi_cdma_0' of module 'design_1_axi_cdma_0_0' requires 50 connections, but only 48 given [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:472]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_cdma_0_1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_1/synth/design_1_axi_cdma_0_1.vhd:114]
INFO: [Synth 8-3491] module 'axi_cdma' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma.vhd:75' bound to instance 'U0' of component 'axi_cdma' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_1/synth/design_1_axi_cdma_0_1.vhd:276]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_cdma_0_1' (47#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_1/synth/design_1_axi_cdma_0_1.vhd:114]
WARNING: [Synth 8-350] instance 'axi_cdma_1' of module 'design_1_axi_cdma_0_1' requires 50 connections, but only 48 given [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:521]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_0' [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:1088]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CA5Z32' [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:3351]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_downsizer' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v:71]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12449]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12450]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12451]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12452]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (48#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (49#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5427]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem' (50#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory' (51#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (52#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare' (53#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (54#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (55#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (56#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (57#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (58#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (59#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (60#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (61#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (62#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (63#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (64#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen' (65#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo' (66#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (66#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (66#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (66#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (66#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (66#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (66#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (66#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (66#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' (66#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' (66#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer' (67#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_w_downsizer' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_w_downsizer' (68#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_b_downsizer' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_b_downsizer' (69#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized0' (69#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_r_downsizer' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_r_downsizer' (70#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_downsizer' (71#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v:71]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top' (72#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_0' (73#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:57]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'design_1_auto_ds_0' requires 72 connections, but only 68 given [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:3630]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CA5Z32' (74#1) [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:3351]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_I4GRPB' [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:4308]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (74#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (74#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (74#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (74#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (74#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (74#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized1' (74#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized1' (74#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' (74#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' (74#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (74#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized2' (74#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (74#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (74#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (74#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (74#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized2' (74#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized2' (74#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized2' (74#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized2' (74#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' (75#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' (76#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' (77#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (77#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized3' (77#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (77#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (77#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (77#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (77#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized3' (77#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized3' (77#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized3' (77#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized3' (77#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' (77#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' (78#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' (79#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (80#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (81#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_I4GRPB' (82#1) [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:4308]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_O7FAN0' [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:5797]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (83#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (84#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (84#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (84#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (84#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (85#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (86#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_command_fifo' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_command_fifo' (87#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' (88#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer' (89#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' (89#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer' (90#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (90#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (90#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (90#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (90#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (90#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (90#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (90#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (90#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' (91#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized0' (91#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_0' (92#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_0' requires 72 connections, but only 70 given [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:6063]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_O7FAN0' (93#1) [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:5797]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (94#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (95#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (95#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (96#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (97#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (98#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' (99#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' (100#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor' (101#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (101#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' (101#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (102#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' (103#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router' (104#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized2' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized3' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized4' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized4' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized5' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized5' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized6' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized6' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized7' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized7' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized1' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized2' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized19' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized19' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized20' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized20' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized21' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized21' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized22' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized22' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' (105#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter' (106#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (107#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar' (108#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (109#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_1' (110#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_0' (111#1) [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:1088]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_1' [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:1882]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1FDLJBY' [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:3701]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/synth/design_1_auto_ds_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_1' (112#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/synth/design_1_auto_ds_1.v:57]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'design_1_auto_ds_1' requires 72 connections, but only 68 given [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:3980]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1FDLJBY' (113#1) [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:3701]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_NZRVUN' [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:4668]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_2' (114#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_NZRVUN' (115#1) [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:4668]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_HS4N6K' [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:5458]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized1' (115#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_1' (116#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_1' requires 72 connections, but only 70 given [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:5724]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_HS4N6K' (117#1) [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:5458]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/synth/design_1_xbar_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_2' (118#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/synth/design_1_xbar_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_1' (119#1) [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:1882]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1350]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1351]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (120#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (121#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:26467]
INFO: [Synth 8-256] done synthesizing module 'PS7' (122#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:26467]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (123#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:616]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (124#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 168 connections, but only 141 given [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:774]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_axi_periph_0' [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:2676]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_OBU1DD' [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:4051]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_OBU1DD' (125#1) [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:4051]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1FBREZ4' [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:4183]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1FBREZ4' (126#1) [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:4183]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_MVV5YQ' [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:5028]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_MVV5YQ' (127#1) [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:5028]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CFO1MB' [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:5153]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized4' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized4' (127#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized23' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized23' (127#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized24' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized24' (127#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized25' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized25' (127#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized26' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized26' (127#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized27' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized27' (127#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized4' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized4' (127#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' (127#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (128#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (129#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (130#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (131#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (132#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (133#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (133#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (134#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (135#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (136#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (136#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (136#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (137#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized5' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized5' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized5' (137#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized28' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized28' (137#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized29' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized29' (137#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized30' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized30' (137#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized31' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized31' (137#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized32' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized32' (137#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized5' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized5' (137#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized5' (137#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (138#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (138#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (139#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CFO1MB' (140#1) [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:5153]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' (141#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (141#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (141#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' (141#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' (141#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' (141#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (141#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (141#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' (141#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' (141#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' (141#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' (141#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' (141#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized33' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized33' (141#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized8' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized8' (141#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized9' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized9' (141#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' (141#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' (142#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' (142#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (143#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_wstrb' does not match port width (12) of module 'design_1_xbar_0' [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:3328]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 40 connections, but only 38 given [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:3310]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_axi_periph_0' (144#1) [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:2676]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_processing_system7_0_100M_0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34522' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34522]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (145#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34522]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (146#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (147#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (148#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (149#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (150#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_processing_system7_0_100M_0' (151#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_100M' of module 'design_1_rst_processing_system7_0_100M_0' requires 10 connections, but only 7 given [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:1014]
INFO: [Synth 8-638] synthesizing module 'design_1_softmax_0_0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_softmax_0_0/synth/design_1_softmax_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'softmax' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/verilog/softmax.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/verilog/softmax.v:232]
INFO: [Synth 8-638] synthesizing module 'softmax_control_s_axi' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/verilog/softmax_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/verilog/softmax_control_s_axi.v:199]
INFO: [Synth 8-256] done synthesizing module 'softmax_control_s_axi' (152#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/verilog/softmax_control_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'softmax_fadd_32ns_32ns_32_5_full_dsp' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/verilog/softmax_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'softmax_ap_fadd_3_full_dsp_32' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/ip/softmax_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:84914' bound to instance 'U0' of component 'floating_point_v7_0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/ip/softmax_ap_fadd_3_full_dsp_32.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83254' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85039]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:6990]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:12217]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:7079]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:12551]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (153#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_add' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:55914]
INFO: [Synth 8-638] synthesizing module 'flt_add_dsp' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51328]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (153#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay' (154#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'align_add_dsp48e1_sgl' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:36685]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (154#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized0' (154#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (154#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized1' (154#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (154#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized2' (154#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (155#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28087]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized3' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized4' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized4' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized5' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized5' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized6' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized6' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized7' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized7' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized8' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized8' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized9' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized9' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized10' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized10' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized11' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized11' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized12' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized12' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized13' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized13' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized14' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized14' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized15' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized15' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized16' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized16' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized17' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized17' (156#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32429]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (157#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized18' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' (157#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized18' (157#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized19' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' (157#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized19' (157#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized20' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' (157#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized20' (157#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized21' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' (157#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized21' (157#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized22' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' (157#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized22' (157#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'align_add_dsp48e1_sgl' (158#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:36685]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_dsp48e1_sgl' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:35570]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode_shift' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31775]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized23' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' (158#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized23' (158#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31833]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31833]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31833]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31833]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31833]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31833]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31833]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31833]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized24' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' (158#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized24' (158#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31931]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31943]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31931]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31943]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31931]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31943]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31931]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31943]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized25' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' (158#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized25' (158#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized26' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' (158#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized26' (158#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode_shift' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31775]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized27' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized27' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized28' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized28' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized29' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized29' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized30' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized30' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized31' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized31' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized32' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized32' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized33' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized33' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized34' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized34' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized35' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized73' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized73' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized35' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized36' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized36' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized37' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized37' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized38' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized38' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized39' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized39' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32429]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (159#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_dsp48e1_sgl' (160#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:35570]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49776]
INFO: [Synth 8-638] synthesizing module 'special_detect' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27513]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized40' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' (160#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized40' (160#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized41' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' (160#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized41' (160#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (160#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28087]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (160#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized42' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' (160#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized42' (160#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized43' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' (160#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized43' (160#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (161#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_compare' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28597]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27513]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized44' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized91' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized91' (161#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized44' (161#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized45' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized93' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized93' (161#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized45' (161#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (161#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (162#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_compare' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28597]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized46' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized95' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized95' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized46' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized47' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized97' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized97' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized47' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized48' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized99' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized99' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized48' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized49' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized101' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized101' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized49' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized50' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized103' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized103' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized50' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized51' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized105' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized105' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized51' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized52' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized107' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized107' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized52' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized53' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized109' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized109' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized53' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized54' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized111' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized111' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized54' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized55' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized113' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized113' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized55' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized56' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized115' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized115' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized56' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized57' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized117' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized117' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized57' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized58' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized119' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized119' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized58' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized59' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized121' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized121' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized59' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized60' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized123' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized123' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized60' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized61' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized125' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized125' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized61' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized62' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized127' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized127' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized62' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized63' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized129' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized129' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized63' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized64' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized131' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized131' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized64' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized65' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized133' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized133' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized65' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized66' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized135' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized135' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized66' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized67' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized137' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized137' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized67' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized68' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized139' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized139' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized68' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized69' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized141' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized141' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized69' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized70' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized143' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized143' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized70' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized71' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized145' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized145' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized71' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized72' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized147' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized147' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized72' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized73' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized149' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized149' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized73' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized74' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized151' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized151' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized74' (163#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49766]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp' (164#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49776]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:30253]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (165#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:30253]
WARNING: [Synth 8-3848] Net add_mant_msbs in module/entity flt_add_dsp does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51364]
INFO: [Synth 8-256] done synthesizing module 'flt_add_dsp' (166#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51328]
INFO: [Synth 8-256] done synthesizing module 'flt_add' (167#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:55914]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized75' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized153' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized153' (167#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized75' (167#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized76' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized155' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized155' (167#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized76' (167#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized77' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized157' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized157' (167#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized77' (167#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized78' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized159' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized159' (167#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized78' (167#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized79' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized161' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized161' (167#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized79' (167#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized80' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized163' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized163' (167#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized80' (167#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized81' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized165' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized165' (167#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized81' (167#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83720]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83722]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv' (168#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0' (169#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-256] done synthesizing module 'softmax_ap_fadd_3_full_dsp_32' (170#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/ip/softmax_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'softmax_fadd_32ns_32ns_32_5_full_dsp' (171#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/verilog/softmax_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'softmax_fdiv_32ns_32ns_32_16' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/verilog/softmax_fdiv_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'softmax_ap_fdiv_14_no_dsp_32' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/ip/softmax_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:12551]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized166' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized166' (171#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_div' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:44354]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43265]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized82' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized168' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized168' (171#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized82' (171#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized83' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized170' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized170' (171#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized83' (171#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (171#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized84' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized172' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized172' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized84' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized85' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized174' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized174' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized85' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized86' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized176' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized176' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized86' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized87' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized178' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized178' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized87' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized88' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized180' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized180' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized88' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized0' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized89' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized182' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized182' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized89' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized90' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized184' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized184' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized90' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized91' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized186' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized186' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized91' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized92' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized188' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized188' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized92' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized93' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized190' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized190' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized93' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized6' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized94' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized192' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized192' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized94' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized95' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized194' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized194' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized95' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized96' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized196' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized196' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized96' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized6' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized1' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized97' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized198' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized198' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized97' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized98' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized200' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized200' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized98' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized99' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized202' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized202' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized99' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized100' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized204' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized204' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized100' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized101' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized206' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized206' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized101' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized7' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized102' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized208' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized208' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized102' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized103' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized210' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized210' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized103' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized104' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized212' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized212' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized104' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized7' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized2' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized105' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized214' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized214' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized105' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized106' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized216' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized216' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized106' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized107' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized218' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized218' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized107' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized108' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized220' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized220' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized108' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized109' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized222' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized222' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized109' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized8' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized110' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized224' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized224' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized110' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized111' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized226' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized226' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized111' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized112' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized228' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized228' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized112' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized8' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized3' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized113' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized230' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized230' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized113' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized114' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized232' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized232' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized114' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized115' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized234' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized234' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized115' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized116' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized236' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized236' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized116' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized117' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized238' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized238' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized117' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized4' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized9' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized118' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized240' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized240' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized118' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized119' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized242' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized242' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized119' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized120' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized244' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized244' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized120' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized9' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized4' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized121' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized246' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized246' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized121' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized122' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized248' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized248' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized122' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized123' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized250' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized250' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized123' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized124' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized252' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized252' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized124' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized125' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized254' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized254' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized125' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized5' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized10' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized126' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized256' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized256' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized126' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized127' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized258' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized258' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized127' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized128' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized260' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized260' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized128' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized10' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized5' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized129' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized262' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized262' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized129' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized130' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized264' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized264' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized130' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized131' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized266' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized266' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized131' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized132' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized268' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized268' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized132' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized133' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized270' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized270' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized133' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized6' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized11' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized134' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized272' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized272' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized134' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized135' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized274' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized274' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized135' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized136' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized276' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized276' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized136' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized11' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized6' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized137' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized278' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized278' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized137' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized138' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized280' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized280' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized138' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized139' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized282' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized282' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized139' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized140' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized284' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized284' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized140' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized141' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized286' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized286' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized141' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized7' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized12' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized142' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized288' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized288' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized142' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized143' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized290' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized290' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized143' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized144' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized292' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized292' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized144' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized12' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized7' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized145' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized294' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized294' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized145' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized146' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized296' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized296' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized146' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized147' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized298' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized298' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized147' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized148' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized300' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized300' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized148' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized149' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized302' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized302' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized149' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized8' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized13' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized150' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized304' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized304' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized150' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized151' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized306' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized306' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized151' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized152' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized308' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized308' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized152' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized13' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized8' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized153' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized310' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized310' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized153' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized154' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized312' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized312' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized154' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized155' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized314' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized314' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized155' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized156' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized316' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized316' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized156' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized157' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized318' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized318' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized157' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized9' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized14' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized158' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized320' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized320' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized158' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized159' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized322' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized322' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized159' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized160' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized324' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized324' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized160' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized14' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized9' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized161' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized326' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized326' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized161' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized162' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized328' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized328' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized162' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized163' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized330' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized330' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized163' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized164' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized332' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized332' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized164' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized165' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized334' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized334' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized165' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized10' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized15' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized166' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized336' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized336' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized166' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized167' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized338' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized338' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized167' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized168' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized340' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized340' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized168' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized15' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized10' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized169' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized342' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized342' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized169' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized170' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized344' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized344' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized170' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized171' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized346' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized346' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized171' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized172' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized348' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized348' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized172' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized173' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized350' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized350' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized173' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized11' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized16' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized174' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized352' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized352' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized174' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized175' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized354' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized354' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized175' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized176' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized356' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized356' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized176' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized16' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized11' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized177' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized358' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized358' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized177' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized178' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized360' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized360' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized178' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized179' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized362' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized362' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized179' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized180' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized364' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized364' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized180' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized181' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized366' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized366' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized181' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized12' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized17' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized182' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized368' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized368' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized182' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized183' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized370' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized370' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized183' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized184' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized372' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized372' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized184' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized17' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized12' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized185' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized374' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized374' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized185' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized186' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized376' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized376' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized186' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized187' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized378' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized378' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized187' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized188' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized380' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized380' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized188' (172#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43265]
INFO: [Synth 8-638] synthesizing module 'flt_div_exp' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43652]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized189' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized382' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized382' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized189' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized190' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized384' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized384' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized190' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized191' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized386' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized386' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized191' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized192' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized388' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized388' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized192' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized193' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized390' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized390' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized193' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized194' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized392' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized392' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized194' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized195' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized394' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized394' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized195' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized1' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized196' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized396' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized396' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized196' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized197' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized398' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized398' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized197' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized198' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized400' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized400' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized198' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized199' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized402' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized402' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized199' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized200' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized404' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized404' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized200' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized201' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized406' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized406' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized201' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized202' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized408' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized408' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized202' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized203' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized410' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized410' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized203' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized204' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized412' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized412' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized204' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized205' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized414' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized414' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized205' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized206' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized416' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized416' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized206' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized207' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized418' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized418' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized207' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized208' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized420' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized420' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized208' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized209' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized422' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized422' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized209' (173#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_div_exp' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43652]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34807]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized210' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized424' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized424' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized210' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized211' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized426' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized426' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized211' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized212' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized428' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized428' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized212' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized213' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized430' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized430' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized213' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized214' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized432' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized432' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized214' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized215' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized434' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized434' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized215' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized216' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized436' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized436' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized216' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized217' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized438' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized438' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized217' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized218' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized440' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized440' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized218' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized219' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized442' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized442' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized219' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized220' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized444' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized444' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized220' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized221' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized446' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized446' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized221' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized222' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized448' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized448' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized222' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized223' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized450' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized450' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized223' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized224' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized452' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized452' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized224' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized225' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized454' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized454' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized225' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized226' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized456' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized456' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized226' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized227' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized458' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized458' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized227' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized228' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized460' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized460' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized228' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34362]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized18' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized229' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized462' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized462' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized229' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized18' (174#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit' (175#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34362]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized230' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized464' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized464' (175#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized230' (175#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized19' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized231' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized466' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized466' (175#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized231' (175#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized19' (175#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized20' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized232' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized468' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized468' (175#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized232' (175#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized20' (175#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized21' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized233' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized470' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized470' (175#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized233' (175#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized21' (175#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic' (176#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34807]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:30802]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized234' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized472' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized472' (176#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized234' (176#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (177#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:30802]
INFO: [Synth 8-256] done synthesizing module 'flt_div' (178#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:44354]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized235' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized474' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized474' (178#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized235' (178#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized236' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized476' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized476' (178#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized236' (178#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized237' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized478' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized478' (178#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized237' (178#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized238' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized480' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized480' (178#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized238' (178#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized239' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized482' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized482' (178#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized239' (178#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized240' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized484' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized484' (178#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized240' (178#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized241' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized486' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized486' (178#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized241' (178#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized1 does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83720]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized1 does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83722]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized1' (178#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized1' (178#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-256] done synthesizing module 'softmax_ap_fdiv_14_no_dsp_32' (179#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/ip/softmax_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'softmax_fdiv_32ns_32ns_32_16' (180#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/verilog/softmax_fdiv_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'softmax_fptrunc_64ns_32_1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/verilog/softmax_fptrunc_64ns_32_1.v:11]
INFO: [Synth 8-638] synthesizing module 'softmax_ap_fptrunc_0_no_dsp_64' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/ip/softmax_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:12551]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized487' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized487' (180#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_to_flt_conv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:40786]
INFO: [Synth 8-638] synthesizing module 'flt_to_flt_conv_exp' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:40292]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized22' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized242' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized489' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized489' (180#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized242' (180#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized22' (180#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28087]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized1' (180#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized243' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized491' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized491' (180#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized243' (180#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized244' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized493' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized493' (180#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized244' (180#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized2' (180#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized245' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized495' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized495' (180#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized245' (180#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized246' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized497' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized497' (180#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized246' (180#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized247' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized499' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized499' (180#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized247' (180#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized248' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized501' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized501' (180#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized248' (180#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized249' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized503' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized503' (180#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized249' (180#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized250' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized505' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized505' (180#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized250' (180#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized251' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized507' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized507' (180#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized251' (180#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_to_flt_conv_exp' (181#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:40292]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized252' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized509' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized509' (181#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized252' (181#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'compare_ne_im' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28273]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized23' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized253' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized511' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized511' (181#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized253' (181#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized23' (181#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_ne_im does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28268]
INFO: [Synth 8-256] done synthesizing module 'compare_ne_im' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28273]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34807]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized254' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized513' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized513' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized254' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized255' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized515' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized515' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized255' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized256' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized517' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized517' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized256' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized257' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized519' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized519' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized257' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized258' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized521' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized521' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized258' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized259' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized523' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized523' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized259' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized260' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized525' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized525' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized260' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized261' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized527' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized527' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized261' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized262' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized529' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized529' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized262' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized263' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized531' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized531' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized263' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized264' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized533' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized533' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized264' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized265' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized535' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized535' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized265' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized266' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized537' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized537' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized266' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized267' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized539' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized539' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized267' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized268' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized541' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized541' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized268' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34362]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized24' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized269' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized543' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized543' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized269' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized24' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit__parameterized0' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34362]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized270' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized545' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized545' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized270' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized25' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized271' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized547' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized547' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized271' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized25' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized26' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized272' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized549' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized549' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized272' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized26' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized27' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized273' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized551' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized551' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized273' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized27' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized0' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34807]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:30253]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op__parameterized0' (182#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:30253]
INFO: [Synth 8-256] done synthesizing module 'flt_to_flt_conv' (183#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:40786]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized274' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized553' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized553' (183#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized274' (183#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized275' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized555' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized555' (183#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized275' (183#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized276' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized557' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized557' (183#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized276' (183#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized277' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized559' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized559' (183#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized277' (183#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized278' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized561' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized561' (183#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized278' (183#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized279' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized563' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized563' (183#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized279' (183#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized280' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized565' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized565' (183#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized280' (183#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized3 does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83720]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized3 does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83722]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized3' (183#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized3' (183#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-256] done synthesizing module 'softmax_ap_fptrunc_0_no_dsp_64' (184#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/ip/softmax_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'softmax_fptrunc_64ns_32_1' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/verilog/softmax_fptrunc_64ns_32_1.v:11]
INFO: [Synth 8-638] synthesizing module 'softmax_fpext_32ns_64_1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/verilog/softmax_fpext_32ns_64_1.v:11]
INFO: [Synth 8-638] synthesizing module 'softmax_ap_fpext_0_no_dsp_32' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/ip/softmax_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized5' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized5' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:12551]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized566' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized566' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_to_flt_conv__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:40786]
INFO: [Synth 8-638] synthesizing module 'flt_to_flt_conv_exp__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:40292]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized28' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized281' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized568' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized568' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized281' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized28' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized2 does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28087]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized2' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized282' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized570' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized570' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized282' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized283' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized572' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized572' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized283' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized3' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized284' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized574' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized574' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized284' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized285' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized576' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized576' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized285' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized286' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized578' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized578' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized286' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized287' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized580' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized580' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized287' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized288' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized582' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized582' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized288' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized289' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized584' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized584' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized289' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_to_flt_conv_exp__parameterized0' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:40292]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized290' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized586' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized586' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized290' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:30253]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op__parameterized1' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:30253]
INFO: [Synth 8-256] done synthesizing module 'flt_to_flt_conv__parameterized0' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:40786]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized291' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized588' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized588' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized291' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized292' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized590' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized590' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized292' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized293' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized592' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized592' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized293' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized294' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized594' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized594' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized294' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized295' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized596' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized596' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized295' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized296' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized598' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized598' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized296' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized297' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized600' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized600' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized297' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized5 does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83720]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized5 does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83722]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized5' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized5' (185#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-256] done synthesizing module 'softmax_ap_fpext_0_no_dsp_32' (186#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/ip/softmax_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'softmax_fpext_32ns_64_1' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/verilog/softmax_fpext_32ns_64_1.v:11]
INFO: [Synth 8-638] synthesizing module 'softmax_dadd_64ns_64ns_64_5_full_dsp' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/verilog/softmax_dadd_64ns_64ns_64_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'softmax_ap_dadd_3_full_dsp_64' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/ip/softmax_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized7' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized7' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:12551]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-638] synthesizing module 'flt_add__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:55914]
INFO: [Synth 8-638] synthesizing module 'flt_add_logic' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:50837]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized298' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized602' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized602' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized298' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized299' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized604' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized604' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized299' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized300' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized606' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized606' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized300' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'align_add' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:37225]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized301' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized608' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized608' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized301' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized302' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized610' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized610' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized302' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized303' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized612' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized612' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized303' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized304' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized614' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized614' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized304' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized305' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized616' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized616' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized305' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'alignment' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:36192]
INFO: [Synth 8-638] synthesizing module 'zero_det_sel' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:29496]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized29' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized306' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized618' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized618' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized306' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized29' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized3' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized307' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized620' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized620' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized307' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized308' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized622' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized622' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized308' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized309' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized624' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized624' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized309' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized310' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized626' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized626' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized310' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized311' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized628' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized628' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized311' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized312' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized630' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized630' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized312' (187#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'zero_det_sel' (188#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:29496]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:29897]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:29987]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized313' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized632' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized632' (188#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized313' (188#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized314' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized634' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized634' (188#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized314' (188#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized315' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized636' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized636' (188#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized315' (188#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized316' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized638' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized638' (188#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized316' (188#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first' (189#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:29897]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized317' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized640' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized640' (189#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized317' (189#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized318' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized642' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized642' (189#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized318' (189#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'alignment' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:36192]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized319' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized644' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized644' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized319' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized320' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized646' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized646' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized320' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized321' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized648' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized648' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized321' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized322' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized650' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized650' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized322' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized323' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized652' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized652' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized323' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized324' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized654' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized654' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized324' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized325' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized656' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized656' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized325' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'addsub' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34135]
INFO: [Synth 8-638] synthesizing module 'addsub_dsp' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:33695]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized326' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized658' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized658' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized326' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized327' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized660' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized660' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized327' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized328' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized662' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized662' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized328' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized329' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized664' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized664' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized329' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized330' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized666' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized666' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized330' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized331' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized668' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized668' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized331' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized332' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized670' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized670' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized332' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized333' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized672' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized672' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized333' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized1' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized334' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized674' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized674' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized334' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized335' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized676' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized676' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized335' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized336' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized678' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized678' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized336' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized337' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized680' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized680' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized337' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized338' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized682' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized682' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized338' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized339' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized684' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized684' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized339' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized340' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized686' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized686' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized340' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized2' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized341' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized688' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized688' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized341' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized342' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized690' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized690' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized342' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized343' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized692' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized692' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized343' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized344' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized694' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized694' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized344' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized345' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized696' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized696' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized345' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized30' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized346' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized698' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized698' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized346' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized347' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized700' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized700' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized347' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized348' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized702' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized702' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized348' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized30' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized31' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized349' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized704' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized704' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized349' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized350' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized706' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized706' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized350' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized351' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized708' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized708' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized351' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized31' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized352' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized710' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized710' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized352' (190#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'addsub_dsp' (191#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:33695]
INFO: [Synth 8-256] done synthesizing module 'addsub' (192#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34135]
INFO: [Synth 8-3936] Found unconnected internal register 'abs_dist_mux_reg' and it is trimmed from '12' to '11' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:37370]
INFO: [Synth 8-3936] Found unconnected internal register 'abs_dist_int_mux_reg' and it is trimmed from '12' to '11' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:37366]
INFO: [Synth 8-256] done synthesizing module 'align_add' (193#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:37225]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_logic' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:35919]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31394]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized32' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized353' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized712' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized712' (193#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized353' (193#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized32' (193#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized33' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized354' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized714' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized714' (193#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized354' (193#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized33' (193#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized355' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized716' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized716' (193#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized355' (193#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'mux4' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27754]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized356' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized718' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized718' (193#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized356' (193#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'mux4' (194#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27754]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27754]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized357' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized720' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized720' (194#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized357' (194#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized0' (194#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27754]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized358' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized722' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized722' (194#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized358' (194#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27754]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized359' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized724' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized724' (194#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized359' (194#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized1' (194#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27754]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27754]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized360' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized726' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized726' (194#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized360' (194#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized2' (194#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27754]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized361' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized728' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized728' (194#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized361' (194#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized362' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized730' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized730' (194#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized362' (194#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31394]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized363' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized732' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized732' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized363' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:29897]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:29987]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized364' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized734' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized734' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized364' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized365' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized736' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized736' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized365' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized366' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized738' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized738' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized366' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first__parameterized0' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:29897]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized367' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized740' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized740' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized367' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34807]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized368' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized742' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized742' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized368' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized369' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized744' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized744' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized369' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized370' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized746' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized746' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized370' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized371' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized748' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized748' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized371' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized372' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized750' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized750' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized372' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized373' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized752' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized752' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized373' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized374' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized754' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized754' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized374' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized375' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized756' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized756' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized375' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized376' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized758' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized758' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized376' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized377' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized760' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized760' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized377' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized378' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized762' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized762' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized378' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized379' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized764' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized764' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized379' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized380' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized766' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized766' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized380' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized381' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized768' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized768' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized381' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized382' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized770' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized770' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized382' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34362]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized34' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized383' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized772' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized772' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized383' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized34' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit__parameterized1' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34362]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized384' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized774' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized774' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized384' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized385' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized776' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized776' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized385' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized386' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized778' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized778' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized386' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized387' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized780' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized780' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized387' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized388' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized782' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized782' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized388' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized389' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized784' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized784' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized389' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized390' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized786' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized786' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized390' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized391' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized788' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized788' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized391' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized3' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized392' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized790' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized790' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized392' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized35' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized393' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized792' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized792' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized393' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized35' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized36' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized394' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized794' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized794' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized394' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized36' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized1' (195#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34807]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_logic' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:35919]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49776]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized4' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized4' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized37' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized395' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized796' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized796' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized395' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized396' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized798' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized798' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized396' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized37' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized4 does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28087]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized4' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized397' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized800' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized800' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized397' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized398' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized802' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized802' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized398' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized4' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized5' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized5' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized38' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized399' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized804' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized804' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized399' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized400' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized806' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized806' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized400' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized38' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized5 does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28087]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized5' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized401' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized808' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized808' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized401' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized402' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized810' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized810' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized402' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized5' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_compare__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28597]
INFO: [Synth 8-638] synthesizing module 'compare_eq' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28444]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized39' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized403' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized812' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized812' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized403' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized404' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized814' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized814' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized404' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized39' (196#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'compare_eq' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28444]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_compare__parameterized0' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28597]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized405' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized816' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized816' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized405' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized406' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized818' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized818' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized406' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized407' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized820' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized820' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized407' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized408' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized822' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized822' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized408' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized409' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized824' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized824' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized409' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized410' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized826' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized826' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized410' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized411' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized828' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized828' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized411' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized412' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized830' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized830' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized412' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized413' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized832' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized832' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized413' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized414' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized834' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized834' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized414' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized415' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized836' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized836' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized415' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized416' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized838' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized838' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized416' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized417' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized840' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized840' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized417' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized418' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized842' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized842' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized418' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized419' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized844' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized844' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized419' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized420' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized846' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized846' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized420' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized421' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized848' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized848' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized421' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized422' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized850' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized850' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized422' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized40' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized423' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized852' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized852' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized423' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized40' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized424' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized854' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized854' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized424' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized425' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized856' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized856' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized425' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized426' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized858' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized858' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized426' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized427' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized860' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized860' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized427' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized428' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized862' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized862' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized428' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized429' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized864' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized864' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized429' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized430' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized866' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized866' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized430' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized431' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized868' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized868' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized431' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized432' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized870' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized870' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized432' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized433' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized872' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized872' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized433' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized434' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized874' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized874' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized434' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized435' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized876' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized876' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized435' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized436' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized878' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized878' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized436' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized437' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized880' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized880' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized437' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized438' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized882' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized882' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized438' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp__parameterized0 does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49766]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp__parameterized0' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49776]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:30253]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op__parameterized2' (197#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:30253]
WARNING: [Synth 8-3848] Net a_zeros_det_mux in module/entity flt_add_logic does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:50960]
WARNING: [Synth 8-3848] Net b_zeros_det_mux in module/entity flt_add_logic does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:50961]
INFO: [Synth 8-256] done synthesizing module 'flt_add_logic' (198#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:50837]
INFO: [Synth 8-256] done synthesizing module 'flt_add__parameterized0' (198#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:55914]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized439' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized884' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized884' (198#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized439' (198#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized440' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized886' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized886' (198#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized440' (198#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized441' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized888' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized888' (198#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized441' (198#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized442' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized890' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized890' (198#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized442' (198#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized443' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized892' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized892' (198#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized443' (198#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized444' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized894' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized894' (198#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized444' (198#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized445' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized896' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized896' (198#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized445' (198#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized7 does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83720]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized7 does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83722]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized7' (198#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized7' (198#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-256] done synthesizing module 'softmax_ap_dadd_3_full_dsp_64' (199#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/ip/softmax_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'softmax_dadd_64ns_64ns_64_5_full_dsp' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/verilog/softmax_dadd_64ns_64ns_64_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'softmax_ddiv_64ns_64ns_64_31' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/verilog/softmax_ddiv_64ns_64ns_64_31.v:11]
INFO: [Synth 8-638] synthesizing module 'softmax_ap_ddiv_29_no_dsp_64' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/ip/softmax_ap_ddiv_29_no_dsp_64.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized9' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized9' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:12551]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized897' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized897' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_div__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:44354]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43265]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized446' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized899' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized899' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized446' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized13' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized41' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized447' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized901' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized901' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized447' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized41' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized13' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized448' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized903' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized903' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized448' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized449' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized905' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized905' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized449' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized450' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized907' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized907' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized450' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized14' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized42' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized451' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized909' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized909' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized451' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized452' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized911' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized911' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized452' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized453' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized913' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized913' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized453' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized42' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized14' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized454' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized915' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized915' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized454' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized455' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized917' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized917' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized455' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized456' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized919' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized919' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized456' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized15' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized43' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized457' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized921' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized921' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized457' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized43' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized15' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized458' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized923' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized923' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized458' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized459' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized925' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized925' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized459' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized460' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized927' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized927' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized460' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized16' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized44' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized461' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized929' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized929' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized461' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized462' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized931' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized931' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized462' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized463' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized933' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized933' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized463' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized44' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized16' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized464' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized935' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized935' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized464' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized465' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized937' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized937' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized465' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized466' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized939' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized939' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized466' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized17' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized45' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized467' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized941' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized941' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized467' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized45' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized17' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized468' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized943' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized943' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized468' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized469' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized945' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized945' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized469' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized470' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized947' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized947' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized470' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized18' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized46' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized471' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized949' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized949' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized471' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized472' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized951' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized951' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized472' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized473' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized953' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized953' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized473' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized46' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized18' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized474' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized955' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized955' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized474' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized475' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized957' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized957' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized475' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized476' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized959' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized959' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized476' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized19' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized47' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized477' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized961' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized961' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized477' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized47' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized19' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized478' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized963' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized963' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized478' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized479' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized965' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized965' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized479' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized480' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized967' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized967' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized480' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized20' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized48' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized481' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized969' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized969' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized481' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized482' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized971' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized971' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized482' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized483' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized973' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized973' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized483' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized48' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized20' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized484' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized975' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized975' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized484' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized485' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized977' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized977' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized485' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized486' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized979' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized979' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized486' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized21' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized49' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized487' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized981' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized981' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized487' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized49' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized21' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized488' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized983' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized983' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized488' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized489' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized985' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized985' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized489' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized490' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized987' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized987' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized490' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized22' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized50' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized491' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized989' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized989' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized491' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized492' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized991' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized991' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized492' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized493' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized993' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized993' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized493' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized50' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized22' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized494' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized995' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized995' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized494' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized495' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized997' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized997' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized495' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized496' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized999' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized999' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized496' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized23' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized51' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized497' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1001' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1001' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized497' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized51' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized23' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized498' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1003' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1003' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized498' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized499' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1005' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1005' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized499' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized500' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1007' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1007' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized500' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized24' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized52' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized501' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1009' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1009' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized501' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized502' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1011' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1011' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized502' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized503' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1013' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1013' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized503' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized52' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized24' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized504' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1015' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1015' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized504' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized505' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1017' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1017' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized505' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized506' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1019' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1019' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized506' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized25' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized53' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized507' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1021' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1021' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized507' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized53' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized25' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized508' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1023' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1023' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized508' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized509' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1025' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1025' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized509' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized510' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1027' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1027' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized510' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized26' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized54' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized511' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1029' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1029' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized511' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized512' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1031' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1031' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized512' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized513' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1033' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1033' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized513' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized54' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized26' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized514' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1035' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1035' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized514' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized515' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1037' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1037' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized515' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized516' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1039' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1039' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized516' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized27' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized55' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized517' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1041' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1041' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized517' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized55' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized27' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized518' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1043' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1043' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized518' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized519' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1045' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1045' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized519' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized520' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1047' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1047' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized520' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized28' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized56' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized521' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1049' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1049' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized521' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized522' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1051' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1051' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized522' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized523' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1053' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1053' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized523' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized56' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized28' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized524' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1055' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1055' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized524' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized525' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1057' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1057' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized525' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized526' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1059' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1059' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized526' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized29' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized57' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized527' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1061' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1061' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized527' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized57' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized29' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized528' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1063' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1063' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized528' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized529' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1065' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1065' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized529' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized530' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1067' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1067' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized530' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized30' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized58' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized531' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1069' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1069' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized531' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized532' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1071' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1071' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized532' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized533' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1073' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1073' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized533' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized58' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized30' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized534' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1075' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1075' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized534' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized535' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1077' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1077' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized535' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized536' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1079' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1079' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized536' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized31' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized59' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized537' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1081' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1081' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized537' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized59' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized31' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized538' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1083' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1083' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized538' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized539' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1085' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1085' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized539' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized540' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1087' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1087' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized540' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized32' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized60' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized541' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1089' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1089' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized541' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized542' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1091' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1091' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized542' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized543' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1093' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1093' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized543' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized60' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized32' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized544' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1095' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1095' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized544' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized545' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1097' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1097' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized545' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized546' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1099' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1099' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized546' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized33' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized61' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized547' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1101' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1101' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized547' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized61' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized33' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized548' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1103' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1103' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized548' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized549' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1105' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1105' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized549' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized550' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1107' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1107' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized550' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized34' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized62' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized551' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1109' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1109' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized551' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized552' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1111' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1111' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized552' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized553' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1113' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1113' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized553' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized62' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized34' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized554' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1115' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1115' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized554' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized555' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1117' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1117' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized555' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized556' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1119' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1119' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized556' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized35' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized63' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized557' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1121' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1121' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized557' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized63' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized35' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized558' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1123' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1123' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized558' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized559' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1125' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1125' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized559' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized560' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1127' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1127' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized560' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized36' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized64' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized561' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1129' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1129' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized561' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized562' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1131' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1131' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized562' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized563' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1133' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1133' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized563' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized64' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized36' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized564' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1135' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1135' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized564' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized565' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1137' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1137' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized565' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized566' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1139' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1139' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized566' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized37' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized65' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized567' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1141' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1141' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized567' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized65' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized37' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized568' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1143' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1143' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized568' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized569' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1145' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1145' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized569' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized570' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1147' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1147' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized570' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized38' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized66' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized571' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1149' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1149' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized571' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized572' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1151' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1151' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized572' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized573' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1153' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1153' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized573' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized66' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized38' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized574' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1155' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1155' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized574' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized575' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1157' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1157' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized575' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized576' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1159' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1159' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized576' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized39' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized67' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized577' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1161' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1161' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized577' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized67' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized39' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized578' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1163' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1163' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized578' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized579' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1165' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1165' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized579' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized580' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1167' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1167' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized580' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized40' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized68' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized581' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1169' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1169' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized581' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized582' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1171' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1171' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized582' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized583' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1173' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1173' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized583' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized68' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized40' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized584' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1175' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1175' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized584' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized585' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1177' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1177' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized585' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized586' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1179' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1179' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized586' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized41' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized69' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized587' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1181' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1181' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized587' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized69' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized41' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized588' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1183' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1183' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized588' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized589' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1185' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1185' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized589' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized590' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1187' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1187' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized590' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized42' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized70' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized591' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1189' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1189' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized591' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized592' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1191' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1191' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized592' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized593' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1193' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1193' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized593' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized70' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized42' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized594' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1195' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1195' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized594' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized595' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1197' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1197' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized595' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized596' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1199' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1199' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized596' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized43' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized71' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized597' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1201' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1201' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized597' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized71' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized43' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized598' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1203' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1203' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized598' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized599' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1205' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1205' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized599' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized600' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1207' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1207' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized600' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized44' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized72' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized601' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1209' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1209' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized601' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized602' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1211' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1211' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized602' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized603' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1213' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1213' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized603' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized72' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized44' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized604' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1215' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1215' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized604' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized605' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1217' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1217' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized605' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized606' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1219' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1219' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized606' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized45' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized73' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized607' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1221' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1221' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized607' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized73' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized45' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized608' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1223' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1223' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized608' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized609' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1225' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1225' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized609' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized610' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1227' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1227' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized610' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized46' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized74' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized611' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1229' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1229' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized611' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized612' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1231' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1231' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized612' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized613' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1233' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1233' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized613' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized74' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized46' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized614' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1235' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1235' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized614' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized615' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1237' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1237' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized615' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized616' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1239' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1239' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized616' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized47' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized75' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized617' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1241' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1241' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized617' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized75' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized47' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized618' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1243' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1243' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized618' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized619' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1245' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1245' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized619' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized620' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1247' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1247' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized620' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized48' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized76' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized621' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1249' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1249' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized621' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized622' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1251' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1251' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized622' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized623' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1253' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1253' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized623' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized76' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized48' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized624' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1255' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1255' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized624' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized625' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1257' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1257' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized625' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized626' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1259' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1259' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized626' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized49' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized77' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized627' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1261' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1261' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized627' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized77' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized49' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized628' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1263' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1263' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized628' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized629' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1265' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1265' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized629' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized630' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1267' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1267' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized630' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized50' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized78' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized631' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1269' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1269' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized631' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized632' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1271' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1271' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized632' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized633' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1273' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1273' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized633' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized78' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized50' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized634' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1275' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1275' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized634' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized635' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1277' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1277' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized635' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized636' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1279' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1279' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized636' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized51' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized79' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized637' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1281' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1281' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized637' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized79' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized51' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized638' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1283' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1283' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized638' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized639' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1285' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1285' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized639' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized640' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1287' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1287' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized640' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized52' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized80' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized641' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1289' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1289' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized641' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized642' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1291' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1291' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized642' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized643' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1293' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1293' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized643' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized80' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized52' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized644' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1295' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1295' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized644' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized645' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1297' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1297' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized645' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized646' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1299' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1299' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized646' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized53' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized81' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized647' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1301' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1301' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized647' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized81' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized53' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized648' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1303' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1303' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized648' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized649' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1305' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1305' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized649' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized650' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1307' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1307' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized650' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized54' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized82' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized651' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1309' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1309' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized651' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized652' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1311' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1311' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized652' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized653' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1313' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1313' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized653' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized82' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized54' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized654' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1315' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1315' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized654' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized655' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1317' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1317' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized655' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized656' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1319' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1319' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized656' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized55' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized83' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized657' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1321' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1321' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized657' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized83' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized55' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized658' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1323' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1323' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized658' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized659' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1325' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1325' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized659' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized660' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1327' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1327' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized660' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized56' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized84' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized661' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1329' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1329' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized661' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized662' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1331' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1331' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized662' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized663' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1333' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1333' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized663' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized84' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized56' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized664' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1335' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1335' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized664' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized665' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1337' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1337' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized665' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized666' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1339' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1339' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized666' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized57' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized85' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized667' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1341' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1341' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized667' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized85' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized57' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized668' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1343' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1343' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized668' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized669' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1345' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1345' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized669' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized670' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1347' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1347' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized670' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized58' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized86' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized671' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1349' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1349' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized671' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized672' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1351' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1351' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized672' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized673' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1353' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1353' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized673' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized86' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized58' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized674' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1355' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1355' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized674' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized675' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1357' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1357' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized675' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized676' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1359' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1359' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized676' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized59' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized87' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized677' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1361' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1361' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized677' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized87' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized59' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized678' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1363' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1363' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized678' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized679' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1365' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1365' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized679' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized680' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1367' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1367' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized680' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized60' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized88' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized681' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1369' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1369' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized681' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized682' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1371' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1371' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized682' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized683' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1373' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1373' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized683' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized88' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized60' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized684' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1375' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1375' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized684' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized685' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1377' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1377' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized685' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized686' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1379' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1379' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized686' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized61' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized89' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized687' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1381' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1381' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized687' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized89' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized61' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized688' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1383' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1383' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized688' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized689' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1385' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1385' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized689' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized690' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1387' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1387' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized690' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized62' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized90' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized691' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1389' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1389' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized691' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized692' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1391' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1391' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized692' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized693' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1393' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1393' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized693' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized90' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized62' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized694' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1395' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1395' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized694' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized695' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1397' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1397' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized695' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized696' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1399' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1399' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized696' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized63' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized91' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized697' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1401' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1401' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized697' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized91' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized63' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized698' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1403' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1403' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized698' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized699' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1405' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1405' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized699' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized700' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1407' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1407' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized700' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized64' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized92' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized701' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1409' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1409' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized701' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized702' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1411' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1411' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized702' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized703' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1413' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1413' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized703' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized92' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized64' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized704' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1415' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1415' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized704' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized705' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1417' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1417' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized705' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized706' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1419' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1419' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized706' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized65' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized93' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized707' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1421' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1421' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized707' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized93' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized65' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized708' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1423' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1423' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized708' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized709' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1425' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1425' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized709' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized710' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1427' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1427' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized710' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized66' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized94' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized711' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1429' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1429' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized711' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized712' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1431' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1431' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized712' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized713' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1433' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1433' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized713' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized94' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized66' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized714' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1435' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1435' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized714' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized715' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1437' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1437' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized715' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized716' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1439' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1439' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized716' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized67' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized95' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized717' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1441' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1441' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized717' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized95' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized67' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized718' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1443' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1443' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized718' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized719' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1445' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1445' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized719' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized720' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1447' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1447' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized720' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized721' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1449' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1449' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized721' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant__parameterized0' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43265]
INFO: [Synth 8-638] synthesizing module 'flt_div_exp__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43652]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized722' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1451' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1451' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized722' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized6' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized723' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1453' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1453' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized723' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized724' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1455' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1455' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized724' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized725' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1457' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1457' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized725' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized6' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized7' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized726' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1459' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1459' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized726' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized727' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1461' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1461' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized727' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized728' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1463' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1463' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized728' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized7' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized729' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1465' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1465' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized729' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized730' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1467' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1467' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized730' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized731' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1469' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1469' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized731' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized732' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1471' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1471' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized732' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized733' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1473' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1473' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized733' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized734' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1475' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1475' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized734' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized735' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1477' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1477' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized735' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized736' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1479' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1479' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized736' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized737' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1481' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1481' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized737' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized738' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1483' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1483' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized738' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized739' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1485' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1485' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized739' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized740' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1487' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1487' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized740' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized741' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1489' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1489' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized741' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized742' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1491' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1491' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized742' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_div_exp__parameterized0' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43652]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34807]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized743' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1493' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1493' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized743' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized744' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1495' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1495' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized744' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized745' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1497' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1497' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized745' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized746' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1499' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1499' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized746' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized747' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1501' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1501' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized747' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized748' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1503' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1503' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized748' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized749' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1505' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1505' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized749' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized750' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1507' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1507' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized750' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized751' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1509' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1509' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized751' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized752' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1511' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1511' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized752' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized753' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1513' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1513' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized753' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized754' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1515' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1515' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized754' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized755' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1517' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1517' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized755' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized756' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1519' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1519' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized756' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized757' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1521' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1521' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized757' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized758' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1523' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1523' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized758' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized759' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1525' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1525' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized759' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized760' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1527' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1527' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized760' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized761' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1529' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1529' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized761' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized762' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1531' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1531' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized762' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized96' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized763' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1533' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1533' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized763' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized96' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized97' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized764' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1535' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1535' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized764' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized97' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized98' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized765' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1537' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1537' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized765' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized98' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized2' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34807]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:30802]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized766' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1539' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1539' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized766' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat__parameterized0' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:30802]
INFO: [Synth 8-256] done synthesizing module 'flt_div__parameterized0' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:44354]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized767' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1541' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1541' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized767' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized768' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1543' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1543' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized768' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized769' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1545' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1545' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized769' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized770' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1547' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1547' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized770' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized771' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1549' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1549' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized771' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized772' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1551' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1551' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized772' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized773' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1553' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1553' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized773' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized9 does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83720]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized9 does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83722]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized9' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized9' (200#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-256] done synthesizing module 'softmax_ap_ddiv_29_no_dsp_64' (201#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/ip/softmax_ap_ddiv_29_no_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'softmax_ddiv_64ns_64ns_64_31' (202#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/verilog/softmax_ddiv_64ns_64ns_64_31.v:11]
INFO: [Synth 8-638] synthesizing module 'softmax_dexp_64ns_64ns_64_18_full_dsp' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/verilog/softmax_dexp_64ns_64ns_64_18_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'softmax_ap_dexp_16_full_dsp_64' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/ip/softmax_ap_dexp_16_full_dsp_64.vhd:70]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized11' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized11' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:12551]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1554' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1554' (202#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_exp' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72282]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:13949]
INFO: [Synth 8-638] synthesizing module 'flt_exp_specialcase' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:70378]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized8' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized774' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1556' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1556' (202#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized774' (202#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized775' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1558' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1558' (202#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized775' (202#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized776' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1560' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1560' (202#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized776' (202#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized8' (202#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'compare_gt__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized99' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized777' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1562' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1562' (202#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized777' (202#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized778' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1564' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1564' (202#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized778' (202#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized99' (202#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'compare_gt__parameterized0' (202#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-638] synthesizing module 'compare_gt__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized100' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized779' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1566' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1566' (202#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized779' (202#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized780' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1568' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1568' (202#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized780' (202#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized100' (202#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'compare_gt__parameterized1' (202#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized781' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1570' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1570' (202#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized781' (202#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized782' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1572' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1572' (202#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized782' (202#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_specialcase' (203#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:70378]
INFO: [Synth 8-638] synthesizing module 'flt_to_fix_conv' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:39486]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized783' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1574' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1574' (203#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized783' (203#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized784' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1576' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1576' (203#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized784' (203#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized9' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized6' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized101' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized785' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1578' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1578' (203#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized785' (203#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized101' (203#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized6 does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28087]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized6' (203#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized786' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1580' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1580' (203#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized786' (203#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized787' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1582' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1582' (203#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized787' (203#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized9' (203#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'delay_s' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26913]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized788' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1584' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1584' (203#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized788' (203#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'delay_s' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26913]
INFO: [Synth 8-638] synthesizing module 'delay_s__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26913]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized789' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1586' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1586' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized789' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'delay_s__parameterized0' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26913]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized790' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1588' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1588' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized790' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized791' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1590' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1590' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized791' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized792' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1592' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1592' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized792' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized793' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1594' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1594' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized793' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized794' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1596' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1596' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized794' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'zero_det_sel__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:29496]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized7' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized102' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized795' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1598' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1598' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized795' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized102' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized7' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized796' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1600' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1600' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized796' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized797' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1602' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1602' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized797' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized798' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1604' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1604' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized798' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized799' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1606' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1606' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized799' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized800' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1608' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1608' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized800' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized801' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1610' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1610' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized801' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'zero_det_sel__parameterized0' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:29496]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:29897]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized802' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1612' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1612' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized802' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized803' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1614' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1614' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized803' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized804' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1616' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1616' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized804' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized805' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1618' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1618' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized805' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized806' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1620' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1620' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized806' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized807' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1622' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1622' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized807' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized808' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1624' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1624' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized808' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized809' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1626' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1626' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized809' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first__parameterized1' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:29897]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized810' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1628' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1628' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized810' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized811' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1630' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1630' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized811' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized812' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1632' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1632' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized812' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized103' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized813' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1634' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1634' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized813' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized103' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized814' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1636' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1636' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized814' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized815' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1638' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1638' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized815' (204#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_to_fix_conv' (205#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:39486]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized816' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1640' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1640' (205#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized816' (205#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_exp_ccm' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:70805]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized817' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1642' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1642' (205#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized817' (205#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized818' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1644' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1644' (205#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized818' (205#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized4' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized819' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1646' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1646' (205#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized819' (205#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized820' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1648' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1648' (205#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized820' (205#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized821' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1650' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1650' (205#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized821' (205#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized822' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1652' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1652' (205#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized822' (205#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized823' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1654' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1654' (205#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized823' (205#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized824' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1656' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1656' (205#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized824' (205#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized825' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1658' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1658' (205#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized825' (205#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized4' (205#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized826' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1660' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1660' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized826' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized827' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1662' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1662' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized827' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized5' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized828' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1664' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1664' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized828' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized829' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1666' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1666' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized829' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized830' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1668' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1668' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized830' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized831' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1670' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1670' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized831' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized832' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1672' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1672' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized832' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized833' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1674' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1674' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized833' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized834' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1676' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1676' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized834' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized5' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized0' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized835' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1678' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1678' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized835' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized836' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1680' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1680' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized836' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:70959]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized6' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized837' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1682' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1682' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized837' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized838' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1684' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1684' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized838' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized839' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1686' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1686' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized839' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized840' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1688' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1688' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized840' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized841' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1690' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1690' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized841' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized842' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1692' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1692' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized842' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized843' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1694' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1694' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized843' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized6' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized1' (206#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_ccm' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:70805]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized844' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1696' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1696' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized844' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_exp_ccm__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:70805]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized845' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1698' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1698' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized845' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized846' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1700' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1700' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized846' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized7' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized847' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1702' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1702' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized847' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized848' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1704' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1704' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized848' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized849' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1706' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1706' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized849' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized850' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1708' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1708' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized850' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized851' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1710' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1710' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized851' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized852' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1712' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1712' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized852' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized853' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1714' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1714' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized853' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized7' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized854' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1716' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1716' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized854' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized855' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1718' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1718' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized855' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized8' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized856' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1720' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1720' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized856' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized857' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1722' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1722' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized857' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized858' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1724' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1724' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized858' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized859' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1726' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1726' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized859' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized860' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1728' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1728' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized860' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized861' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1730' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1730' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized861' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized862' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1732' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1732' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized862' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized8' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized863' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1734' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1734' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized863' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized2' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized864' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1736' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1736' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized864' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized865' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1738' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1738' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized865' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:70959]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized9' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized866' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1740' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1740' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized866' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized867' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1742' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1742' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized867' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized868' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1744' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1744' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized868' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized869' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1746' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1746' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized869' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized870' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1748' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1748' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized870' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized871' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1750' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1750' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized871' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized872' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1752' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1752' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized872' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized9' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized873' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1754' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1754' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized873' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized874' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1756' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1756' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized874' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized10' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized875' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1758' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1758' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized875' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized876' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1760' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1760' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized876' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized877' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1762' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1762' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized877' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized878' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1764' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1764' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized878' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized879' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1766' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1766' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized879' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized880' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1768' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1768' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized880' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized881' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1770' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1770' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized881' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized10' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized882' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1772' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1772' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized882' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized3' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_ccm__parameterized0' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:70805]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized883' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1774' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1774' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized883' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized884' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1776' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1776' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized884' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72569]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized4' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized11' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized885' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1778' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1778' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized885' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized886' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1780' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1780' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized886' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized887' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1782' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1782' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized887' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized888' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1784' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1784' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized888' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized889' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1786' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1786' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized889' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized890' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1788' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1788' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized890' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized891' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1790' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1790' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized891' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized11' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized892' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1792' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1792' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized892' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized893' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1794' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1794' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized893' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized12' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized894' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1796' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1796' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized894' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized895' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1798' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1798' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized895' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized896' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1800' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1800' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized896' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized897' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1802' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1802' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized897' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized898' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1804' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1804' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized898' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized899' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1806' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1806' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized899' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized900' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1808' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1808' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized900' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized12' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized901' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1810' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1810' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized901' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized4' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'flt_exp_e2A' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71082]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized902' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1812' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1812' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized902' (207#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71200]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_e2A' (208#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71082]
INFO: [Synth 8-638] synthesizing module 'flt_exp_e2zmzm1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72012]
INFO: [Synth 8-638] synthesizing module 'flt_exp_dp_poly' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71344]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized903' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1814' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1814' (208#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized903' (208#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized904' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1816' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1816' (208#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized904' (208#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized905' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1818' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1818' (208#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized905' (208#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-226] default block is never used [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:4287]
INFO: [Synth 8-226] default block is never used [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:3205]
INFO: [Synth 8-226] default block is never used [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:3746]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized906' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1820' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1820' (208#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized906' (208#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'multadd' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:37679]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized907' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1822' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1822' (208#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized907' (208#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'dsp' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:9906]
INFO: [Synth 8-638] synthesizing module 'op_resize' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (209#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-638] synthesizing module 'delay_line' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (210#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized0' (210#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized1' (210#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized2' (210#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized3' (210#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'dsp' (211#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:9906]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized908' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1824' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1824' (211#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized908' (211#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized909' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1826' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1826' (211#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized909' (211#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized910' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1828' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1828' (211#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized910' (211#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized911' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1830' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1830' (211#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized911' (211#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'multadd' (212#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:37679]
INFO: [Synth 8-638] synthesizing module 'multadd__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:37679]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized912' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1832' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1832' (212#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized912' (212#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:9906]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized0' (212#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized4' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized4' (212#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized5' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized5' (212#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized6' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized6' (212#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized7' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized7' (212#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized8' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized8' (212#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized9' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized9' (212#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized10' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized10' (212#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized11' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized11' (212#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized12' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized12' (212#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized0' (212#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:9906]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized913' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1834' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1834' (212#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized913' (212#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized914' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1836' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1836' (212#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized914' (212#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized915' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1838' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1838' (212#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized915' (212#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized916' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1840' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1840' (212#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized916' (212#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'multadd__parameterized0' (212#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:37679]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_dp_poly' (213#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71344]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_e2zmzm1' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72012]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized917' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1842' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1842' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized917' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized5' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized13' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized918' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1844' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1844' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized918' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized919' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1846' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1846' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized919' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized920' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1848' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1848' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized920' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized921' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1850' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1850' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized921' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized922' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1852' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1852' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized922' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized923' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1854' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1854' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized923' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized924' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1856' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1856' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized924' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized13' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized5' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized925' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1858' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1858' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized925' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'multadd__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:37679]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized926' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1860' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1860' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized926' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:9906]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized1' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized1' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized13' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized13' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized14' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized14' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized15' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized15' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized16' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized16' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized17' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized17' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized18' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized18' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized19' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized19' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized20' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized20' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized21' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized21' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized22' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized22' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized23' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized23' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized24' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized24' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized25' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized25' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized26' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized26' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized27' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized27' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized28' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized28' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized29' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized29' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized30' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized30' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized31' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized31' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized1' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/9ea96a8f/hdl/mult_gen_v12_0_vh_rfs.vhd:9906]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized927' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1862' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1862' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized927' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized928' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1864' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1864' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized928' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized929' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1866' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1866' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized929' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized930' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1868' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1868' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized930' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'multadd__parameterized1' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:37679]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized931' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1870' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1870' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized931' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized932' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1872' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1872' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized932' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized933' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1874' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1874' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized933' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized3' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34807]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized934' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1876' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1876' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized934' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized935' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1878' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1878' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized935' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized936' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1880' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1880' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized936' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized937' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1882' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1882' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized937' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized938' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1884' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1884' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized938' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized939' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1886' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1886' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized939' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized940' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1888' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1888' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized940' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized941' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1890' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1890' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized941' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized942' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1892' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1892' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized942' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized943' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1894' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1894' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized943' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized944' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1896' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1896' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized944' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized945' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1898' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1898' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized945' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized946' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1900' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1900' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized946' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized947' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1902' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1902' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized947' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized948' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1904' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1904' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized948' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized949' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1906' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1906' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized949' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized950' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1908' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1908' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized950' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized951' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1910' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1910' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized951' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized952' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1912' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1912' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized952' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34362]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized953' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1914' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1914' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized953' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit__parameterized2' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34362]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized954' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1916' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1916' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized954' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized14' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized955' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1918' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1918' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized955' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized956' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1920' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1920' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized956' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized957' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1922' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1922' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized957' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized958' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1924' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1924' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized958' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized959' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1926' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1926' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized959' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized960' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1928' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1928' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized960' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized961' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1930' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1930' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized961' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized14' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized962' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1932' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1932' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized962' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized104' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized963' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1934' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1934' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized963' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized104' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized105' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized964' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1936' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1936' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized964' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized105' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized3' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34807]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized6' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61284]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized965' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1938' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1938' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized965' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized6' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized8' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized106' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized966' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1940' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1940' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized966' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized106' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized8 does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28087]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized8' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'compare_ne_im__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28273]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized107' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized967' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1942' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1942' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized967' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized107' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_ne_im__parameterized0 does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28268]
INFO: [Synth 8-256] done synthesizing module 'compare_ne_im__parameterized0' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28273]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized968' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1944' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1944' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized968' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'compare_gt__parameterized2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized108' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized969' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1946' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1946' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized969' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized108' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'compare_gt__parameterized2' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized970' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1948' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1948' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized970' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized971' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1950' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1950' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized971' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_exp_recomb' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:70589]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized972' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1952' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1952' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized972' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized973' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1954' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1954' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized973' (214#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_recomb' (215#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:70589]
INFO: [Synth 8-256] done synthesizing module 'flt_exp' (216#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72282]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized974' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1956' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1956' (216#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized974' (216#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized975' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1958' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1958' (216#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized975' (216#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized976' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1960' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1960' (216#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized976' (216#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized977' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1962' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1962' (216#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized977' (216#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized978' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1964' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1964' (216#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized978' (216#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized979' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1966' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1966' (216#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized979' (216#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized980' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1968' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1968' (216#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized980' (216#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized11 does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83720]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized11 does not have driver. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83722]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized11' (216#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized11' (216#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-256] done synthesizing module 'softmax_ap_dexp_16_full_dsp_64' (217#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/ip/softmax_ap_dexp_16_full_dsp_64.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'softmax_dexp_64ns_64ns_64_18_full_dsp' (218#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/verilog/softmax_dexp_64ns_64ns_64_18_full_dsp.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/verilog/softmax.v:1574]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/verilog/softmax.v:1575]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/verilog/softmax.v:1576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/verilog/softmax.v:1577]
INFO: [Synth 8-256] done synthesizing module 'softmax' (219#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/softmax_v1_0/1fd6623b/hdl/verilog/softmax.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_softmax_0_0' (220#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_softmax_0_0/synth/design_1_softmax_0_0.v:57]
WARNING: [Synth 8-350] instance 'softmax_0' of module 'design_1_softmax_0_0' requires 34 connections, but only 33 given [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:1022]
INFO: [Synth 8-638] synthesizing module 'design_1_softmax_0_bram_0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_softmax_0_bram_0/synth/design_1_softmax_0_bram_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (221#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (222#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (223#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (223#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (223#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (224#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (225#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (226#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (227#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2' (228#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'design_1_softmax_0_bram_0' (229#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_softmax_0_bram_0/synth/design_1_softmax_0_bram_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'design_1_softmax_0_bram_0_0' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_softmax_0_bram_0_0/synth/design_1_softmax_0_bram_0_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design_1_softmax_0_bram_0_0' (230#1) [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_softmax_0_bram_0_0/synth/design_1_softmax_0_bram_0_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design_1' (231#1) [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (232#1) [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:19:18 ; elapsed = 00:20:37 . Memory (MB): peak = 900.637 ; gain = 723.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin EXP:ADD_MANT_MSBS[1] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51493]
INFO: [Synth 8-3295] tying undriven pin EXP:ADD_MANT_MSBS[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51493]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[13] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[12] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[11] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[10] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[9] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[8] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[7] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[6] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[5] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[4] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[3] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[2] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[1] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[13] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[12] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[11] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[10] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[9] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[8] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[7] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[6] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[5] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[4] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[3] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[2] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[1] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51031]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_1.madd :b[22] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71773]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_1.madd :c[24] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71773]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_1.madd :c[23] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71773]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_1.madd :c[22] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71773]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_1.madd :c[21] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71773]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_1.madd :c[20] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71773]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_1.madd :c[19] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71773]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_1.madd :c[18] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71773]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_1.madd :c[17] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71773]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_1.madd :c[16] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71773]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_1.madd :c[15] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71773]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_1.madd :c[14] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71773]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_1.madd :c[13] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71773]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_1.madd :c[12] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71773]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_1.madd :c[11] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71773]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_1.madd :c[10] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71773]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_1.madd :c[9] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71773]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_1.madd :c[8] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71773]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_1.madd :c[7] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71773]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_1.madd :c[6] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71773]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_1.madd :c[5] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71773]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_1.madd :c[4] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71773]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_1.madd :c[3] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71773]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_1.madd :c[2] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71773]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_1.madd :c[1] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71773]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_1.madd :c[0] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71773]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_2.madd :c[69] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71811]
INFO: [Synth 8-3295] tying undriven pin \g_struct.multadd_2.madd :c[68] to constant 0 [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71811]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:19:22 ; elapsed = 00:20:43 . Memory (MB): peak = 900.637 ; gain = 723.785
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4015 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/softmax_0/inst/softmax_dadd_64ns_64ns_64_5_full_dsp_U4/softmax_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49977]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/softmax_0/inst/softmax_ddiv_64ns_64ns_64_31_U5/softmax_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_A' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43770]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/softmax_0/inst/softmax_ddiv_64ns_64ns_64_31_U5/softmax_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_B' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43785]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/softmax_0/inst/softmax_fadd_32ns_32ns_32_5_full_dsp_U0/softmax_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49977]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/softmax_0/inst/softmax_fdiv_32ns_32ns_32_16_U1/softmax_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_A' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43770]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/softmax_0/inst/softmax_fdiv_32ns_32ns_32_16_U1/softmax_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_B' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43785]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
create_clock: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1086.090 ; gain = 6.324
Finished Parsing XDC File [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0.xdc] for cell 'design_1_i/axi_cdma_0/U0'
Finished Parsing XDC File [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0.xdc] for cell 'design_1_i/axi_cdma_0/U0'
Parsing XDC File [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_1/design_1_axi_cdma_0_1.xdc] for cell 'design_1_i/axi_cdma_1/U0'
Finished Parsing XDC File [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_1/design_1_axi_cdma_0_1.xdc] for cell 'design_1_i/axi_cdma_1/U0'
Parsing XDC File [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_1/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_1/m00_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  FDE => FDRE: 10 instances
  FDR => FDRE: 14 instances
  MUXCY_L => MUXCY: 8 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.520 . Memory (MB): peak = 1103.938 ; gain = 0.055
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:20:15 ; elapsed = 00:22:00 . Memory (MB): peak = 1103.961 ; gain = 927.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:20:15 ; elapsed = 00:22:00 . Memory (MB): peak = 1103.961 ; gain = 927.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.runs/synth_1/dont_touch.xdc, line 74).
Applied set_property DONT_TOUCH = true for design_1_i/axi_cdma_0/U0. (constraint file  C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.runs/synth_1/dont_touch.xdc, line 95).
Applied set_property DONT_TOUCH = true for design_1_i/axi_cdma_1/U0. (constraint file  C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.runs/synth_1/dont_touch.xdc, line 102).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst. (constraint file  C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.runs/synth_1/dont_touch.xdc, line 115).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst. (constraint file  C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.runs/synth_1/dont_touch.xdc, line 122).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_1/m00_couplers/auto_ds/inst. (constraint file  C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.runs/synth_1/dont_touch.xdc, line 127).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst. (constraint file  C:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.runs/synth_1/dont_touch.xdc, line 134).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_cdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_cdma_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_1/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_1/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_1/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/softmax_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/softmax_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/softmax_0_bram_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:20:16 ; elapsed = 00:22:01 . Memory (MB): peak = 1103.961 ; gain = 927.109
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_lite_if.vhd:272]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_lite_if.vhd:1043]
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5544] ROM "sig_xfer_len_eq_0_im2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5544] ROM "sig_xfer_len_eq_0_im2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'first_mi_word_reg' into 'first_word_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v:303]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'first_word_reg' into 'first_mi_word_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:308]
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:222]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              100
             w8_throttle |                              010 |                              001
        w8_2nd_last_data |                              011 |                              010
            w8_last_data |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:21:02 ; elapsed = 00:23:07 . Memory (MB): peak = 1103.961 ; gain = 927.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |softmax__GB0  |           1|     19347|
|2     |softmax__GB1  |           1|      5180|
|3     |softmax__GB2  |           1|     11794|
|4     |design_1__GC0 |           1|     37966|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:21:05 ; elapsed = 00:23:10 . Memory (MB): peak = 1103.961 ; gain = 927.109
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'RT[53].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '53' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[51].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '51' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[49].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '49' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[47].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '47' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[45].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '45' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[43].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '43' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '41' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[39].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '39' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[37].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '37' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[35].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '35' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[33].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '33' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[31].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '31' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[29].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '29' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[27].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '27' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '25' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '23' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '21' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '19' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '17' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '15' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '13' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '11' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '9' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '7' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '5' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '3' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '1' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '25' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '21' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '17' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '15' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '13' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '11' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '7' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '5' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '3' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '1' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "detector/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "detector/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-5546] ROM "COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '24' to '23' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '2' to '1' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-4471] merging register 'i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0:0]' into 'i_ccm_ln2/g_tables[1].i_sign_delay/i_pipe/opt_has_pipe.first_q_reg[0:0]' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_pcc.vhd:950]
INFO: [Synth 8-4471] merging register 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:691]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' into 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-5545] ROM "I_MSTR_PCC/sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "I_MSTR_PCC/sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_MSTR_PCC/sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_RD_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_RD_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_RD_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/sig_halt_reg_reg' into 'I_WR_STATUS_CNTLR/sig_halt_reg_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:707]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/sig_halt_reg_dly1_reg' into 'I_WR_STATUS_CNTLR/sig_halt_reg_dly1_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:2135]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/sig_halt_reg_dly2_reg' into 'I_WR_DATA_CNTL/sig_halt_reg_dly2_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:1403]
INFO: [Synth 8-4471] merging register 'I_S2MM_MMAP_SKID_BUF/sig_reset_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:191]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_pcc.vhd:950]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg' into 'I_WR_DATA_CNTL/sig_halt_reg_dly3_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:1347]
INFO: [Synth 8-5546] ROM "I_WR_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_WR_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_WR_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "GEN_INCLUDE_PCC.I_MSTR_PCC/sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "GEN_INCLUDE_PCC.I_MSTR_PCC/sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_INCLUDE_PCC.I_MSTR_PCC/sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_pcc.vhd:950]
INFO: [Synth 8-4471] merging register 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:691]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' into 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-5545] ROM "I_MSTR_PCC/sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "I_MSTR_PCC/sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_MSTR_PCC/sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_RD_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_RD_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_RD_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/sig_halt_reg_reg' into 'I_WR_STATUS_CNTLR/sig_halt_reg_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:707]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/sig_halt_reg_dly1_reg' into 'I_WR_STATUS_CNTLR/sig_halt_reg_dly1_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:2135]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/sig_halt_reg_dly2_reg' into 'I_WR_DATA_CNTL/sig_halt_reg_dly2_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:1403]
INFO: [Synth 8-4471] merging register 'I_S2MM_MMAP_SKID_BUF/sig_reset_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:191]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_pcc.vhd:950]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg' into 'I_WR_DATA_CNTL/sig_halt_reg_dly3_reg' [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:1347]
INFO: [Synth 8-5545] ROM "GEN_INCLUDE_PCC.I_MSTR_PCC/sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:21:37 ; elapsed = 00:23:45 . Memory (MB): peak = 1103.961 ; gain = 927.109
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:21:37 ; elapsed = 00:23:45 . Memory (MB): peak = 1103.961 ; gain = 927.109

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |softmax__GB0  |           1|     18725|
|2     |softmax__GB1  |           1|      5027|
|3     |softmax__GB2  |           1|     16858|
|4     |design_1__GC0 |           1|     39387|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/softmax_0/insti_5_2/\softmax_control_s_axi_U/rdata_reg[31] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:22:16 ; elapsed = 00:24:32 . Memory (MB): peak = 1103.961 ; gain = 927.109
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:22:16 ; elapsed = 00:24:32 . Memory (MB): peak = 1103.961 ; gain = 927.109

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |softmax__GB0  |           1|     18575|
|2     |softmax__GB1  |           1|      4974|
|3     |softmax__GB2  |           1|     12387|
|4     |design_1__GC0 |           1|     32867|
+------+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:22:16 ; elapsed = 00:24:33 . Memory (MB): peak = 1103.961 ; gain = 927.109
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:22:47 ; elapsed = 00:25:06 . Memory (MB): peak = 1270.684 ; gain = 1093.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:22:59 ; elapsed = 00:25:19 . Memory (MB): peak = 1302.734 ; gain = 1125.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |softmax__GB0  |           1|     18575|
|2     |softmax__GB1  |           1|      4974|
|3     |softmax__GB2  |           1|     12387|
|4     |design_1__GC0 |           1|     32867|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[19].pipe_reg[19][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[19].pipe_reg[19][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[19].pipe_reg[19][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[19].pipe_reg[19][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[20].pipe_reg[20][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[20].pipe_reg[20][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[20].pipe_reg[20][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[20].pipe_reg[20][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[21].pipe_reg[21][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[21].pipe_reg[21][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[21].pipe_reg[21][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[21].pipe_reg[21][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[22].pipe_reg[22][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[22].pipe_reg[22][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[22].pipe_reg[22][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[22].pipe_reg[22][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[23].pipe_reg[23][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[23].pipe_reg[23][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[23].pipe_reg[23][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[23].pipe_reg[23][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[25].pipe_reg[25][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[25].pipe_reg[25][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[25].pipe_reg[25][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[25].pipe_reg[25][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[26].pipe_reg[26][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[26].pipe_reg[26][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[26].pipe_reg[26][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[26].pipe_reg[26][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized9.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:23:52 ; elapsed = 00:26:18 . Memory (MB): peak = 1347.320 ; gain = 1170.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 29 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 34 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 46 to 10 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 28 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 28 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0_n_5 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_5 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_5 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3_n_5 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_5 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_5 . Fanout reduced from 12 to 7 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/AraniBasu/Documents/GitHub/Reconfig-project/Hardware-Accel/HW/H05-lab3-1/project_3/project_3.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:23:57 ; elapsed = 00:26:24 . Memory (MB): peak = 1347.320 ; gain = 1170.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:23:58 ; elapsed = 00:26:25 . Memory (MB): peak = 1347.320 ; gain = 1170.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:24:09 ; elapsed = 00:26:36 . Memory (MB): peak = 1347.320 ; gain = 1170.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:24:09 ; elapsed = 00:26:36 . Memory (MB): peak = 1347.320 ; gain = 1170.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:24:10 ; elapsed = 00:26:37 . Memory (MB): peak = 1347.320 ; gain = 1170.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     1|
|3     |CARRY4     |   180|
|4     |DSP48E1    |     1|
|5     |DSP48E1_1  |     1|
|6     |DSP48E1_10 |     4|
|7     |DSP48E1_11 |     1|
|8     |DSP48E1_12 |     1|
|9     |DSP48E1_13 |     1|
|10    |DSP48E1_14 |     1|
|11    |DSP48E1_15 |     1|
|12    |DSP48E1_16 |     1|
|13    |DSP48E1_2  |     2|
|14    |DSP48E1_3  |     2|
|15    |DSP48E1_4  |     2|
|16    |DSP48E1_5  |     1|
|17    |DSP48E1_6  |     1|
|18    |DSP48E1_7  |     1|
|19    |DSP48E1_8  |     8|
|20    |DSP48E1_9  |     2|
|21    |GND        |     2|
|22    |LUT1       |   397|
|23    |LUT2       |  1247|
|24    |LUT3       |  5504|
|25    |LUT4       |  1647|
|26    |LUT5       |  1676|
|27    |LUT6       |  4412|
|28    |MUXCY      |  3995|
|29    |MUXCY_L    |    82|
|30    |MUXF7      |   445|
|31    |MUXF8      |     8|
|32    |PS7        |     1|
|33    |RAM32M     |    28|
|34    |RAM32X1D   |     2|
|35    |RAMB36E1   |     4|
|36    |SRL16      |     1|
|37    |SRL16E     |   559|
|38    |SRLC32E    |   201|
|39    |XORCY      |  3858|
|40    |FDCE       |   264|
|41    |FDE        |    10|
|42    |FDPE       |   180|
|43    |FDR        |     8|
|44    |FDRE       | 13475|
|45    |FDSE       |   162|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:24:12 ; elapsed = 00:26:39 . Memory (MB): peak = 1347.320 ; gain = 1170.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2912 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:04 ; elapsed = 00:24:24 . Memory (MB): peak = 1347.320 ; gain = 848.297
Synthesis Optimization Complete : Time (s): cpu = 00:24:12 ; elapsed = 00:26:39 . Memory (MB): peak = 1347.320 ; gain = 1170.469
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4204 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1154 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1101 instances
  FDE => FDRE: 10 instances
  FDR => FDRE: 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 28 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  SRL16 => SRL16E: 1 instances
  SRLC32E => SRL16E: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
6206 Infos, 251 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:24:27 ; elapsed = 00:26:28 . Memory (MB): peak = 1347.320 ; gain = 1051.621
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1347.320 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1347.320 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 02 20:22:42 2016...
