<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="sumador.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multiplex_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="multiplex_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="multiplex_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multiplex_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="multiplexers_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="multiplexers_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="multiplexers_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="multiplexers_1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multiplexers_1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="multiplexers_1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="multiplexers_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="multiplexers_1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="multiplexers_1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="multiplexers_1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="multiplexor32.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="multiplexor32.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multiplexor32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="multiplexor32.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="multiplexor32.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="multiplexor32.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="multiplexor32_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="multiplexor32_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="multiplexor32_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/multiplexers_1_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/multiplexers_1_synthesis.v"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="suma32_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="suma32_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="suma32_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="suma32_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="suma32bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="suma32bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="suma32bit.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1475615821" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1475615821">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1475618914" xil_pn:in_ck="3329712503174122797" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1475618914">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="multiplex_tb.vhd"/>
      <outfile xil_pn:name="multiplexor32.vhd"/>
      <outfile xil_pn:name="suma32_tb.vhd"/>
      <outfile xil_pn:name="suma32bit.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1475618846" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7136131485139383001" xil_pn:start_ts="1475618846">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475618846" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="856592437534018167" xil_pn:start_ts="1475618846">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475618643" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3943865347534399909" xil_pn:start_ts="1475618643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475618918" xil_pn:in_ck="3329712503174122797" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1475618918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="multiplex_tb.vhd"/>
      <outfile xil_pn:name="multiplexor32.vhd"/>
      <outfile xil_pn:name="suma32_tb.vhd"/>
      <outfile xil_pn:name="suma32bit.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1475618921" xil_pn:in_ck="3329712503174122797" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7967108928305455448" xil_pn:start_ts="1475618918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="multiplex_tb_beh.prj"/>
      <outfile xil_pn:name="multiplex_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1475618921" xil_pn:in_ck="-2957517945255232376" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5437860725669425541" xil_pn:start_ts="1475618921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="multiplex_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1475617129" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1475617129">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1475618606" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7712358858057579565" xil_pn:start_ts="1475618606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475618606" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3943865347534399909" xil_pn:start_ts="1475618606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475618606" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1475618606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475618606" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4472766501180237429" xil_pn:start_ts="1475618606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475618606" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1475618606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475618606" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7071001651630065509" xil_pn:start_ts="1475618606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475618617" xil_pn:in_ck="-778488281829381564" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-9154724744914433032" xil_pn:start_ts="1475618606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="multiplexers_1.lso"/>
      <outfile xil_pn:name="multiplexers_1.ngc"/>
      <outfile xil_pn:name="multiplexers_1.ngr"/>
      <outfile xil_pn:name="multiplexers_1.prj"/>
      <outfile xil_pn:name="multiplexers_1.stx"/>
      <outfile xil_pn:name="multiplexers_1.syr"/>
      <outfile xil_pn:name="multiplexers_1.xst"/>
      <outfile xil_pn:name="multiplexers_1_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1475618617" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8515335760484899424" xil_pn:start_ts="1475618617">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475618621" xil_pn:in_ck="6742921755484475172" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="2584264983195533330" xil_pn:start_ts="1475618617">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/multiplexers_1_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/multiplexers_1_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
