// Seed: 2117105592
module module_0 (
    output wand id_0,
    output tri1 id_1,
    output wand id_2,
    input uwire id_3,
    input tri1 id_4,
    output uwire id_5,
    input tri id_6,
    output supply0 id_7,
    input wire id_8,
    input wand id_9,
    input supply0 id_10,
    input wand id_11
);
  wire id_13;
endmodule
module module_0 #(
    parameter id_13 = 32'd42,
    parameter id_26 = 32'd16,
    parameter id_67 = 32'd39,
    parameter id_83 = 32'd74
) (
    input uwire id_0,
    input wor id_1,
    input wor id_2,
    output tri0 id_3,
    input wire id_4,
    input uwire id_5,
    input tri0 id_6,
    input supply1 id_7,
    output wand id_8,
    input uwire id_9,
    input tri1 id_10,
    input wor id_11,
    output wire id_12,
    input uwire _id_13,
    output wor id_14,
    input wire id_15,
    output uwire id_16,
    output tri id_17,
    output wire id_18,
    input uwire id_19,
    output supply0 id_20,
    output uwire id_21,
    input wand id_22,
    output supply1 id_23,
    input tri0 id_24,
    input wire id_25,
    input tri _id_26,
    output tri0 id_27,
    input tri id_28,
    output wor id_29,
    output supply1 id_30,
    output tri id_31,
    input wand id_32,
    output wor id_33,
    input tri id_34,
    output wand id_35,
    input tri0 id_36,
    input uwire id_37,
    input uwire id_38,
    output supply0 id_39,
    output wire id_40,
    input wand id_41,
    input supply1 id_42,
    input tri1 id_43,
    output supply1 id_44,
    output supply0 id_45,
    input wand id_46,
    input supply0 id_47,
    output tri0 id_48,
    input uwire id_49,
    input tri0 id_50,
    output wire id_51,
    input tri1 id_52,
    output uwire id_53,
    input supply0 id_54,
    input uwire id_55,
    inout wand id_56,
    input supply1 id_57,
    input tri1 id_58,
    output wand id_59,
    input supply0 id_60,
    input supply1 id_61,
    input tri1 id_62,
    input tri1 id_63,
    input tri0 id_64,
    output supply1 id_65,
    output tri id_66,
    input supply0 _id_67,
    input tri0 id_68,
    output wire id_69,
    input wor id_70,
    input wire id_71,
    output wand id_72,
    input tri0 id_73,
    input tri1 id_74,
    output tri module_1,
    input supply1 id_76,
    input tri id_77,
    input wor id_78
);
  assign id_12 = -1;
  assign id_23 = 1 < -1;
  logic [id_26  ==?  1 'd0 : 1  ==  -1] id_80;
  wire id_81;
  module_0 modCall_1 (
      id_72,
      id_31,
      id_53,
      id_43,
      id_61,
      id_69,
      id_4,
      id_17,
      id_74,
      id_55,
      id_9,
      id_43
  );
  assign modCall_1.id_9 = 0;
  assign id_8 = id_60.id_46 & 1 & id_28 == id_9 & 'b0 & id_78;
  assign id_30 = -1;
  wire id_82, _id_83, id_84;
  logic [id_13 : id_67  **  id_83] id_85;
  assign id_80 = -1;
endmodule
