While analyzing gated clock network, ambiguities have been found on gates test_0/u100/DSD138/UIN100/UCK0/bcko_sn_m2:Y, test_0/u100/DSD138/UIN100/UCK0/bcko_u_0:Y, test_0/u100/DSD138/UIN100/UCK0/bcko_u_0_RNIB9VS1:Y, test_0/u100/DSD138/UIN100/UCK0/bcko_0:Y, test_0/u100/DSD138/UIN100/UCK0/bcko_u_2:Y, test_0/u100/DSD138/UIN100/UCK0/bcko_u_3:Y, test_0/u100/DSD138/UIN100/UCK0/bcko_u_3_RNI3EM53:Y, test_0/u100/DSD138/UIN100/UCK0/bckox2_u_2:Y, test_0/u100/DSD138/UIN100/UCK0/bckox2_u_3:Y, test_0/u100/DSD138/UIN100/UCK0/bckox2_u_0:Y, test_0/u100/DSD138/UIN100/UCK0/bckox2_u_1:Y, test_0/u100/DSD138/UIN100/UCK0/bckox2_u_1_RNIHS2Q1:Y, test_0/u100/DSD138/UIN100/UCK0/pobck:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
