// Seed: 4278478350
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input tri0 id_2,
    input uwire id_3,
    output wand id_4
);
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5,
    input supply1 id_6,
    output logic id_7,
    output wire id_8,
    input uwire id_9,
    input uwire id_10,
    output logic id_11
);
  tri id_13;
  always id_11 <= id_2;
  assign id_13 = 1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_6,
      id_5,
      id_8
  );
  initial begin : LABEL_0
    id_7 <= id_0;
  end
endmodule
