<profile>

<section name = "Vivado HLS Report for 'matmult'" level="0">
<item name = "Date">Sat Nov 19 02:42:51 2022
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">1-mat_mult.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">7.86</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">9020201, 9020201, 9020202, 9020202, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">9020200, 9020200, 90202, -, -, 100, no</column>
<column name=" + Loop 1.1">90200, 90200, 902, -, -, 100, no</column>
<column name="  ++ Loop 1.1.1">900, 900, 9, -, -, 100, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 132</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 4, 0, 0</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 55</column>
<column name="Register">-, -, 227, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="matmult_mul_32s_32s_32_6_U1">matmult_mul_32s_32s_32_6, 0, 4, 0, 0</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_131_p2">+, 0, 0, 7, 7, 1</column>
<column name="j_1_fu_143_p2">+, 0, 0, 7, 7, 1</column>
<column name="k_1_fu_170_p2">+, 0, 0, 7, 7, 1</column>
<column name="next_mul2_fu_119_p2">+, 0, 0, 14, 14, 7</column>
<column name="next_mul_fu_191_p2">+, 0, 0, 14, 14, 7</column>
<column name="out_V_d0">+, 0, 0, 32, 32, 32</column>
<column name="tmp_3_fu_153_p2">+, 0, 0, 14, 14, 14</column>
<column name="tmp_6_fu_180_p2">+, 0, 0, 14, 14, 14</column>
<column name="tmp_8_fu_197_p2">+, 0, 0, 14, 14, 14</column>
<column name="exitcond1_fu_125_p2">icmp, 0, 0, 3, 7, 6</column>
<column name="exitcond2_fu_137_p2">icmp, 0, 0, 3, 7, 6</column>
<column name="exitcond_fu_164_p2">icmp, 0, 0, 3, 7, 6</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">6, 13, 1, 13</column>
<column name="i_reg_63">7, 2, 7, 14</column>
<column name="j_reg_86">7, 2, 7, 14</column>
<column name="k_reg_97">7, 2, 7, 14</column>
<column name="phi_mul1_reg_74">14, 2, 14, 28</column>
<column name="phi_mul_reg_108">14, 2, 14, 28</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_V_load_reg_271">32, 0, 32, 0</column>
<column name="ap_CS_fsm">12, 0, 12, 0</column>
<column name="b_V_load_reg_276">32, 0, 32, 0</column>
<column name="i_1_reg_225">7, 0, 7, 0</column>
<column name="i_reg_63">7, 0, 7, 0</column>
<column name="j_1_reg_233">7, 0, 7, 0</column>
<column name="j_reg_86">7, 0, 7, 0</column>
<column name="k_1_reg_251">7, 0, 7, 0</column>
<column name="k_reg_97">7, 0, 7, 0</column>
<column name="next_mul2_reg_217">14, 0, 14, 0</column>
<column name="next_mul_reg_261">14, 0, 14, 0</column>
<column name="out_V_addr_reg_243">14, 0, 14, 0</column>
<column name="p_s_reg_281">32, 0, 32, 0</column>
<column name="phi_mul1_reg_74">14, 0, 14, 0</column>
<column name="phi_mul_reg_108">14, 0, 14, 0</column>
<column name="tmp_2_cast_reg_238">7, 0, 14, 7</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matmult, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matmult, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matmult, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matmult, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matmult, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matmult, return value</column>
<column name="a_V_address0">out, 14, ap_memory, a_V, array</column>
<column name="a_V_ce0">out, 1, ap_memory, a_V, array</column>
<column name="a_V_q0">in, 32, ap_memory, a_V, array</column>
<column name="b_V_address0">out, 14, ap_memory, b_V, array</column>
<column name="b_V_ce0">out, 1, ap_memory, b_V, array</column>
<column name="b_V_q0">in, 32, ap_memory, b_V, array</column>
<column name="out_V_address0">out, 14, ap_memory, out_V, array</column>
<column name="out_V_ce0">out, 1, ap_memory, out_V, array</column>
<column name="out_V_we0">out, 1, ap_memory, out_V, array</column>
<column name="out_V_d0">out, 32, ap_memory, out_V, array</column>
<column name="out_V_q0">in, 32, ap_memory, out_V, array</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">7.86</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'out_V_load', matmult.cpp:19">load, 2.71, 2.71, -, -, -, -, -, -, &apos;out_V&apos;, -, -, -, -</column>
<column name="'tmp_5', matmult.cpp:19">add, 2.44, 5.15, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="matmult.cpp:19">store, 2.71, 7.86, &apos;tmp_5&apos;, matmult.cpp:19, -, -, -, -, -, &apos;out_V&apos;, -, -, -, -</column>
</table>
</item>
</section>
</profile>
