# vlog -work work -stats=none C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# 
# 
vsim -gui work.adder
# vsim -gui work.adder 
# Start time: 20:29:39 on Jul 05,2023
# Loading work.adder
run
# vlog -work work -stats=none C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# 
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.adder
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# vlog -work work -stats=none C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/mux_using_assign.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mux_using_assign
# 
# Top level modules:
# 	mux_using_assign
# 
# 
# vlog -work work -stats=none C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/mux_using_assign_TB.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mux_using_assign_TB
# 
# Top level modules:
# 	mux_using_assign_TB
# 
# 
# vlog -work work -stats=none C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# 
# 
# vlog -work work -stats=none C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/clockedProcess.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module clockedProcess
# 
# Top level modules:
# 	clockedProcess
# 
# 
# vlog -work work -stats=none C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/ClockGenerator.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module ClockGenerator
# 
# Top level modules:
# 	ClockGenerator
# 
# 
# vlog -work work -stats=none C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/ClockGeneratorTB.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module ClockGeneratorTB
# 
# Top level modules:
# 	ClockGeneratorTB
# 
# 
# vlog -work work -stats=none C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/VGA_Controller.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module VGA_Controller
# ** Error: (vlog-13069) C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/VGA_Controller.v(49): near "endmodule": syntax error, unexpected endmodule, expecting '['.
# 
# 
# 7 compiles, 1 failed with 1 error.
# vlog -work work -stats=none C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# 
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.adder
runm
# invalid command name "runm"
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# vlog -work work -stats=none C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# 
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.adder
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# vlog -work work -stats=none C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# 
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.adder
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# vlog -work work -stats=none C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# 
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.adder
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vsim -gui work.adder
# End time: 20:35:58 on Jul 05,2023, Elapsed time: 0:06:19
# Errors: 0, Warnings: 1
# vsim -gui work.adder 
# Start time: 20:35:58 on Jul 05,2023
# Loading work.adder
run
run
# vlog -work work -stats=none C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# 
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.adder
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# vlog -work work -stats=none C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# 
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.adder
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# vlog -work work -stats=none C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# 
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.adder
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# vlog -work work -stats=none C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# 
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.adder
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# vlog -work work -stats=none C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# 
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.adder
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# vlog -work work -stats=none C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# 
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.adder
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# vlog -work work -stats=none C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# 
# 
# vlog -work work -stats=none C:/Users/Jacob/Documents/GitHub/Hazwell/Verilog/adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# 
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.adder
run
# GetModuleFileName: The specified module could not be found.
# 
# 
