Warning (10268): Verilog HDL information at spi_controller.sv(404): always construct contains both blocking and non-blocking assignments File: C:/Users/camin/Documents/VanilaCore/core/spi_controller.sv Line: 404
Warning (10268): Verilog HDL information at uart_slave.sv(104): always construct contains both blocking and non-blocking assignments File: C:/Users/camin/Documents/VanilaCore/core/uart_slave.sv Line: 104
Warning (10268): Verilog HDL information at memory_access.sv(196): always construct contains both blocking and non-blocking assignments File: C:/Users/camin/Documents/VanilaCore/core/memory_access.sv Line: 196
Info (10281): Verilog HDL Declaration information at memory_access.sv(190): object "DATA_BUS_STATE" differs only in case from object "data_bus_state" in the same scope File: C:/Users/camin/Documents/VanilaCore/core/memory_access.sv Line: 190
