/*
 * nthw_fpga_reg_defs_pcs.h
 *
 * Auto-generated file - do *NOT* edit
 *
 */

#ifndef _NTHW_FPGA_REG_DEFS_PCS_
#define _NTHW_FPGA_REG_DEFS_PCS_

/* PCS */
#define NTHW_MOD_PCS (0x8286adcaUL)
#define PCS_BER_COUNT (0x2e91033bUL)
#define PCS_BER_COUNT_CNT (0x8069b483UL)
#define PCS_BIP_COUNT (0xeea1075dUL)
#define PCS_BIP_COUNT_CNT (0xdd0f40c3UL)
#define PCS_BLOCK_LOCK (0xcca988f2UL)
#define PCS_BLOCK_LOCK_LOCK (0x8372ac9aUL)
#define PCS_BLOCK_LOCK_LATCH (0x4b4db873UL)
#define PCS_BLOCK_LOCK_LATCH_LATCH_LOCK (0x3e50cbe6UL)
#define PCS_BLOCK_LOCK_ST (0x8f218598UL)
#define PCS_BLOCK_LOCK_ST_LATCH_STATE (0xc29c506eUL)
#define PCS_DDR3_STATUS (0xe0963286UL)
#define PCS_DDR3_STATUS_CALIB_DONE (0x9a8acba0UL)
#define PCS_DRP_CONFIG (0x7a62f621UL)
#define PCS_DRP_CONFIG_DRP_ADR (0x77a5e19eUL)
#define PCS_DRP_CONFIG_DRP_DI (0xae7df08dUL)
#define PCS_DRP_CONFIG_DRP_EN (0x2902546fUL)
#define PCS_DRP_CONFIG_DRP_WREN (0x3cfccbafUL)
#define PCS_DRP_DATA (0x1d57f9a0UL)
#define PCS_DRP_DATA_DRP_DO (0x5719fe67UL)
#define PCS_DRP_DATA_DRP_RDY (0xe86bedd1UL)
#define PCS_FSM_DONE (0xfb93f7e4UL)
#define PCS_FSM_DONE_RX_RST_DONE (0x57e501cbUL)
#define PCS_FSM_DONE_TX_RST_DONE (0xbf50cb88UL)
#define PCS_GTH_CONFIG (0x4d111e36UL)
#define PCS_GTH_CONFIG_EYE_SCAN_RST (0xf26521beUL)
#define PCS_GTH_CONFIG_EYE_SCAN_TRIG (0xcd5499e3UL)
#define PCS_GTH_CONFIG_GT_LOOP (0x8f0a29e8UL)
#define PCS_GTH_CONFIG_GT_LPM_EN (0xca43244fUL)
#define PCS_GTH_CONFIG_GT_MRST (0xc252e7eaUL)
#define PCS_GTH_CONFIG_GT_RX_RST (0xd0dd4c8fUL)
#define PCS_GTH_CONFIG_GT_SOFT_RST (0xf4291740UL)
#define PCS_GTH_CONFIG_GT_TX_RST (0x684af92UL)
#define PCS_GTH_CONFIG_RX_MONITOR_SEL (0xdb170715UL)
#define PCS_GTH_CONFIG_RX_PCS_RST (0x63f7aa78UL)
#define PCS_GTH_CONFIG_RX_USER_RDY (0x25431f5fUL)
#define PCS_GTH_CONFIG_TX_PCS_RST (0x6ee9da3fUL)
#define PCS_GTH_CONFIG_TX_USER_RDYU (0xddcfe06cUL)
#define PCS_GTH_CONTROL (0x40253f3cUL)
#define PCS_GTH_CONTROL_CPLL_LOCK (0xa7d1c749UL)
#define PCS_GTH_CONTROL_CPLL_REFCLK_LOST (0x5d089cc9UL)
#define PCS_GTH_CONTROL_RX_BUF_RST (0x44d16a8eUL)
#define PCS_GTH_TX_TUNING (0x712f49ceUL)
#define PCS_GTH_TX_TUNING_DIFF_CTRL (0x28d64209UL)
#define PCS_GTH_TX_TUNING_POST_CURSOR (0x1baff955UL)
#define PCS_GTH_TX_TUNING_PRE_CURSOR (0xc6ba5499UL)
#define PCS_LANE_LOCK (0xfe988167UL)
#define PCS_LANE_LOCK_LOCK (0x2f4590a6UL)
#define PCS_LANE_LOCK_LATCH (0x648ef3c8UL)
#define PCS_LANE_LOCK_LATCH_LATCH_LOCK (0x85bc8101UL)
#define PCS_LANE_LOCK_ST (0xf4e544c2UL)
#define PCS_LANE_LOCK_ST_LATCH_STATE (0x7755e260UL)
#define PCS_LANE_MAPPING (0xabb9e1caUL)
#define PCS_LANE_MAPPING_LANE (0x3a1fc704UL)
#define PCS_LANE_OFFSET (0xbebd9e39UL)
#define PCS_LANE_OFFSET_DIFF (0xac1cb16eUL)
#define PCS_PCS_CONFIG (0x61138662UL)
#define PCS_PCS_CONFIG_BER_RST (0x1ed2e4bfUL)
#define PCS_PCS_CONFIG_BIP_RST (0x13d077a4UL)
#define PCS_PCS_CONFIG_LANE_ADDR (0xc48ed818UL)
#define PCS_PCS_CONFIG_LANE_BLOCK_CLR (0x6b249b8UL)
#define PCS_PCS_CONFIG_TIME_OFFSET_RX (0xc19c631dUL)
#define PCS_PCS_CONFIG_TXRX_LOOP (0x5c917a55UL)
#define PCS_PCS_STATUS (0xce99cc02UL)
#define PCS_PCS_STATUS_ALIGN (0x5376e136UL)
#define PCS_PCS_STATUS_DELAY_ERR (0x3c8d9a55UL)
#define PCS_PCS_STATUS_FIFO_DELAY (0x4e88e0e6UL)
#define PCS_PCS_STATUS_HI_BER (0xe72cf1f6UL)
#define PCS_POLARITY (0x206611d1UL)
#define PCS_POLARITY_RX_POL (0xcfec2b60UL)
#define PCS_POLARITY_TX_POL (0x19b5c87dUL)

#endif	/* _NTHW_FPGA_REG_DEFS_PCS_ */

/*
 * Auto-generated file - do *NOT* edit
 */

/*
 * EOF
 */
