Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Feb  2 16:55:02 2018
| Host         : commlab-server.uni.lux running 64-bit unknown
| Command      : report_timing -file ./report/filter_top_timing_synth.rpt
| Design       : filter_top
| Device       : 7k410t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 dummy_proc_be_U0/filter_top_mul_32dEe_U10/filter_top_mul_32dEe_MulnS_0_U/buff0_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            dummy_proc_be_U0/filter_top_mul_32dEe_U10/filter_top_mul_32dEe_MulnS_0_U/buff1_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 1.722ns (97.178%)  route 0.050ns (2.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 3.810 - 3.300 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22724, unset)        0.537     0.537    dummy_proc_be_U0/filter_top_mul_32dEe_U10/filter_top_mul_32dEe_MulnS_0_U/ap_clk
                         DSP48E1                                      r  dummy_proc_be_U0/filter_top_mul_32dEe_U10/filter_top_mul_32dEe_MulnS_0_U/buff0_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      1.722     2.259 r  dummy_proc_be_U0/filter_top_mul_32dEe_U10/filter_top_mul_32dEe_MulnS_0_U/buff0_reg/PCOUT[0]
                         net (fo=1, unplaced)         0.050     2.309    dummy_proc_be_U0/filter_top_mul_32dEe_U10/filter_top_mul_32dEe_MulnS_0_U/buff0_reg_n_156
                         DSP48E1                                      r  dummy_proc_be_U0/filter_top_mul_32dEe_U10/filter_top_mul_32dEe_MulnS_0_U/buff1_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=22724, unset)        0.510     3.810    dummy_proc_be_U0/filter_top_mul_32dEe_U10/filter_top_mul_32dEe_MulnS_0_U/ap_clk
                         DSP48E1                                      r  dummy_proc_be_U0/filter_top_mul_32dEe_U10/filter_top_mul_32dEe_MulnS_0_U/buff1_reg__0/CLK
                         clock pessimism              0.000     3.810    
                         clock uncertainty           -0.035     3.775    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995     2.780    dummy_proc_be_U0/filter_top_mul_32dEe_U10/filter_top_mul_32dEe_MulnS_0_U/buff1_reg__0
  -------------------------------------------------------------------
                         required time                          2.780    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                  0.471    




