design,1.0
flip flop,0.7952755905511811
gate,0.7086614173228346
binary,0.5984251968503937
counter,0.5905511811023622
digital,0.48031496062992124
input,0.3858267716535433
d,0.37401574803149606
circuits,0.3464566929133858
logic,0.33858267716535434
bit,0.33858267716535434
decoder,0.33858267716535434
memory,0.3188976377952756
multiplexer,0.2992125984251969
conversion,0.2952755905511811
verilog,0.2952755905511811
test bench,0.2952755905511811
basic,0.28346456692913385
logic gate,0.2795275590551181
register,0.27165354330708663
code,0.2677165354330709
system,0.2677165354330709
parallel,0.25984251968503935
shift register,0.25984251968503935
operation,0.24803149606299213
serial,0.24803149606299213
application,0.24803149606299213
cmo,0.24803149606299213
bcd,0.2440944881889764
function,0.23622047244094488
implementation,0.23622047244094488
simulation,0.2283464566929134
output,0.22440944881889763
data,0.20866141732283464
ttl,0.2047244094488189
addition,0.2047244094488189
encoder,0.2047244094488189
model,0.2047244094488189
number system,0.2047244094488189
s complement,0.2047244094488189
analog,0.19291338582677164
signal,0.19291338582677164
subtraction,0.19291338582677164
summary,0.1889763779527559
representation,0.1889763779527559
ic,0.1889763779527559
analysis,0.17716535433070865
two,0.17716535433070865
architecture,0.17716535433070865
karnaugh map,0.17716535433070865
programmable logic,0.1732283464566929
arithmetic,0.16929133858267717
nand gate,0.16929133858267717
boolean algebra,0.16929133858267717
simplification,0.16535433070866143
combinational logic,0.16535433070866143
vhdl,0.16141732283464566
hdl,0.16141732283464566
state machine,0.16141732283464566
logic circuits,0.15748031496062992
fpga,0.15354330708661418
statement,0.15354330708661418
type questions,0.15354330708661418
decoding,0.14960629921259844
clock,0.14960629921259844
sequential,0.14566929133858267
number,0.14566929133858267
state,0.14173228346456693
voltage,0.14173228346456693
structure,0.14173228346456693
d converter,0.14173228346456693
nand,0.1377952755905512
s,0.1377952755905512
method,0.1377952755905512
adder,0.1377952755905512
d flip,0.1377952755905512
division,0.13385826771653545
converter,0.13385826771653545
synthesis,0.13385826771653545
module,0.13385826771653545
device,0.12992125984251968
exercises,0.12992125984251968
level,0.12992125984251968
sequential circuits,0.12992125984251968
binary number,0.12992125984251968
timing,0.12598425196850394
theorem,0.12598425196850394
control,0.1220472440944882
microprocessor,0.1220472440944882
rom,0.11811023622047244
appendix,0.11811023622047244
digital system,0.11811023622047244
review questions,0.11811023622047244
computer,0.1141732283464567
unit,0.1141732283464567
based,0.1141732283464567
full adder,0.1141732283464567
series,0.11023622047244094
characteristic,0.11023622047244094
interfacing,0.1062992125984252
latch,0.1062992125984252
multiplication,0.1062992125984252
microcontroller,0.1062992125984252
transistor,0.1062992125984252
synchronous counter,0.1062992125984252
logic function,0.1062992125984252
floating point,0.1062992125984252
asynchronous,0.10236220472440945
block,0.10236220472440945
boolean expression,0.10236220472440945
decimal,0.0984251968503937
index,0.0984251968503937
generator,0.0984251968503937
demultiplexer,0.0984251968503937
comparator,0.0984251968503937
alu,0.0984251968503937
law,0.0984251968503937
components experimental,0.0984251968503937
experimental verification,0.0984251968503937
reinforcement questions,0.0984251968503937
combinational,0.09448818897637795
inverter,0.09448818897637795
synchronous,0.09448818897637795
operator,0.09448818897637795
current,0.09448818897637795
x,0.09448818897637795
sequential logic,0.09448818897637795
octal,0.09055118110236221
parity,0.09055118110236221
latches,0.09055118110236221
memories,0.09055118110236221
symbol,0.09055118110236221
standard,0.08661417322834646
read,0.08661417322834646
time,0.08661417322834646
sum,0.08661417322834646
base,0.08661417322834646
integrated circuits,0.08661417322834646
gray code,0.08661417322834646
map,0.08267716535433071
one,0.08267716535433071
simple,0.08267716535433071
description,0.08267716535433071
family,0.08267716535433071
experiment,0.08267716535433071
logic device,0.08267716535433071
study guide,0.08267716535433071
exclusive,0.07874015748031496
semiconductor,0.07874015748031496
integrated,0.07874015748031496
table,0.07874015748031496
product,0.07874015748031496
power,0.07874015748031496
active,0.07874015748031496
sequence,0.07874015748031496
objectives study,0.07874015748031496
hexadecimal,0.07480314960629922
minimization,0.07480314960629922
processor,0.07480314960629922
frequency,0.07480314960629922
j,0.07480314960629922
definition,0.07480314960629922
logical,0.07480314960629922
mode,0.07480314960629922
hazard,0.07480314960629922
technique,0.07480314960629922
seven segment,0.07480314960629922
jk flip,0.07480314960629922
questions answers,0.07480314960629922
low,0.07086614173228346
delay,0.07086614173228346
conclusion,0.07086614173228346
type,0.07086614173228346
list,0.07086614173228346
element,0.07086614173228346
algorithm,0.07086614173228346
logic families,0.07086614173228346
priority encoder,0.07086614173228346
code converter,0.07086614173228346
combinational circuits,0.07086614173228346
data type,0.07086614173228346
multiple choice,0.07086614173228346
choice type,0.07086614173228346
answers reasoning,0.07086614173228346
reasoning type,0.07086614173228346
answers solved,0.07086614173228346
troubleshooting,0.06692913385826772
ram,0.06692913385826772
high,0.06692913385826772
switching,0.06692913385826772
enable,0.06692913385826772
array,0.06692913385826772
program,0.06692913385826772
assignment,0.06692913385826772
subtractor,0.06692913385826772
diode,0.06692913385826772
feedback,0.06692913385826772
loop,0.06692913385826772
behavior,0.06692913385826772
amplifier,0.06692913385826772