# a-implement-cnn-using-verilog

the data form is single precision number

input size is 28*28

cnn kernel struct is 16*1*3*3 , no padding

in tb,clk is 100MHZ,you can get the result in 1.6us
