A!NET_NAME!REFDES!PIN_NUMBER!FUNC_LOGICAL_PATH!COMP_DEVICE_TYPE!FUNC_SCH_SIZE!FUNC_HAS_FIXED_SIZE!FUNC_DES!PIN_NET_SHORT!PIN_NO_SWAP_PIN!PIN_CDS_PINID!PIN_XNET_PINS!PIN_PIN_SIGNAL_MODEL!
J!D:/Projects/HardwareDesign/PCB_Ultima/allegro/ultima_new.brd!Fri Aug 23 00:29:54 2024!0.0000!0.0000!53.3400!43.1800!0.0001!centimeters!ULTIMA!10.400000 mil!2!OUT OF DATE!
S!VCC2V5!C140!1!@\ULTIMA\.\SCH001\(sch_1):\INS1300505\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_10U!!!F128!!!\1\!!!
S!GND!C140!2!@\ULTIMA\.\SCH001\(sch_1):\INS1300505\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_10U!!!F128!!!\2\!!!
S!GND!IC6!3!@\ULTIMA\.\SCH001\(sch_1):\INS1296918\@\TL1963ADCQR\.\TL1963ADCQR.Normal\(chips)!TL1963ADCQR_SOT127P706X180-6N_TL1963ADCQR!!!F76!!!\GND_1\!!!
S!GND!IC6!6!@\ULTIMA\.\SCH001\(sch_1):\INS1296918\@\TL1963ADCQR\.\TL1963ADCQR.Normal\(chips)!TL1963ADCQR_SOT127P706X180-6N_TL1963ADCQR!!!F76!!!\GND_2\!!!
S!VCC2V5!IC6!2!@\ULTIMA\.\SCH001\(sch_1):\INS1296918\@\TL1963ADCQR\.\TL1963ADCQR.Normal\(chips)!TL1963ADCQR_SOT127P706X180-6N_TL1963ADCQR!!!F76!!!\IN\!!!
S!VCC1V8!IC6!4!@\ULTIMA\.\SCH001\(sch_1):\INS1296918\@\TL1963ADCQR\.\TL1963ADCQR.Normal\(chips)!TL1963ADCQR_SOT127P706X180-6N_TL1963ADCQR!!!F76!!!\OUT\!!!
S!!IC6!5!@\ULTIMA\.\SCH001\(sch_1):\INS1296918\@\TL1963ADCQR\.\TL1963ADCQR.Normal\(chips)!TL1963ADCQR_SOT127P706X180-6N_TL1963ADCQR!!!F76!!!\SENSE/ADJ\!!!
S!VCC2V5!IC6!1!@\ULTIMA\.\SCH001\(sch_1):\INS1296918\@\TL1963ADCQR\.\TL1963ADCQR.Normal\(chips)!TL1963ADCQR_SOT127P706X180-6N_TL1963ADCQR!!!F76!!!\S\\H\\D\\N\\\!!!
S!!IC7!3!@\ULTIMA\.\SCH001\(sch_1):\INS1296963\@\ULTIMA\.\LMZ12002TZE-ADJ_NOPB_0.Normal\(chips)!LMZ12002TZE-ADJ_NOPB_0_NDW0007A_LMZ12002TZE-ADJ_NOPB!!!TF-239!!!\EN\!!!
S!!IC7!6!@\ULTIMA\.\SCH001\(sch_1):\INS1296963\@\ULTIMA\.\LMZ12002TZE-ADJ_NOPB_0.Normal\(chips)!LMZ12002TZE-ADJ_NOPB_0_NDW0007A_LMZ12002TZE-ADJ_NOPB!!!TF-239!!!\FB\!!!
S!!IC7!4!@\ULTIMA\.\SCH001\(sch_1):\INS1296963\@\ULTIMA\.\LMZ12002TZE-ADJ_NOPB_0.Normal\(chips)!LMZ12002TZE-ADJ_NOPB_0_NDW0007A_LMZ12002TZE-ADJ_NOPB!!!TF-239!!!\GND\!!!
S!!IC7!8!@\ULTIMA\.\SCH001\(sch_1):\INS1296963\@\ULTIMA\.\LMZ12002TZE-ADJ_NOPB_0.Normal\(chips)!LMZ12002TZE-ADJ_NOPB_0_NDW0007A_LMZ12002TZE-ADJ_NOPB!!!TF-239!!!\GND_(EXPOSED_PAD)\!!!
S!!IC7!2!@\ULTIMA\.\SCH001\(sch_1):\INS1296963\@\ULTIMA\.\LMZ12002TZE-ADJ_NOPB_0.Normal\(chips)!LMZ12002TZE-ADJ_NOPB_0_NDW0007A_LMZ12002TZE-ADJ_NOPB!!!TF-239!!!\RON\!!!
S!!IC7!5!@\ULTIMA\.\SCH001\(sch_1):\INS1296963\@\ULTIMA\.\LMZ12002TZE-ADJ_NOPB_0.Normal\(chips)!LMZ12002TZE-ADJ_NOPB_0_NDW0007A_LMZ12002TZE-ADJ_NOPB!!!TF-239!!!\SS\!!!
S!!IC7!1!@\ULTIMA\.\SCH001\(sch_1):\INS1296963\@\ULTIMA\.\LMZ12002TZE-ADJ_NOPB_0.Normal\(chips)!LMZ12002TZE-ADJ_NOPB_0_NDW0007A_LMZ12002TZE-ADJ_NOPB!!!TF-239!!!\VIN\!!!
S!!IC7!7!@\ULTIMA\.\SCH001\(sch_1):\INS1296963\@\ULTIMA\.\LMZ12002TZE-ADJ_NOPB_0.Normal\(chips)!LMZ12002TZE-ADJ_NOPB_0_NDW0007A_LMZ12002TZE-ADJ_NOPB!!!TF-239!!!\VOUT\!!!
S!!IC8!2!@\ULTIMA\.\SCH001\(sch_1):\INS1298721\@\ADP123ACPZ-R7\.\ADP123ACPZ-R7.Normal\(chips)!ADP123ACPZ-R7_SON65P200X200X65-7N-D_ADP123ACPZ-R7!!!TF-238!!!\ADJ\!!!
S!!IC8!4!@\ULTIMA\.\SCH001\(sch_1):\INS1298721\@\ADP123ACPZ-R7\.\ADP123ACPZ-R7.Normal\(chips)!ADP123ACPZ-R7_SON65P200X200X65-7N-D_ADP123ACPZ-R7!!!TF-238!!!\EN\!!!
S!!IC8!3!@\ULTIMA\.\SCH001\(sch_1):\INS1298721\@\ADP123ACPZ-R7\.\ADP123ACPZ-R7.Normal\(chips)!ADP123ACPZ-R7_SON65P200X200X65-7N-D_ADP123ACPZ-R7!!!TF-238!!!\GND_1\!!!
S!!IC8!7!@\ULTIMA\.\SCH001\(sch_1):\INS1298721\@\ADP123ACPZ-R7\.\ADP123ACPZ-R7.Normal\(chips)!ADP123ACPZ-R7_SON65P200X200X65-7N-D_ADP123ACPZ-R7!!!TF-238!!!\GND_2\!!!
S!!IC8!5!@\ULTIMA\.\SCH001\(sch_1):\INS1298721\@\ADP123ACPZ-R7\.\ADP123ACPZ-R7.Normal\(chips)!ADP123ACPZ-R7_SON65P200X200X65-7N-D_ADP123ACPZ-R7!!!TF-238!!!\NC\!!!
S!!IC8!6!@\ULTIMA\.\SCH001\(sch_1):\INS1298721\@\ADP123ACPZ-R7\.\ADP123ACPZ-R7.Normal\(chips)!ADP123ACPZ-R7_SON65P200X200X65-7N-D_ADP123ACPZ-R7!!!TF-238!!!\VIN\!!!
S!!IC8!1!@\ULTIMA\.\SCH001\(sch_1):\INS1298721\@\ADP123ACPZ-R7\.\ADP123ACPZ-R7.Normal\(chips)!ADP123ACPZ-R7_SON65P200X200X65-7N-D_ADP123ACPZ-R7!!!TF-238!!!\VOUT\!!!
S!!IC9!7!@\ULTIMA\.\SCH001\(sch_1):\INS1298774\@\TPS51200DRCT\.\TPS51200DRCT.Normal\(chips)!TPS51200DRCT_SON50P300X300X100-11N-D_TPS51200DRCT!!!TF-237!!!\EN\!!!
S!!IC9!11!@\ULTIMA\.\SCH001\(sch_1):\INS1298774\@\TPS51200DRCT\.\TPS51200DRCT.Normal\(chips)!TPS51200DRCT_SON50P300X300X100-11N-D_TPS51200DRCT!!!TF-237!!!\EP\!!!
S!!IC9!8!@\ULTIMA\.\SCH001\(sch_1):\INS1298774\@\TPS51200DRCT\.\TPS51200DRCT.Normal\(chips)!TPS51200DRCT_SON50P300X300X100-11N-D_TPS51200DRCT!!!TF-237!!!\GND\!!!
S!!IC9!4!@\ULTIMA\.\SCH001\(sch_1):\INS1298774\@\TPS51200DRCT\.\TPS51200DRCT.Normal\(chips)!TPS51200DRCT_SON50P300X300X100-11N-D_TPS51200DRCT!!!TF-237!!!\PGND\!!!
S!!IC9!9!@\ULTIMA\.\SCH001\(sch_1):\INS1298774\@\TPS51200DRCT\.\TPS51200DRCT.Normal\(chips)!TPS51200DRCT_SON50P300X300X100-11N-D_TPS51200DRCT!!!TF-237!!!\PGOOD\!!!
S!!IC9!1!@\ULTIMA\.\SCH001\(sch_1):\INS1298774\@\TPS51200DRCT\.\TPS51200DRCT.Normal\(chips)!TPS51200DRCT_SON50P300X300X100-11N-D_TPS51200DRCT!!!TF-237!!!\REFIN\!!!
S!!IC9!6!@\ULTIMA\.\SCH001\(sch_1):\INS1298774\@\TPS51200DRCT\.\TPS51200DRCT.Normal\(chips)!TPS51200DRCT_SON50P300X300X100-11N-D_TPS51200DRCT!!!TF-237!!!\REFOUT\!!!
S!!IC9!10!@\ULTIMA\.\SCH001\(sch_1):\INS1298774\@\TPS51200DRCT\.\TPS51200DRCT.Normal\(chips)!TPS51200DRCT_SON50P300X300X100-11N-D_TPS51200DRCT!!!TF-237!!!\VIN\!!!
S!!IC9!2!@\ULTIMA\.\SCH001\(sch_1):\INS1298774\@\TPS51200DRCT\.\TPS51200DRCT.Normal\(chips)!TPS51200DRCT_SON50P300X300X100-11N-D_TPS51200DRCT!!!TF-237!!!\VLDOIN\!!!
S!!IC9!5!@\ULTIMA\.\SCH001\(sch_1):\INS1298774\@\TPS51200DRCT\.\TPS51200DRCT.Normal\(chips)!TPS51200DRCT_SON50P300X300X100-11N-D_TPS51200DRCT!!!TF-237!!!\VOSNS\!!!
S!!IC9!3!@\ULTIMA\.\SCH001\(sch_1):\INS1298774\@\TPS51200DRCT\.\TPS51200DRCT.Normal\(chips)!TPS51200DRCT_SON50P300X300X100-11N-D_TPS51200DRCT!!!TF-237!!!\VO\!!!
S!!R38!1!@\ULTIMA\.\SCH001\(sch_1):\INS1308832\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_2K!!!TF-236!!!\1\!!!
S!!R38!2!@\ULTIMA\.\SCH001\(sch_1):\INS1308832\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_2K!!!TF-236!!!\2\!!!
S!FMC_HPC_GBTCLK0_M2C_N!C1!1!@\ULTIMA\.\SCH001\(sch_1):\INS222918\@\06034C104KAT2A\.\06034C104KAT2A.Normal\(chips)!06034C104KAT2A_CAPC1608X90N_DISCRETE_0.1U!!!F236!!!\1\!!!
S!FMC_HPC_GBTCLK0_M2C_C_N!C1!2!@\ULTIMA\.\SCH001\(sch_1):\INS222918\@\06034C104KAT2A\.\06034C104KAT2A.Normal\(chips)!06034C104KAT2A_CAPC1608X90N_DISCRETE_0.1U!!!F236!!!\2\!!!
S!FMC_HPC_GBTCLK1_M2C_N!C10!1!@\ULTIMA\.\SCH001\(sch_1):\INS222998\@\06034C104KAT2A\.\06034C104KAT2A.Normal\(chips)!06034C104KAT2A_CAPC1608X90N_DISCRETE_0.1U!!!F235!!!\1\!!!
S!FMC_HPC_GBTCLK1_M2C_C_N!C10!2!@\ULTIMA\.\SCH001\(sch_1):\INS222998\@\06034C104KAT2A\.\06034C104KAT2A.Normal\(chips)!06034C104KAT2A_CAPC1608X90N_DISCRETE_0.1U!!!F235!!!\2\!!!
S!FMC_LPC_GBTCLK0_M2C_P!C11!1!@\ULTIMA\.\SCH001\(sch_1):\INS223038\@\06034C104KAT2A\.\06034C104KAT2A.Normal\(chips)!06034C104KAT2A_CAPC1608X90N_DISCRETE_0.1U!!!F234!!!\1\!!!
S!FMC_LPC_GBTCLK0_M2C_C_P!C11!2!@\ULTIMA\.\SCH001\(sch_1):\INS223038\@\06034C104KAT2A\.\06034C104KAT2A.Normal\(chips)!06034C104KAT2A_CAPC1608X90N_DISCRETE_0.1U!!!F234!!!\2\!!!
S!XADC_AGND!C126!1!@\ULTIMA\.\SCH001\(sch_1):\INS1256539\@\06034C104KAT2A\.\06034C104KAT2A.Normal\(chips)!06034C104KAT2A_CAPC1608X90N_DISCRETE_0.1U!!!F233!!!\1\!!!
S!XADC_VCC!C126!2!@\ULTIMA\.\SCH001\(sch_1):\INS1256539\@\06034C104KAT2A\.\06034C104KAT2A.Normal\(chips)!06034C104KAT2A_CAPC1608X90N_DISCRETE_0.1U!!!F233!!!\2\!!!
S!FMC_HPC_GBTCLK0_M2C_P!C45!1!@\ULTIMA\.\SCH001\(sch_1):\INS222878\@\06034C104KAT2A\.\06034C104KAT2A.Normal\(chips)!06034C104KAT2A_CAPC1608X90N_DISCRETE_0.1U!!!F232!!!\1\!!!
S!FMC_HPC_GBTCLK0_M2C_C_P!C45!2!@\ULTIMA\.\SCH001\(sch_1):\INS222878\@\06034C104KAT2A\.\06034C104KAT2A.Normal\(chips)!06034C104KAT2A_CAPC1608X90N_DISCRETE_0.1U!!!F232!!!\2\!!!
S!FMC_HPC_GBTCLK1_M2C_P!C50!1!@\ULTIMA\.\SCH001\(sch_1):\INS222958\@\06034C104KAT2A\.\06034C104KAT2A.Normal\(chips)!06034C104KAT2A_CAPC1608X90N_DISCRETE_0.1U!!!F231!!!\1\!!!
S!FMC_HPC_GBTCLK1_M2C_C_P!C50!2!@\ULTIMA\.\SCH001\(sch_1):\INS222958\@\06034C104KAT2A\.\06034C104KAT2A.Normal\(chips)!06034C104KAT2A_CAPC1608X90N_DISCRETE_0.1U!!!F231!!!\2\!!!
S!XADC_AGND!C51!1!@\ULTIMA\.\SCH001\(sch_1):\INS1251693\@\06034C104KAT2A\.\06034C104KAT2A.Normal\(chips)!06034C104KAT2A_CAPC1608X90N_DISCRETE_0.1U!!!F230!!!\1\!!!
S!XADC_VREFP!C51!2!@\ULTIMA\.\SCH001\(sch_1):\INS1251693\@\06034C104KAT2A\.\06034C104KAT2A.Normal\(chips)!06034C104KAT2A_CAPC1608X90N_DISCRETE_0.1U!!!F230!!!\2\!!!
S!FMC_LPC_GBTCLK0_M2C_N!C52!1!@\ULTIMA\.\SCH001\(sch_1):\INS223078\@\06034C104KAT2A\.\06034C104KAT2A.Normal\(chips)!06034C104KAT2A_CAPC1608X90N_DISCRETE_0.1U!!!F229!!!\1\!!!
S!FMC_LPC_GBTCLK0_M2C_C_N!C52!2!@\ULTIMA\.\SCH001\(sch_1):\INS223078\@\06034C104KAT2A\.\06034C104KAT2A.Normal\(chips)!06034C104KAT2A_CAPC1608X90N_DISCRETE_0.1U!!!F229!!!\2\!!!
S!VCC1V5_FPGA!C79!1!@\ULTIMA\.\SCH001\(sch_1):\INS1072014\@\06034C104KAT2A\.\06034C104KAT2A.Normal\(chips)!06034C104KAT2A_CAPC1608X90N_DISCRETE_0.1U!!!F228!!!\1\!!!
S!VTTDDR!C79!2!@\ULTIMA\.\SCH001\(sch_1):\INS1072014\@\06034C104KAT2A\.\06034C104KAT2A.Normal\(chips)!06034C104KAT2A_CAPC1608X90N_DISCRETE_0.1U!!!F228!!!\2\!!!
S!PCIE_TX2_C_P!C100!1!@\ULTIMA\.\SCH001\(sch_1):\INS850694\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F227!!!\1\!!!
S!PCIE_TX2_P!C100!2!@\ULTIMA\.\SCH001\(sch_1):\INS850694\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F227!!!\2\!!!
S!PCIE_TX2_C_N!C101!1!@\ULTIMA\.\SCH001\(sch_1):\INS850728\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F226!!!\1\!!!
S!PCIE_TX2_N!C101!2!@\ULTIMA\.\SCH001\(sch_1):\INS850728\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F226!!!\2\!!!
S!PCIE_TX3_C_P!C102!1!@\ULTIMA\.\SCH001\(sch_1):\INS850832\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F225!!!\1\!!!
S!PCIE_TX3_P!C102!2!@\ULTIMA\.\SCH001\(sch_1):\INS850832\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F225!!!\2\!!!
S!PCIE_TX3_C_N!C103!1!@\ULTIMA\.\SCH001\(sch_1):\INS850866\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F224!!!\1\!!!
S!PCIE_TX3_N!C103!2!@\ULTIMA\.\SCH001\(sch_1):\INS850866\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F224!!!\2\!!!
S!PCIE_TX4_C_N!C104!1!@\ULTIMA\.\SCH001\(sch_1):\INS850972\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F223!!!\1\!!!
S!PCIE_TX4_P!C104!2!@\ULTIMA\.\SCH001\(sch_1):\INS850972\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F223!!!\2\!!!
S!N851038!C105!1!@\ULTIMA\.\SCH001\(sch_1):\INS851006\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F222!!!\1\!!!
S!PCIE_TX4_N!C105!2!@\ULTIMA\.\SCH001\(sch_1):\INS851006\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F222!!!\2\!!!
S!PCIE_TX5_C_P!C106!1!@\ULTIMA\.\SCH001\(sch_1):\INS851114\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F221!!!\1\!!!
S!PCIE_TX5_P!C106!2!@\ULTIMA\.\SCH001\(sch_1):\INS851114\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F221!!!\2\!!!
S!PCIE_TX5_C_N!C107!1!@\ULTIMA\.\SCH001\(sch_1):\INS851148\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F220!!!\1\!!!
S!PCIE_TX5_N!C107!2!@\ULTIMA\.\SCH001\(sch_1):\INS851148\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F220!!!\2\!!!
S!PCIE_TX6_C_P!C108!1!@\ULTIMA\.\SCH001\(sch_1):\INS851559\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F219!!!\1\!!!
S!PCIE_TX6_P!C108!2!@\ULTIMA\.\SCH001\(sch_1):\INS851559\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F219!!!\2\!!!
S!PCIE_TX6_C_N!C109!1!@\ULTIMA\.\SCH001\(sch_1):\INS851593\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F218!!!\1\!!!
S!PCIE_TX6_N!C109!2!@\ULTIMA\.\SCH001\(sch_1):\INS851593\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F218!!!\2\!!!
S!PCIE_TX7_C_P!C110!1!@\ULTIMA\.\SCH001\(sch_1):\INS851627\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F217!!!\1\!!!
S!PCIE_TX7_P!C110!2!@\ULTIMA\.\SCH001\(sch_1):\INS851627\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F217!!!\2\!!!
S!PCIE_TX7_C_N!C111!1!@\ULTIMA\.\SCH001\(sch_1):\INS851661\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F216!!!\1\!!!
S!PCIE_TX7_N!C111!2!@\ULTIMA\.\SCH001\(sch_1):\INS851661\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F216!!!\2\!!!
S!MGTVCCAUX!C23!1!@\ULTIMA\.\SCH001\(sch_1):\INS256659\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F215!!!\1\!!!
S!GND!C23!2!@\ULTIMA\.\SCH001\(sch_1):\INS256659\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F215!!!\2\!!!
S!MGTAVTT!C25!1!@\ULTIMA\.\SCH001\(sch_1):\INS250559\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F214!!!\1\!!!
S!GND!C25!2!@\ULTIMA\.\SCH001\(sch_1):\INS250559\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F214!!!\2\!!!
S!MGTAVTT!C26!1!@\ULTIMA\.\SCH001\(sch_1):\INS250607\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F213!!!\1\!!!
S!GND!C26!2!@\ULTIMA\.\SCH001\(sch_1):\INS250607\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F213!!!\2\!!!
S!MGTAVTT!C27!1!@\ULTIMA\.\SCH001\(sch_1):\INS250631\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F212!!!\1\!!!
S!GND!C27!2!@\ULTIMA\.\SCH001\(sch_1):\INS250631\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F212!!!\2\!!!
S!MGTAVCC!C28!1!@\ULTIMA\.\SCH001\(sch_1):\INS253875\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F211!!!\1\!!!
S!GND!C28!2!@\ULTIMA\.\SCH001\(sch_1):\INS253875\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F211!!!\2\!!!
S!MGTAVCC!C29!1!@\ULTIMA\.\SCH001\(sch_1):\INS253923\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F210!!!\1\!!!
S!GND!C29!2!@\ULTIMA\.\SCH001\(sch_1):\INS253923\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F210!!!\2\!!!
S!MGTVCCAUX!C58!1!@\ULTIMA\.\SCH001\(sch_1):\INS256635\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F209!!!\1\!!!
S!GND!C58!2!@\ULTIMA\.\SCH001\(sch_1):\INS256635\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F209!!!\2\!!!
S!MGTAVTT!C60!1!@\ULTIMA\.\SCH001\(sch_1):\INS250583\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F208!!!\1\!!!
S!GND!C60!2!@\ULTIMA\.\SCH001\(sch_1):\INS250583\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F208!!!\2\!!!
S!MGTAVCC!C61!1!@\ULTIMA\.\SCH001\(sch_1):\INS253851\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F207!!!\1\!!!
S!GND!C61!2!@\ULTIMA\.\SCH001\(sch_1):\INS253851\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F207!!!\2\!!!
S!MGTAVCC!C62!1!@\ULTIMA\.\SCH001\(sch_1):\INS253899\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F206!!!\1\!!!
S!GND!C62!2!@\ULTIMA\.\SCH001\(sch_1):\INS253899\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F206!!!\2\!!!
S!PCIE_TX0_C_P!C96!1!@\ULTIMA\.\SCH001\(sch_1):\INS810814\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F205!!!\1\!!!
S!PCIE_TX0_P!C96!2!@\ULTIMA\.\SCH001\(sch_1):\INS810814\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F205!!!\2\!!!
S!PCIE_TX0_C_N!C97!1!@\ULTIMA\.\SCH001\(sch_1):\INS810988\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F204!!!\1\!!!
S!PCIE_TX0_N!C97!2!@\ULTIMA\.\SCH001\(sch_1):\INS810988\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F204!!!\2\!!!
S!PCIE_TX1_C_P!C98!1!@\ULTIMA\.\SCH001\(sch_1):\INS850558\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F203!!!\1\!!!
S!PCIE_TX1_P!C98!2!@\ULTIMA\.\SCH001\(sch_1):\INS850558\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F203!!!\2\!!!
S!PCIE_TX1_C_N!C99!1!@\ULTIMA\.\SCH001\(sch_1):\INS850592\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F202!!!\1\!!!
S!PCIE_TX1_N!C99!2!@\ULTIMA\.\SCH001\(sch_1):\INS850592\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.022U!!!F202!!!\2\!!!
S!SFP_VCCT!C113!1!@\ULTIMA\.\SCH001\(sch_1):\INS1066357\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F201!!!\1\!!!
S!GND!C113!2!@\ULTIMA\.\SCH001\(sch_1):\INS1066357\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F201!!!\2\!!!
S!SI5326_OUT_N!C117!1!@\ULTIMA\.\SCH001\(sch_1):\INS1230253\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F200!!!\1\!!!
S!SI5326_OUT_C_N!C117!2!@\ULTIMA\.\SCH001\(sch_1):\INS1230253\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F200!!!\2\!!!
S!SI5326_OUT_P!C118!1!@\ULTIMA\.\SCH001\(sch_1):\INS1230319\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F199!!!\1\!!!
S!SI5326_OUT_C_P!C118!2!@\ULTIMA\.\SCH001\(sch_1):\INS1230319\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F199!!!\2\!!!
S!SI5326_VCC!C120!1!@\ULTIMA\.\SCH001\(sch_1):\INS1230595\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F198!!!\1\!!!
S!GND!C120!2!@\ULTIMA\.\SCH001\(sch_1):\INS1230595\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F198!!!\2\!!!
S!SI5326_VCC!C124!1!@\ULTIMA\.\SCH001\(sch_1):\INS1230619\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F197!!!\1\!!!
S!GND!C124!2!@\ULTIMA\.\SCH001\(sch_1):\INS1230619\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F197!!!\2\!!!
S!SMA_MGT_REFCLK_C_P!C127!1!@\ULTIMA\.\SCH001\(sch_1):\INS1141845\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F196!!!\1\!!!
S!SMA_MGT_REFCLK_P!C127!2!@\ULTIMA\.\SCH001\(sch_1):\INS1141845\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F196!!!\2\!!!
S!SMA_MGT_REFCLK_C_N!C129!1!@\ULTIMA\.\SCH001\(sch_1):\INS1142101\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F195!!!\1\!!!
S!SMA_MGT_REFCLK_N!C129!2!@\ULTIMA\.\SCH001\(sch_1):\INS1142101\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F195!!!\2\!!!
S!SMA_MGT_RX_C_P!C133!1!@\ULTIMA\.\SCH001\(sch_1):\INS1142174\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F194!!!\1\!!!
S!SMA_MGT_RX_P!C133!2!@\ULTIMA\.\SCH001\(sch_1):\INS1142174\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F194!!!\2\!!!
S!SMA_MGT_RX_C_N!C137!1!@\ULTIMA\.\SCH001\(sch_1):\INS1142249\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F193!!!\1\!!!
S!SMA_MGT_RX_N!C137!2!@\ULTIMA\.\SCH001\(sch_1):\INS1142249\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F193!!!\2\!!!
S!VCC2V5!C139!1!@\ULTIMA\.\SCH001\(sch_1):\INS1138045\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F192!!!\1\!!!
S!GND!C139!2!@\ULTIMA\.\SCH001\(sch_1):\INS1138045\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F192!!!\2\!!!
S!VCC2V5!C43!1!@\ULTIMA\.\SCH001\(sch_1):\INS270556\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F191!!!\1\!!!
S!GND!C43!2!@\ULTIMA\.\SCH001\(sch_1):\INS270556\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F191!!!\2\!!!
S!GND!C44!1!@\ULTIMA\.\SCH001\(sch_1):\INS267438\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F190!!!\1\!!!
S!GND!C44!2!@\ULTIMA\.\SCH001\(sch_1):\INS267438\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F190!!!\2\!!!
S!VCC2V5!C68!1!@\ULTIMA\.\SCH001\(sch_1):\INS267414\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F189!!!\1\!!!
S!GND!C68!2!@\ULTIMA\.\SCH001\(sch_1):\INS267414\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F189!!!\2\!!!
S!GND!C69!1!@\ULTIMA\.\SCH001\(sch_1):\INS280813\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F188!!!\1\!!!
S!GND!C69!2!@\ULTIMA\.\SCH001\(sch_1):\INS280813\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F188!!!\2\!!!
S!GND!C70!1!@\ULTIMA\.\SCH001\(sch_1):\INS283667\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F187!!!\1\!!!
S!GND!C70!2!@\ULTIMA\.\SCH001\(sch_1):\INS283667\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F187!!!\2\!!!
S!VCC2V5!C71!1!@\ULTIMA\.\SCH001\(sch_1):\INS283703\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F186!!!\1\!!!
S!GND!C71!2!@\ULTIMA\.\SCH001\(sch_1):\INS283703\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F186!!!\2\!!!
S!VTTDDR!C72!1!@\ULTIMA\.\SCH001\(sch_1):\INS322994\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F185!!!\1\!!!
S!GND!C72!2!@\ULTIMA\.\SCH001\(sch_1):\INS322994\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F185!!!\2\!!!
S!VTTDDR!C73!1!@\ULTIMA\.\SCH001\(sch_1):\INS323128\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F184!!!\1\!!!
S!GND!C73!2!@\ULTIMA\.\SCH001\(sch_1):\INS323128\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F184!!!\2\!!!
S!VTTDDR!C74!1!@\ULTIMA\.\SCH001\(sch_1):\INS323166\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F183!!!\1\!!!
S!GND!C74!2!@\ULTIMA\.\SCH001\(sch_1):\INS323166\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F183!!!\2\!!!
S!VTTDDR!C78!1!@\ULTIMA\.\SCH001\(sch_1):\INS326008\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F182!!!\1\!!!
S!VCC1V5_FPGA!C78!2!@\ULTIMA\.\SCH001\(sch_1):\INS326008\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F182!!!\2\!!!
S!VTTDDR!C80!1!@\ULTIMA\.\SCH001\(sch_1):\INS326056\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F181!!!\1\!!!
S!VCC1V5_FPGA!C80!2!@\ULTIMA\.\SCH001\(sch_1):\INS326056\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F181!!!\2\!!!
S!VCC1V5_FPGA!C82!1!@\ULTIMA\.\SCH001\(sch_1):\INS335734\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F180!!!\1\!!!
S!VCC1V5_FPGA!C82!2!@\ULTIMA\.\SCH001\(sch_1):\INS335734\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F180!!!\2\!!!
S!VCC1V5_FPGA!C83!1!@\ULTIMA\.\SCH001\(sch_1):\INS335758\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F179!!!\1\!!!
S!VCC1V5_FPGA!C83!2!@\ULTIMA\.\SCH001\(sch_1):\INS335758\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F179!!!\2\!!!
S!VCC1V5_FPGA!C84!1!@\ULTIMA\.\SCH001\(sch_1):\INS335782\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F178!!!\1\!!!
S!VCC1V5_FPGA!C84!2!@\ULTIMA\.\SCH001\(sch_1):\INS335782\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F178!!!\2\!!!
S!PCIE_CLK_QO_C_P!C94!1!@\ULTIMA\.\SCH001\(sch_1):\INS810530\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F177!!!\1\!!!
S!PCIE_CLK_QO_P!C94!2!@\ULTIMA\.\SCH001\(sch_1):\INS810530\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F177!!!\2\!!!
S!PCIE_CLK_QO_C_N!C95!1!@\ULTIMA\.\SCH001\(sch_1):\INS810693\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F176!!!\1\!!!
S!PCIE_CLK_QO_N!C95!2!@\ULTIMA\.\SCH001\(sch_1):\INS810693\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.1U!!!F176!!!\2\!!!
S!SFP_VCCR!C114!1!@\ULTIMA\.\SCH001\(sch_1):\INS1066381\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_22U!!!F175!!!\1\!!!
S!GND!C114!2!@\ULTIMA\.\SCH001\(sch_1):\INS1066381\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_22U!!!F175!!!\2\!!!
S!SFP_VCCR!C115!1!@\ULTIMA\.\SCH001\(sch_1):\INS1066405\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_22U!!!F174!!!\1\!!!
S!GND!C115!2!@\ULTIMA\.\SCH001\(sch_1):\INS1066405\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_22U!!!F174!!!\2\!!!
S!SFP_VCCR!C116!1!@\ULTIMA\.\SCH001\(sch_1):\INS1066429\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_22U!!!F173!!!\1\!!!
S!GND!C116!2!@\ULTIMA\.\SCH001\(sch_1):\INS1066429\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_22U!!!F173!!!\2\!!!
S!GND!C119!1!@\ULTIMA\.\SCH001\(sch_1):\INS1230461\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_10U!!!F172!!!\1\!!!
S!GND!C119!2!@\ULTIMA\.\SCH001\(sch_1):\INS1230461\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_10U!!!F172!!!\2\!!!
S!VDDA_SGMIICLK!C132!1!@\ULTIMA\.\SCH001\(sch_1):\INS1095495\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_10U!!!F171!!!\1\!!!
S!GND_SGMIICLK!C132!2!@\ULTIMA\.\SCH001\(sch_1):\INS1095495\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_10U!!!F171!!!\2\!!!
S!VTTDDR!C75!1!@\ULTIMA\.\SCH001\(sch_1):\INS323204\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_10U!!!F170!!!\1\!!!
S!GND!C75!2!@\ULTIMA\.\SCH001\(sch_1):\INS323204\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_10U!!!F170!!!\2\!!!
S!VTTDDR!C81!1!@\ULTIMA\.\SCH001\(sch_1):\INS326080\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_10U!!!F169!!!\1\!!!
S!VCC1V5_FPGA!C81!2!@\ULTIMA\.\SCH001\(sch_1):\INS326080\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_10U!!!F169!!!\2\!!!
S!VCC1V5_FPGA!C85!1!@\ULTIMA\.\SCH001\(sch_1):\INS335806\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_10U!!!F168!!!\1\!!!
S!VCC1V5_FPGA!C85!2!@\ULTIMA\.\SCH001\(sch_1):\INS335806\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_10U!!!F168!!!\2\!!!
S!VCCBRAM!C12!1!@\ULTIMA\.\SCH001\(sch_1):\INS231741\@\TR3E337K010C0060\.\TR3E337K010C0060.Normal\(chips)!TR3E337K010C0060_CAPPM7343X430N_DISCRETE_330U!!!F167!!!\+\!!!
S!GND!C12!2!@\ULTIMA\.\SCH001\(sch_1):\INS231741\@\TR3E337K010C0060\.\TR3E337K010C0060.Normal\(chips)!TR3E337K010C0060_CAPPM7343X430N_DISCRETE_330U!!!F167!!!\-\!!!
S!GND!C122!1!@\ULTIMA\.\SCH001\(sch_1):\INS1230417\@\TR3E337K010C0060\.\TR3E337K010C0060.Normal\(chips)!TR3E337K010C0060_CAPPM7343X430N_DISCRETE_330U!!!F166!!!\+\!!!
S!GND!C122!2!@\ULTIMA\.\SCH001\(sch_1):\INS1230417\@\TR3E337K010C0060\.\TR3E337K010C0060.Normal\(chips)!TR3E337K010C0060_CAPPM7343X430N_DISCRETE_330U!!!F166!!!\-\!!!
S!VCCINT_FPGA!C2!1!@\ULTIMA\.\SCH001\(sch_1):\INS227563\@\TR3E337K010C0060\.\TR3E337K010C0060.Normal\(chips)!TR3E337K010C0060_CAPPM7343X430N_DISCRETE_330U!!!F165!!!\+\!!!
S!GND!C2!2!@\ULTIMA\.\SCH001\(sch_1):\INS227563\@\TR3E337K010C0060\.\TR3E337K010C0060.Normal\(chips)!TR3E337K010C0060_CAPPM7343X430N_DISCRETE_330U!!!F165!!!\-\!!!
S!VCCINT_FPGA!C3!1!@\ULTIMA\.\SCH001\(sch_1):\INS227611\@\TR3E337K010C0060\.\TR3E337K010C0060.Normal\(chips)!TR3E337K010C0060_CAPPM7343X430N_DISCRETE_330U!!!F164!!!\+\!!!
S!GND!C3!2!@\ULTIMA\.\SCH001\(sch_1):\INS227611\@\TR3E337K010C0060\.\TR3E337K010C0060.Normal\(chips)!TR3E337K010C0060_CAPPM7343X430N_DISCRETE_330U!!!F164!!!\-\!!!
S!VCCINT_FPGA!C4!1!@\ULTIMA\.\SCH001\(sch_1):\INS227659\@\TR3E337K010C0060\.\TR3E337K010C0060.Normal\(chips)!TR3E337K010C0060_CAPPM7343X430N_DISCRETE_330U!!!F163!!!\+\!!!
S!GND!C4!2!@\ULTIMA\.\SCH001\(sch_1):\INS227659\@\TR3E337K010C0060\.\TR3E337K010C0060.Normal\(chips)!TR3E337K010C0060_CAPPM7343X430N_DISCRETE_330U!!!F163!!!\-\!!!
S!VCCINT_FPGA!C46!1!@\ULTIMA\.\SCH001\(sch_1):\INS227587\@\TR3E337K010C0060\.\TR3E337K010C0060.Normal\(chips)!TR3E337K010C0060_CAPPM7343X430N_DISCRETE_330U!!!F162!!!\+\!!!
S!GND!C46!2!@\ULTIMA\.\SCH001\(sch_1):\INS227587\@\TR3E337K010C0060\.\TR3E337K010C0060.Normal\(chips)!TR3E337K010C0060_CAPPM7343X430N_DISCRETE_330U!!!F162!!!\-\!!!
S!VCCINT_FPGA!C47!1!@\ULTIMA\.\SCH001\(sch_1):\INS227635\@\TR3E337K010C0060\.\TR3E337K010C0060.Normal\(chips)!TR3E337K010C0060_CAPPM7343X430N_DISCRETE_330U!!!F161!!!\+\!!!
S!GND!C47!2!@\ULTIMA\.\SCH001\(sch_1):\INS227635\@\TR3E337K010C0060\.\TR3E337K010C0060.Normal\(chips)!TR3E337K010C0060_CAPPM7343X430N_DISCRETE_330U!!!F161!!!\-\!!!
S!VCC1V5_FPGA!C77!1!@\ULTIMA\.\SCH001\(sch_1):\INS333217\@\TR3E337K010C0060\.\TR3E337K010C0060.Normal\(chips)!TR3E337K010C0060_CAPPM7343X430N_DISCRETE_330U!!!F160!!!\+\!!!
S!GND!C77!2!@\ULTIMA\.\SCH001\(sch_1):\INS333217\@\TR3E337K010C0060\.\TR3E337K010C0060.Normal\(chips)!TR3E337K010C0060_CAPPM7343X430N_DISCRETE_330U!!!F160!!!\-\!!!
S!REC_CLOCK_N!C121!1!@\ULTIMA\.\SCH001\(sch_1):\INS1235946\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.1U!!!F159!!!\1\!!!
S!REC_CLOCK_C_N!C121!2!@\ULTIMA\.\SCH001\(sch_1):\INS1235946\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.1U!!!F159!!!\2\!!!
S!REC_CLOCK_P!C125!1!@\ULTIMA\.\SCH001\(sch_1):\INS1235922\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.1U!!!F158!!!\1\!!!
S!REC_CLOCK_C_P!C125!2!@\ULTIMA\.\SCH001\(sch_1):\INS1235922\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.1U!!!F158!!!\2\!!!
S!SI5326_VCC!C123!1!@\ULTIMA\.\SCH001\(sch_1):\INS1230571\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_1U!!!F157!!!\1\!!!
S!GND!C123!2!@\ULTIMA\.\SCH001\(sch_1):\INS1230571\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_1U!!!F157!!!\2\!!!
S!VADJ!C86!1!@\ULTIMA\.\SCH001\(sch_1):\INS631017\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_1U!!!F156!!!\1\!!!
S!GND!C86!2!@\ULTIMA\.\SCH001\(sch_1):\INS631017\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_1U!!!F156!!!\2\!!!
S!GND!C87!1!@\ULTIMA\.\SCH001\(sch_1):\INS631041\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_1U!!!F155!!!\1\!!!
S!GND!C87!2!@\ULTIMA\.\SCH001\(sch_1):\INS631041\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_1U!!!F155!!!\2\!!!
S!VCC12_P!C88!1!@\ULTIMA\.\SCH001\(sch_1):\INS631065\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_1U!!!F154!!!\1\!!!
S!GND!C88!2!@\ULTIMA\.\SCH001\(sch_1):\INS631065\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_1U!!!F154!!!\2\!!!
S!VADJ!C90!1!@\ULTIMA\.\SCH001\(sch_1):\INS690502\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_1U!!!F153!!!\1\!!!
S!GND!C90!2!@\ULTIMA\.\SCH001\(sch_1):\INS690502\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_1U!!!F153!!!\2\!!!
S!GND!C91!1!@\ULTIMA\.\SCH001\(sch_1):\INS690526\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_1U!!!F152!!!\1\!!!
S!GND!C91!2!@\ULTIMA\.\SCH001\(sch_1):\INS690526\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_1U!!!F152!!!\2\!!!
S!VCC12_P!C92!1!@\ULTIMA\.\SCH001\(sch_1):\INS690550\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_1U!!!F151!!!\1\!!!
S!GND!C92!2!@\ULTIMA\.\SCH001\(sch_1):\INS690550\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_1U!!!F151!!!\2\!!!
S!N1108548!C128!1!@\ULTIMA\.\SCH001\(sch_1):\INS1108514\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_18P!!!F150!!!\1\!!!
S!GND_SGMIICLK!C128!2!@\ULTIMA\.\SCH001\(sch_1):\INS1108514\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_18P!!!F150!!!\2\!!!
S!N1108666!C134!1!@\ULTIMA\.\SCH001\(sch_1):\INS1108688\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_18P!!!F149!!!\1\!!!
S!GND_SGMIICLK!C134!2!@\ULTIMA\.\SCH001\(sch_1):\INS1108688\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_18P!!!F149!!!\2\!!!
S!VCCBRAM!C13!1!@\ULTIMA\.\SCH001\(sch_1):\INS231789\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F148!!!\1\!!!
S!GND!C13!2!@\ULTIMA\.\SCH001\(sch_1):\INS231789\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F148!!!\2\!!!
S!VCCBRAM!C14!1!@\ULTIMA\.\SCH001\(sch_1):\INS231813\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F147!!!\1\!!!
S!GND!C14!2!@\ULTIMA\.\SCH001\(sch_1):\INS231813\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F147!!!\2\!!!
S!VCCBRAM!C15!1!@\ULTIMA\.\SCH001\(sch_1):\INS231861\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F146!!!\1\!!!
S!GND!C15!2!@\ULTIMA\.\SCH001\(sch_1):\INS231861\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F146!!!\2\!!!
S!VCCBRAM!C16!1!@\ULTIMA\.\SCH001\(sch_1):\INS231909\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F145!!!\1\!!!
S!GND!C16!2!@\ULTIMA\.\SCH001\(sch_1):\INS231909\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F145!!!\2\!!!
S!VCCBRAM!C17!1!@\ULTIMA\.\SCH001\(sch_1):\INS231933\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F144!!!\1\!!!
S!GND!C17!2!@\ULTIMA\.\SCH001\(sch_1):\INS231933\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F144!!!\2\!!!
S!VCCBRAM!C18!1!@\ULTIMA\.\SCH001\(sch_1):\INS231957\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F143!!!\1\!!!
S!GND!C18!2!@\ULTIMA\.\SCH001\(sch_1):\INS231957\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F143!!!\2\!!!
S!MGTAVTT!C39!1!@\ULTIMA\.\SCH001\(sch_1):\INS250939\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F142!!!\1\!!!
S!GND!C39!2!@\ULTIMA\.\SCH001\(sch_1):\INS250939\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F142!!!\2\!!!
S!MGTAVTT!C40!1!@\ULTIMA\.\SCH001\(sch_1):\INS250963\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F141!!!\1\!!!
S!GND!C40!2!@\ULTIMA\.\SCH001\(sch_1):\INS250963\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F141!!!\2\!!!
S!MGTAVCC!C42!1!@\ULTIMA\.\SCH001\(sch_1):\INS254231\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F140!!!\1\!!!
S!GND!C42!2!@\ULTIMA\.\SCH001\(sch_1):\INS254231\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F140!!!\2\!!!
S!VCCBRAM!C53!1!@\ULTIMA\.\SCH001\(sch_1):\INS231765\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F139!!!\1\!!!
S!GND!C53!2!@\ULTIMA\.\SCH001\(sch_1):\INS231765\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F139!!!\2\!!!
S!VCCBRAM!C54!1!@\ULTIMA\.\SCH001\(sch_1):\INS231837\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F138!!!\1\!!!
S!GND!C54!2!@\ULTIMA\.\SCH001\(sch_1):\INS231837\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F138!!!\2\!!!
S!VCCBRAM!C55!1!@\ULTIMA\.\SCH001\(sch_1):\INS231885\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F137!!!\1\!!!
S!GND!C55!2!@\ULTIMA\.\SCH001\(sch_1):\INS231885\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F137!!!\2\!!!
S!MGTVCCAUX!C59!1!@\ULTIMA\.\SCH001\(sch_1):\INS256707\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F136!!!\1\!!!
S!GND!C59!2!@\ULTIMA\.\SCH001\(sch_1):\INS256707\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F136!!!\2\!!!
S!MGTAVCC!C67!1!@\ULTIMA\.\SCH001\(sch_1):\INS254255\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F135!!!\1\!!!
S!GND!C67!2!@\ULTIMA\.\SCH001\(sch_1):\INS254255\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_4.7U!!!F135!!!\2\!!!
S!VDD_SGMIICLK!C130!1!@\ULTIMA\.\SCH001\(sch_1):\INS1095447\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.01U!!!F134!!!\1\!!!
S!GND_SGMIICLK!C130!2!@\ULTIMA\.\SCH001\(sch_1):\INS1095447\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.01U!!!F134!!!\2\!!!
S!VDDA_SGMIICLK!C131!1!@\ULTIMA\.\SCH001\(sch_1):\INS1095471\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.01U!!!F133!!!\1\!!!
S!GND_SGMIICLK!C131!2!@\ULTIMA\.\SCH001\(sch_1):\INS1095471\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.01U!!!F133!!!\2\!!!
S!VTTVREF!C76!1!@\ULTIMA\.\SCH001\(sch_1):\INS331997\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.01U!!!F132!!!\1\!!!
S!GND!C76!2!@\ULTIMA\.\SCH001\(sch_1):\INS331997\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_0.01U!!!F132!!!\2\!!!
S!SGMIICLK_Q0_C_N!C135!1!@\ULTIMA\.\SCH001\(sch_1):\INS1108824\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.01U!!!F131!!!\1\!!!
S!SGMIICLK_Q0_N!C135!2!@\ULTIMA\.\SCH001\(sch_1):\INS1108824\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.01U!!!F131!!!\2\!!!
S!SGMIICLK_Q0_C_P!C136!1!@\ULTIMA\.\SCH001\(sch_1):\INS1108848\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.01U!!!F130!!!\1\!!!
S!SGMIICLK_Q0_P!C136!2!@\ULTIMA\.\SCH001\(sch_1):\INS1108848\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.01U!!!F130!!!\2\!!!
S!GND!C138!1!@\ULTIMA\.\SCH001\(sch_1):\INS1158937\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.01U!!!F129!!!\1\!!!
S!GND!C138!2!@\ULTIMA\.\SCH001\(sch_1):\INS1158937\@\C1206C223F8HACAUTO\.\C1206C223F8HACAUTO.Normal\(chips)!C1206C223F8HACAUTO_C1206_DISCRETE_0.01U!!!F129!!!\2\!!!
S!VCC1V5_FPGA!C19!1!@\ULTIMA\.\SCH001\(sch_1):\INS236875\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_100U!!!F127!!!\1\!!!
S!GND!C19!2!@\ULTIMA\.\SCH001\(sch_1):\INS236875\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_100U!!!F127!!!\2\!!!
S!VCC1V5_FPGA!C20!1!@\ULTIMA\.\SCH001\(sch_1):\INS236923\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_100U!!!F126!!!\1\!!!
S!GND!C20!2!@\ULTIMA\.\SCH001\(sch_1):\INS236923\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_100U!!!F126!!!\2\!!!
S!VADJ_FPGA!C48!1!@\ULTIMA\.\SCH001\(sch_1):\INS228995\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_100U!!!F125!!!\1\!!!
S!GND!C48!2!@\ULTIMA\.\SCH001\(sch_1):\INS228995\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_100U!!!F125!!!\2\!!!
S!VCC2V5_FPGA!C49!1!@\ULTIMA\.\SCH001\(sch_1):\INS230235\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_100U!!!F124!!!\1\!!!
S!GND!C49!2!@\ULTIMA\.\SCH001\(sch_1):\INS230235\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_100U!!!F124!!!\2\!!!
S!VADJ_FPGA!C5!1!@\ULTIMA\.\SCH001\(sch_1):\INS228971\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_100U!!!F123!!!\1\!!!
S!GND!C5!2!@\ULTIMA\.\SCH001\(sch_1):\INS228971\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_100U!!!F123!!!\2\!!!
S!VCC1V5_FPGA!C56!1!@\ULTIMA\.\SCH001\(sch_1):\INS236899\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_100U!!!F122!!!\1\!!!
S!GND!C56!2!@\ULTIMA\.\SCH001\(sch_1):\INS236899\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_100U!!!F122!!!\2\!!!
S!VADJ_FPGA!C6!1!@\ULTIMA\.\SCH001\(sch_1):\INS229019\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_100U!!!F121!!!\1\!!!
S!GND!C6!2!@\ULTIMA\.\SCH001\(sch_1):\INS229019\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_100U!!!F121!!!\2\!!!
S!VADJ_FPGA!C7!1!@\ULTIMA\.\SCH001\(sch_1):\INS229043\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_100U!!!F120!!!\1\!!!
S!GND!C7!2!@\ULTIMA\.\SCH001\(sch_1):\INS229043\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_100U!!!F120!!!\2\!!!
S!VADJ_FPGA!C8!1!@\ULTIMA\.\SCH001\(sch_1):\INS229067\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_100U!!!F119!!!\1\!!!
S!GND!C8!2!@\ULTIMA\.\SCH001\(sch_1):\INS229067\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_100U!!!F119!!!\2\!!!
S!VCC2V5_FPGA!C9!1!@\ULTIMA\.\SCH001\(sch_1):\INS230259\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_100U!!!F118!!!\1\!!!
S!GND!C9!2!@\ULTIMA\.\SCH001\(sch_1):\INS230259\@\JMK325BJ107MM-T\.\JMK325BJ107MM-T.Normal\(chips)!JMK325BJ107MM-T_CAPC3225X270N_DISCRETE_100U!!!F118!!!\2\!!!
S!VCCAUX!C21!1!@\ULTIMA\.\SCH001\(sch_1):\INS233287\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_47U!!!F117!!!\1\!!!
S!GND!C21!2!@\ULTIMA\.\SCH001\(sch_1):\INS233287\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_47U!!!F117!!!\2\!!!
S!VCCAUX!C22!1!@\ULTIMA\.\SCH001\(sch_1):\INS233335\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_47U!!!F116!!!\1\!!!
S!GND!C22!2!@\ULTIMA\.\SCH001\(sch_1):\INS233335\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_47U!!!F116!!!\2\!!!
S!VCCAUX_IO!C30!1!@\ULTIMA\.\SCH001\(sch_1):\INS255389\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_47U!!!F115!!!\1\!!!
S!GND!C30!2!@\ULTIMA\.\SCH001\(sch_1):\INS255389\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_47U!!!F115!!!\2\!!!
S!VCCAUX!C57!1!@\ULTIMA\.\SCH001\(sch_1):\INS233311\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_47U!!!F114!!!\1\!!!
S!GND!C57!2!@\ULTIMA\.\SCH001\(sch_1):\INS233311\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_47U!!!F114!!!\2\!!!
S!VCC2V5_FPGA!C63!1!@\ULTIMA\.\SCH001\(sch_1):\INS255413\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_47U!!!F113!!!\1\!!!
S!GND!C63!2!@\ULTIMA\.\SCH001\(sch_1):\INS255413\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_47U!!!F113!!!\2\!!!
S!MGTVCCAUX!C24!1!@\ULTIMA\.\SCH001\(sch_1):\INS256683\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_1U!!!F112!!!\1\!!!
S!GND!C24!2!@\ULTIMA\.\SCH001\(sch_1):\INS256683\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_1U!!!F112!!!\2\!!!
S!MGTAVTT!C38!1!@\ULTIMA\.\SCH001\(sch_1):\INS250915\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_1U!!!F111!!!\1\!!!
S!GND!C38!2!@\ULTIMA\.\SCH001\(sch_1):\INS250915\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_1U!!!F111!!!\2\!!!
S!MGTAVCC!C41!1!@\ULTIMA\.\SCH001\(sch_1):\INS254183\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_1U!!!F110!!!\1\!!!
S!GND!C41!2!@\ULTIMA\.\SCH001\(sch_1):\INS254183\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_1U!!!F110!!!\2\!!!
S!MGTAVTT!C65!1!@\ULTIMA\.\SCH001\(sch_1):\INS250891\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_1U!!!F109!!!\1\!!!
S!GND!C65!2!@\ULTIMA\.\SCH001\(sch_1):\INS250891\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_1U!!!F109!!!\2\!!!
S!MGTAVCC!C66!1!@\ULTIMA\.\SCH001\(sch_1):\INS254207\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_1U!!!F108!!!\1\!!!
S!GND!C66!2!@\ULTIMA\.\SCH001\(sch_1):\INS254207\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_1U!!!F108!!!\2\!!!
S!MGTAVTT!C31!1!@\ULTIMA\.\SCH001\(sch_1):\INS250727\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_0.47U!!!F107!!!\1\!!!
S!GND!C31!2!@\ULTIMA\.\SCH001\(sch_1):\INS250727\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_0.47U!!!F107!!!\2\!!!
S!MGTAVTT!C32!1!@\ULTIMA\.\SCH001\(sch_1):\INS250751\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_0.47U!!!F106!!!\1\!!!
S!GND!C32!2!@\ULTIMA\.\SCH001\(sch_1):\INS250751\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_0.47U!!!F106!!!\2\!!!
S!MGTAVTT!C33!1!@\ULTIMA\.\SCH001\(sch_1):\INS250775\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_0.47U!!!F105!!!\1\!!!
S!GND!C33!2!@\ULTIMA\.\SCH001\(sch_1):\INS250775\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_0.47U!!!F105!!!\2\!!!
S!MGTAVTT!C34!1!@\ULTIMA\.\SCH001\(sch_1):\INS250799\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_0.47U!!!F104!!!\1\!!!
S!GND!C34!2!@\ULTIMA\.\SCH001\(sch_1):\INS250799\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_0.47U!!!F104!!!\2\!!!
S!MGTAVCC!C35!1!@\ULTIMA\.\SCH001\(sch_1):\INS254043\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_0.47U!!!F103!!!\1\!!!
S!GND!C35!2!@\ULTIMA\.\SCH001\(sch_1):\INS254043\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_0.47U!!!F103!!!\2\!!!
S!MGTAVCC!C36!1!@\ULTIMA\.\SCH001\(sch_1):\INS254067\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_0.47U!!!F102!!!\1\!!!
S!GND!C36!2!@\ULTIMA\.\SCH001\(sch_1):\INS254067\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_0.47U!!!F102!!!\2\!!!
S!MGTAVCC!C37!1!@\ULTIMA\.\SCH001\(sch_1):\INS254091\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_0.47U!!!F101!!!\1\!!!
S!GND!C37!2!@\ULTIMA\.\SCH001\(sch_1):\INS254091\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_0.47U!!!F101!!!\2\!!!
S!MGTAVCC!C64!1!@\ULTIMA\.\SCH001\(sch_1):\INS254019\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_0.47U!!!F100!!!\1\!!!
S!GND!C64!2!@\ULTIMA\.\SCH001\(sch_1):\INS254019\@\JMK105BBJ475MV8F\.\JMK105BBJ475MV8F.Normal\(chips)!JMK105BBJ475MV8F_CAPC1005X55N_DISCRETE_0.47U!!!F100!!!\2\!!!
S!GND!C89!1!@\ULTIMA\.\SCH001\(sch_1):\INS1254465\@\06034C104KAT2A\.\06034C104KAT2A.Normal\(chips)!06034C104KAT2A_CAPC1608X90N_DISCRETE_0.01U!!!F99!!!\1\!!!
S!VTTVREF!C89!2!@\ULTIMA\.\SCH001\(sch_1):\INS1254465\@\06034C104KAT2A\.\06034C104KAT2A.Normal\(chips)!06034C104KAT2A_CAPC1608X90N_DISCRETE_0.01U!!!F99!!!\2\!!!
S!GND!C93!1!@\ULTIMA\.\SCH001\(sch_1):\INS1254731\@\06034C104KAT2A\.\06034C104KAT2A.Normal\(chips)!06034C104KAT2A_CAPC1608X90N_DISCRETE_0.01U!!!F98!!!\1\!!!
S!VTTVREF!C93!2!@\ULTIMA\.\SCH001\(sch_1):\INS1254731\@\06034C104KAT2A\.\06034C104KAT2A.Normal\(chips)!06034C104KAT2A_CAPC1608X90N_DISCRETE_0.01U!!!F98!!!\2\!!!
S!GND!CP1!1!@\ULTIMA\.\SCH001\(sch_1):\INS305633\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F97!!!\1\!!!
S!GND!CP1!2!@\ULTIMA\.\SCH001\(sch_1):\INS305633\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F97!!!\2\!!!
S!GND!CP1!3!@\ULTIMA\.\SCH001\(sch_1):\INS305633\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F97!!!\3\!!!
S!GND!CP1!4!@\ULTIMA\.\SCH001\(sch_1):\INS305633\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F97!!!\4\!!!
S!VTTDDR!CP1!5!@\ULTIMA\.\SCH001\(sch_1):\INS305633\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F97!!!\5\!!!
S!VTTDDR!CP1!6!@\ULTIMA\.\SCH001\(sch_1):\INS305633\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F97!!!\6\!!!
S!VTTDDR!CP1!7!@\ULTIMA\.\SCH001\(sch_1):\INS305633\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F97!!!\7\!!!
S!VTTDDR!CP1!8!@\ULTIMA\.\SCH001\(sch_1):\INS305633\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F97!!!\8\!!!
S!GND!CP2!1!@\ULTIMA\.\SCH001\(sch_1):\INS323038\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F96!!!\1\!!!
S!GND!CP2!2!@\ULTIMA\.\SCH001\(sch_1):\INS323038\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F96!!!\2\!!!
S!GND!CP2!3!@\ULTIMA\.\SCH001\(sch_1):\INS323038\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F96!!!\3\!!!
S!GND!CP2!4!@\ULTIMA\.\SCH001\(sch_1):\INS323038\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F96!!!\4\!!!
S!VTTDDR!CP2!5!@\ULTIMA\.\SCH001\(sch_1):\INS323038\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F96!!!\5\!!!
S!VTTDDR!CP2!6!@\ULTIMA\.\SCH001\(sch_1):\INS323038\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F96!!!\6\!!!
S!VTTDDR!CP2!7!@\ULTIMA\.\SCH001\(sch_1):\INS323038\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F96!!!\7\!!!
S!VTTDDR!CP2!8!@\ULTIMA\.\SCH001\(sch_1):\INS323038\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F96!!!\8\!!!
S!GND!CP3!1!@\ULTIMA\.\SCH001\(sch_1):\INS323084\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F95!!!\1\!!!
S!GND!CP3!2!@\ULTIMA\.\SCH001\(sch_1):\INS323084\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F95!!!\2\!!!
S!GND!CP3!3!@\ULTIMA\.\SCH001\(sch_1):\INS323084\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F95!!!\3\!!!
S!GND!CP3!4!@\ULTIMA\.\SCH001\(sch_1):\INS323084\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F95!!!\4\!!!
S!VTTDDR!CP3!5!@\ULTIMA\.\SCH001\(sch_1):\INS323084\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F95!!!\5\!!!
S!VTTDDR!CP3!6!@\ULTIMA\.\SCH001\(sch_1):\INS323084\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F95!!!\6\!!!
S!VTTDDR!CP3!7!@\ULTIMA\.\SCH001\(sch_1):\INS323084\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F95!!!\7\!!!
S!VTTDDR!CP3!8!@\ULTIMA\.\SCH001\(sch_1):\INS323084\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F95!!!\8\!!!
S!VCC1V5_FPGA!CP4!1!@\ULTIMA\.\SCH001\(sch_1):\INS325930\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F94!!!\1\!!!
S!VCC1V5_FPGA!CP4!2!@\ULTIMA\.\SCH001\(sch_1):\INS325930\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F94!!!\2\!!!
S!VCC1V5_FPGA!CP4!3!@\ULTIMA\.\SCH001\(sch_1):\INS325930\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F94!!!\3\!!!
S!VCC1V5_FPGA!CP4!4!@\ULTIMA\.\SCH001\(sch_1):\INS325930\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F94!!!\4\!!!
S!VTTDDR!CP4!5!@\ULTIMA\.\SCH001\(sch_1):\INS325930\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F94!!!\5\!!!
S!VTTDDR!CP4!6!@\ULTIMA\.\SCH001\(sch_1):\INS325930\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F94!!!\6\!!!
S!VTTDDR!CP4!7!@\ULTIMA\.\SCH001\(sch_1):\INS325930\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F94!!!\7\!!!
S!VTTDDR!CP4!8!@\ULTIMA\.\SCH001\(sch_1):\INS325930\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F94!!!\8\!!!
S!VCC1V5_FPGA!CP5!1!@\ULTIMA\.\SCH001\(sch_1):\INS325956\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F93!!!\1\!!!
S!VCC1V5_FPGA!CP5!2!@\ULTIMA\.\SCH001\(sch_1):\INS325956\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F93!!!\2\!!!
S!VCC1V5_FPGA!CP5!3!@\ULTIMA\.\SCH001\(sch_1):\INS325956\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F93!!!\3\!!!
S!VCC1V5_FPGA!CP5!4!@\ULTIMA\.\SCH001\(sch_1):\INS325956\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F93!!!\4\!!!
S!VTTDDR!CP5!5!@\ULTIMA\.\SCH001\(sch_1):\INS325956\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F93!!!\5\!!!
S!VTTDDR!CP5!6!@\ULTIMA\.\SCH001\(sch_1):\INS325956\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F93!!!\6\!!!
S!VTTDDR!CP5!7!@\ULTIMA\.\SCH001\(sch_1):\INS325956\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F93!!!\7\!!!
S!VTTDDR!CP5!8!@\ULTIMA\.\SCH001\(sch_1):\INS325956\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F93!!!\8\!!!
S!VCC1V5_FPGA!CP6!1!@\ULTIMA\.\SCH001\(sch_1):\INS325982\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F92!!!\1\!!!
S!VCC1V5_FPGA!CP6!2!@\ULTIMA\.\SCH001\(sch_1):\INS325982\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F92!!!\2\!!!
S!VCC1V5_FPGA!CP6!3!@\ULTIMA\.\SCH001\(sch_1):\INS325982\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F92!!!\3\!!!
S!VCC1V5_FPGA!CP6!4!@\ULTIMA\.\SCH001\(sch_1):\INS325982\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F92!!!\4\!!!
S!VTTDDR!CP6!5!@\ULTIMA\.\SCH001\(sch_1):\INS325982\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F92!!!\5\!!!
S!VTTDDR!CP6!6!@\ULTIMA\.\SCH001\(sch_1):\INS325982\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F92!!!\6\!!!
S!VTTDDR!CP6!7!@\ULTIMA\.\SCH001\(sch_1):\INS325982\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F92!!!\7\!!!
S!VTTDDR!CP6!8!@\ULTIMA\.\SCH001\(sch_1):\INS325982\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F92!!!\8\!!!
S!VCC1V5_FPGA!CP7!1!@\ULTIMA\.\SCH001\(sch_1):\INS335708\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F91!!!\1\!!!
S!VCC1V5_FPGA!CP7!2!@\ULTIMA\.\SCH001\(sch_1):\INS335708\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F91!!!\2\!!!
S!VCC1V5_FPGA!CP7!3!@\ULTIMA\.\SCH001\(sch_1):\INS335708\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F91!!!\3\!!!
S!VCC1V5_FPGA!CP7!4!@\ULTIMA\.\SCH001\(sch_1):\INS335708\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F91!!!\4\!!!
S!VCC1V5_FPGA!CP7!5!@\ULTIMA\.\SCH001\(sch_1):\INS335708\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F91!!!\5\!!!
S!VCC1V5_FPGA!CP7!6!@\ULTIMA\.\SCH001\(sch_1):\INS335708\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F91!!!\6\!!!
S!VCC1V5_FPGA!CP7!7!@\ULTIMA\.\SCH001\(sch_1):\INS335708\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F91!!!\7\!!!
S!VCC1V5_FPGA!CP7!8!@\ULTIMA\.\SCH001\(sch_1):\INS335708\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F91!!!\8\!!!
S!VCC1V5_FPGA!CP8!1!@\ULTIMA\.\SCH001\(sch_1):\INS335656\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F90!!!\1\!!!
S!VCC1V5_FPGA!CP8!2!@\ULTIMA\.\SCH001\(sch_1):\INS335656\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F90!!!\2\!!!
S!VCC1V5_FPGA!CP8!3!@\ULTIMA\.\SCH001\(sch_1):\INS335656\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F90!!!\3\!!!
S!VCC1V5_FPGA!CP8!4!@\ULTIMA\.\SCH001\(sch_1):\INS335656\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F90!!!\4\!!!
S!VCC1V5_FPGA!CP8!5!@\ULTIMA\.\SCH001\(sch_1):\INS335656\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F90!!!\5\!!!
S!VCC1V5_FPGA!CP8!6!@\ULTIMA\.\SCH001\(sch_1):\INS335656\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F90!!!\6\!!!
S!VCC1V5_FPGA!CP8!7!@\ULTIMA\.\SCH001\(sch_1):\INS335656\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F90!!!\7\!!!
S!VCC1V5_FPGA!CP8!8!@\ULTIMA\.\SCH001\(sch_1):\INS335656\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F90!!!\8\!!!
S!VCC1V5_FPGA!CP9!1!@\ULTIMA\.\SCH001\(sch_1):\INS335682\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F89!!!\1\!!!
S!VCC1V5_FPGA!CP9!2!@\ULTIMA\.\SCH001\(sch_1):\INS335682\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F89!!!\2\!!!
S!VCC1V5_FPGA!CP9!3!@\ULTIMA\.\SCH001\(sch_1):\INS335682\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F89!!!\3\!!!
S!VCC1V5_FPGA!CP9!4!@\ULTIMA\.\SCH001\(sch_1):\INS335682\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F89!!!\4\!!!
S!VCC1V5_FPGA!CP9!5!@\ULTIMA\.\SCH001\(sch_1):\INS335682\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F89!!!\5\!!!
S!VCC1V5_FPGA!CP9!6!@\ULTIMA\.\SCH001\(sch_1):\INS335682\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F89!!!\6\!!!
S!VCC1V5_FPGA!CP9!7!@\ULTIMA\.\SCH001\(sch_1):\INS335682\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F89!!!\7\!!!
S!VCC1V5_FPGA!CP9!8!@\ULTIMA\.\SCH001\(sch_1):\INS335682\@\W2A4YC104KAT2A\.\W2A4YC104KAT2A.Normal\(chips)!W2A4YC104KAT2A_W2A4YC104KAT2A_W2A4YC104KAT2A!!!F89!!!\8\!!!
S!VCCAUX_IO!D1!3!@\ULTIMA\.\SCH001\(sch_1):\INS220886\@\BAS4004E6327HTSA1\.\BAS4004E6327HTSA1.Normal\(chips)!BAS4004E6327HTSA1_SOT95P240X110-3N_BAS4004E6327HTSA1!!!F88!!!\A/K\!!!
S!!D1!1!@\ULTIMA\.\SCH001\(sch_1):\INS220886\@\BAS4004E6327HTSA1\.\BAS4004E6327HTSA1.Normal\(chips)!BAS4004E6327HTSA1_SOT95P240X110-3N_BAS4004E6327HTSA1!!!F88!!!\A\!!!
S!N220912!D1!2!@\ULTIMA\.\SCH001\(sch_1):\INS220886\@\BAS4004E6327HTSA1\.\BAS4004E6327HTSA1.Normal\(chips)!BAS4004E6327HTSA1_SOT95P240X110-3N_BAS4004E6327HTSA1!!!F88!!!\K\!!!
S!N634675!DS1!2!@\ULTIMA\.\SCH001\(sch_1):\INS634677\@\SM0603GCL\.\SM0603GCL.Normal\(chips)!SM0603GCL_LEDC1608X60N_SM0603GCL!!!F87!!!\A\!!!
S!N634727!DS1!1!@\ULTIMA\.\SCH001\(sch_1):\INS634677\@\SM0603GCL\.\SM0603GCL.Normal\(chips)!SM0603GCL_LEDC1608X60N_SM0603GCL!!!F87!!!\K\!!!
S!N219748!LED2!2!@\ULTIMA\.\SCH001\(sch_1):\INS219692\@\SM0603GCL\.\SM0603GCL.Normal\(chips)!SM0603GCL_LEDC1608X60N_SM0603GCL!!!F86!!!\A\!!!
S!GND!LED2!1!@\ULTIMA\.\SCH001\(sch_1):\INS219692\@\SM0603GCL\.\SM0603GCL.Normal\(chips)!SM0603GCL_LEDC1608X60N_SM0603GCL!!!F86!!!\K\!!!
S!GND!FB1!1!@\ULTIMA\.\SCH001\(sch_1):\INS1095321\@\BLM15EG221SZ1D\.\BLM15EG221SZ1D.Normal\(chips)!BLM15EG221SZ1D_NFZ15SG152SN10B_BLM15EG221SZ1D!!!F85!!!\1\!!!
S!VDD_SGMIICLK!FB1!2!@\ULTIMA\.\SCH001\(sch_1):\INS1095321\@\BLM15EG221SZ1D\.\BLM15EG221SZ1D.Normal\(chips)!BLM15EG221SZ1D_NFZ15SG152SN10B_BLM15EG221SZ1D!!!F85!!!\2\!!!
S!GND!FB2!1!@\ULTIMA\.\SCH001\(sch_1):\INS1095423\@\BLM15EG221SZ1D\.\BLM15EG221SZ1D.Normal\(chips)!BLM15EG221SZ1D_NFZ15SG152SN10B_BLM15EG221SZ1D!!!F84!!!\1\!!!
S!GND_SGMIICLK!FB2!2!@\ULTIMA\.\SCH001\(sch_1):\INS1095423\@\BLM15EG221SZ1D\.\BLM15EG221SZ1D.Normal\(chips)!BLM15EG221SZ1D_NFZ15SG152SN10B_BLM15EG221SZ1D!!!F84!!!\2\!!!
S!GND!FB3!1!@\ULTIMA\.\SCH001\(sch_1):\INS1230229\@\BLM15EG221SZ1D\.\BLM15EG221SZ1D.Normal\(chips)!BLM15EG221SZ1D_NFZ15SG152SN10B_BLM15EG221SZ1D!!!F83!!!\1\!!!
S!SI5326_VCC!FB3!2!@\ULTIMA\.\SCH001\(sch_1):\INS1230229\@\BLM15EG221SZ1D\.\BLM15EG221SZ1D.Normal\(chips)!BLM15EG221SZ1D_NFZ15SG152SN10B_BLM15EG221SZ1D!!!F83!!!\2\!!!
S!N219596!IC1!3!@\ULTIMA\.\SCH001\(sch_1):\INS219602\@\SN74AVC1T45DBVR\.\SN74AVC1T45DBVR.Normal\(chips)!SN74AVC1T45DBVR_SOT95P280X145-6N_SN74AVC1T45DBVR!!!F82!!!\A\!!!
S!N219684!IC1!4!@\ULTIMA\.\SCH001\(sch_1):\INS219602\@\SN74AVC1T45DBVR\.\SN74AVC1T45DBVR.Normal\(chips)!SN74AVC1T45DBVR_SOT95P280X145-6N_SN74AVC1T45DBVR!!!F82!!!\B\!!!
S!GND!IC1!5!@\ULTIMA\.\SCH001\(sch_1):\INS219602\@\SN74AVC1T45DBVR\.\SN74AVC1T45DBVR.Normal\(chips)!SN74AVC1T45DBVR_SOT95P280X145-6N_SN74AVC1T45DBVR!!!F82!!!\DIR\!!!
S!GND!IC1!2!@\ULTIMA\.\SCH001\(sch_1):\INS219602\@\SN74AVC1T45DBVR\.\SN74AVC1T45DBVR.Normal\(chips)!SN74AVC1T45DBVR_SOT95P280X145-6N_SN74AVC1T45DBVR!!!F82!!!\GND\!!!
S!GND!IC1!1!@\ULTIMA\.\SCH001\(sch_1):\INS219602\@\SN74AVC1T45DBVR\.\SN74AVC1T45DBVR.Normal\(chips)!SN74AVC1T45DBVR_SOT95P280X145-6N_SN74AVC1T45DBVR!!!F82!!!\VCCA\!!!
S!VCC2V5!IC1!6!@\ULTIMA\.\SCH001\(sch_1):\INS219602\@\SN74AVC1T45DBVR\.\SN74AVC1T45DBVR.Normal\(chips)!SN74AVC1T45DBVR_SOT95P280X145-6N_SN74AVC1T45DBVR!!!F82!!!\VCCB\!!!
S!FMC_LPC_TDO_FPGA_TDI!U5!3!@\ULTIMA\.\SCH001\(sch_1):\INS283635\@\SN74AVC1T45DBVR\.\SN74AVC1T45DBVR.Normal\(chips)!SN74AVC1T45DBVR_SOT95P280X145-6N_SN74AVC1T45DBVR!!!F81!!!\A\!!!
S!FPGA_TDI_BUF!U5!4!@\ULTIMA\.\SCH001\(sch_1):\INS283635\@\SN74AVC1T45DBVR\.\SN74AVC1T45DBVR.Normal\(chips)!SN74AVC1T45DBVR_SOT95P280X145-6N_SN74AVC1T45DBVR!!!F81!!!\B\!!!
S!GND!U5!5!@\ULTIMA\.\SCH001\(sch_1):\INS283635\@\SN74AVC1T45DBVR\.\SN74AVC1T45DBVR.Normal\(chips)!SN74AVC1T45DBVR_SOT95P280X145-6N_SN74AVC1T45DBVR!!!F81!!!\DIR\!!!
S!GND!U5!2!@\ULTIMA\.\SCH001\(sch_1):\INS283635\@\SN74AVC1T45DBVR\.\SN74AVC1T45DBVR.Normal\(chips)!SN74AVC1T45DBVR_SOT95P280X145-6N_SN74AVC1T45DBVR!!!F81!!!\GND\!!!
S!GND!U5!1!@\ULTIMA\.\SCH001\(sch_1):\INS283635\@\SN74AVC1T45DBVR\.\SN74AVC1T45DBVR.Normal\(chips)!SN74AVC1T45DBVR_SOT95P280X145-6N_SN74AVC1T45DBVR!!!F81!!!\VCCA\!!!
S!VCC2V5!U5!6!@\ULTIMA\.\SCH001\(sch_1):\INS283635\@\SN74AVC1T45DBVR\.\SN74AVC1T45DBVR.Normal\(chips)!SN74AVC1T45DBVR_SOT95P280X145-6N_SN74AVC1T45DBVR!!!F81!!!\VCCB\!!!
S!FPGA_CCLK!IC2!B10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\CCLK_0\!!!
S!VCC2V5_FPGA!IC2!L10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\CFGBVS_0\!!!
S!FPGA_DONE!IC2!M10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\DONE_0\!!!
S!XADC_DXN!IC2!U14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\DXN_0\!!!
S!XADC_DXP!IC2!U15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\DXP_0\!!!
S!XADC_AGND!IC2!P14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GNDADC_0\!!!
S!GND!IC2!T12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_100\!!!
S!GND!IC2!T16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_101\!!!
S!GND!IC2!T18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_102\!!!
S!GND!IC2!T19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_103\!!!
S!GND!IC2!T29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_104\!!!
S!GND!IC2!U1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_105\!!!
S!GND!IC2!U2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_106\!!!
S!GND!IC2!U6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_107\!!!
S!GND!IC2!U9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_108\!!!
S!GND!IC2!U11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_109\!!!
S!GND!IC2!B9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_10\!!!
S!GND!IC2!U13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_110\!!!
S!GND!IC2!U17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_111\!!!
S!GND!IC2!U26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_112\!!!
S!GND!IC2!V4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_113\!!!
S!GND!IC2!V8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_114\!!!
S!GND!IC2!V9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_115\!!!
S!GND!IC2!V10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_116\!!!
S!GND!IC2!V12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_117\!!!
S!GND!IC2!V14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_118\!!!
S!GND!IC2!V16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_119\!!!
S!GND!IC2!B11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_11\!!!
S!GND!IC2!V18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_120\!!!
S!GND!IC2!V23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_121\!!!
S!GND!IC2!W1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_122\!!!
S!GND!IC2!W2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_123\!!!
S!GND!IC2!W6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_124\!!!
S!GND!IC2!W9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_125\!!!
S!GND!IC2!W11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_126\!!!
S!GND!IC2!W13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_127\!!!
S!GND!IC2!W15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_128\!!!
S!GND!IC2!W17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_129\!!!
S!GND!IC2!B21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_12\!!!
S!GND!IC2!W20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_130\!!!
S!GND!IC2!W30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_131\!!!
S!GND!IC2!Y3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_132\!!!
S!GND!IC2!Y4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_133\!!!
S!GND!IC2!Y7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_134\!!!
S!GND!IC2!Y8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_135\!!!
S!GND!IC2!Y9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_136\!!!
S!GND!IC2!Y17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_137\!!!
S!GND!IC2!Y27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_138\!!!
S!GND!IC2!AA1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_139\!!!
S!GND!IC2!C1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_13\!!!
S!GND!IC2!AA2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_140\!!!
S!GND!IC2!AA5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_141\!!!
S!GND!IC2!AA6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_142\!!!
S!GND!IC2!AA7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_143\!!!
S!GND!IC2!AA14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_144\!!!
S!GND!IC2!AA24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_145\!!!
S!GND!IC2!AB3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_146\!!!
S!GND!IC2!AB4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_147\!!!
S!GND!IC2!AB11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_148\!!!
S!GND!IC2!AB21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_149\!!!
S!GND!IC2!C2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_14\!!!
S!GND!IC2!AC8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_150\!!!
S!GND!IC2!AC18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_151\!!!
S!GND!IC2!AC28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_152\!!!
S!GND!IC2!AD5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_153\!!!
S!GND!IC2!AD15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_154\!!!
S!GND!IC2!AD25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_155\!!!
S!GND!IC2!AE2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_156\!!!
S!GND!IC2!AE12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_157\!!!
S!GND!IC2!AE22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_158\!!!
S!GND!IC2!AF9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_159\!!!
S!GND!IC2!C6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_15\!!!
S!GND!IC2!AF19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_160\!!!
S!GND!IC2!AF29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_161\!!!
S!GND!IC2!AG6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_162\!!!
S!GND!IC2!AG16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_163\!!!
S!GND!IC2!AG26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_164\!!!
S!GND!IC2!AH3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_165\!!!
S!GND!IC2!AH13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_166\!!!
S!GND!IC2!AH23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_167\!!!
S!GND!IC2!AJ10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_168\!!!
S!GND!IC2!AJ20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_169\!!!
S!GND!IC2!C9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_16\!!!
S!GND!IC2!AJ30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_170\!!!
S!GND!IC2!AK7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_171\!!!
S!GND!IC2!AK17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_172\!!!
S!GND!IC2!AK27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_173\!!!
S!GND!IC2!C18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_17\!!!
S!GND!IC2!C28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_18\!!!
S!GND!IC2!D4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_19\!!!
S!GND!IC2!A1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_1\!!!
S!GND!IC2!D8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_20\!!!
S!GND!IC2!D9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_21\!!!
S!GND!IC2!D15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_22\!!!
S!GND!IC2!D25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_23\!!!
S!GND!IC2!E1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_24\!!!
S!GND!IC2!E2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_25\!!!
S!GND!IC2!E6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_26\!!!
S!GND!IC2!E9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_27\!!!
S!GND!IC2!E12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_28\!!!
S!GND!IC2!E22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_29\!!!
S!GND!IC2!A2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_2\!!!
S!GND!IC2!F4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_30\!!!
S!GND!IC2!F8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_31\!!!
S!GND!IC2!F9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_32\!!!
S!GND!IC2!F19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_33\!!!
S!GND!IC2!F29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_34\!!!
S!GND!IC2!G1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_35\!!!
S!GND!IC2!G2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_36\!!!
S!GND!IC2!G6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_37\!!!
S!GND!IC2!G9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_38\!!!
S!GND!IC2!G16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_39\!!!
S!GND!IC2!A5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_3\!!!
S!GND!IC2!G26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_40\!!!
S!GND!IC2!H4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_41\!!!
S!GND!IC2!H8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_42\!!!
S!GND!IC2!H9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_43\!!!
S!GND!IC2!H13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_44\!!!
S!GND!IC2!H23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_45\!!!
S!GND!IC2!J1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_46\!!!
S!GND!IC2!J2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_47\!!!
S!GND!IC2!J6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_48\!!!
S!GND!IC2!J9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_49\!!!
S!GND!IC2!A6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_4\!!!
S!GND!IC2!J10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_50\!!!
S!GND!IC2!J20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_51\!!!
S!GND!IC2!J30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_52\!!!
S!GND!IC2!K4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_53\!!!
S!GND!IC2!K8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_54\!!!
S!GND!IC2!K9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_55\!!!
S!GND!IC2!K17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_56\!!!
S!GND!IC2!K27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_57\!!!
S!GND!IC2!L1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_58\!!!
S!GND!IC2!L2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_59\!!!
S!GND!IC2!A9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_5\!!!
S!GND!IC2!L6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_60\!!!
S!GND!IC2!L9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_61\!!!
S!GND!IC2!L14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_62\!!!
S!GND!IC2!L24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_63\!!!
S!GND!IC2!M4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_64\!!!
S!GND!IC2!M8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_65\!!!
S!GND!IC2!M9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_66\!!!
S!GND!IC2!M12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_67\!!!
S!GND!IC2!M14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_68\!!!
S!GND!IC2!M16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_69\!!!
S!GND!IC2!A14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_6\!!!
S!GND!IC2!M18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_70\!!!
S!GND!IC2!M21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_71\!!!
S!GND!IC2!N1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_72\!!!
S!GND!IC2!N2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_73\!!!
S!GND!IC2!N6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_74\!!!
S!GND!IC2!N9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_75\!!!
S!GND!IC2!N11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_76\!!!
S!GND!IC2!N13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_77\!!!
S!GND!IC2!N15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_78\!!!
S!GND!IC2!N17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_79\!!!
S!GND!IC2!A24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_7\!!!
S!GND!IC2!N28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_80\!!!
S!GND!IC2!P4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_81\!!!
S!GND!IC2!P8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_82\!!!
S!GND!IC2!P9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_83\!!!
S!GND!IC2!P10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_84\!!!
S!GND!IC2!P12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_85\!!!
S!GND!IC2!P16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_86\!!!
S!GND!IC2!P18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_87\!!!
S!GND!IC2!P25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_88\!!!
S!GND!IC2!R1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_89\!!!
S!GND!IC2!B4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_8\!!!
S!GND!IC2!R2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_90\!!!
S!GND!IC2!R6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_91\!!!
S!GND!IC2!R9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_92\!!!
S!GND!IC2!R11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_93\!!!
S!GND!IC2!R13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_94\!!!
S!GND!IC2!R17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_95\!!!
S!GND!IC2!R22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_96\!!!
S!GND!IC2!T4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_97\!!!
S!GND!IC2!T8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_98\!!!
S!GND!IC2!T10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_99\!!!
S!GND!IC2!B8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\GND_9\!!!
S!FPGA_INIT_B!IC2!A10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\INIT_B_0\!!!
S!SFP_TX_DISABLE!IC2!Y20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_0_12\!!!
S!ROTARY_INCB!IC2!Y25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_0_13\!!!
S!PHY_RXD4!IC2!R19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_0_14\!!!
S!USB_TX!IC2!M19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_0_15\!!!
S!PCIE_WAKE_B_LS!IC2!F23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_0_16\!!!
S!GPIO_LED_5_LS!IC2!G19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_0_17\!!!
S!GPIO_SW_C!IC2!G12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_0_18\!!!
S!PMBUS_DATA_LS!IC2!Y14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_0_VRN_32\!!!
S!VRN_33!IC2!Y13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_0_VRN_33\!!!
S!GPIO_SW_W!IC2!AC6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_0_VRN_34\!!!
S!SI5326_RST_LS!IC2!AE20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_25_12\!!!
S!GPIO_LED_4_LS!IC2!AE26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_25_13\!!!
S!PHY_COL!IC2!W19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_25_14\!!!
S!SFP_LOS_LS!IC2!P19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_25_15\!!!
S!PCIE_PERST_LS!IC2!G25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_25_16\!!!
S!GPIO_LED_6_LS!IC2!E18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_25_17\!!!
S!GPIO_LED_7_LS!IC2!F16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_25_18\!!!
S!PMBUS_ALERT_LS!IC2!AB14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_25_VRP_32\!!!
S!VRP_33!IC2!AD13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_25_VRP_33\!!!
S!CPU_RESET!IC2!AB7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_25_VRP_34\!!!
S!FMC_LPC_LA14_N!IC2!AE21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L10N_T1_12\!!!
S!FMC_LPC_LA30_N!IC2!AB30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L10N_T1_13\!!!
S!FMC_HPC_LA13_N!IC2!A26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L10N_T1_16\!!!
S!FMC_HPC_LA30_N!IC2!C22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L10N_T1_17\!!!
S!FMC_HPC_HA19_N!IC2!H12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L10N_T1_18\!!!
S!DDR3_D22!IC2!AE19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L10N_T1_32\!!!
S!DDR3_WE_B!IC2!AE9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L10N_T1_33\!!!
S!DDR3_D51!IC2!AE3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L10N_T1_34\!!!
S!PHY_TXD4!IC2!J26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L10N_T1_AD4N_15\!!!
S!FLASH_D15!IC2!R26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L10N_T1_D15_14\!!!
S!FMC_LPC_LA14_N!IC2!AD21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L10P_T1_12\!!!
S!FMC_LPC_LA30_P!IC2!AB29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L10P_T1_13\!!!
S!FMC_HPC_LA13_P!IC2!A25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L10P_T1_16\!!!
S!FMC_HPC_LA30_P!IC2!D22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L10P_T1_17\!!!
S!FMC_HPC_HA19_P!IC2!H11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L10P_T1_18\!!!
S!DDR3_D23!IC2!AD19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L10P_T1_32\!!!
S!DDR3_RAS_B!IC2!AD9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L10P_T1_33\!!!
S!DDR3_D50!IC2!AE4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L10P_T1_34\!!!
S!PHY_TXD5!IC2!K26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L10P_T1_AD4P_15\!!!
S!FLASH_D14!IC2!P26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L10P_T1_D14_14\!!!
S!FMC_LPC_LA01_CC_N!IC2!AF23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L11N_T1_SRCC_12\!!!
S!FMC_LPC_LA18_CC_N!IC2!AD28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L11N_T1_SRCC_13\!!!
S!PHY_RXD7!IC2!T28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L11N_T1_SRCC_14\!!!
S!FMC_HPC_LA01_CC_N!IC2!C26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L11N_T1_SRCC_16\!!!
S!FMC_HPC_LA18_CC_N!IC2!E21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L11N_T1_SRCC_17\!!!
S!FMC_HPC_HA01_CC_N!IC2!G14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L11N_T1_SRCC_18\!!!
S!DDR3_D18!IC2!AG18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L11N_T1_SRCC_32\!!!
S!DDR3_CLK1_N!IC2!AF11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L11N_T1_SRCC_33\!!!
S!DDR3_D53!IC2!AF5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L11N_T1_SRCC_34\!!!
S!USB_CTS!IC2!L27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L11N_T1_SRCC_AD12N_15\!!!
S!FMC_LPC_LA01_CC_P!IC2!AE23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L11P_T1_SRCC_12\!!!
S!FMC_LPC_LA18_CC_P!IC2!AD27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L11P_T1_SRCC_13\!!!
S!PHY_RXCLT_RXDV!IC2!R28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L11P_T1_SRCC_14\!!!
S!FMC_HPC_LA01_CC_P!IC2!D26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L11P_T1_SRCC_16\!!!
S!FMC_HPC_LA18_CC_P!IC2!F21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L11P_T1_SRCC_17\!!!
S!FMC_HPC_HA01_CC_P!IC2!H14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L11P_T1_SRCC_18\!!!
S!DDR3_D19!IC2!AF18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L11P_T1_SRCC_32\!!!
S!DDR3_CLK1_P!IC2!AE11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L11P_T1_SRCC_33\!!!
S!DDR3_D55!IC2!AE5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L11P_T1_SRCC_34\!!!
S!SM_FAN_PWM!IC2!L26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L11P_T1_SRCC_AD12P_15\!!!
S!FMC_LPC_LA00_CC_N!IC2!AE24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L12N_T1_MRCC_12\!!!
S!FMC_LPC_LA17_CC_N!IC2!AC27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L12N_T1_MRCC_13\!!!
S!PHY_RXD5!IC2!T27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L12N_T1_MRCC_14\!!!
S!FMC_HPC_LA00_CC_N!IC2!B25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L12N_T1_MRCC_16\!!!
S!FMC_HPC_LA17_CC_N!IC2!E20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L12N_T1_MRCC_17\!!!
S!FMC_HPC_HA17_CC_N!IC2!F13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L12N_T1_MRCC_18\!!!
S!PMBUS_CLK_LS!IC2!AG17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L12N_T1_MRCC_32\!!!
S!SYSCLK_N!IC2!AD11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L12N_T1_MRCC_33\!!!
S!GPIO_SW_E!IC2!AG5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L12N_T1_MRCC_34\!!!
S!USER_SMA_CLOCK_N!IC2!K25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L12N_T1_MRCC_AD5N_15\!!!
S!FMC_LPC_LA00_CC_P!IC2!AD23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L12P_T1_MRCC_12\!!!
S!FMC_LPC_LA17_CC_P!IC2!AB27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L12P_T1_MRCC_13\!!!
S!PHY_RXD6!IC2!T26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L12P_T1_MRCC_14\!!!
S!FMC_HPC_LA00_CC_P!IC2!C25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L12P_T1_MRCC_16\!!!
S!FMC_HPC_LA17_CC_P!IC2!F20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L12P_T1_MRCC_17\!!!
S!FMC_HPC_HA17_CC_P!IC2!G13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L12P_T1_MRCC_18\!!!
S!DDR3_DM2!IC2!AF17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L12P_T1_MRCC_32\!!!
S!SYSCLK_P!IC2!AD12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L12P_T1_MRCC_33\!!!
S!DDR3_DM6!IC2!AF6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L12P_T1_MRCC_34\!!!
S!USER_SMA_CLOCK_P!IC2!L25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L12P_T1_MRCC_AD5P_15\!!!
S!FMC_LPC_CLK0_M2C_N!IC2!AG23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L13N_T2_MRCC_12\!!!
S!FMC_LPC_CLK1_M2C_N!IC2!AH29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L13N_T2_MRCC_13\!!!
S!PHY_RXD3!IC2!U28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L13N_T2_MRCC_14\!!!
S!USER_CLOCK_N!IC2!K29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L13N_T2_MRCC_15\!!!
S!FMC_HPC_CLK0_M2C_N!IC2!C27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L13N_T2_MRCC_16\!!!
S!FMC_HPC_CLK1_M2C_N!IC2!D18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L13N_T2_MRCC_17\!!!
S!FMC_HPC_HA00_CC_N!IC2!D13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L13N_T2_MRCC_18\!!!
S!DDR3_D14!IC2!AE18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L13N_T2_MRCC_32\!!!
S!DDR3_CLK0_N!IC2!AH10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L13N_T2_MRCC_33\!!!
S!DDR3_D45!IC2!AJ4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L13N_T2_MRCC_34\!!!
S!FMC_LPC_CLK0_M2C_P!IC2!AF22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L13P_T2_MRCC_12\!!!
S!FMC_LPC_CLK1_M2C_P!IC2!AG29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L13P_T2_MRCC_13\!!!
S!PHY_RXCLK!IC2!U27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L13P_T2_MRCC_14\!!!
S!USER_CLOCK_P!IC2!K28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L13P_T2_MRCC_15\!!!
S!FMC_HPC_CLK0_M2C_P!IC2!D27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L13P_T2_MRCC_16\!!!
S!FMC_HPC_CLK1_M2C_P!IC2!D17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L13P_T2_MRCC_17\!!!
S!FMC_HPC_HA00_CC_P!IC2!D12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L13P_T2_MRCC_18\!!!
S!DDR3_D15!IC2!AD18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L13P_T2_MRCC_32\!!!
S!DDR3_CLK0_P!IC2!AG10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L13P_T2_MRCC_33\!!!
S!DDR3_D44!IC2!AH4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L13P_T2_MRCC_34\!!!
S!HDMI_INT!IC2!AH24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L14N_T2_SRCC_12\!!!
S!FMC_LPC_LA29_N!IC2!AF28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L14N_T2_SRCC_13\!!!
S!PHY_RXD1!IC2!U25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L14N_T2_SRCC_14\!!!
S!PHY_TXD3!IC2!L28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L14N_T2_SRCC_15\!!!
S!FMC_HPC_LA07_N!IC2!D28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L14N_T2_SRCC_16\!!!
S!FMC_HPC_LA20_N!IC2!D19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L14N_T2_SRCC_17\!!!
S!FMC_HPC_HA09_N!IC2!E13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L14N_T2_SRCC_18\!!!
S!DDR3_D9!IC2!AD16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L14N_T2_SRCC_32\!!!
S!DDR3_CKE0!IC2!AF10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L14N_T2_SRCC_33\!!!
S!DDR3_D40!IC2!AH5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L14N_T2_SRCC_34\!!!
S!SI5326_INT_ALM_LS!IC2!AG24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L14P_T2_SRCC_12\!!!
S!FMC_LPC_LA29_P!IC2!AE28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L14P_T2_SRCC_13\!!!
S!PHY_RXD2!IC2!T25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L14P_T2_SRCC_14\!!!
S!PHY_TXCLK!IC2!M28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L14P_T2_SRCC_15\!!!
S!FMC_HPC_LA07_P!IC2!E28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L14P_T2_SRCC_16\!!!
S!FMC_HPC_LA20_P!IC2!E19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L14P_T2_SRCC_17\!!!
S!FMC_HPC_HA09_P!IC2!F12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L14P_T2_SRCC_18\!!!
S!DDR3_D11!IC2!AD17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L14P_T2_SRCC_32\!!!
S!DDR3_CKE1!IC2!AE10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L14P_T2_SRCC_33\!!!
S!DDR3_D41!IC2!AH6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L14P_T2_SRCC_34\!!!
S!FMC_LPC_LA10_N!IC2!AK25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L15N_T2_DQS_12\!!!
S!FMC_LPC_LA26_N!IC2!AK30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L15N_T2_DQS_13\!!!
S!FMC_HPC_LA12_N!IC2!B29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L15N_T2_DQS_16\!!!
S!FMC_HPC_LA28_N!IC2!C16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L15N_T2_DQS_17\!!!
S!FMC_HPC_HA03_N!IC2!B12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L15N_T2_DQS_18\!!!
S!DDR3_DQS1_N!IC2!Y18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L15N_T2_DQS_32\!!!
S!DDR3_BA2!IC2!AK9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L15N_T2_DQS_33\!!!
S!DDR3_DQS5_N!IC2!AH1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L15N_T2_DQS_34\!!!
S!FLASH_ADV_B!IC2!M30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L15N_T2_DQS_ADV_B_15\!!!
S!PHY_RXD0!IC2!U30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L15N_T2_DQS_DOUT_CSO_B_14\!!!
S!FMC_LPC_LA10_P!IC2!AJ24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L15P_T2_DQS_12\!!!
S!FMC_LPC_LA26_P!IC2!AK29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L15P_T2_DQS_13\!!!
S!PHY_TXD2!IC2!M29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L15P_T2_DQS_15\!!!
S!FMC_HPC_LA12_P!IC2!C29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L15P_T2_DQS_16\!!!
S!FMC_HPC_LA28_P!IC2!D16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L15P_T2_DQS_17\!!!
S!FMC_HPC_HA03_P!IC2!C12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L15P_T2_DQS_18\!!!
S!DDR3_DQS1_P!IC2!Y19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L15P_T2_DQS_32\!!!
S!DDR3_TEMP_EVENT!IC2!AJ9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L15P_T2_DQS_33\!!!
S!DDR3_DQS5_P!IC2!AG2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L15P_T2_DQS_34\!!!
S!FLASH_WAIT!IC2!U29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L15P_T2_DQS_RDWR_B_14\!!!
S!FMC_LPC_LA11_N!IC2!AF25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L16N_T2_12\!!!
S!FMC_LPC_LA28_N!IC2!AF30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L16N_T2_13\!!!
S!FMC_HPC_LA10_N!IC2!C30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L16N_T2_16\!!!
S!FMC_HPC_LA19_N!IC2!F18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L16N_T2_17\!!!
S!FMC_HPC_HA04_N!IC2!E11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L16N_T2_18\!!!
S!DDR3_D13!IC2!AB18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L16N_T2_32\!!!
S!DDR3_BA0!IC2!AH9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L16N_T2_33\!!!
S!DDR3_D42!IC2!AJ2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L16N_T2_34\!!!
S!FLASH_A15!IC2!V27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L16N_T2_A15_D31_14\!!!
S!PHY_TXCTL_TXEN!IC2!M27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L16N_T2_A27_15\!!!
S!FMC_LPC_LA11_P!IC2!AE25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L16P_T2_12\!!!
S!FMC_LPC_LA28_P!IC2!AE30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L16P_T2_13\!!!
S!FMC_HPC_LA10_P!IC2!D29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L16P_T2_16\!!!
S!FMC_HPC_LA19_P!IC2!G18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L16P_T2_17\!!!
S!FMC_HPC_HA04_P!IC2!F11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L16P_T2_18\!!!
S!DDR3_D12!IC2!AA18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L16P_T2_32\!!!
S!DDR3_BA1!IC2!AG9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L16P_T2_33\!!!
S!DDR3_D43!IC2!AH2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L16P_T2_34\!!!
S!PHY_TXD0!IC2!N27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L16P_T2_A28_15\!!!
S!PHY_RXER!IC2!V26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L16P_T2_CSI_B_14\!!!
S!FMC_LPC_LA09_N!IC2!AK24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L17N_T2_12\!!!
S!FMC_LPC_LA27_N!IC2!AJ29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L17N_T2_13\!!!
S!FMC_HPC_LA09_N!IC2!A30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L17N_T2_16\!!!
S!FMC_HPC_LA29_N!IC2!B17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L17N_T2_17\!!!
S!FMC_HPC_HA10_N!IC2!A12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L17N_T2_18\!!!
S!DDR3_D10!IC2!AC19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L17N_T2_32\!!!
S!DDR3_A14!IC2!AK10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L17N_T2_33\!!!
S!DDR3_D46!IC2!AK1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L17N_T2_34\!!!
S!FLASH_A13!IC2!V30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L17N_T2_A13_D29_14\!!!
S!PHY_INT!IC2!N30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L17N_T2_A25_15\!!!
S!FMC_LPC_LA09_P!IC2!AK23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L17P_T2_12\!!!
S!FMC_LPC_LA27_P!IC2!AJ28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L17P_T2_13\!!!
S!FMC_HPC_LA09_P!IC2!B30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L17P_T2_16\!!!
S!FMC_HPC_LA29_P!IC2!C17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L17P_T2_17\!!!
S!FMC_HPC_HA10_P!IC2!A11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L17P_T2_18\!!!
S!DDR3_D8!IC2!AB19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L17P_T2_32\!!!
S!DDR3_A15!IC2!AK11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L17P_T2_33\!!!
S!DDR3_D47!IC2!AJ1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L17P_T2_34\!!!
S!FLASH_A14!IC2!V29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L17P_T2_A14_D30_14\!!!
S!PHY_TXER!IC2!N29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L17P_T2_A26_15\!!!
S!FMC_LPC_LA07_N!IC2!AH25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L18N_T2_12\!!!
S!FMC_LPC_LA24_N!IC2!AH30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L18N_T2_13\!!!
S!FMC_HPC_LA08_N!IC2!E30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L18N_T2_16\!!!
S!FMC_HPC_LA25_N!IC2!F17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L18N_T2_17\!!!
S!FMC_HPC_HA02_N!IC2!C11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L18N_T2_18\!!!
S!!IC2!AC17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L18N_T2_32\!!!
S!DDR3_A12!IC2!AJ11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L18N_T2_33\!!!
S!DDR3_RESET_B!IC2!AK3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L18N_T2_34\!!!
S!FLASH_A11!IC2!W26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L18N_T2_A11_D27_14\!!!
S!FLASH_A23!IC2!N26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L18N_T2_A23_15\!!!
S!FMC_LPC_LA07_P!IC2!AG25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L18P_T2_12\!!!
S!FMC_LPC_LA24_P!IC2!AG30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L18P_T2_13\!!!
S!FMC_HPC_LA08_P!IC2!E29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L18P_T2_16\!!!
S!FMC_HPC_LA25_P!IC2!G17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L18P_T2_17\!!!
S!FMC_HPC_HA02_P!IC2!D11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L18P_T2_18\!!!
S!DDR3_DM1!IC2!AB17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L18P_T2_32\!!!
S!DDR3_A13!IC2!AH11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L18P_T2_33\!!!
S!DDR3_DM5!IC2!AJ3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L18P_T2_34\!!!
S!FLASH_A12!IC2!V25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L18P_T2_A12_D28_14\!!!
S!PHY_TXD1!IC2!N25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L18P_T2_A24_15\!!!
S!FLASH_A9!IC2!V20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L19N_T3_A09_D25_VREF_14\!!!
S!FLASH_A21!IC2!N20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L19N_T3_A21_VREF_15\!!!
S!FMC_LPC_LA02_N!IC2!AF21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L19N_T3_VREF_12\!!!
S!FMC_LPC_LA25_N!IC2!AD26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L19N_T3_VREF_13\!!!
S!FMC_HPC_LA02_N!IC2!H25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L19N_T3_VREF_16\!!!
S!FMC_HPC_LA22_N!IC2!B20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L19N_T3_VREF_17\!!!
S!FMC_HPC_HA05_N!IC2!E16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L19N_T3_VREF_18\!!!
S!VTTVREF!IC2!AE14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L19N_T3_VREF_32\!!!
S!DDR3_A10!IC2!AF13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L19N_T3_VREF_33\!!!
S!VTTVREF!IC2!AG8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L19N_T3_VREF_34\!!!
S!FMC_LPC_LA02_P!IC2!AF20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L19P_T3_12\!!!
S!FMC_LPC_LA25_P!IC2!AC26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L19P_T3_13\!!!
S!FMC_HPC_LA02_P!IC2!H24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L19P_T3_16\!!!
S!FMC_HPC_LA22_P!IC2!C20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L19P_T3_17\!!!
S!FMC_HPC_HA05_P!IC2!F15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L19P_T3_18\!!!
S!DDR3_D6!IC2!AE15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L19P_T3_32\!!!
S!DDR3_A11!IC2!AE13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L19P_T3_33\!!!
S!DDR3_D36!IC2!AF8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L19P_T3_34\!!!
S!FLASH_A10!IC2!V19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L19P_T3_A10_D26_14\!!!
S!FLASH_A22!IC2!N19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L19P_T3_A22_15\!!!
S!USER_SMA_GPIO_N!IC2!Y24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L1N_T0_12\!!!
S!ROTARY_PUSH!IC2!AA26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L1N_T0_13\!!!
S!HDMI_R_D1!IC2!A23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L1N_T0_16\!!!
S!HDMI_R_HSYNC!IC2!J18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L1N_T0_17\!!!
S!FMC_HPC_HA13_N!IC2!K16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L1N_T0_18\!!!
S!DDR3_D31!IC2!AK15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L1N_T0_32\!!!
S!GPIO_SW_S!IC2!AB12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L1N_T0_33\!!!
S!DDR3_D57!IC2!AD3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L1N_T0_34\!!!
S!XADC_VAUX0N_R!IC2!J24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L1N_T0_AD0N_15\!!!
S!FLASH_D1!IC2!R25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L1N_T0_D01_DIN_14\!!!
S!USER_SMA_GPIO_P!IC2!Y23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L1P_T0_12\!!!
S!ROTARY_INCA!IC2!Y26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L1P_T0_13\!!!
S!HDMI_R_D0!IC2!B23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L1P_T0_16\!!!
S!HDMI_R_CLK!IC2!K18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L1P_T0_17\!!!
S!FMC_HPC_HA13_P!IC2!L16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L1P_T0_18\!!!
S!DDR3_D24!IC2!AK16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L1P_T0_32\!!!
S!GPIO_SW_N!IC2!AA12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L1P_T0_33\!!!
S!DDR3_D63!IC2!AD4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L1P_T0_34\!!!
S!XADC_VAUX0P_R!IC2!J23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L1P_T0_AD0P_15\!!!
S!FLASH_D0!IC2!P24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L1P_T0_D00_MOSI_14\!!!
S!FMC_LPC_LA05_N!IC2!AH22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L20N_T3_12\!!!
S!FMC_LPC_LA22_N!IC2!AK28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L20N_T3_13\!!!
S!FMC_HPC_LA04_N!IC2!F28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L20N_T3_16\!!!
S!FMC_HPC_LA24_N!IC2!A17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L20N_T3_17\!!!
S!FMC_HPC_HA08_N!IC2!E15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L20N_T3_18\!!!
S!DDR3_D5!IC2!AB15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L20N_T3_32\!!!
S!DDR3_A8!IC2!AK13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L20N_T3_33\!!!
S!DDR3_D34!IC2!AG7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L20N_T3_34\!!!
S!FLASH_A7!IC2!W24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L20N_T3_A07_D23_14\!!!
S!FLASH_A19!IC2!N22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L20N_T3_A19_15\!!!
S!FMC_LPC_LA05_P!IC2!AG22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L20P_T3_12\!!!
S!FMC_LPC_LA22_P!IC2!AJ27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L20P_T3_13\!!!
S!FMC_HPC_LA04_P!IC2!G28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L20P_T3_16\!!!
S!FMC_HPC_LA24_P!IC2!A16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L20P_T3_17\!!!
S!FMC_HPC_HA08_P!IC2!E14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L20P_T3_18\!!!
S!DDR3_D0!IC2!AA15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L20P_T3_32\!!!
S!DDR3_A9!IC2!AK14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L20P_T3_33\!!!
S!DDR3_D35!IC2!AF7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L20P_T3_34\!!!
S!FLASH_A8!IC2!W23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L20P_T3_A08_D24_14\!!!
S!FLASH_A20!IC2!N21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L20P_T3_A20_15\!!!
S!FMC_LPC_LA08_N!IC2!AJ23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L21N_T3_DQS_12\!!!
S!FMC_LPC_LA21_N!IC2!AG28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L21N_T3_DQS_13\!!!
S!FMC_HPC_LA11_N!IC2!F27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L21N_T3_DQS_16\!!!
S!FMC_HPC_LA21_N!IC2!A21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L21N_T3_DQS_17\!!!
S!FMC_HPC_HA06_N!IC2!C14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L21N_T3_DQS_18\!!!
S!DDR3_DQS0_N!IC2!AC15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L21N_T3_DQS_32\!!!
S!DDR3_A6!IC2!AJ14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L21N_T3_DQS_33\!!!
S!DDR3_DQS4_N!IC2!AJ7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L21N_T3_DQS_34\!!!
S!FLASH_A6!IC2!U23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L21N_T3_DQS_A06_D22_14\!!!
S!FLASH_A18!IC2!N24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L21N_T3_DQS_A18_15\!!!
S!FMC_LPC_LA08_P!IC2!AJ22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L21P_T3_DQS_12\!!!
S!FMC_LPC_LA21_P!IC2!AG27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L21P_T3_DQS_13\!!!
S!SM_FAN_TACH!IC2!U22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L21P_T3_DQS_14\!!!
S!IIC_MUX_RESET_B!IC2!P23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L21P_T3_DQS_15\!!!
S!FMC_HPC_LA11_P!IC2!G27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L21P_T3_DQS_16\!!!
S!FMC_HPC_LA21_P!IC2!A20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L21P_T3_DQS_17\!!!
S!FMC_HPC_HA06_P!IC2!D14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L21P_T3_DQS_18\!!!
S!DDR3_DQS0_P!IC2!AC16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L21P_T3_DQS_32\!!!
S!DDR3_A7!IC2!AH14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L21P_T3_DQS_33\!!!
S!DDR3_DQS4_P!IC2!AH7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L21P_T3_DQS_34\!!!
S!FMC_LPC_LA03_N!IC2!AH20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L22N_T3_12\!!!
S!FMC_LPC_LA23_N!IC2!AH27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L22N_T3_13\!!!
S!FMC_HPC_LA05_N!IC2!F30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L22N_T3_16\!!!
S!FMC_HPC_LA26_N!IC2!A18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L22N_T3_17\!!!
S!FMC_HPC_HA11_N!IC2!A13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L22N_T3_18\!!!
S!DDR3_D3!IC2!AD14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L22N_T3_32\!!!
S!DDR3_A4!IC2!AJ12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L22N_T3_33\!!!
S!DDR3_D33!IC2!AK6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L22N_T3_34\!!!
S!FLASH_A4!IC2!V22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L22N_T3_A04_D20_14\!!!
S!FLASH_A16!IC2!P22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L22N_T3_A16_15\!!!
S!FMC_LPC_LA03_P!IC2!AG20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L22P_T3_12\!!!
S!FMC_LPC_LA23_P!IC2!AH26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L22P_T3_13\!!!
S!FMC_HPC_LA05_P!IC2!G29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L22P_T3_16\!!!
S!FMC_HPC_LA26_P!IC2!B18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L22P_T3_17\!!!
S!FMC_HPC_HA11_P!IC2!B13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L22P_T3_18\!!!
S!DDR3_D2!IC2!AC14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L22P_T3_32\!!!
S!DDR3_A5!IC2!AJ13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L22P_T3_33\!!!
S!DDR3_D39!IC2!AJ6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L22P_T3_34\!!!
S!FLASH_A5!IC2!V21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L22P_T3_A05_D21_14\!!!
S!FLASH_A17!IC2!P21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L22P_T3_A17_15\!!!
S!FMC_LPC_LA04_N!IC2!AJ21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L23N_T3_12\!!!
S!FMC_LPC_LA20_N!IC2!AF27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L23N_T3_13\!!!
S!FMC_HPC_LA03_N!IC2!H27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L23N_T3_16\!!!
S!FMC_HPC_LA23_N!IC2!A22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L23N_T3_17\!!!
S!FMC_HPC_HA12_N!IC2!B15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L23N_T3_18\!!!
S!DDR3_D1!IC2!AA16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L23N_T3_32\!!!
S!DDR3_A2!IC2!AG12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L23N_T3_33\!!!
S!DDR3_D32!IC2!AK8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L23N_T3_34\!!!
S!FLASH_A2!IC2!V24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L23N_T3_A02_D18_14\!!!
S!FLASH_FWE_B!IC2!M25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L23N_T3_FWE_B_15\!!!
S!FMC_LPC_LA04_P!IC2!AH21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L23P_T3_12\!!!
S!FMC_LPC_LA20_P!IC2!AF26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L23P_T3_13\!!!
S!FMC_HPC_LA03_P!IC2!H26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L23P_T3_16\!!!
S!FMC_HPC_LA23_P!IC2!B22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L23P_T3_17\!!!
S!FMC_HPC_HA12_P!IC2!C15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L23P_T3_18\!!!
S!DDR3_D4!IC2!AA17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L23P_T3_32\!!!
S!DDR3_A3!IC2!AF12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L23P_T3_33\!!!
S!DDR3_D38!IC2!AJ8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L23P_T3_34\!!!
S!FLASH_A3!IC2!U24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L23P_T3_A03_D19_14\!!!
S!FLASH_OE_B!IC2!M24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L23P_T3_FOE_B_15\!!!
S!FMC_LPC_LA06_N!IC2!AK21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L24N_T3_12\!!!
S!FMC_LPC_LA19_N!IC2!AK26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L24N_T3_13\!!!
S!FMC_HPC_LA06_N!IC2!G30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L24N_T3_16\!!!
S!FMC_HPC_LA27_N!IC2!B19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L24N_T3_17\!!!
S!FMC_HPC_HA07_N!IC2!A15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L24N_T3_18\!!!
S!DDR3_D7!IC2!Y15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L24N_T3_32\!!!
S!DDR3_A0!IC2!AH12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L24N_T3_33\!!!
S!DDR3_D37!IC2!AK4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L24N_T3_34\!!!
S!FLASH_A0!IC2!W22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L24N_T3_A00_D16_14\!!!
S!FLASH_A24!IC2!M23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L24N_T3_RS0_15\!!!
S!FMC_LPC_LA06_P!IC2!AK20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L24P_T3_12\!!!
S!FMC_LPC_LA19_P!IC2!AJ26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L24P_T3_13\!!!
S!FMC_HPC_LA06_P!IC2!H30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L24P_T3_16\!!!
S!FMC_HPC_LA27_P!IC2!C19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L24P_T3_17\!!!
S!FMC_HPC_HA07_P!IC2!B14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L24P_T3_18\!!!
S!DDR3_DM0!IC2!Y16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L24P_T3_32\!!!
S!DDR3_A1!IC2!AG13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L24P_T3_33\!!!
S!DDR3_DM4!IC2!AK5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L24P_T3_34\!!!
S!FLASH_A1!IC2!W21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L24P_T3_A01_D17_14\!!!
S!FLASH_A25!IC2!M22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L24P_T3_RS1_15\!!!
S!SDIO_SDDET!IC2!AA21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L2N_T0_12\!!!
S!REC_CLOCK_C_N!IC2!W28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L2N_T0_13\!!!
S!HDMI_R_D3!IC2!D23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L2N_T0_16\!!!
S!HDMI_SPDIF_OUT_LS!IC2!G20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L2N_T0_17\!!!
S!FMC_HPC_HA16_N!IC2!K15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L2N_T0_18\!!!
S!DDR3_D30!IC2!AH15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L2N_T0_32\!!!
S!GPIO_LED_0_LS!IC2!AB8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L2N_T0_33\!!!
S!DDR3_D56!IC2!AC1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L2N_T0_34\!!!
S!XADC_VAUX8N_R!IC2!L23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L2N_T0_AD8N_15\!!!
S!FLASH_D3!IC2!R21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L2N_T0_D03_14\!!!
S!SDIO_SDWP!IC2!Y21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L2P_T0_12\!!!
S!REC_CLOCK_C_P!IC2!W27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L2P_T0_13\!!!
S!HDMI_R_D2!IC2!E23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L2P_T0_16\!!!
S!HDMI_R_VSYNC!IC2!H20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L2P_T0_17\!!!
S!FMC_HPC_HA16_P!IC2!L15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L2P_T0_18\!!!
S!DDR3_D26!IC2!AG15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L2P_T0_32\!!!
S!GPIO_LED_1_LS!IC2!AA8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L2P_T0_33\!!!
S!DDR3_D62!IC2!AC2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L2P_T0_34\!!!
S!XADC_VAUX8P_R!IC2!L22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L2P_T0_AD8P_15\!!!
S!FLASH_D2!IC2!R20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L2P_T0_D02_14\!!!
S!SDIO_CLK_LS!IC2!AB23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L3N_T0_DQS_12\!!!
S!GPIO_DIP_SW2!IC2!AA28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L3N_T0_DQS_13\!!!
S!HDMI_R_D5!IC2!E25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L3N_T0_DQS_16\!!!
S!HDMI_R_DE!IC2!H17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L3N_T0_DQS_17\!!!
S!FMC_HPC_HA23_N!IC2!L13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L3N_T0_DQS_18\!!!
S!DDR3_DQS3_N!IC2!AJ16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L3N_T0_DQS_32\!!!
S!GPIO_LED_2_LS!IC2!AC9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L3N_T0_DQS_33\!!!
S!DDR3_DQS7_N!IC2!AD1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L3N_T0_DQS_34\!!!
S!USB_RX!IC2!K24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L3N_T0_DQS_AD1N_15\!!!
S!FPGA_EMCCLK!IC2!R24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L3N_T0_DQS_EMCCLK_14\!!!
S!SDIO_CMD_LS!IC2!AB22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L3P_T0_DQS_12\!!!
S!GPIO_DIP_SW3!IC2!Y28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L3P_T0_DQS_13\!!!
S!HDMI_R_D4!IC2!F25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L3P_T0_DQS_16\!!!
S!HDMI_R_SPDIF!IC2!J17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L3P_T0_DQS_17\!!!
S!FMC_HPC_HA23_P!IC2!L12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L3P_T0_DQS_18\!!!
S!DDR3_DQS3_P!IC2!AH16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L3P_T0_DQS_32\!!!
S!GPIO_LED_3_LS!IC2!AB9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L3P_T0_DQS_33\!!!
S!DDR3_DQS7_P!IC2!AD2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L3P_T0_DQS_34\!!!
S!USB_RTS!IC2!K23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L3P_T0_DQS_AD1P_15\!!!
S!PHY_MDC!IC2!R23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L3P_T0_DQS_PUDC_B_14\!!!
S!SDIO_DAT1_LS!IC2!AA23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L4N_T0_12\!!!
S!GPIO_DIP_SW0!IC2!Y29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L4N_T0_13\!!!
S!HDMI_R_D7!IC2!D24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L4N_T0_16\!!!
S!HDMI_R_D13!IC2!H19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L4N_T0_17\!!!
S!FMC_HPC_HA20_N!IC2!J13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L4N_T0_18\!!!
S!DDR3_D29!IC2!AG14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L4N_T0_32\!!!
S!LCD_DB7_LS!IC2!Y10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L4N_T0_33\!!!
S!DDR3_D58!IC2!AC4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L4N_T0_34\!!!
S!IIC_SCL_MAIN!IC2!K21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L4N_T0_AD9N_15\!!!
S!FLASH_D5!IC2!T21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L4N_T0_D05_14\!!!
S!SDIO_DAT2_LS!IC2!AA22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L4P_T0_12\!!!
S!GPIO_DIP_SW1!IC2!W29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L4P_T0_13\!!!
S!HDMI_R_D6!IC2!E24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L4P_T0_16\!!!
S!HDMI_R_D12!IC2!J19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L4P_T0_17\!!!
S!FMC_HPC_HA20_P!IC2!K13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L4P_T0_18\!!!
S!DDR3_D27!IC2!AF15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L4P_T0_32\!!!
S!LCD_RS_LS!IC2!Y11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L4P_T0_33\!!!
S!DDR3_D59!IC2!AC5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L4P_T0_34\!!!
S!IIC_SDA_MAIN!IC2!L21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L4P_T0_AD9P_15\!!!
S!FLASH_D4!IC2!T20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L4P_T0_D04_14\!!!
S!SDIO_CD_DAT3_LS!IC2!AC21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L5N_T0_12\!!!
S!XADC_GPIO_2!IC2!AB28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L5N_T0_13\!!!
S!HDMI_R_D9!IC2!E26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L5N_T0_16\!!!
S!HDMI_R_D15!IC2!L18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L5N_T0_17\!!!
S!FMC_HPC_HA18_N!IC2!J14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L5N_T0_18\!!!
S!DDR3_D25!IC2!AJ17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L5N_T0_32\!!!
S!LCD_DB5_LS!IC2!AA10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L5N_T0_33\!!!
S!DDR3_D60!IC2!AE6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L5N_T0_34\!!!
S!FMC_LPC_PRSNT_M2C_B_LS!IC2!J22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L5N_T0_AD2N_15\!!!
S!FLASH_D7!IC2!T23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L5N_T0_D07_14\!!!
S!SDIO_DAT0_LS!IC2!AC20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L5P_T0_12\!!!
S!XADC_GPIO_3!IC2!AA27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L5P_T0_13\!!!
S!HDMI_R_D8!IC2!F26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L5P_T0_16\!!!
S!HDMI_R_D14!IC2!L17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L5P_T0_17\!!!
S!FMC_HPC_HA18_P!IC2!K14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L5P_T0_18\!!!
S!DDR3_D28!IC2!AH17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L5P_T0_32\!!!
S!LCD_DB6_LS!IC2!AA11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L5P_T0_33\!!!
S!DDR3_D61!IC2!AD6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L5P_T0_34\!!!
S!PHY_MDIO!IC2!J21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L5P_T0_AD2P_15\!!!
S!FLASH_D6!IC2!T22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L5P_T0_D06_14\!!!
S!FLASH_D8!IC2!U20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L6N_T0_D08_VREF_14\!!!
S!FMC_LPC_LA12_N!IC2!AB20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L6N_T0_VREF_12\!!!
S!XADC_GPIO_0!IC2!AB25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L6N_T0_VREF_13\!!!
S!PHY_RESET!IC2!L20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L6N_T0_VREF_15\!!!
S!HDMI_R_D11!IC2!G24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L6N_T0_VREF_16\!!!
S!HDMI_R_D17!IC2!K20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L6N_T0_VREF_17\!!!
S!FMC_HPC_HA22_N!IC2!K11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L6N_T0_VREF_18\!!!
S!VTTVREF!IC2!AF16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L6N_T0_VREF_32\!!!
S!LCD_RW_LS!IC2!AB13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L6N_T0_VREF_33\!!!
S!VTTVREF!IC2!AD7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L6N_T0_VREF_34\!!!
S!FMC_LPC_LA12_P!IC2!AA20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L6P_T0_12\!!!
S!XADC_GPIO_1!IC2!AA25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L6P_T0_13\!!!
S!FMC_HPC_PRSNT_M2C_B_LS!IC2!M20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L6P_T0_15\!!!
S!HDMI_R_D10!IC2!G23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L6P_T0_16\!!!
S!HDMI_R_D16!IC2!K19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L6P_T0_17\!!!
S!FMC_HPC_HA22_P!IC2!L11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L6P_T0_18\!!!
S!DDR3_DM3!IC2!AE16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L6P_T0_32\!!!
S!LCD_DB4_LS!IC2!AA13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L6P_T0_33\!!!
S!DDR3_DM7!IC2!AC7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L6P_T0_34\!!!
S!FPGA_FCS!IC2!U19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L6P_T0_FCS_B_14\!!!
S!FMC_LPC_LA13_N!IC2!AC25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L7N_T1_12\!!!
S!FMC_LPC_LA33_N!IC2!AC30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L7N_T1_13\!!!
S!FMC_HPC_LA16_N!IC2!A27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L7N_T1_16\!!!
S!FMC_HPC_LA33_N!IC2!H22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L7N_T1_17\!!!
S!FMC_HPC_HA15_N!IC2!G15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L7N_T1_18\!!!
S!DDR3_D17!IC2!AK19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L7N_T1_32\!!!
S!DDR3_ODT1!IC2!AC10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L7N_T1_33\!!!
S!DDR3_D49!IC2!AF2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L7N_T1_34\!!!
S!FMC_C2M_PG_LS!IC2!H29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L7N_T1_AD10N_15\!!!
S!FLASH_D10!IC2!R29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L7N_T1_D10_14\!!!
S!FMC_LPC_LA13_P!IC2!AB24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L7P_T1_12\!!!
S!FMC_LPC_LA33_P!IC2!AC29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L7P_T1_13\!!!
S!FMC_HPC_LA16_P!IC2!B27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L7P_T1_16\!!!
S!FMC_HPC_LA33_P!IC2!H21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L7P_T1_17\!!!
S!FMC_HPC_HA15_P!IC2!H15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L7P_T1_18\!!!
S!DDR3_D21!IC2!AJ19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L7P_T1_32\!!!
S!LCD_E_LS!IC2!AB10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L7P_T1_33\!!!
S!DDR3_D52!IC2!AF3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L7P_T1_34\!!!
S!FMC_HPC_PG_M2C_LS!IC2!J29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L7P_T1_AD10P_15\!!!
S!FLASH_D9!IC2!P29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L7P_T1_D09_14\!!!
S!FMC_LPC_LA16_N!IC2!AD22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L8N_T1_12\!!!
S!FMC_LPC_LA32_N!IC2!AA30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L8N_T1_13\!!!
S!FMC_HPC_LA15_N!IC2!B24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L8N_T1_16\!!!
S!FMC_HPC_LA32_N!IC2!C21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L8N_T1_17\!!!
S!FMC_HPC_HA21_N!IC2!J12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L8N_T1_18\!!!
S!DDR3_D20!IC2!AH19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L8N_T1_32\!!!
S!DDR3_S1_B!IC2!AE8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L8N_T1_33\!!!
S!DDR3_D48!IC2!AF1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L8N_T1_34\!!!
S!PHY_TXD7!IC2!J28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L8N_T1_AD3N_15\!!!
S!FLASH_D12!IC2!P28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L8N_T1_D12_14\!!!
S!FMC_LPC_LA16_P!IC2!AC22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L8P_T1_12\!!!
S!FMC_LPC_LA32_P!IC2!Y30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L8P_T1_13\!!!
S!FMC_HPC_LA15_P!IC2!C24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L8P_T1_16\!!!
S!FMC_HPC_LA32_P!IC2!D21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L8P_T1_17\!!!
S!FMC_HPC_HA21_P!IC2!J11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L8P_T1_18\!!!
S!DDR3_D16!IC2!AG19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L8P_T1_32\!!!
S!DDR3_ODT0!IC2!AD8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L8P_T1_33\!!!
S!DDR3_D54!IC2!AE1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L8P_T1_34\!!!
S!FMC_VADJ_ON_B_LS!IC2!J27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L8P_T1_AD3P_15\!!!
S!FLASH_D11!IC2!P27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L8P_T1_D11_14\!!!
S!FMC_LPC_LA15_N!IC2!AD24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L9N_T1_DQS_12\!!!
S!FMC_LPC_LA31_N!IC2!AE29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L9N_T1_DQS_13\!!!
S!FMC_HPC_LA14_N!IC2!A28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L9N_T1_DQS_16\!!!
S!FMC_HPC_LA31_N!IC2!F22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L9N_T1_DQS_17\!!!
S!FMC_HPC_HA14_N!IC2!H16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L9N_T1_DQS_18\!!!
S!DDR3_DQS2_N!IC2!AK18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L9N_T1_DQS_32\!!!
S!DDR3_CAS_B!IC2!AC11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L9N_T1_DQS_33\!!!
S!DDR3_DQS6_N!IC2!AG3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L9N_T1_DQS_34\!!!
S!PHY_TXC_GTXCLK!IC2!K30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L9N_T1_DQS_AD11N_15\!!!
S!FLASH_D13!IC2!T30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L9N_T1_DQS_D13_14\!!!
S!FMC_LPC_LA15_P!IC2!AC24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L9P_T1_DQS_12\!!!
S!FMC_LPC_LA31_P!IC2!AD29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L9P_T1_DQS_13\!!!
S!PHY_CRS!IC2!R30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L9P_T1_DQS_14\!!!
S!FMC_HPC_LA14_P!IC2!B28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L9P_T1_DQS_16\!!!
S!FMC_HPC_LA31_P!IC2!G22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L9P_T1_DQS_17\!!!
S!FMC_HPC_HA14_P!IC2!J16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L9P_T1_DQS_18\!!!
S!DDR3_DQS2_P!IC2!AJ18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L9P_T1_DQS_32\!!!
S!DDR3_S0_B!IC2!AC12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L9P_T1_DQS_33\!!!
S!DDR3_DQS6_P!IC2!AG4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L9P_T1_DQS_34\!!!
S!PHY_TXD6!IC2!L30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\IO_L9P_T1_DQS_AD11P_15\!!!
S!FPGA_M0!IC2!AB5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\M0_0\!!!
S!FPGA_M1!IC2!AB2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\M1_0\!!!
S!FPGA_M2!IC2!AB1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\M2_0\!!!
S!MGTAVCC!IC2!B7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTAVCC_1\!!!
S!MGTAVCC!IC2!D7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTAVCC_2\!!!
S!MGTAVCC!IC2!F7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTAVCC_3\!!!
S!MGTAVCC!IC2!H7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTAVCC_4\!!!
S!MGTAVCC!IC2!K7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTAVCC_5\!!!
S!MGTAVCC!IC2!M7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTAVCC_6\!!!
S!MGTAVCC!IC2!P7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTAVCC_7\!!!
S!MGTAVTT!IC2!W7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTAVTTRCAL_115\!!!
S!MGTAVTT!IC2!L5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTAVTT_10\!!!
S!MGTAVTT!IC2!M3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTAVTT_11\!!!
S!MGTAVTT!IC2!N5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTAVTT_12\!!!
S!MGTAVTT!IC2!P3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTAVTT_13\!!!
S!MGTAVTT!IC2!R5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTAVTT_14\!!!
S!MGTAVTT!IC2!T3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTAVTT_15\!!!
S!MGTAVTT!IC2!U5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTAVTT_16\!!!
S!MGTAVTT!IC2!V3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTAVTT_17\!!!
S!MGTAVTT!IC2!W5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTAVTT_18\!!!
S!MGTAVTT!IC2!B3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTAVTT_1\!!!
S!MGTAVTT!IC2!C5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTAVTT_2\!!!
S!MGTAVTT!IC2!D3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTAVTT_3\!!!
S!MGTAVTT!IC2!E5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTAVTT_4\!!!
S!MGTAVTT!IC2!F3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTAVTT_5\!!!
S!MGTAVTT!IC2!G5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTAVTT_6\!!!
S!MGTAVTT!IC2!H3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTAVTT_7\!!!
S!MGTAVTT!IC2!J5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTAVTT_8\!!!
S!MGTAVTT!IC2!K3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTAVTT_9\!!!
S!!IC2!R7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTREFCLK0N_115\!!!
S!SI5326_OUT_C_N!IC2!L7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTREFCLK0N_116\!!!
S!SGMIICLK_Q0_N!IC2!G7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTREFCLK0N_117\!!!
S!FMC_HPC_GBTCLK0_M2C_C_N!IC2!C7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTREFCLK0N_118\!!!
S!!IC2!R8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTREFCLK0P_115\!!!
S!SI5326_OUT_C_P!IC2!L8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTREFCLK0P_116\!!!
S!SGMIICLK_Q0_P!IC2!G8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTREFCLK0P_117\!!!
S!FMC_HPC_GBTCLK0_M2C_C_P!IC2!C8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTREFCLK0P_118\!!!
S!PCIE_CLK_QO_N!IC2!U7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTREFCLK1N_115\!!!
S!FMC_LPC_GBTCLK0_M2C_C_N!IC2!N7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTREFCLK1N_116\!!!
S!SMA_MGT_REFCLK_N!IC2!J7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTREFCLK1N_117\!!!
S!FMC_HPC_GBTCLK1_M2C_C_N!IC2!E7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTREFCLK1N_118\!!!
S!PCIE_CLK_QO_P!IC2!U8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTREFCLK1P_115\!!!
S!FMC_LPC_GBTCLK0_M2C_C_P!IC2!N8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTREFCLK1P_116\!!!
S!SMA_MGT_REFCLK_P!IC2!J8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTREFCLK1P_117\!!!
S!FMC_HPC_GBTCLK1_M2C_C_P!IC2!E8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTREFCLK1P_118\!!!
S!N1252713!IC2!W8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTRREF_115\!!!
S!MGTVCCAUX!IC2!T7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTVCCAUX_1\!!!
S!MGTVCCAUX!IC2!V7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTVCCAUX_2\!!!
S!PCIE_RX7_N!IC2!AA3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXN0_115\!!!
S!PCIE_RX3_N!IC2!T5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXN0_116\!!!
S!SMA_MGT_RX_N!IC2!K5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXN0_117\!!!
S!FMC_HPC_DP0_M2C_N!IC2!E3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXN0_118\!!!
S!PCIE_RX6_N!IC2!Y5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXN1_115\!!!
S!PCIE_RX2_N!IC2!R3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXN1_116\!!!
S!SGMII_RX_N!IC2!H5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXN1_117\!!!
S!FMC_HPC_DP1_M2C_N!IC2!D5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXN1_118\!!!
S!PCIE_RX5_N!IC2!W3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXN2_115\!!!
S!PCIE_RX1_N!IC2!P5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXN2_116\!!!
S!SFP_RX_N!IC2!G3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXN2_117\!!!
S!FMC_HPC_DP2_M2C_N!IC2!B5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXN2_118\!!!
S!PCIE_RX4_N!IC2!V5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXN3_115\!!!
S!PCIE_RX0_N!IC2!M5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXN3_116\!!!
S!FMC_LPC_DP0_M2M_N!IC2!F5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXN3_117\!!!
S!FMC_HPC_DP3_M2C_N!IC2!A7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXN3_118\!!!
S!PCIE_RX7_P!IC2!AA4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXP0_115\!!!
S!PCIE_RX3_P!IC2!T6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXP0_116\!!!
S!SMA_MGT_RX_P!IC2!K6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXP0_117\!!!
S!FMC_HPC_DP0_M2C_P!IC2!E4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXP0_118\!!!
S!PCIE_RX6_P!IC2!Y6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXP1_115\!!!
S!PCIE_RX2_P!IC2!R4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXP1_116\!!!
S!SGMII_RX_P!IC2!H6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXP1_117\!!!
S!FMC_HPC_DP1_M2C_P!IC2!D6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXP1_118\!!!
S!PCIE_RX5_P!IC2!W4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXP2_115\!!!
S!PCIE_RX1_P!IC2!P6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXP2_116\!!!
S!SFP_RX_P!IC2!G4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXP2_117\!!!
S!FMC_HPC_DP2_M2C_P!IC2!B6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXP2_118\!!!
S!PCIE_RX4_P!IC2!V6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXP3_115\!!!
S!PCIE_RX0_P!IC2!M6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXP3_116\!!!
S!FMC_LPC_DP0_M2M_P!IC2!F6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXP3_117\!!!
S!FMC_HPC_DP3_M2C_P!IC2!A8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXRXP3_118\!!!
S!PCIE_TX7_N!IC2!Y1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXN0_115\!!!
S!PCIE_TX3_N!IC2!P1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXN0_116\!!!
S!SMA_MGT_TX_N!IC2!K1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXN0_117\!!!
S!FMC_HPC_DP0_C2M_N!IC2!D1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXN0_118\!!!
S!PCIE_TX6_P!IC2!V1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXN1_115\!!!
S!PCIE_TX2_N!IC2!N3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXN1_116\!!!
S!SGMII_TX_N!IC2!J3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXN1_117\!!!
S!FMC_HPC_DP1_C2M_N!IC2!C3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXN1_118\!!!
S!PCIE_TX5_N!IC2!U3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXN2_115\!!!
S!PCIE_TX1_N!IC2!M1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXN2_116\!!!
S!SFP_TX_N!IC2!H1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXN2_117\!!!
S!FMC_HPC_DP2_C2M_N!IC2!B1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXN2_118\!!!
S!PCIE_TX4_P!IC2!T1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXN3_115\!!!
S!PCIE_TX0_N!IC2!L3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXN3_116\!!!
S!FMC_LPC_DP0_C2M_N!IC2!F1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXN3_117\!!!
S!FMC_HPC_DP3_C2M_N!IC2!A3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXN3_118\!!!
S!PCIE_TX7_P!IC2!Y2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXP0_115\!!!
S!PCIE_TX3_P!IC2!P2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXP0_116\!!!
S!SMA_MGT_TX_P!IC2!K2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXP0_117\!!!
S!FMC_HPC_DP0_C2M_P!IC2!D2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXP0_118\!!!
S!PCIE_TX6_N!IC2!V2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXP1_115\!!!
S!PCIE_TX2_P!IC2!N4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXP1_116\!!!
S!SGMII_TX_P!IC2!J4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXP1_117\!!!
S!FMC_HPC_DP1_C2M_P!IC2!C4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXP1_118\!!!
S!PCIE_TX5_P!IC2!U4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXP2_115\!!!
S!PCIE_TX1_P!IC2!M2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXP2_116\!!!
S!SFP_TX_P!IC2!H2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXP2_117\!!!
S!FMC_HPC_DP2_C2M_P!IC2!B2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXP2_118\!!!
S!PCIE_TX4_N!IC2!T2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXP3_115\!!!
S!PCIE_TX0_P!IC2!L4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXP3_116\!!!
S!FMC_LPC_DP0_C2M_P!IC2!F2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXP3_117\!!!
S!FMC_HPC_DP3_C2M_P!IC2!A4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\MGTXTXP3_118\!!!
S!FPGA_PROG_B!IC2!K10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\PROGRAM_B_0\!!!
S!FPGA_TCK_BUF!IC2!E10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\TCK_0\!!!
S!FPGA_TDI_BUF!IC2!H10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\TDI_0\!!!
S!JTAG_TDO!IC2!G10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\TDO_0\!!!
S!FPGA_TMS_BUF!IC2!F10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\TMS_0\!!!
S!XADC_VCC!IC2!P15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCADC_0\!!!
S!VCCAUX!IC2!P13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCAUX_1\!!!
S!VCCAUX!IC2!T13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCAUX_2\!!!
S!VCCAUX!IC2!V13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCAUX_3\!!!
S!VCCAUX!IC2!V15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCAUX_4\!!!
S!VCCAUX!IC2!W14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCAUX_5\!!!
S!VCCAUX_IO!IC2!V11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCAUX_IO_G0_1\!!!
S!VCCAUX_IO!IC2!W10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCAUX_IO_G0_2\!!!
S!VCCAUX_IO!IC2!W12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCAUX_IO_G0_3\!!!
S!FPGA_VBATT!IC2!C10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCBATT_0\!!!
S!VCCBRAM!IC2!N16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCBRAM_1\!!!
S!VCCBRAM!IC2!R16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCBRAM_2\!!!
S!VCCBRAM!IC2!U16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCBRAM_3\!!!
S!VCCBRAM!IC2!W16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCBRAM_4\!!!
S!VCCINT_FPGA!IC2!P17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCINT_10\!!!
S!VCCINT_FPGA!IC2!R10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCINT_11\!!!
S!VCCINT_FPGA!IC2!R12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCINT_12\!!!
S!VCCINT_FPGA!IC2!R18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCINT_13\!!!
S!VCCINT_FPGA!IC2!T11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCINT_14\!!!
S!VCCINT_FPGA!IC2!T17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCINT_15\!!!
S!VCCINT_FPGA!IC2!U10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCINT_16\!!!
S!VCCINT_FPGA!IC2!U12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCINT_17\!!!
S!VCCINT_FPGA!IC2!U18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCINT_18\!!!
S!VCCINT_FPGA!IC2!V17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCINT_19\!!!
S!VCCINT_FPGA!IC2!M11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCINT_1\!!!
S!VCCINT_FPGA!IC2!W18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCINT_20\!!!
S!VCCINT_FPGA!IC2!M13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCINT_2\!!!
S!VCCINT_FPGA!IC2!M15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCINT_3\!!!
S!VCCINT_FPGA!IC2!M17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCINT_4\!!!
S!VCCINT_FPGA!IC2!N10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCINT_5\!!!
S!VCCINT_FPGA!IC2!N12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCINT_6\!!!
S!VCCINT_FPGA!IC2!N14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCINT_7\!!!
S!VCCINT_FPGA!IC2!N18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCINT_8\!!!
S!VCCINT_FPGA!IC2!P11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCINT_9\!!!
S!VCC2V5_FPGA!IC2!T9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_0_1\!!!
S!VCC2V5_FPGA!IC2!AB6!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_0_2\!!!
S!VADJ_FPGA!IC2!Y22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_12_1\!!!
S!VADJ_FPGA!IC2!AC23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_12_2\!!!
S!VADJ_FPGA!IC2!AD20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_12_3\!!!
S!VADJ_FPGA!IC2!AF24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_12_4\!!!
S!VADJ_FPGA!IC2!AG21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_12_5\!!!
S!VADJ_FPGA!IC2!AK22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_12_6\!!!
S!VADJ_FPGA!IC2!AA29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_13_1\!!!
S!VADJ_FPGA!IC2!AB26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_13_2\!!!
S!VADJ_FPGA!IC2!AD30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_13_3\!!!
S!VADJ_FPGA!IC2!AE27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_13_4\!!!
S!VADJ_FPGA!IC2!AH28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_13_5\!!!
S!VADJ_FPGA!IC2!AJ25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_13_6\!!!
S!VCC2V5_FPGA!IC2!P30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_14_1\!!!
S!VCC2V5_FPGA!IC2!R27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_14_2\!!!
S!VCC2V5_FPGA!IC2!T24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_14_3\!!!
S!VCC2V5_FPGA!IC2!U21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_14_4\!!!
S!VCC2V5_FPGA!IC2!V28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_14_5\!!!
S!VCC2V5_FPGA!IC2!W25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_14_6\!!!
S!VCC2V5_FPGA!IC2!J25!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_15_1\!!!
S!VCC2V5_FPGA!IC2!K22!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_15_2\!!!
S!VCC2V5_FPGA!IC2!L29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_15_3\!!!
S!VCC2V5_FPGA!IC2!M26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_15_4\!!!
S!VCC2V5_FPGA!IC2!N23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_15_5\!!!
S!VCC2V5_FPGA!IC2!P20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_15_6\!!!
S!VADJ_FPGA!IC2!A29!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_16_1\!!!
S!VADJ_FPGA!IC2!B26!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_16_2\!!!
S!VADJ_FPGA!IC2!C23!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_16_3\!!!
S!VADJ_FPGA!IC2!D30!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_16_4\!!!
S!VADJ_FPGA!IC2!E27!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_16_5\!!!
S!VADJ_FPGA!IC2!F24!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_16_6\!!!
S!VADJ_FPGA!IC2!H28!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_16_7\!!!
S!VADJ_FPGA!IC2!A19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_17_1\!!!
S!VADJ_FPGA!IC2!B16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_17_2\!!!
S!VADJ_FPGA!IC2!D20!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_17_3\!!!
S!VADJ_FPGA!IC2!E17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_17_4\!!!
S!VADJ_FPGA!IC2!G21!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_17_5\!!!
S!VADJ_FPGA!IC2!H18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_17_6\!!!
S!VADJ_FPGA!IC2!L19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_17_7\!!!
S!VADJ_FPGA!IC2!C13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_18_1\!!!
S!VADJ_FPGA!IC2!D10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_18_2\!!!
S!VADJ_FPGA!IC2!F14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_18_3\!!!
S!VADJ_FPGA!IC2!G11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_18_4\!!!
S!VADJ_FPGA!IC2!J15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_18_5\!!!
S!VADJ_FPGA!IC2!K12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_18_6\!!!
S!VCC1V5_FPGA!IC2!AA19!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_32_1\!!!
S!VCC1V5_FPGA!IC2!AB16!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_32_2\!!!
S!VCC1V5_FPGA!IC2!AE17!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_32_3\!!!
S!VCC1V5_FPGA!IC2!AF14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_32_4\!!!
S!VCC1V5_FPGA!IC2!AH18!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_32_5\!!!
S!VCC1V5_FPGA!IC2!AJ15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_32_6\!!!
S!VCC1V5_FPGA!IC2!Y12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_33_1\!!!
S!VCC1V5_FPGA!IC2!AA9!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_33_2\!!!
S!VCC1V5_FPGA!IC2!AC13!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_33_3\!!!
S!VCC1V5_FPGA!IC2!AD10!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_33_4\!!!
S!VCC1V5_FPGA!IC2!AG11!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_33_5\!!!
S!VCC1V5_FPGA!IC2!AK12!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_33_6\!!!
S!VCC1V5_FPGA!IC2!AC3!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_34_1\!!!
S!VCC1V5_FPGA!IC2!AE7!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_34_2\!!!
S!VCC1V5_FPGA!IC2!AF4!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_34_3\!!!
S!VCC1V5_FPGA!IC2!AG1!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_34_4\!!!
S!VCC1V5_FPGA!IC2!AH8!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_34_5\!!!
S!VCC1V5_FPGA!IC2!AJ5!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_34_6\!!!
S!VCC1V5_FPGA!IC2!AK2!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VCCO_34_7\!!!
S!XADC_VN_R!IC2!T14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VN_0\!!!
S!XADC_VP_R!IC2!R15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VP_0\!!!
S!XADC_AGND!IC2!R14!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VREFN_0\!!!
S!XADC_VREFP!IC2!T15!@\ULTIMA\.\SCH001\(sch_1):\INS1249657\@\XC7K325T-2FFG900I\.\XC7K325T-2FFG900I.Normal\(chips)!XC7K325T-2FFG900I_BGA900C100P30X30_3100X3100X335_XC7K325T-2FFG900I!!!F80!!!\VREFP_0\!!!
S!SGMIICLK_Q0_C_N!IC3!5!@\ULTIMA\.\SCH001\(sch_1):\INS1108574\@\SI52112-B5-GT\.\SI52112-B5-GT.Normal\(chips)!SI52112-B5-GT_SOP65P640X120-8N_SI52112-B5-GT!!!F79!!!\DIFF1\!!!
S!SGMIICLK_Q0_C_P!IC3!7!@\ULTIMA\.\SCH001\(sch_1):\INS1108574\@\SI52112-B5-GT\.\SI52112-B5-GT.Normal\(chips)!SI52112-B5-GT_SOP65P640X120-8N_SI52112-B5-GT!!!F79!!!\DIFF2\!!!
S!!IC3!6!@\ULTIMA\.\SCH001\(sch_1):\INS1108574\@\SI52112-B5-GT\.\SI52112-B5-GT.Normal\(chips)!SI52112-B5-GT_SOP65P640X120-8N_SI52112-B5-GT!!!F79!!!\D\\I\\F\\F\\1\\\!!!
S!!IC3!8!@\ULTIMA\.\SCH001\(sch_1):\INS1108574\@\SI52112-B5-GT\.\SI52112-B5-GT.Normal\(chips)!SI52112-B5-GT_SOP65P640X120-8N_SI52112-B5-GT!!!F79!!!\D\\I\\F\\F\\2\\\!!!
S!VDD_SGMIICLK!IC3!1!@\ULTIMA\.\SCH001\(sch_1):\INS1108574\@\SI52112-B5-GT\.\SI52112-B5-GT.Normal\(chips)!SI52112-B5-GT_SOP65P640X120-8N_SI52112-B5-GT!!!F79!!!\VDD\!!!
S!GND_SGMIICLK!IC3!4!@\ULTIMA\.\SCH001\(sch_1):\INS1108574\@\SI52112-B5-GT\.\SI52112-B5-GT.Normal\(chips)!SI52112-B5-GT_SOP65P640X120-8N_SI52112-B5-GT!!!F79!!!\VSS\!!!
S!N1108666!IC3!3!@\ULTIMA\.\SCH001\(sch_1):\INS1108574\@\SI52112-B5-GT\.\SI52112-B5-GT.Normal\(chips)!SI52112-B5-GT_SOP65P640X120-8N_SI52112-B5-GT!!!F79!!!\XIN/CLKIN\!!!
S!N1108548!IC3!2!@\ULTIMA\.\SCH001\(sch_1):\INS1108574\@\SI52112-B5-GT\.\SI52112-B5-GT.Normal\(chips)!SI52112-B5-GT_SOP65P640X120-8N_SI52112-B5-GT!!!F79!!!\XOUT\!!!
S!USER_CLOCK_N!IC4!5!@\ULTIMA\.\SCH001\(sch_1):\INS1158909\@\SI52112-B5-GT\.\SI52112-B5-GT.Normal\(chips)!SI52112-B5-GT_SOP65P640X120-8N_10MHZ-810MHZ!!!F78!!!\DIFF1\!!!
S!USER_CLOCK_SDA!IC4!7!@\ULTIMA\.\SCH001\(sch_1):\INS1158909\@\SI52112-B5-GT\.\SI52112-B5-GT.Normal\(chips)!SI52112-B5-GT_SOP65P640X120-8N_10MHZ-810MHZ!!!F78!!!\DIFF2\!!!
S!GND!IC4!6!@\ULTIMA\.\SCH001\(sch_1):\INS1158909\@\SI52112-B5-GT\.\SI52112-B5-GT.Normal\(chips)!SI52112-B5-GT_SOP65P640X120-8N_10MHZ-810MHZ!!!F78!!!\D\\I\\F\\F\\1\\\!!!
S!USER_CLOCK_SCL!IC4!8!@\ULTIMA\.\SCH001\(sch_1):\INS1158909\@\SI52112-B5-GT\.\SI52112-B5-GT.Normal\(chips)!SI52112-B5-GT_SOP65P640X120-8N_10MHZ-810MHZ!!!F78!!!\D\\I\\F\\F\\2\\\!!!
S!!IC4!1!@\ULTIMA\.\SCH001\(sch_1):\INS1158909\@\SI52112-B5-GT\.\SI52112-B5-GT.Normal\(chips)!SI52112-B5-GT_SOP65P640X120-8N_10MHZ-810MHZ!!!F78!!!\VDD\!!!
S!USER_CLOCK_P!IC4!4!@\ULTIMA\.\SCH001\(sch_1):\INS1158909\@\SI52112-B5-GT\.\SI52112-B5-GT.Normal\(chips)!SI52112-B5-GT_SOP65P640X120-8N_10MHZ-810MHZ!!!F78!!!\VSS\!!!
S!GND!IC4!3!@\ULTIMA\.\SCH001\(sch_1):\INS1158909\@\SI52112-B5-GT\.\SI52112-B5-GT.Normal\(chips)!SI52112-B5-GT_SOP65P640X120-8N_10MHZ-810MHZ!!!F78!!!\XIN/CLKIN\!!!
S!N1159007!IC4!2!@\ULTIMA\.\SCH001\(sch_1):\INS1158909\@\SI52112-B5-GT\.\SI52112-B5-GT.Normal\(chips)!SI52112-B5-GT_SOP65P640X120-8N_10MHZ-810MHZ!!!F78!!!\XOUT\!!!
S!GND!IC5!24!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\A0\!!!
S!GND!IC5!25!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\A1\!!!
S!GND!IC5!26!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\A2_S\\S\\\!!!
S!!IC5!4!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\C2B\!!!
S!REC_CLOCK_N!IC5!16!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\CKIN1+\!!!
S!!IC5!17!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\CKIN1-\!!!
S!!IC5!12!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\CKIN2+\!!!
S!!IC5!13!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\CKIN2-\!!!
S!SI5326_OUT_P!IC5!28!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\CKOUT1+\!!!
S!SI5326_OUT_N!IC5!29!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\CKOUT1-\!!!
S!!IC5!35!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\CKOUT2+\!!!
S!!IC5!34!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\CKOUT2-\!!!
S!!IC5!36!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\CMODE\!!!
S!N1230765!IC5!21!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\CS_CA\!!!
S!GND!IC5!8!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\GND_1\!!!
S!GND!IC5!19!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\GND_2\!!!
S!GND!IC5!20!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\GND_3\!!!
S!!IC5!31!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\GND_4\!!!
S!GND!IC5!37!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\GND_5\!!!
S!SI5326_INT_ALM!IC5!3!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\INT_C1B\!!!
S!!IC5!18!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\LOL\!!!
S!!IC5!2!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\NC_1\!!!
S!!IC5!9!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\NC_2\!!!
S!!IC5!14!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\NC_3\!!!
S!!IC5!30!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\NC_4\!!!
S!!IC5!33!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\NC_5\!!!
S!!IC5!11!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\RATE0\!!!
S!REC_CLOCK_P!IC5!15!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\RATE1\!!!
S!SI5326_RST!IC5!1!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\R\\S\\T\\\!!!
S!SI5326_SCL!IC5!22!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\SCL\!!!
S!SI5326_SDA!IC5!23!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\SDA_SDO\!!!
S!!IC5!27!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\SDI\!!!
S!SI5326_VCC!IC5!5!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\VDD_1\!!!
S!SI5326_VCC!IC5!10!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\VDD_2\!!!
S!SI5326_VCC!IC5!32!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\VDD_3\!!!
S!SI5326_XTAL_XA!IC5!6!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\XA\!!!
S!SI5326_XTAL_XB!IC5!7!@\ULTIMA\.\SCH001\(sch_1):\INS1315522\@\SI5324C-C-GM\.\SI5324C-C-GM.Normal\(chips)!SI5324C-C-GM_QFN50P600X600X95-37N-D_SI5324C-C-GM!!!F77!!!\XB\!!!
S!N220964!J1!1!@\ULTIMA\.\SCH001\(sch_1):\INS220942\@\S8421-45R\.\S8421-45R.Normal\(chips)!S8421-45R_S8421-45R_1_S8421-45R!!!F75!!!\1\!!!
S!GND!J1!2!@\ULTIMA\.\SCH001\(sch_1):\INS220942\@\S8421-45R\.\S8421-45R.Normal\(chips)!S8421-45R_S8421-45R_1_S8421-45R!!!F75!!!\2\!!!
S!GND!J10!1!@\ULTIMA\.\SCH001\(sch_1):\INS1065945\@\74754-0101\.\74754-0101.Normal\(chips)!74754-0101_747540101_74754-0101!!!F74!!!\1\!!!
S!GND!J10!10!@\ULTIMA\.\SCH001\(sch_1):\INS1065945\@\74754-0101\.\74754-0101.Normal\(chips)!74754-0101_747540101_74754-0101!!!F74!!!\10\!!!
S!GND!J10!11!@\ULTIMA\.\SCH001\(sch_1):\INS1065945\@\74754-0101\.\74754-0101.Normal\(chips)!74754-0101_747540101_74754-0101!!!F74!!!\11\!!!
S!SFP_RX_N!J10!12!@\ULTIMA\.\SCH001\(sch_1):\INS1065945\@\74754-0101\.\74754-0101.Normal\(chips)!74754-0101_747540101_74754-0101!!!F74!!!\12\!!!
S!SFP_RX_P!J10!13!@\ULTIMA\.\SCH001\(sch_1):\INS1065945\@\74754-0101\.\74754-0101.Normal\(chips)!74754-0101_747540101_74754-0101!!!F74!!!\13\!!!
S!GND!J10!14!@\ULTIMA\.\SCH001\(sch_1):\INS1065945\@\74754-0101\.\74754-0101.Normal\(chips)!74754-0101_747540101_74754-0101!!!F74!!!\14\!!!
S!SFP_VCCR!J10!15!@\ULTIMA\.\SCH001\(sch_1):\INS1065945\@\74754-0101\.\74754-0101.Normal\(chips)!74754-0101_747540101_74754-0101!!!F74!!!\15\!!!
S!SFP_VCCT!J10!16!@\ULTIMA\.\SCH001\(sch_1):\INS1065945\@\74754-0101\.\74754-0101.Normal\(chips)!74754-0101_747540101_74754-0101!!!F74!!!\16\!!!
S!GND!J10!17!@\ULTIMA\.\SCH001\(sch_1):\INS1065945\@\74754-0101\.\74754-0101.Normal\(chips)!74754-0101_747540101_74754-0101!!!F74!!!\17\!!!
S!SFP_TX_P!J10!18!@\ULTIMA\.\SCH001\(sch_1):\INS1065945\@\74754-0101\.\74754-0101.Normal\(chips)!74754-0101_747540101_74754-0101!!!F74!!!\18\!!!
S!SFP_TX_N!J10!19!@\ULTIMA\.\SCH001\(sch_1):\INS1065945\@\74754-0101\.\74754-0101.Normal\(chips)!74754-0101_747540101_74754-0101!!!F74!!!\19\!!!
S!SFP_TX_FAULT!J10!2!@\ULTIMA\.\SCH001\(sch_1):\INS1065945\@\74754-0101\.\74754-0101.Normal\(chips)!74754-0101_747540101_74754-0101!!!F74!!!\2\!!!
S!GND!J10!20!@\ULTIMA\.\SCH001\(sch_1):\INS1065945\@\74754-0101\.\74754-0101.Normal\(chips)!74754-0101_747540101_74754-0101!!!F74!!!\20\!!!
S!N1066069!J10!3!@\ULTIMA\.\SCH001\(sch_1):\INS1065945\@\74754-0101\.\74754-0101.Normal\(chips)!74754-0101_747540101_74754-0101!!!F74!!!\3\!!!
S!SFP_IIC_SDA!J10!4!@\ULTIMA\.\SCH001\(sch_1):\INS1065945\@\74754-0101\.\74754-0101.Normal\(chips)!74754-0101_747540101_74754-0101!!!F74!!!\4\!!!
S!SFP_IIC_SCL!J10!5!@\ULTIMA\.\SCH001\(sch_1):\INS1065945\@\74754-0101\.\74754-0101.Normal\(chips)!74754-0101_747540101_74754-0101!!!F74!!!\5\!!!
S!N1065787!J10!6!@\ULTIMA\.\SCH001\(sch_1):\INS1065945\@\74754-0101\.\74754-0101.Normal\(chips)!74754-0101_747540101_74754-0101!!!F74!!!\6\!!!
S!N1066215!J10!7!@\ULTIMA\.\SCH001\(sch_1):\INS1065945\@\74754-0101\.\74754-0101.Normal\(chips)!74754-0101_747540101_74754-0101!!!F74!!!\7\!!!
S!N1065779!J10!8!@\ULTIMA\.\SCH001\(sch_1):\INS1065945\@\74754-0101\.\74754-0101.Normal\(chips)!74754-0101_747540101_74754-0101!!!F74!!!\8\!!!
S!N1066305!J10!9!@\ULTIMA\.\SCH001\(sch_1):\INS1065945\@\74754-0101\.\74754-0101.Normal\(chips)!74754-0101_747540101_74754-0101!!!F74!!!\9\!!!
S!N1065787!J11!1!@\ULTIMA\.\SCH001\(sch_1):\INS1066197\@\149-0801-801\.\149-0801-801.Normal\(chips)!149-0801-801_1490801801_149-0801-801!!!F73!!!\1\!!!
S!RFGND!J11!2!@\ULTIMA\.\SCH001\(sch_1):\INS1066197\@\149-0801-801\.\149-0801-801.Normal\(chips)!149-0801-801_1490801801_149-0801-801!!!F73!!!\2\!!!
S!N1065779!J12!1!@\ULTIMA\.\SCH001\(sch_1):\INS1066337\@\149-0801-801\.\149-0801-801.Normal\(chips)!149-0801-801_1490801801_149-0801-801!!!F72!!!\1\!!!
S!RFGND!J12!2!@\ULTIMA\.\SCH001\(sch_1):\INS1066337\@\149-0801-801\.\149-0801-801.Normal\(chips)!149-0801-801_1490801801_149-0801-801!!!F72!!!\2\!!!
S!SMA_MGT_REFCLK_C_P!J16!1!@\ULTIMA\.\SCH001\(sch_1):\INS1139663\@\149-0801-801\.\149-0801-801.Normal\(chips)!149-0801-801_1490801801_149-0801-801!!!F71!!!\1\!!!
S!RFGND!J16!2!@\ULTIMA\.\SCH001\(sch_1):\INS1139663\@\149-0801-801\.\149-0801-801.Normal\(chips)!149-0801-801_1490801801_149-0801-801!!!F71!!!\2\!!!
S!SMA_MGT_REFCLK_C_N!J17!1!@\ULTIMA\.\SCH001\(sch_1):\INS1139701\@\149-0801-801\.\149-0801-801.Normal\(chips)!149-0801-801_1490801801_149-0801-801!!!F70!!!\1\!!!
S!RFGND!J17!2!@\ULTIMA\.\SCH001\(sch_1):\INS1139701\@\149-0801-801\.\149-0801-801.Normal\(chips)!149-0801-801_1490801801_149-0801-801!!!F70!!!\2\!!!
S!SMA_MGT_RX_C_P!J18!1!@\ULTIMA\.\SCH001\(sch_1):\INS1139735\@\149-0801-801\.\149-0801-801.Normal\(chips)!149-0801-801_1490801801_149-0801-801!!!F69!!!\1\!!!
S!RFGND!J18!2!@\ULTIMA\.\SCH001\(sch_1):\INS1139735\@\149-0801-801\.\149-0801-801.Normal\(chips)!149-0801-801_1490801801_149-0801-801!!!F69!!!\2\!!!
S!SMA_MGT_RX_C_N!J19!1!@\ULTIMA\.\SCH001\(sch_1):\INS1139769\@\149-0801-801\.\149-0801-801.Normal\(chips)!149-0801-801_1490801801_149-0801-801!!!F68!!!\1\!!!
S!RFGND!J19!2!@\ULTIMA\.\SCH001\(sch_1):\INS1139769\@\149-0801-801\.\149-0801-801.Normal\(chips)!149-0801-801_1490801801_149-0801-801!!!F68!!!\2\!!!
S!SMA_MGT_TX_P!J20!1!@\ULTIMA\.\SCH001\(sch_1):\INS1139803\@\149-0801-801\.\149-0801-801.Normal\(chips)!149-0801-801_1490801801_149-0801-801!!!F67!!!\1\!!!
S!RFGND!J20!2!@\ULTIMA\.\SCH001\(sch_1):\INS1139803\@\149-0801-801\.\149-0801-801.Normal\(chips)!149-0801-801_1490801801_149-0801-801!!!F67!!!\2\!!!
S!SMA_MGT_TX_N!J21!1!@\ULTIMA\.\SCH001\(sch_1):\INS1142461\@\149-0801-801\.\149-0801-801.Normal\(chips)!149-0801-801_1490801801_149-0801-801!!!F66!!!\1\!!!
S!RFGND!J21!2!@\ULTIMA\.\SCH001\(sch_1):\INS1142461\@\149-0801-801\.\149-0801-801.Normal\(chips)!149-0801-801_1490801801_149-0801-801!!!F66!!!\2\!!!
S!USER_SMA_CLOCK_P!J22!1!@\ULTIMA\.\SCH001\(sch_1):\INS1143024\@\149-0801-801\.\149-0801-801.Normal\(chips)!149-0801-801_1490801801_149-0801-801!!!F65!!!\1\!!!
S!N1143048!J22!2!@\ULTIMA\.\SCH001\(sch_1):\INS1143024\@\149-0801-801\.\149-0801-801.Normal\(chips)!149-0801-801_1490801801_149-0801-801!!!F65!!!\2\!!!
S!USER_SMA_CLOCK_N!J23!1!@\ULTIMA\.\SCH001\(sch_1):\INS1143054\@\149-0801-801\.\149-0801-801.Normal\(chips)!149-0801-801_1490801801_149-0801-801!!!F64!!!\1\!!!
S!N1143048!J23!2!@\ULTIMA\.\SCH001\(sch_1):\INS1143054\@\149-0801-801\.\149-0801-801.Normal\(chips)!149-0801-801_1490801801_149-0801-801!!!F64!!!\2\!!!
S!USER_SMA_GPIO_P!J24!1!@\ULTIMA\.\SCH001\(sch_1):\INS1160648\@\149-0801-801\.\149-0801-801.Normal\(chips)!149-0801-801_1490801801_149-0801-801!!!F63!!!\1\!!!
S!RFGND!J24!2!@\ULTIMA\.\SCH001\(sch_1):\INS1160648\@\149-0801-801\.\149-0801-801.Normal\(chips)!149-0801-801_1490801801_149-0801-801!!!F63!!!\2\!!!
S!USER_SMA_GPIO_N!J25!1!@\ULTIMA\.\SCH001\(sch_1):\INS1160678\@\149-0801-801\.\149-0801-801.Normal\(chips)!149-0801-801_1490801801_149-0801-801!!!F62!!!\1\!!!
S!RFGND!J25!2!@\ULTIMA\.\SCH001\(sch_1):\INS1160678\@\149-0801-801\.\149-0801-801.Normal\(chips)!149-0801-801_1490801801_149-0801-801!!!F62!!!\2\!!!
S!SFP_TX_FAULT!J9!1!@\ULTIMA\.\SCH001\(sch_1):\INS1065997\@\149-0801-801\.\149-0801-801.Normal\(chips)!149-0801-801_1490801801_149-0801-801!!!F61!!!\1\!!!
S!RFGND!J9!2!@\ULTIMA\.\SCH001\(sch_1):\INS1065997\@\149-0801-801\.\149-0801-801.Normal\(chips)!149-0801-801_1490801801_149-0801-801!!!F61!!!\2\!!!
S!N1066069!J13!1!@\ULTIMA\.\SCH001\(sch_1):\INS1066649\@\67996-100HLF\.\67996-100HLF.Normal\(chips)!67996-100HLF_HDRV2W67P254_2X1_254X483X858P_67996-100HLF!!!F60!!!\1\!!!
S!GND!J13!2!@\ULTIMA\.\SCH001\(sch_1):\INS1066649\@\67996-100HLF\.\67996-100HLF.Normal\(chips)!67996-100HLF_HDRV2W67P254_2X1_254X483X858P_67996-100HLF!!!F60!!!\2\!!!
S!N1066607!J14!1!@\ULTIMA\.\SCH001\(sch_1):\INS1066609\@\69167-103\.\69167-103.Normal\(chips)!69167-103_SHDR3W64P0X254_1X3_762X516X980P_69167-103!!!F59!!!\1\!!!
S!N1066215!J14!2!@\ULTIMA\.\SCH001\(sch_1):\INS1066609\@\69167-103\.\69167-103.Normal\(chips)!69167-103_SHDR3W64P0X254_1X3_762X516X980P_69167-103!!!F59!!!\2\!!!
S!GND!J14!3!@\ULTIMA\.\SCH001\(sch_1):\INS1066609\@\69167-103\.\69167-103.Normal\(chips)!69167-103_SHDR3W64P0X254_1X3_762X516X980P_69167-103!!!F59!!!\3\!!!
S!N1066647!J15!1!@\ULTIMA\.\SCH001\(sch_1):\INS1066627\@\69167-103\.\69167-103.Normal\(chips)!69167-103_SHDR3W64P0X254_1X3_762X516X980P_69167-103!!!F58!!!\1\!!!
S!N1066305!J15!2!@\ULTIMA\.\SCH001\(sch_1):\INS1066627\@\69167-103\.\69167-103.Normal\(chips)!69167-103_SHDR3W64P0X254_1X3_762X516X980P_69167-103!!!F58!!!\2\!!!
S!GND!J15!3!@\ULTIMA\.\SCH001\(sch_1):\INS1066627\@\69167-103\.\69167-103.Normal\(chips)!69167-103_SHDR3W64P0X254_1X3_762X516X980P_69167-103!!!F58!!!\3\!!!
S!SFP_TX_FAULT!J8!1!@\ULTIMA\.\SCH001\(sch_1):\INS1065753\@\69167-103\.\69167-103.Normal\(chips)!69167-103_SHDR3W64P0X254_1X3_762X516X980P_69167-103!!!F57!!!\1\!!!
S!N1065787!J8!2!@\ULTIMA\.\SCH001\(sch_1):\INS1065753\@\69167-103\.\69167-103.Normal\(chips)!69167-103_SHDR3W64P0X254_1X3_762X516X980P_69167-103!!!F57!!!\2\!!!
S!N1065779!J8!3!@\ULTIMA\.\SCH001\(sch_1):\INS1065753\@\69167-103\.\69167-103.Normal\(chips)!69167-103_SHDR3W64P0X254_1X3_762X516X980P_69167-103!!!F57!!!\3\!!!
S!GND!J2!1!@\ULTIMA\.\SCH001\(sch_1):\INS259288\@\87832-1420\.\87832-1420.Normal\(chips)!87832-1420_87832-1420_87832-1420!!!F56!!!\1\!!!
S!JTAG_TDI!J2!10!@\ULTIMA\.\SCH001\(sch_1):\INS259288\@\87832-1420\.\87832-1420.Normal\(chips)!87832-1420_87832-1420_87832-1420!!!F56!!!\10\!!!
S!GND!J2!11!@\ULTIMA\.\SCH001\(sch_1):\INS259288\@\87832-1420\.\87832-1420.Normal\(chips)!87832-1420_87832-1420_87832-1420!!!F56!!!\11\!!!
S!!J2!12!@\ULTIMA\.\SCH001\(sch_1):\INS259288\@\87832-1420\.\87832-1420.Normal\(chips)!87832-1420_87832-1420_87832-1420!!!F56!!!\12\!!!
S!GND!J2!13!@\ULTIMA\.\SCH001\(sch_1):\INS259288\@\87832-1420\.\87832-1420.Normal\(chips)!87832-1420_87832-1420_87832-1420!!!F56!!!\13\!!!
S!!J2!14!@\ULTIMA\.\SCH001\(sch_1):\INS259288\@\87832-1420\.\87832-1420.Normal\(chips)!87832-1420_87832-1420_87832-1420!!!F56!!!\14\!!!
S!GND!J2!2!@\ULTIMA\.\SCH001\(sch_1):\INS259288\@\87832-1420\.\87832-1420.Normal\(chips)!87832-1420_87832-1420_87832-1420!!!F56!!!\2\!!!
S!GND!J2!3!@\ULTIMA\.\SCH001\(sch_1):\INS259288\@\87832-1420\.\87832-1420.Normal\(chips)!87832-1420_87832-1420_87832-1420!!!F56!!!\3\!!!
S!JTAG_TMS!J2!4!@\ULTIMA\.\SCH001\(sch_1):\INS259288\@\87832-1420\.\87832-1420.Normal\(chips)!87832-1420_87832-1420_87832-1420!!!F56!!!\4\!!!
S!GND!J2!5!@\ULTIMA\.\SCH001\(sch_1):\INS259288\@\87832-1420\.\87832-1420.Normal\(chips)!87832-1420_87832-1420_87832-1420!!!F56!!!\5\!!!
S!JTAG_TCK!J2!6!@\ULTIMA\.\SCH001\(sch_1):\INS259288\@\87832-1420\.\87832-1420.Normal\(chips)!87832-1420_87832-1420_87832-1420!!!F56!!!\6\!!!
S!GND!J2!7!@\ULTIMA\.\SCH001\(sch_1):\INS259288\@\87832-1420\.\87832-1420.Normal\(chips)!87832-1420_87832-1420_87832-1420!!!F56!!!\7\!!!
S!JTAG_TDO!J2!8!@\ULTIMA\.\SCH001\(sch_1):\INS259288\@\87832-1420\.\87832-1420.Normal\(chips)!87832-1420_87832-1420_87832-1420!!!F56!!!\8\!!!
S!GND!J2!9!@\ULTIMA\.\SCH001\(sch_1):\INS259288\@\87832-1420\.\87832-1420.Normal\(chips)!87832-1420_87832-1420_87832-1420!!!F56!!!\9\!!!
S!VTTVREF!J3!1!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\1\!!!
S!DDR3_DQS0_N!J3!10!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\10\!!!
S!VCC1V5_FPGA!J3!100!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\100\!!!
S!DDR3_CLK0_P!J3!101!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\101\!!!
S!DDR3_CLK1_P!J3!102!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\102\!!!
S!DDR3_CLK0_N!J3!103!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\103\!!!
S!DDR3_CLK1_N!J3!104!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\104\!!!
S!VCC1V5_FPGA!J3!105!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\105\!!!
S!VCC1V5_FPGA!J3!106!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\106\!!!
S!DDR3_A10!J3!107!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\107\!!!
S!DDR3_BA1!J3!108!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\108\!!!
S!DDR3_BA0!J3!109!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\109\!!!
S!DDR3_DM0!J3!11!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\11\!!!
S!DDR3_RAS_B!J3!110!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\110\!!!
S!VCC1V5_FPGA!J3!111!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\111\!!!
S!VCC1V5_FPGA!J3!112!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\112\!!!
S!DDR3_WE_B!J3!113!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\113\!!!
S!DDR3_S0_B!J3!114!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\114\!!!
S!DDR3_CAS_B!J3!115!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\115\!!!
S!DDR3_ODT0!J3!116!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\116\!!!
S!VCC1V5_FPGA!J3!117!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\117\!!!
S!VCC1V5_FPGA!J3!118!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\118\!!!
S!DDR3_A13!J3!119!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\119\!!!
S!DDR3_DQS0_P!J3!12!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\12\!!!
S!DDR3_ODT1!J3!120!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\120\!!!
S!DDR3_S1_B!J3!121!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\121\!!!
S!!J3!122!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\122\!!!
S!VCC1V5_FPGA!J3!123!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\123\!!!
S!VCC1V5_FPGA!J3!124!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\124\!!!
S!!J3!125!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\125\!!!
S!VTTVREF!J3!126!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\126\!!!
S!GND!J3!127!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\127\!!!
S!GND!J3!128!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\128\!!!
S!DDR3_D32!J3!129!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\129\!!!
S!GND!J3!13!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\13\!!!
S!DDR3_D36!J3!130!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\130\!!!
S!DDR3_D33!J3!131!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\131\!!!
S!DDR3_D37!J3!132!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\132\!!!
S!GND!J3!133!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\133\!!!
S!GND!J3!134!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\134\!!!
S!DDR3_DQS4_N!J3!135!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\135\!!!
S!DDR3_DM4!J3!136!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\136\!!!
S!DDR3_DQS4_P!J3!137!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\137\!!!
S!GND!J3!138!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\138\!!!
S!GND!J3!139!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\139\!!!
S!GND!J3!14!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\14\!!!
S!DDR3_D38!J3!140!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\140\!!!
S!DDR3_D34!J3!141!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\141\!!!
S!DDR3_D39!J3!142!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\142\!!!
S!DDR3_D35!J3!143!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\143\!!!
S!GND!J3!144!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\144\!!!
S!GND!J3!145!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\145\!!!
S!DDR3_D44!J3!146!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\146\!!!
S!DDR3_D40!J3!147!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\147\!!!
S!DDR3_D45!J3!148!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\148\!!!
S!DDR3_D41!J3!149!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\149\!!!
S!DDR3_D2!J3!15!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\15\!!!
S!GND!J3!150!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\150\!!!
S!GND!J3!151!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\151\!!!
S!DDR3_DQS5_N!J3!152!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\152\!!!
S!DDR3_DM5!J3!153!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\153\!!!
S!DDR3_DQS5_P!J3!154!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\154\!!!
S!GND!J3!155!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\155\!!!
S!GND!J3!156!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\156\!!!
S!DDR3_D42!J3!157!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\157\!!!
S!DDR3_D46!J3!158!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\158\!!!
S!DDR3_D43!J3!159!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\159\!!!
S!DDR3_D6!J3!16!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\16\!!!
S!DDR3_D47!J3!160!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\160\!!!
S!GND!J3!161!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\161\!!!
S!GND!J3!162!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\162\!!!
S!DDR3_D48!J3!163!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\163\!!!
S!DDR3_D52!J3!164!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\164\!!!
S!DDR3_D49!J3!165!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\165\!!!
S!DDR3_D53!J3!166!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\166\!!!
S!GND!J3!167!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\167\!!!
S!GND!J3!168!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\168\!!!
S!DDR3_DQS6_N!J3!169!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\169\!!!
S!DDR3_D3!J3!17!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\17\!!!
S!DDR3_DM6!J3!170!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\170\!!!
S!DDR3_DQS6_P!J3!171!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\171\!!!
S!GND!J3!172!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\172\!!!
S!GND!J3!173!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\173\!!!
S!DDR3_D54!J3!174!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\174\!!!
S!DDR3_D50!J3!175!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\175\!!!
S!DDR3_D55!J3!176!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\176\!!!
S!DDR3_D51!J3!177!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\177\!!!
S!GND!J3!178!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\178\!!!
S!GND!J3!179!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\179\!!!
S!DDR3_D7!J3!18!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\18\!!!
S!DDR3_D60!J3!180!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\180\!!!
S!DDR3_D56!J3!181!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\181\!!!
S!DDR3_D61!J3!182!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\182\!!!
S!DDR3_D57!J3!183!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\183\!!!
S!GND!J3!184!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\184\!!!
S!GND!J3!185!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\185\!!!
S!DDR3_DQS7_N!J3!186!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\186\!!!
S!DDR3_DM7!J3!187!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\187\!!!
S!DDR3_DQS7_P!J3!188!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\188\!!!
S!GND!J3!189!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\189\!!!
S!GND!J3!19!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\19\!!!
S!GND!J3!190!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\190\!!!
S!DDR3_D58!J3!191!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\191\!!!
S!DDR3_D62!J3!192!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\192\!!!
S!DDR3_D59!J3!193!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\193\!!!
S!DDR3_D63!J3!194!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\194\!!!
S!GND!J3!195!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\195\!!!
S!GND!J3!196!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\196\!!!
S!GND!J3!197!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\197\!!!
S!N321885!J3!198!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\198\!!!
S!GND!J3!199!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\199\!!!
S!GND!J3!2!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\2\!!!
S!GND!J3!20!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\20\!!!
S!IIC_SDA_DDR3!J3!200!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\200\!!!
S!GND!J3!201!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\201\!!!
S!IIC_SCL_DDR3!J3!202!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\202\!!!
S!VTTDDR!J3!203!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\203\!!!
S!VTTDDR!J3!204!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\204\!!!
S!DDR3_D8!J3!21!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\21\!!!
S!DDR3_D12!J3!22!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\22\!!!
S!DDR3_D9!J3!23!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\23\!!!
S!DDR3_D13!J3!24!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\24\!!!
S!GND!J3!25!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\25\!!!
S!GND!J3!26!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\26\!!!
S!DDR3_DQS1_N!J3!27!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\27\!!!
S!DDR3_DM1!J3!28!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\28\!!!
S!DDR3_DQS1_P!J3!29!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\29\!!!
S!GND!J3!3!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\3\!!!
S!N321015!J3!30!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\30\!!!
S!GND!J3!31!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\31\!!!
S!GND!J3!32!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\32\!!!
S!DDR3_D10!J3!33!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\33\!!!
S!DDR3_D14!J3!34!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\34\!!!
S!DDR3_D11!J3!35!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\35\!!!
S!DDR3_D15!J3!36!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\36\!!!
S!GND!J3!37!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\37\!!!
S!GND!J3!38!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\38\!!!
S!DDR3_D16!J3!39!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\39\!!!
S!DDR3_D4!J3!4!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\4\!!!
S!DDR3_D20!J3!40!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\40\!!!
S!DDR3_D17!J3!41!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\41\!!!
S!DDR3_D21!J3!42!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\42\!!!
S!GND!J3!43!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\43\!!!
S!GND!J3!44!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\44\!!!
S!DDR3_DQS2_N!J3!45!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\45\!!!
S!DDR3_DM2!J3!46!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\46\!!!
S!DDR3_DQS2_P!J3!47!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\47\!!!
S!GND!J3!48!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\48\!!!
S!GND!J3!49!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\49\!!!
S!DDR3_D0!J3!5!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\5\!!!
S!DDR3_D22!J3!50!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\50\!!!
S!DDR3_D18!J3!51!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\51\!!!
S!DDR3_D23!J3!52!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\52\!!!
S!DDR3_D19!J3!53!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\53\!!!
S!GND!J3!54!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\54\!!!
S!GND!J3!55!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\55\!!!
S!DDR3_D28!J3!56!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\56\!!!
S!DDR3_D24!J3!57!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\57\!!!
S!DDR3_D29!J3!58!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\58\!!!
S!DDR3_D25!J3!59!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\59\!!!
S!DDR3_D5!J3!6!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\6\!!!
S!GND!J3!60!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\60\!!!
S!GND!J3!61!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\61\!!!
S!DDR3_DQS3_N!J3!62!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\62\!!!
S!DDR3_DM3!J3!63!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\63\!!!
S!DDR3_DQS3_P!J3!64!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\64\!!!
S!GND!J3!65!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\65\!!!
S!GND!J3!66!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\66\!!!
S!DDR3_D26!J3!67!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\67\!!!
S!DDR3_D30!J3!68!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\68\!!!
S!DDR3_D27!J3!69!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\69\!!!
S!DDR3_D1!J3!7!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\7\!!!
S!DDR3_D31!J3!70!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\70\!!!
S!GND!J3!71!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\71\!!!
S!GND!J3!72!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\72\!!!
S!DDR3_CKE0!J3!73!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\73\!!!
S!DDR3_CKE1!J3!74!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\74\!!!
S!VCC1V5_FPGA!J3!75!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\75\!!!
S!VCC1V5_FPGA!J3!76!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\76\!!!
S!!J3!77!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\77\!!!
S!DDR3_A15!J3!78!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\78\!!!
S!DDR3_BA2!J3!79!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\79\!!!
S!GND!J3!8!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\8\!!!
S!DDR3_A14!J3!80!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\80\!!!
S!VCC1V5_FPGA!J3!81!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\81\!!!
S!VCC1V5_FPGA!J3!82!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\82\!!!
S!DDR3_A12!J3!83!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\83\!!!
S!DDR3_A11!J3!84!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\84\!!!
S!DDR3_A9!J3!85!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\85\!!!
S!DDR3_A7!J3!86!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\86\!!!
S!VCC1V5_FPGA!J3!87!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\87\!!!
S!VCC1V5_FPGA!J3!88!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\88\!!!
S!DDR3_A8!J3!89!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\89\!!!
S!GND!J3!9!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\9\!!!
S!DDR3_A6!J3!90!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\90\!!!
S!DDR3_A5!J3!91!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\91\!!!
S!DDR3_A4!J3!92!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\92\!!!
S!VCC1V5_FPGA!J3!93!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\93\!!!
S!VCC1V5_FPGA!J3!94!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\94\!!!
S!DDR3_A3!J3!95!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\95\!!!
S!DDR3_A2!J3!96!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\96\!!!
S!DDR3_A1!J3!97!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\97\!!!
S!DDR3_A0!J3!98!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\98\!!!
S!VCC1V5_FPGA!J3!99!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\99\!!!
S!GND!J3!MP1!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\MP1\!!!
S!GND!J3!MP2!@\ULTIMA\.\SCH001\(sch_1):\INS320221\@\2-2013310-2\.\2-2013310-2.Normal\(chips)!2-2013310-2_220133102_DDR3_SODIMM!!!F55!!!\MP2\!!!
S!FMC_HPC_DP3_M2C_P!J4!A10!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A10\!!!
S!FMC_HPC_DP3_M2C_N!J4!A11!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A11\!!!
S!GND!J4!A12!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A12\!!!
S!GND!J4!A13!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A13\!!!
S!!J4!A14!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A14\!!!
S!!J4!A15!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A15\!!!
S!!J4!A16!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A16\!!!
S!!J4!A17!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A17\!!!
S!!J4!A18!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A18\!!!
S!!J4!A19!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A19\!!!
S!GND!J4!A1!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A1\!!!
S!GND!J4!A20!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A20\!!!
S!GND!J4!A21!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A21\!!!
S!FMC_HPC_DP1_C2M_P!J4!A22!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A22\!!!
S!FMC_HPC_DP1_C2M_N!J4!A23!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A23\!!!
S!GND!J4!A24!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A24\!!!
S!GND!J4!A25!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A25\!!!
S!FMC_HPC_DP2_C2M_P!J4!A26!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A26\!!!
S!FMC_HPC_DP2_C2M_N!J4!A27!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A27\!!!
S!GND!J4!A28!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A28\!!!
S!GND!J4!A29!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A29\!!!
S!FMC_HPC_DP1_M2C_P!J4!A2!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A2\!!!
S!FMC_HPC_DP3_C2M_P!J4!A30!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A30\!!!
S!FMC_HPC_DP3_C2M_N!J4!A31!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A31\!!!
S!GND!J4!A32!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A32\!!!
S!GND!J4!A33!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A33\!!!
S!!J4!A34!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A34\!!!
S!!J4!A35!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A35\!!!
S!GND!J4!A36!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A36\!!!
S!GND!J4!A37!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A37\!!!
S!!J4!A38!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A38\!!!
S!!J4!A39!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A39\!!!
S!FMC_HPC_DP1_M2C_N!J4!A3!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A3\!!!
S!GND!J4!A40!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A40\!!!
S!GND!J4!A4!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A4\!!!
S!GND!J4!A5!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A5\!!!
S!FMC_HPC_DP2_M2C_P!J4!A6!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A6\!!!
S!FMC_HPC_DP2_M2C_N!J4!A7!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A7\!!!
S!GND!J4!A8!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A8\!!!
S!GND!J4!A9!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\A9\!!!
S!GND!J4!B10!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B10\!!!
S!GND!J4!B11!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B11\!!!
S!!J4!B12!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B12\!!!
S!!J4!B13!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B13\!!!
S!GND!J4!B14!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B14\!!!
S!GND!J4!B15!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B15\!!!
S!!J4!B16!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B16\!!!
S!!J4!B17!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B17\!!!
S!GND!J4!B18!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B18\!!!
S!GND!J4!B19!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B19\!!!
S!!J4!B1!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B1\!!!
S!FMC_HPC_GBTCLK1_M2C_P!J4!B20!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B20\!!!
S!FMC_HPC_GBTCLK1_M2C_N!J4!B21!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B21\!!!
S!GND!J4!B22!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B22\!!!
S!GND!J4!B23!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B23\!!!
S!!J4!B24!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B24\!!!
S!!J4!B25!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B25\!!!
S!GND!J4!B26!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B26\!!!
S!GND!J4!B27!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B27\!!!
S!!J4!B28!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B28\!!!
S!!J4!B29!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B29\!!!
S!GND!J4!B2!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B2\!!!
S!GND!J4!B30!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B30\!!!
S!GND!J4!B31!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B31\!!!
S!!J4!B32!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B32\!!!
S!!J4!B33!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B33\!!!
S!GND!J4!B34!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B34\!!!
S!GND!J4!B35!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B35\!!!
S!!J4!B36!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B36\!!!
S!!J4!B37!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B37\!!!
S!GND!J4!B38!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B38\!!!
S!GND!J4!B39!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B39\!!!
S!GND!J4!B3!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B3\!!!
S!!J4!B40!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B40\!!!
S!!J4!B4!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B4\!!!
S!!J4!B5!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B5\!!!
S!GND!J4!B6!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B6\!!!
S!GND!J4!B7!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B7\!!!
S!!J4!B8!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B8\!!!
S!!J4!B9!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\B9\!!!
S!FMC_HPC_LA06_P!J4!C10!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C10\!!!
S!FMC_HPC_LA06_N!J4!C11!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C11\!!!
S!GND!J4!C12!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C12\!!!
S!GND!J4!C13!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C13\!!!
S!FMC_HPC_LA10_P!J4!C14!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C14\!!!
S!FMC_HPC_LA10_N!J4!C15!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C15\!!!
S!GND!J4!C16!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C16\!!!
S!GND!J4!C17!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C17\!!!
S!FMC_HPC_LA14_P!J4!C18!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C18\!!!
S!FMC_HPC_LA14_N!J4!C19!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C19\!!!
S!GND!J4!C1!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C1\!!!
S!GND!J4!C20!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C20\!!!
S!GND!J4!C21!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C21\!!!
S!FMC_HPC_LA18_CC_P!J4!C22!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C22\!!!
S!FMC_HPC_LA18_CC_N!J4!C23!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C23\!!!
S!GND!J4!C24!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C24\!!!
S!GND!J4!C25!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C25\!!!
S!FMC_HPC_LA27_P!J4!C26!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C26\!!!
S!FMC_HPC_LA27_N!J4!C27!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C27\!!!
S!GND!J4!C28!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C28\!!!
S!GND!J4!C29!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C29\!!!
S!FMC_HPC_DP0_C2M_P!J4!C2!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C2\!!!
S!FMC_HPC_IIC_SCL!J4!C30!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C30\!!!
S!FMC_HPC_IIC_SDA!J4!C31!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C31\!!!
S!GND!J4!C32!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C32\!!!
S!GND!J4!C33!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C33\!!!
S!GND!J4!C34!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C34\!!!
S!VCC12_P!J4!C35!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C35\!!!
S!GND!J4!C36!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C36\!!!
S!VCC12_P!J4!C37!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C37\!!!
S!GND!J4!C38!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C38\!!!
S!GND!J4!C39!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C39\!!!
S!FMC_HPC_DP0_C2M_N!J4!C3!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C3\!!!
S!GND!J4!C40!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C40\!!!
S!GND!J4!C4!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C4\!!!
S!GND!J4!C5!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C5\!!!
S!FMC_HPC_DP0_M2C_P!J4!C6!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C6\!!!
S!FMC_HPC_DP0_M2C_N!J4!C7!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C7\!!!
S!GND!J4!C8!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C8\!!!
S!GND!J4!C9!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\C9\!!!
S!GND!J4!D10!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D10\!!!
S!FMC_HPC_LA05_P!J4!D11!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D11\!!!
S!FMC_HPC_LA05_N!J4!D12!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D12\!!!
S!GND!J4!D13!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D13\!!!
S!FMC_HPC_LA09_P!J4!D14!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D14\!!!
S!FMC_HPC_LA09_N!J4!D15!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D15\!!!
S!GND!J4!D16!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D16\!!!
S!FMC_HPC_LA13_P!J4!D17!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D17\!!!
S!FMC_HPC_LA13_N!J4!D18!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D18\!!!
S!GND!J4!D19!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D19\!!!
S!PWRCTL1_VCC4A_PG!J4!D1!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D1\!!!
S!FMC_HPC_LA17_CC_P!J4!D20!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D20\!!!
S!FMC_HPC_LA17_CC_N!J4!D21!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D21\!!!
S!GND!J4!D22!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D22\!!!
S!FMC_HPC_LA23_P!J4!D23!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D23\!!!
S!FMC_HPC_LA23_N!J4!D24!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D24\!!!
S!GND!J4!D25!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D25\!!!
S!FMC_HPC_LA26_P!J4!D26!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D26\!!!
S!FMC_HPC_LA26_N!J4!D27!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D27\!!!
S!GND!J4!D28!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D28\!!!
S!FMC_HPC_TCK_BUF!J4!D29!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D29\!!!
S!GND!J4!D2!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D2\!!!
S!FMC_TDI_BUF!J4!D30!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D30\!!!
S!FMC_HPC_TDO_LPC_TDI!J4!D31!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D31\!!!
S!GND!J4!D32!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D32\!!!
S!FMC_HPC_TMS_BUF!J4!D33!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D33\!!!
S!!J4!D34!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D34\!!!
S!GND!J4!D35!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D35\!!!
S!GND!J4!D36!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D36\!!!
S!GND!J4!D37!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D37\!!!
S!GND!J4!D38!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D38\!!!
S!GND!J4!D39!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D39\!!!
S!GND!J4!D3!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D3\!!!
S!GND!J4!D40!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D40\!!!
S!FMC_HPC_GBTCLK0_M2C_P!J4!D4!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D4\!!!
S!FMC_HPC_GBTCLK0_M2C_N!J4!D5!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D5\!!!
S!GND!J4!D6!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D6\!!!
S!GND!J4!D7!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D7\!!!
S!FMC_HPC_LA01_CC_P!J4!D8!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D8\!!!
S!FMC_HPC_LA01_CC_N!J4!D9!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\D9\!!!
S!FMC_HPC_HA09_N!J4!E10!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E10\!!!
S!GND!J4!E11!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E11\!!!
S!FMC_HPC_HA13_P!J4!E12!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E12\!!!
S!FMC_HPC_HA13_N!J4!E13!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E13\!!!
S!GND!J4!E14!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E14\!!!
S!FMC_HPC_HA16_P!J4!E15!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E15\!!!
S!FMC_HPC_HA16_N!J4!E16!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E16\!!!
S!GND!J4!E17!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E17\!!!
S!FMC_HPC_HA20_P!J4!E18!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E18\!!!
S!FMC_HPC_HA20_N!J4!E19!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E19\!!!
S!GND!J4!E1!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E1\!!!
S!GND!J4!E20!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E20\!!!
S!!J4!E21!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E21\!!!
S!!J4!E22!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E22\!!!
S!GND!J4!E23!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E23\!!!
S!!J4!E24!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E24\!!!
S!!J4!E25!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E25\!!!
S!GND!J4!E26!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E26\!!!
S!!J4!E27!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E27\!!!
S!!J4!E28!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E28\!!!
S!GND!J4!E29!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E29\!!!
S!FMC_HPC_HA01_CC_P!J4!E2!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E2\!!!
S!!J4!E30!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E30\!!!
S!!J4!E31!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E31\!!!
S!GND!J4!E32!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E32\!!!
S!!J4!E33!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E33\!!!
S!!J4!E34!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E34\!!!
S!GND!J4!E35!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E35\!!!
S!!J4!E36!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E36\!!!
S!!J4!E37!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E37\!!!
S!GND!J4!E38!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E38\!!!
S!VADJ!J4!E39!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E39\!!!
S!FMC_HPC_HA01_CC_N!J4!E3!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E3\!!!
S!GND!J4!E40!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E40\!!!
S!GND!J4!E4!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E4\!!!
S!GND!J4!E5!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E5\!!!
S!FMC_HPC_HA05_P!J4!E6!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E6\!!!
S!FMC_HPC_HA05_N!J4!E7!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E7\!!!
S!GND!J4!E8!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E8\!!!
S!FMC_HPC_HA09_P!J4!E9!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\E9\!!!
S!FMC_HPC_HA08_P!J4!F10!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F10\!!!
S!FMC_HPC_HA08_N!J4!F11!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F11\!!!
S!GND!J4!F12!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F12\!!!
S!FMC_HPC_HA12_P!J4!F13!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F13\!!!
S!FMC_HPC_HA12_N!J4!F14!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F14\!!!
S!GND!J4!F15!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F15\!!!
S!FMC_HPC_HA15_P!J4!F16!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F16\!!!
S!FMC_HPC_HA15_N!J4!F17!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F17\!!!
S!GND!J4!F18!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F18\!!!
S!FMC_HPC_HA19_P!J4!F19!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F19\!!!
S!FMC_HPC_PG_M2C!J4!F1!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F1\!!!
S!FMC_HPC_HA19_N!J4!F20!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F20\!!!
S!GND!J4!F21!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F21\!!!
S!!J4!F22!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F22\!!!
S!!J4!F23!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F23\!!!
S!GND!J4!F24!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F24\!!!
S!!J4!F25!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F25\!!!
S!!J4!F26!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F26\!!!
S!GND!J4!F27!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F27\!!!
S!!J4!F28!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F28\!!!
S!!J4!F29!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F29\!!!
S!GND!J4!F2!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F2\!!!
S!GND!J4!F30!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F30\!!!
S!!J4!F31!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F31\!!!
S!!J4!F32!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F32\!!!
S!GND!J4!F33!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F33\!!!
S!!J4!F34!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F34\!!!
S!!J4!F35!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F35\!!!
S!GND!J4!F36!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F36\!!!
S!!J4!F37!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F37\!!!
S!!J4!F38!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F38\!!!
S!GND!J4!F39!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F39\!!!
S!GND!J4!F3!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F3\!!!
S!VADJ!J4!F40!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F40\!!!
S!FMC_HPC_HA00_CC_P!J4!F4!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F4\!!!
S!FMC_HPC_HA00_CC_N!J4!F5!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F5\!!!
S!GND!J4!F6!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F6\!!!
S!FMC_HPC_HA04_P!J4!F7!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F7\!!!
S!FMC_HPC_HA04_N!J4!F8!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F8\!!!
S!GND!J4!F9!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\F9\!!!
S!FMC_HPC_LA03_N!J4!G10!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G10\!!!
S!GND!J4!G11!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G11\!!!
S!FMC_HPC_LA08_P!J4!G12!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G12\!!!
S!FMC_HPC_LA08_N!J4!G13!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G13\!!!
S!GND!J4!G14!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G14\!!!
S!FMC_HPC_LA12_P!J4!G15!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G15\!!!
S!FMC_HPC_LA12_N!J4!G16!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G16\!!!
S!GND!J4!G17!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G17\!!!
S!FMC_HPC_LA16_P!J4!G18!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G18\!!!
S!FMC_HPC_LA16_N!J4!G19!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G19\!!!
S!GND!J4!G1!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G1\!!!
S!GND!J4!G20!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G20\!!!
S!FMC_HPC_LA20_P!J4!G21!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G21\!!!
S!FMC_HPC_LA20_N!J4!G22!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G22\!!!
S!GND!J4!G23!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G23\!!!
S!FMC_HPC_LA22_P!J4!G24!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G24\!!!
S!FMC_HPC_LA22_N!J4!G25!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G25\!!!
S!GND!J4!G26!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G26\!!!
S!FMC_HPC_LA25_P!J4!G27!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G27\!!!
S!FMC_HPC_LA25_N!J4!G28!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G28\!!!
S!GND!J4!G29!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G29\!!!
S!FMC_HPC_CLK1_M2C_P!J4!G2!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G2\!!!
S!FMC_HPC_LA29_P!J4!G30!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G30\!!!
S!FMC_HPC_LA29_N!J4!G31!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G31\!!!
S!GND!J4!G32!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G32\!!!
S!FMC_HPC_LA31_P!J4!G33!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G33\!!!
S!FMC_HPC_LA31_N!J4!G34!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G34\!!!
S!GND!J4!G35!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G35\!!!
S!FMC_HPC_LA33_P!J4!G36!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G36\!!!
S!FMC_HPC_LA33_N!J4!G37!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G37\!!!
S!GND!J4!G38!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G38\!!!
S!VADJ!J4!G39!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G39\!!!
S!FMC_HPC_CLK1_M2C_N!J4!G3!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G3\!!!
S!GND!J4!G40!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G40\!!!
S!GND!J4!G4!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G4\!!!
S!GND!J4!G5!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G5\!!!
S!FMC_HPC_LA00_CC_P!J4!G6!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G6\!!!
S!FMC_HPC_LA00_CC_N!J4!G7!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G7\!!!
S!GND!J4!G8!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G8\!!!
S!FMC_HPC_LA03_P!J4!G9!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\G9\!!!
S!FMC_HPC_LA04_P!J4!H10!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H10\!!!
S!FMC_HPC_LA04_N!J4!H11!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H11\!!!
S!GND!J4!H12!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H12\!!!
S!FMC_HPC_LA07_P!J4!H13!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H13\!!!
S!FMC_HPC_LA07_N!J4!H14!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H14\!!!
S!GND!J4!H15!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H15\!!!
S!FMC_HPC_LA11_P!J4!H16!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H16\!!!
S!FMC_HPC_LA11_N!J4!H17!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H17\!!!
S!GND!J4!H18!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H18\!!!
S!FMC_HPC_LA15_P!J4!H19!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H19\!!!
S!!J4!H1!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H1\!!!
S!FMC_HPC_LA15_N!J4!H20!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H20\!!!
S!GND!J4!H21!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H21\!!!
S!FMC_HPC_LA19_P!J4!H22!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H22\!!!
S!FMC_HPC_LA19_N!J4!H23!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H23\!!!
S!GND!J4!H24!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H24\!!!
S!FMC_HPC_LA21_P!J4!H25!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H25\!!!
S!FMC_HPC_LA21_N!J4!H26!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H26\!!!
S!GND!J4!H27!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H27\!!!
S!FMC_HPC_LA24_P!J4!H28!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H28\!!!
S!FMC_HPC_LA24_N!J4!H29!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H29\!!!
S!FMC_HPC_PRSNT_M2C_B!J4!H2!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H2\!!!
S!GND!J4!H30!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H30\!!!
S!FMC_HPC_LA28_P!J4!H31!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H31\!!!
S!FMC_HPC_LA28_N!J4!H32!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H32\!!!
S!GND!J4!H33!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H33\!!!
S!FMC_HPC_LA30_P!J4!H34!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H34\!!!
S!FMC_HPC_LA30_N!J4!H35!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H35\!!!
S!GND!J4!H36!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H36\!!!
S!FMC_HPC_LA32_P!J4!H37!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H37\!!!
S!FMC_HPC_LA32_N!J4!H38!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H38\!!!
S!GND!J4!H39!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H39\!!!
S!GND!J4!H3!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H3\!!!
S!VADJ!J4!H40!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H40\!!!
S!FMC_HPC_CLK0_M2C_P!J4!H4!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H4\!!!
S!FMC_HPC_CLK0_M2C_N!J4!H5!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H5\!!!
S!GND!J4!H6!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H6\!!!
S!FMC_HPC_LA02_P!J4!H7!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H7\!!!
S!FMC_HPC_LA02_N!J4!H8!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H8\!!!
S!GND!J4!H9!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\H9\!!!
S!FMC_HPC_HA07_N!J4!J10!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J10\!!!
S!GND!J4!J11!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J11\!!!
S!FMC_HPC_HA11_P!J4!J12!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J12\!!!
S!FMC_HPC_HA11_N!J4!J13!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J13\!!!
S!GND!J4!J14!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J14\!!!
S!FMC_HPC_HA14_P!J4!J15!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J15\!!!
S!FMC_HPC_HA14_N!J4!J16!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J16\!!!
S!GND!J4!J17!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J17\!!!
S!FMC_HPC_HA18_P!J4!J18!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J18\!!!
S!FMC_HPC_HA18_N!J4!J19!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J19\!!!
S!GND!J4!J1!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J1\!!!
S!GND!J4!J20!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J20\!!!
S!FMC_HPC_HA22_P!J4!J21!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J21\!!!
S!FMC_HPC_HA22_N!J4!J22!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J22\!!!
S!GND!J4!J23!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J23\!!!
S!!J4!J24!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J24\!!!
S!!J4!J25!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J25\!!!
S!GND!J4!J26!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J26\!!!
S!!J4!J27!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J27\!!!
S!!J4!J28!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J28\!!!
S!GND!J4!J29!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J29\!!!
S!!J4!J2!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J2\!!!
S!!J4!J30!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J30\!!!
S!!J4!J31!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J31\!!!
S!GND!J4!J32!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J32\!!!
S!!J4!J33!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J33\!!!
S!!J4!J34!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J34\!!!
S!GND!J4!J35!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J35\!!!
S!!J4!J36!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J36\!!!
S!!J4!J37!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J37\!!!
S!GND!J4!J38!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J38\!!!
S!!J4!J39!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J39\!!!
S!!J4!J3!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J3\!!!
S!GND!J4!J40!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J40\!!!
S!GND!J4!J4!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J4\!!!
S!GND!J4!J5!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J5\!!!
S!FMC_HPC_HA03_P!J4!J6!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J6\!!!
S!FMC_HPC_HA03_N!J4!J7!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J7\!!!
S!GND!J4!J8!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J8\!!!
S!FMC_HPC_HA07_P!J4!J9!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\J9\!!!
S!FMC_HPC_HA06_P!J4!K10!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K10\!!!
S!FMC_HPC_HA06_N!J4!K11!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K11\!!!
S!GND!J4!K12!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K12\!!!
S!FMC_HPC_HA10_P!J4!K13!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K13\!!!
S!FMC_HPC_HA10_N!J4!K14!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K14\!!!
S!GND!J4!K15!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K15\!!!
S!FMC_HPC_HA17_CC_P!J4!K16!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K16\!!!
S!FMC_HPC_HA17_CC_N!J4!K17!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K17\!!!
S!GND!J4!K18!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K18\!!!
S!FMC_HPC_HA21_P!J4!K19!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K19\!!!
S!!J4!K1!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K1\!!!
S!FMC_HPC_HA21_N!J4!K20!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K20\!!!
S!GND!J4!K21!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K21\!!!
S!FMC_HPC_HA23_P!J4!K22!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K22\!!!
S!FMC_HPC_HA23_N!J4!K23!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K23\!!!
S!GND!J4!K24!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K24\!!!
S!!J4!K25!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K25\!!!
S!!J4!K26!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K26\!!!
S!GND!J4!K27!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K27\!!!
S!!J4!K28!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K28\!!!
S!!J4!K29!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K29\!!!
S!GND!J4!K2!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K2\!!!
S!GND!J4!K30!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K30\!!!
S!!J4!K31!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K31\!!!
S!!J4!K32!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K32\!!!
S!GND!J4!K33!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K33\!!!
S!!J4!K34!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K34\!!!
S!!J4!K35!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K35\!!!
S!GND!J4!K36!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K36\!!!
S!!J4!K37!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K37\!!!
S!!J4!K38!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K38\!!!
S!GND!J4!K39!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K39\!!!
S!GND!J4!K3!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K3\!!!
S!!J4!K40!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K40\!!!
S!!J4!K4!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K4\!!!
S!!J4!K5!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K5\!!!
S!GND!J4!K6!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K6\!!!
S!FMC_HPC_HA02_P!J4!K7!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K7\!!!
S!FMC_HPC_HA02_N!J4!K8!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K8\!!!
S!GND!J4!K9!@\ULTIMA\.\SCH001\(sch_1):\INS354679\@\ASP-134486-01\.\ASP-134486-01.Normal\(chips)!ASP-134486-01_ASP13448601_ASP-134486-01!!!F54!!!\K9\!!!
S!FMC_LPC_LA06_P!J5!C10!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C10\!!!
S!FMC_LPC_LA06_N!J5!C11!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C11\!!!
S!GND!J5!C12!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C12\!!!
S!GND!J5!C13!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C13\!!!
S!FMC_LPC_LA10_P!J5!C14!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C14\!!!
S!FMC_LPC_LA10_N!J5!C15!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C15\!!!
S!GND!J5!C16!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C16\!!!
S!GND!J5!C17!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C17\!!!
S!FMC_LPC_LA14_P!J5!C18!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C18\!!!
S!FMC_LPC_LA14_N!J5!C19!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C19\!!!
S!GND!J5!C1!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C1\!!!
S!GND!J5!C20!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C20\!!!
S!GND!J5!C21!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C21\!!!
S!FMC_LPC_LA18_CC_P!J5!C22!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C22\!!!
S!FMC_LPC_LA18_CC_N!J5!C23!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C23\!!!
S!GND!J5!C24!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C24\!!!
S!GND!J5!C25!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C25\!!!
S!FMC_LPC_LA27_P!J5!C26!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C26\!!!
S!FMC_LPC_LA27_N!J5!C27!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C27\!!!
S!GND!J5!C28!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C28\!!!
S!GND!J5!C29!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C29\!!!
S!FMC_LPC_DP0_C2M_P!J5!C2!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C2\!!!
S!FMC_LPC_IIC_SCL!J5!C30!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C30\!!!
S!FMC_LPC_IIC_SDA!J5!C31!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C31\!!!
S!GND!J5!C32!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C32\!!!
S!GND!J5!C33!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C33\!!!
S!GND!J5!C34!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C34\!!!
S!VCC12_P!J5!C35!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C35\!!!
S!GND!J5!C36!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C36\!!!
S!VCC12_P!J5!C37!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C37\!!!
S!GND!J5!C38!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C38\!!!
S!GND!J5!C39!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C39\!!!
S!FMC_LPC_DP0_C2M_N!J5!C3!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C3\!!!
S!GND!J5!C40!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C40\!!!
S!GND!J5!C4!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C4\!!!
S!GND!J5!C5!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C5\!!!
S!FMC_LPC_DP0_M2C_P!J5!C6!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C6\!!!
S!FMC_LPC_DP0_M2C_N!J5!C7!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C7\!!!
S!GND!J5!C8!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C8\!!!
S!GND!J5!C9!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\C9\!!!
S!GND!J5!D10!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D10\!!!
S!FMC_LPC_LA05_P!J5!D11!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D11\!!!
S!FMC_LPC_LA05_N!J5!D12!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D12\!!!
S!GND!J5!D13!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D13\!!!
S!FMC_LPC_LA09_P!J5!D14!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D14\!!!
S!FMC_LPC_LA09_N!J5!D15!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D15\!!!
S!GND!J5!D16!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D16\!!!
S!FMC_LPC_LA13_P!J5!D17!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D17\!!!
S!FMC_LPC_LA13_N!J5!D18!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D18\!!!
S!GND!J5!D19!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D19\!!!
S!PWRCTL1_VCC4A_PG!J5!D1!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D1\!!!
S!FMC_LPC_LA17_CC_P!J5!D20!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D20\!!!
S!FMC_LPC_LA17_CC_N!J5!D21!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D21\!!!
S!GND!J5!D22!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D22\!!!
S!FMC_LPC_LA23_P!J5!D23!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D23\!!!
S!FMC_LPC_LA23_N!J5!D24!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D24\!!!
S!GND!J5!D25!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D25\!!!
S!FMC_LPC_LA26_P!J5!D26!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D26\!!!
S!FMC_LPC_LA26_N!J5!D27!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D27\!!!
S!GND!J5!D28!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D28\!!!
S!FMC_LPC_TCK_BUF!J5!D29!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D29\!!!
S!GND!J5!D2!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D2\!!!
S!FMC_HPC_TDO_LPC_TDI!J5!D30!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D30\!!!
S!FMC_LPC_TDO_FPGA_TDI!J5!D31!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D31\!!!
S!GND!J5!D32!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D32\!!!
S!FMC_LPC_TMS_BUF!J5!D33!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D33\!!!
S!!J5!D34!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D34\!!!
S!GND!J5!D35!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D35\!!!
S!GND!J5!D36!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D36\!!!
S!GND!J5!D37!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D37\!!!
S!GND!J5!D38!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D38\!!!
S!GND!J5!D39!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D39\!!!
S!GND!J5!D3!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D3\!!!
S!GND!J5!D40!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D40\!!!
S!FMC_LPC_GBTCLK0_M2C_P!J5!D4!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D4\!!!
S!FMC_LPC_GBTCLK0_M2C_N!J5!D5!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D5\!!!
S!GND!J5!D6!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D6\!!!
S!GND!J5!D7!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D7\!!!
S!FMC_LPC_LA01_CC_P!J5!D8!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D8\!!!
S!FMC_LPC_LA01_CC_N!J5!D9!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\D9\!!!
S!FMC_LPC_LA03_N!J5!G10!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G10\!!!
S!GND!J5!G11!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G11\!!!
S!FMC_LPC_LA08_P!J5!G12!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G12\!!!
S!FMC_LPC_LA08_N!J5!G13!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G13\!!!
S!GND!J5!G14!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G14\!!!
S!FMC_LPC_LA12_P!J5!G15!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G15\!!!
S!FMC_LPC_LA12_N!J5!G16!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G16\!!!
S!GND!J5!G17!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G17\!!!
S!FMC_LPC_LA16_P!J5!G18!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G18\!!!
S!FMC_LPC_LA16_N!J5!G19!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G19\!!!
S!GND!J5!G1!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G1\!!!
S!GND!J5!G20!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G20\!!!
S!FMC_LPC_LA20_P!J5!G21!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G21\!!!
S!FMC_LPC_LA20_N!J5!G22!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G22\!!!
S!GND!J5!G23!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G23\!!!
S!FMC_LPC_LA22_P!J5!G24!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G24\!!!
S!FMC_LPC_LA22_N!J5!G25!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G25\!!!
S!GND!J5!G26!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G26\!!!
S!FMC_LPC_LA25_P!J5!G27!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G27\!!!
S!FMC_LPC_LA25_N!J5!G28!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G28\!!!
S!GND!J5!G29!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G29\!!!
S!FMC_LPC_CLK1_M2C_P!J5!G2!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G2\!!!
S!FMC_LPC_LA29_P!J5!G30!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G30\!!!
S!FMC_LPC_LA29_N!J5!G31!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G31\!!!
S!GND!J5!G32!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G32\!!!
S!FMC_LPC_LA31_P!J5!G33!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G33\!!!
S!FMC_LPC_LA31_N!J5!G34!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G34\!!!
S!GND!J5!G35!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G35\!!!
S!FMC_LPC_LA33_P!J5!G36!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G36\!!!
S!FMC_LPC_LA33_N!J5!G37!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G37\!!!
S!GND!J5!G38!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G38\!!!
S!VADJ!J5!G39!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G39\!!!
S!FMC_LPC_CLK1_M2C_N!J5!G3!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G3\!!!
S!GND!J5!G40!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G40\!!!
S!GND!J5!G4!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G4\!!!
S!GND!J5!G5!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G5\!!!
S!FMC_LPC_LA00_CC_P!J5!G6!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G6\!!!
S!FMC_LPC_LA00_CC_N!J5!G7!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G7\!!!
S!GND!J5!G8!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G8\!!!
S!FMC_LPC_LA03_P!J5!G9!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\G9\!!!
S!FMC_LPC_LA04_P!J5!H10!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H10\!!!
S!FMC_LPC_LA04_N!J5!H11!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H11\!!!
S!GND!J5!H12!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H12\!!!
S!FMC_LPC_LA07_P!J5!H13!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H13\!!!
S!FMC_LPC_LA07_N!J5!H14!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H14\!!!
S!GND!J5!H15!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H15\!!!
S!FMC_LPC_LA11_P!J5!H16!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H16\!!!
S!FMC_LPC_LA11_N!J5!H17!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H17\!!!
S!GND!J5!H18!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H18\!!!
S!FMC_LPC_LA15_P!J5!H19!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H19\!!!
S!!J5!H1!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H1\!!!
S!FMC_LPC_LA15_N!J5!H20!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H20\!!!
S!GND!J5!H21!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H21\!!!
S!FMC_LPC_LA19_P!J5!H22!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H22\!!!
S!FMC_LPC_LA19_N!J5!H23!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H23\!!!
S!GND!J5!H24!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H24\!!!
S!FMC_LPC_LA21_P!J5!H25!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H25\!!!
S!FMC_LPC_LA21_N!J5!H26!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H26\!!!
S!GND!J5!H27!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H27\!!!
S!FMC_LPC_LA24_P!J5!H28!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H28\!!!
S!FMC_LPC_LA24_N!J5!H29!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H29\!!!
S!FMC_LPC_PRSNT_M2C_B!J5!H2!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H2\!!!
S!GND!J5!H30!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H30\!!!
S!FMC_LPC_LA28_P!J5!H31!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H31\!!!
S!FMC_LPC_LA28_N!J5!H32!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H32\!!!
S!GND!J5!H33!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H33\!!!
S!FMC_LPC_LA30_P!J5!H34!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H34\!!!
S!FMC_LPC_LA30_N!J5!H35!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H35\!!!
S!GND!J5!H36!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H36\!!!
S!FMC_LPC_LA32_P!J5!H37!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H37\!!!
S!FMC_LPC_LA32_N!J5!H38!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H38\!!!
S!GND!J5!H39!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H39\!!!
S!GND!J5!H3!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H3\!!!
S!VADJ!J5!H40!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H40\!!!
S!FMC_LPC_CLK0_M2C_P!J5!H4!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H4\!!!
S!FMC_LPC_CLK0_M2C_N!J5!H5!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H5\!!!
S!GND!J5!H6!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H6\!!!
S!FMC_LPC_LA02_P!J5!H7!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H7\!!!
S!FMC_LPC_LA02_N!J5!H8!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H8\!!!
S!GND!J5!H9!@\ULTIMA\.\SCH001\(sch_1):\INS624682\@\ASP-134603-01\.\ASP-134603-01.Normal\(chips)!ASP-134603-01_ASP13460301_ASP-134603-01!!!F53!!!\H9\!!!
S!PCIE_PRSNT_X1!J6!1!@\ULTIMA\.\SCH001\(sch_1):\INS860518\@\HTSW-103-07-T-D\.\HTSW-103-07-T-D.Normal\(chips)!HTSW-103-07-T-D_HDRV6W64P254_2X3_762X502X838P_HTSW-103-07-T-D!!!F52!!!\1\!!!
S!PCIE_PRSNT_B!J6!2!@\ULTIMA\.\SCH001\(sch_1):\INS860518\@\HTSW-103-07-T-D\.\HTSW-103-07-T-D.Normal\(chips)!HTSW-103-07-T-D_HDRV6W64P254_2X3_762X502X838P_HTSW-103-07-T-D!!!F52!!!\2\!!!
S!PCIE_PRSNT_X4!J6!3!@\ULTIMA\.\SCH001\(sch_1):\INS860518\@\HTSW-103-07-T-D\.\HTSW-103-07-T-D.Normal\(chips)!HTSW-103-07-T-D_HDRV6W64P254_2X3_762X502X838P_HTSW-103-07-T-D!!!F52!!!\3\!!!
S!PCIE_PRSNT_B!J6!4!@\ULTIMA\.\SCH001\(sch_1):\INS860518\@\HTSW-103-07-T-D\.\HTSW-103-07-T-D.Normal\(chips)!HTSW-103-07-T-D_HDRV6W64P254_2X3_762X502X838P_HTSW-103-07-T-D!!!F52!!!\4\!!!
S!PCIE_PRSNT_X8!J6!5!@\ULTIMA\.\SCH001\(sch_1):\INS860518\@\HTSW-103-07-T-D\.\HTSW-103-07-T-D.Normal\(chips)!HTSW-103-07-T-D_HDRV6W64P254_2X3_762X502X838P_HTSW-103-07-T-D!!!F52!!!\5\!!!
S!PCIE_PRSNT_B!J6!6!@\ULTIMA\.\SCH001\(sch_1):\INS860518\@\HTSW-103-07-T-D\.\HTSW-103-07-T-D.Normal\(chips)!HTSW-103-07-T-D_HDRV6W64P254_2X3_762X502X838P_HTSW-103-07-T-D!!!F52!!!\6\!!!
S!!J7!A10!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A10\!!!
S!N804884!J7!A11!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A11\!!!
S!GND!J7!A12!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A12\!!!
S!PCIE_CLK_QO_C_P!J7!A13!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A13\!!!
S!PCIE_CLK_QO_C_N!J7!A14!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A14\!!!
S!GND!J7!A15!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A15\!!!
S!PCIE_TX0_C_P!J7!A16!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A16\!!!
S!PCIE_TX0_C_N!J7!A17!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A17\!!!
S!GND!J7!A18!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A18\!!!
S!!J7!A19!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A19\!!!
S!PCIE_PRSNT_B!J7!A1!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A1\!!!
S!GND!J7!A20!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A20\!!!
S!PCIE_TX1_C_P!J7!A21!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A21\!!!
S!PCIE_TX1_C_N!J7!A22!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A22\!!!
S!GND!J7!A23!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A23\!!!
S!GND!J7!A24!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A24\!!!
S!PCIE_TX2_C_P!J7!A25!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A25\!!!
S!PCIE_TX2_C_N!J7!A26!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A26\!!!
S!GND!J7!A27!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A27\!!!
S!GND!J7!A28!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A28\!!!
S!PCIE_TX3_C_P!J7!A29!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A29\!!!
S!!J7!A2!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A2\!!!
S!PCIE_TX3_C_N!J7!A30!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A30\!!!
S!GND!J7!A31!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A31\!!!
S!!J7!A32!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A32\!!!
S!!J7!A33!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A33\!!!
S!GND!J7!A34!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A34\!!!
S!PCIE_TX4_C_N!J7!A35!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A35\!!!
S!N851038!J7!A36!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A36\!!!
S!GND!J7!A37!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A37\!!!
S!GND!J7!A38!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A38\!!!
S!PCIE_TX5_C_P!J7!A39!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A39\!!!
S!!J7!A3!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A3\!!!
S!PCIE_TX5_C_N!J7!A40!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A40\!!!
S!GND!J7!A41!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A41\!!!
S!GND!J7!A42!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A42\!!!
S!PCIE_TX6_C_P!J7!A43!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A43\!!!
S!PCIE_TX6_C_N!J7!A44!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A44\!!!
S!GND!J7!A45!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A45\!!!
S!GND!J7!A46!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A46\!!!
S!PCIE_TX7_C_P!J7!A47!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A47\!!!
S!PCIE_TX7_C_N!J7!A48!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A48\!!!
S!GND!J7!A49!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A49\!!!
S!GND!J7!A4!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A4\!!!
S!!J7!A5!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A5\!!!
S!!J7!A6!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A6\!!!
S!!J7!A7!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A7\!!!
S!!J7!A8!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A8\!!!
S!!J7!A9!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\A9\!!!
S!!J7!B10!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B10\!!!
S!N801046!J7!B11!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B11\!!!
S!!J7!B12!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B12\!!!
S!GND!J7!B13!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B13\!!!
S!PCIE_RX0_P!J7!B14!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B14\!!!
S!PCIE_RX0_N!J7!B15!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B15\!!!
S!GND!J7!B16!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B16\!!!
S!PCIE_PRSNT_X1!J7!B17!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B17\!!!
S!GND!J7!B18!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B18\!!!
S!PCIE_RX1_P!J7!B19!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B19\!!!
S!!J7!B1!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B1\!!!
S!PCIE_RX1_N!J7!B20!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B20\!!!
S!GND!J7!B21!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B21\!!!
S!GND!J7!B22!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B22\!!!
S!PCIE_RX2_P!J7!B23!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B23\!!!
S!PCIE_RX2_N!J7!B24!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B24\!!!
S!GND!J7!B25!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B25\!!!
S!GND!J7!B26!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B26\!!!
S!PCIE_RX3_P!J7!B27!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B27\!!!
S!PCIE_RX3_N!J7!B28!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B28\!!!
S!GND!J7!B29!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B29\!!!
S!!J7!B2!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B2\!!!
S!!J7!B30!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B30\!!!
S!PCIE_PRSNT_X4!J7!B31!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B31\!!!
S!GND!J7!B32!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B32\!!!
S!PCIE_RX4_P!J7!B33!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B33\!!!
S!PCIE_RX4_N!J7!B34!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B34\!!!
S!GND!J7!B35!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B35\!!!
S!GND!J7!B36!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B36\!!!
S!PCIE_RX5_P!J7!B37!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B37\!!!
S!PCIE_RX5_N!J7!B38!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B38\!!!
S!GND!J7!B39!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B39\!!!
S!!J7!B3!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B3\!!!
S!GND!J7!B40!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B40\!!!
S!PCIE_RX6_P!J7!B41!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B41\!!!
S!PCIE_RX6_N!J7!B42!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B42\!!!
S!GND!J7!B43!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B43\!!!
S!GND!J7!B44!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B44\!!!
S!PCIE_RX7_P!J7!B45!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B45\!!!
S!PCIE_RX7_N!J7!B46!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B46\!!!
S!GND!J7!B47!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B47\!!!
S!PCIE_PRSNT_X8!J7!B48!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B48\!!!
S!GND!J7!B49!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B49\!!!
S!GND!J7!B4!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B4\!!!
S!!J7!B5!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B5\!!!
S!!J7!B6!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B6\!!!
S!GND!J7!B7!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B7\!!!
S!!J7!B8!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B8\!!!
S!!J7!B9!@\ULTIMA\.\SCH001\(sch_1):\INS800788\@\87715-9202\.\87715-9202.Normal\(chips)!87715-9202_877159202_87715-9202!!!F51!!!\B9\!!!
S!SFP_VCCR!L1!1!@\ULTIMA\.\SCH001\(sch_1):\INS1066103\@\NLCV32T-4R7M-EFR\.\NLCV32T-4R7M-EFR.Normal\(chips)!NLCV32T-4R7M-EFR_INDPM3225X240N_DISCRETE_4.7UH!!!F50!!!\1\!!!
S!GND!L1!2!@\ULTIMA\.\SCH001\(sch_1):\INS1066103\@\NLCV32T-4R7M-EFR\.\NLCV32T-4R7M-EFR.Normal\(chips)!NLCV32T-4R7M-EFR_INDPM3225X240N_DISCRETE_4.7UH!!!F50!!!\2\!!!
S!SFP_VCCT!L2!1!@\ULTIMA\.\SCH001\(sch_1):\INS1066229\@\NLCV32T-4R7M-EFR\.\NLCV32T-4R7M-EFR.Normal\(chips)!NLCV32T-4R7M-EFR_INDPM3225X240N_DISCRETE_4.7UH!!!F49!!!\1\!!!
S!GND!L2!2!@\ULTIMA\.\SCH001\(sch_1):\INS1066229\@\NLCV32T-4R7M-EFR\.\NLCV32T-4R7M-EFR.Normal\(chips)!NLCV32T-4R7M-EFR_INDPM3225X240N_DISCRETE_4.7UH!!!F49!!!\2\!!!
S!GND!LED1!1!@\ULTIMA\.\SCH001\(sch_1):\INS219536\@\SM0603SRC\.\SM0603SRC.Normal\(chips)!SM0603SRC_SM0603SRC_SM0603SRC!!!F48!!!\A\!!!
S!N219592!LED1!2!@\ULTIMA\.\SCH001\(sch_1):\INS219536\@\SM0603SRC\.\SM0603SRC.Normal\(chips)!SM0603SRC_SM0603SRC_SM0603SRC!!!F48!!!\K\!!!
S!N634727!Q1!3!@\ULTIMA\.\SCH001\(sch_1):\INS634729\@\NDS331N\.\NDS331N.Normal\(chips)!NDS331N_SOT95P251X112-3N_NDS331N!!!F47!!!\D\!!!
S!PWRCTL1_VCC4A_PG!Q1!1!@\ULTIMA\.\SCH001\(sch_1):\INS634729\@\NDS331N\.\NDS331N.Normal\(chips)!NDS331N_SOT95P251X112-3N_NDS331N!!!F47!!!\G\!!!
S!GND!Q1!2!@\ULTIMA\.\SCH001\(sch_1):\INS634729\@\NDS331N\.\NDS331N.Normal\(chips)!NDS331N_SOT95P251X112-3N_NDS331N!!!F47!!!\S\!!!
S!N1066069!Q2!3!@\ULTIMA\.\SCH001\(sch_1):\INS1066515\@\NDS331N\.\NDS331N.Normal\(chips)!NDS331N_SOT95P251X112-3N_NDS331N!!!F46!!!\D\!!!
S!SFP_TX_DISABLE!Q2!1!@\ULTIMA\.\SCH001\(sch_1):\INS1066515\@\NDS331N\.\NDS331N.Normal\(chips)!NDS331N_SOT95P251X112-3N_NDS331N!!!F46!!!\G\!!!
S!GND!Q2!2!@\ULTIMA\.\SCH001\(sch_1):\INS1066515\@\NDS331N\.\NDS331N.Normal\(chips)!NDS331N_SOT95P251X112-3N_NDS331N!!!F46!!!\S\!!!
S!VCC1V5_FPGA!R1!1!@\ULTIMA\.\SCH001\(sch_1):\INS222065\@\ERA-3AEB80R6V\.\ERA-3AEB80R6V.Normal\(chips)!ERA-3AEB80R6V_ERA3AEB101V_DISCRETE_80.6!!!F45!!!\1\!!!
S!VRN_33!R1!2!@\ULTIMA\.\SCH001\(sch_1):\INS222065\@\ERA-3AEB80R6V\.\ERA-3AEB80R6V.Normal\(chips)!ERA-3AEB80R6V_ERA3AEB101V_DISCRETE_80.6!!!F45!!!\2\!!!
S!VRP_33!R4!1!@\ULTIMA\.\SCH001\(sch_1):\INS222101\@\ERA-3AEB80R6V\.\ERA-3AEB80R6V.Normal\(chips)!ERA-3AEB80R6V_ERA3AEB101V_DISCRETE_80.6!!!F44!!!\1\!!!
S!GND!R4!2!@\ULTIMA\.\SCH001\(sch_1):\INS222101\@\ERA-3AEB80R6V\.\ERA-3AEB80R6V.Normal\(chips)!ERA-3AEB80R6V_ERA3AEB101V_DISCRETE_80.6!!!F44!!!\2\!!!
S!JTAG_TCK!R10!1!@\ULTIMA\.\SCH001\(sch_1):\INS280735\@\ERA-6ARB472V\.\ERA-6ARB472V.Normal\(chips)!ERA-6ARB472V_ERA6AEB1020V_DISCRETE_10K!!!F43!!!\1\!!!
S!GND!R10!2!@\ULTIMA\.\SCH001\(sch_1):\INS280735\@\ERA-6ARB472V\.\ERA-6ARB472V.Normal\(chips)!ERA-6ARB472V_ERA6AEB1020V_DISCRETE_10K!!!F43!!!\2\!!!
S!JTAG_TMS!R12!1!@\ULTIMA\.\SCH001\(sch_1):\INS280605\@\ERA-6ARB472V\.\ERA-6ARB472V.Normal\(chips)!ERA-6ARB472V_ERA6AEB1020V_DISCRETE_10K!!!F42!!!\1\!!!
S!GND!R12!2!@\ULTIMA\.\SCH001\(sch_1):\INS280605\@\ERA-6ARB472V\.\ERA-6ARB472V.Normal\(chips)!ERA-6ARB472V_ERA6AEB1020V_DISCRETE_10K!!!F42!!!\2\!!!
S!N263862!R11!1!@\ULTIMA\.\SCH001\(sch_1):\INS263792\@\ERA-6ARB472V\.\ERA-6ARB472V.Normal\(chips)!ERA-6ARB472V_ERA6AEB1020V_DISCRETE_15!!!F41!!!\1\!!!
S!JTAG_TCK!R11!2!@\ULTIMA\.\SCH001\(sch_1):\INS263792\@\ERA-6ARB472V\.\ERA-6ARB472V.Normal\(chips)!ERA-6ARB472V_ERA6AEB1020V_DISCRETE_15!!!F41!!!\2\!!!
S!N263896!R7!1!@\ULTIMA\.\SCH001\(sch_1):\INS263836\@\ERA-6ARB472V\.\ERA-6ARB472V.Normal\(chips)!ERA-6ARB472V_ERA6AEB1020V_DISCRETE_15!!!F40!!!\1\!!!
S!JTAG_TDI!R7!2!@\ULTIMA\.\SCH001\(sch_1):\INS263836\@\ERA-6ARB472V\.\ERA-6ARB472V.Normal\(chips)!ERA-6ARB472V_ERA6AEB1020V_DISCRETE_15!!!F40!!!\2\!!!
S!N263906!R8!1!@\ULTIMA\.\SCH001\(sch_1):\INS263870\@\ERA-6ARB472V\.\ERA-6ARB472V.Normal\(chips)!ERA-6ARB472V_ERA6AEB1020V_DISCRETE_15!!!F39!!!\1\!!!
S!JTAG_TMS!R8!2!@\ULTIMA\.\SCH001\(sch_1):\INS263870\@\ERA-6ARB472V\.\ERA-6ARB472V.Normal\(chips)!ERA-6ARB472V_ERA6AEB1020V_DISCRETE_15!!!F39!!!\2\!!!
S!MGTAVTT!R13!1!@\ULTIMA\.\SCH001\(sch_1):\INS1252629\@\RT0603FRE10100RL\.\RT0603FRE10100RL.Normal\(chips)!RT0603FRE10100RL_RESC1608X55N_DISCRETE_100!!!F38!!!\1\!!!
S!N1252713!R13!2!@\ULTIMA\.\SCH001\(sch_1):\INS1252629\@\RT0603FRE10100RL\.\RT0603FRE10100RL.Normal\(chips)!RT0603FRE10100RL_RESC1608X55N_DISCRETE_100!!!F38!!!\2\!!!
S!N321015!R14!1!@\ULTIMA\.\SCH001\(sch_1):\INS320977\@\ERA-6ARB472V\.\ERA-6ARB472V.Normal\(chips)!ERA-6ARB472V_ERA6AEB1020V_DISCRETE_4.7K!!!F37!!!\1\!!!
S!GND!R14!2!@\ULTIMA\.\SCH001\(sch_1):\INS320977\@\ERA-6ARB472V\.\ERA-6ARB472V.Normal\(chips)!ERA-6ARB472V_ERA6AEB1020V_DISCRETE_4.7K!!!F37!!!\2\!!!
S!DDR3_CKE0!R16!1!@\ULTIMA\.\SCH001\(sch_1):\INS321529\@\ERA-6ARB472V\.\ERA-6ARB472V.Normal\(chips)!ERA-6ARB472V_ERA6AEB1020V_DISCRETE_4.7K!!!F36!!!\1\!!!
S!GND!R16!2!@\ULTIMA\.\SCH001\(sch_1):\INS321529\@\ERA-6ARB472V\.\ERA-6ARB472V.Normal\(chips)!ERA-6ARB472V_ERA6AEB1020V_DISCRETE_4.7K!!!F36!!!\2\!!!
S!DDR3_CKE1!R17!1!@\ULTIMA\.\SCH001\(sch_1):\INS321567\@\ERA-6ARB472V\.\ERA-6ARB472V.Normal\(chips)!ERA-6ARB472V_ERA6AEB1020V_DISCRETE_4.7K!!!F35!!!\1\!!!
S!GND!R17!2!@\ULTIMA\.\SCH001\(sch_1):\INS321567\@\ERA-6ARB472V\.\ERA-6ARB472V.Normal\(chips)!ERA-6ARB472V_ERA6AEB1020V_DISCRETE_4.7K!!!F35!!!\2\!!!
S!VCC1V5_FPGA!R18!1!@\ULTIMA\.\SCH001\(sch_1):\INS321853\@\ERA-6ARB472V\.\ERA-6ARB472V.Normal\(chips)!ERA-6ARB472V_ERA6AEB1020V_DISCRETE_4.7K!!!F34!!!\1\!!!
S!N321885!R18!2!@\ULTIMA\.\SCH001\(sch_1):\INS321853\@\ERA-6ARB472V\.\ERA-6ARB472V.Normal\(chips)!ERA-6ARB472V_ERA6AEB1020V_DISCRETE_4.7K!!!F34!!!\2\!!!
S!N220964!R3!1!@\ULTIMA\.\SCH001\(sch_1):\INS220918\@\ERA-6ARB472V\.\ERA-6ARB472V.Normal\(chips)!ERA-6ARB472V_ERA6AEB1020V_DISCRETE_4.7K!!!F33!!!\1\!!!
S!N220912!R3!2!@\ULTIMA\.\SCH001\(sch_1):\INS220918\@\ERA-6ARB472V\.\ERA-6ARB472V.Normal\(chips)!ERA-6ARB472V_ERA6AEB1020V_DISCRETE_4.7K!!!F33!!!\2\!!!
S!N219684!R5!1!@\ULTIMA\.\SCH001\(sch_1):\INS219650\@\ERA-6ARB472V\.\ERA-6ARB472V.Normal\(chips)!ERA-6ARB472V_ERA6AEB1020V_DISCRETE_4.7K!!!F32!!!\1\!!!
S!FPGA_INIT_B!R5!2!@\ULTIMA\.\SCH001\(sch_1):\INS219650\@\ERA-6ARB472V\.\ERA-6ARB472V.Normal\(chips)!ERA-6ARB472V_ERA6AEB1020V_DISCRETE_4.7K!!!F32!!!\2\!!!
S!FMC_HPC_PG_M2C!R15!1!@\ULTIMA\.\SCH001\(sch_1):\INS436449\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_10K!!!F31!!!\1\!!!
S!GND!R15!2!@\ULTIMA\.\SCH001\(sch_1):\INS436449\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_10K!!!F31!!!\2\!!!
S!PWRCTL1_VCC4A_PG!R20!1!@\ULTIMA\.\SCH001\(sch_1):\INS634701\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_10K!!!F30!!!\1\!!!
S!GND!R20!2!@\ULTIMA\.\SCH001\(sch_1):\INS634701\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_10K!!!F30!!!\2\!!!
S!FMC_HPC_PRSNT_M2C_B!R21!1!@\ULTIMA\.\SCH001\(sch_1):\INS457464\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_10K!!!F29!!!\1\!!!
S!GND!R21!2!@\ULTIMA\.\SCH001\(sch_1):\INS457464\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_10K!!!F29!!!\2\!!!
S!FMC_LPC_PRSNT_M2C_B!R22!1!@\ULTIMA\.\SCH001\(sch_1):\INS640063\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_10K!!!F28!!!\1\!!!
S!GND!R22!2!@\ULTIMA\.\SCH001\(sch_1):\INS640063\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_10K!!!F28!!!\2\!!!
S!N634675!R19!1!@\ULTIMA\.\SCH001\(sch_1):\INS634643\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_249!!!F27!!!\1\!!!
S!GND!R19!2!@\ULTIMA\.\SCH001\(sch_1):\INS634643\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_249!!!F27!!!\2\!!!
S!N219592!R2!1!@\ULTIMA\.\SCH001\(sch_1):\INS219560\@\MCT06030D2610BP100\.\MCT06030D2610BP100.Normal\(chips)!MCT06030D2610BP100_RESC1608X55N_DISCRETE_261!!!F26!!!\1\!!!
S!N219596!R2!2!@\ULTIMA\.\SCH001\(sch_1):\INS219560\@\MCT06030D2610BP100\.\MCT06030D2610BP100.Normal\(chips)!MCT06030D2610BP100_RESC1608X55N_DISCRETE_261!!!F26!!!\2\!!!
S!N219748!R6!1!@\ULTIMA\.\SCH001\(sch_1):\INS219716\@\MCT06030D2610BP100\.\MCT06030D2610BP100.Normal\(chips)!MCT06030D2610BP100_RESC1608X55N_DISCRETE_261!!!F25!!!\1\!!!
S!N219596!R6!2!@\ULTIMA\.\SCH001\(sch_1):\INS219716\@\MCT06030D2610BP100\.\MCT06030D2610BP100.Normal\(chips)!MCT06030D2610BP100_RESC1608X55N_DISCRETE_261!!!F25!!!\2\!!!
S!GND!R23!1!@\ULTIMA\.\SCH001\(sch_1):\INS804860\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_15!!!F24!!!\1\!!!
S!N804884!R23!2!@\ULTIMA\.\SCH001\(sch_1):\INS804860\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_15!!!F24!!!\2\!!!
S!N801046!R24!1!@\ULTIMA\.\SCH001\(sch_1):\INS801020\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_DNP!!!F23!!!\1\!!!
S!PCIE_WAKE_B!R24!2!@\ULTIMA\.\SCH001\(sch_1):\INS801020\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_DNP!!!F23!!!\2\!!!
S!N1065779!R25!1!@\ULTIMA\.\SCH001\(sch_1):\INS1069905\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_4.7K!!!F22!!!\1\!!!
S!GND!R25!2!@\ULTIMA\.\SCH001\(sch_1):\INS1069905\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_4.7K!!!F22!!!\2\!!!
S!N1065787!R26!1!@\ULTIMA\.\SCH001\(sch_1):\INS1069929\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_4.7K!!!F21!!!\1\!!!
S!GND!R26!2!@\ULTIMA\.\SCH001\(sch_1):\INS1069929\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_4.7K!!!F21!!!\2\!!!
S!N1066069!R27!1!@\ULTIMA\.\SCH001\(sch_1):\INS1069953\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_4.7K!!!F20!!!\1\!!!
S!GND!R27!2!@\ULTIMA\.\SCH001\(sch_1):\INS1069953\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_4.7K!!!F20!!!\2\!!!
S!SFP_TX_FAULT!R28!1!@\ULTIMA\.\SCH001\(sch_1):\INS1069977\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_4.7K!!!F19!!!\1\!!!
S!GND!R28!2!@\ULTIMA\.\SCH001\(sch_1):\INS1069977\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_4.7K!!!F19!!!\2\!!!
S!N1066607!R29!1!@\ULTIMA\.\SCH001\(sch_1):\INS1066545\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_4.7K!!!F18!!!\1\!!!
S!GND!R29!2!@\ULTIMA\.\SCH001\(sch_1):\INS1066545\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_4.7K!!!F18!!!\2\!!!
S!N1066647!R30!1!@\ULTIMA\.\SCH001\(sch_1):\INS1066569\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_4.7K!!!F17!!!\1\!!!
S!GND!R30!2!@\ULTIMA\.\SCH001\(sch_1):\INS1066569\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_4.7K!!!F17!!!\2\!!!
S!N1108666!R33!1!@\ULTIMA\.\SCH001\(sch_1):\INS1108608\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_4.7K!!!F16!!!\1\!!!
S!N1108548!R33!2!@\ULTIMA\.\SCH001\(sch_1):\INS1108608\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_4.7K!!!F16!!!\2\!!!
S!GND!R31!1!@\ULTIMA\.\SCH001\(sch_1):\INS1256977\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_1K!!!F15!!!\1\!!!
S!PHY_MDC!R31!2!@\ULTIMA\.\SCH001\(sch_1):\INS1256977\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_1K!!!F15!!!\2\!!!
S!VDD_SGMIICLK!R32!1!@\ULTIMA\.\SCH001\(sch_1):\INS1095365\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_10!!!F14!!!\1\!!!
S!VDDA_SGMIICLK!R32!2!@\ULTIMA\.\SCH001\(sch_1):\INS1095365\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_10!!!F14!!!\2\!!!
S!SYSCLK_P!R34!1!@\ULTIMA\.\SCH001\(sch_1):\INS1137997\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_100!!!F13!!!\1\!!!
S!SYSCLK_N!R34!2!@\ULTIMA\.\SCH001\(sch_1):\INS1137997\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_100!!!F13!!!\2\!!!
S!REC_CLOCK_C_P!R37!1!@\ULTIMA\.\SCH001\(sch_1):\INS1236070\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_100!!!F12!!!\1\!!!
S!REC_CLOCK_C_N!R37!2!@\ULTIMA\.\SCH001\(sch_1):\INS1236070\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_100!!!F12!!!\2\!!!
S!GND!R35!1!@\ULTIMA\.\SCH001\(sch_1):\INS1158961\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_4.7!!!F11!!!\1\!!!
S!N1159007!R35!2!@\ULTIMA\.\SCH001\(sch_1):\INS1158961\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_4.7!!!F11!!!\2\!!!
S!N1230765!R36!1!@\ULTIMA\.\SCH001\(sch_1):\INS1230739\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_4.7!!!F10!!!\1\!!!
S!GND!R36!2!@\ULTIMA\.\SCH001\(sch_1):\INS1230739\@\PCF0603R-1K0BT1\.\PCF0603R-1K0BT1.Normal\(chips)!PCF0603R-1K0BT1_RESC1608X55N_DISCRETE_4.7!!!F10!!!\2\!!!
S!FPGA_EMCCLK!R9!1!@\ULTIMA\.\SCH001\(sch_1):\INS270498\@\ERA-6ARB472V\.\ERA-6ARB472V.Normal\(chips)!ERA-6ARB472V_ERA6AEB1020V_DISCRETE_24.9!!!F9!!!\1\!!!
S!N270532!R9!2!@\ULTIMA\.\SCH001\(sch_1):\INS270498\@\ERA-6ARB472V\.\ERA-6ARB472V.Normal\(chips)!ERA-6ARB472V_ERA6AEB1020V_DISCRETE_24.9!!!F9!!!\2\!!!
S!GND!U1!1!@\ULTIMA\.\SCH001\(sch_1):\INS263764\@\08-0625-70\.\08-0625-70.Normal\(chips)!08-0625-70_HDRV8W51P0X254_1X8_2032X254X816P_DIGILENT_USB_JTAG!!!F8!!!\1\!!!
S!N263862!U1!2!@\ULTIMA\.\SCH001\(sch_1):\INS263764\@\08-0625-70\.\08-0625-70.Normal\(chips)!08-0625-70_HDRV8W51P0X254_1X8_2032X254X816P_DIGILENT_USB_JTAG!!!F8!!!\2\!!!
S!N263896!U1!3!@\ULTIMA\.\SCH001\(sch_1):\INS263764\@\08-0625-70\.\08-0625-70.Normal\(chips)!08-0625-70_HDRV8W51P0X254_1X8_2032X254X816P_DIGILENT_USB_JTAG!!!F8!!!\3\!!!
S!N263906!U1!4!@\ULTIMA\.\SCH001\(sch_1):\INS263764\@\08-0625-70\.\08-0625-70.Normal\(chips)!08-0625-70_HDRV8W51P0X254_1X8_2032X254X816P_DIGILENT_USB_JTAG!!!F8!!!\4\!!!
S!JTAG_TDO!U1!5!@\ULTIMA\.\SCH001\(sch_1):\INS263764\@\08-0625-70\.\08-0625-70.Normal\(chips)!08-0625-70_HDRV8W51P0X254_1X8_2032X254X816P_DIGILENT_USB_JTAG!!!F8!!!\5\!!!
S!GND!U1!6!@\ULTIMA\.\SCH001\(sch_1):\INS263764\@\08-0625-70\.\08-0625-70.Normal\(chips)!08-0625-70_HDRV8W51P0X254_1X8_2032X254X816P_DIGILENT_USB_JTAG!!!F8!!!\6\!!!
S!GND!U1!7!@\ULTIMA\.\SCH001\(sch_1):\INS263764\@\08-0625-70\.\08-0625-70.Normal\(chips)!08-0625-70_HDRV8W51P0X254_1X8_2032X254X816P_DIGILENT_USB_JTAG!!!F8!!!\7\!!!
S!GND!U1!8!@\ULTIMA\.\SCH001\(sch_1):\INS263764\@\08-0625-70\.\08-0625-70.Normal\(chips)!08-0625-70_HDRV8W51P0X254_1X8_2032X254X816P_DIGILENT_USB_JTAG!!!F8!!!\8\!!!
S!GND!U2!2!@\ULTIMA\.\SCH001\(sch_1):\INS270478\@\ASFLMB-66.000MHZ-XY-T\.\ASFLMB-66.000MHZ-XY-T.Normal\(chips)!ASFLMB-66.000MHZ-XY-T_ABRACONASFLM4PIN_ASFLMB-66.000MHZ-XY-T!!!F7!!!\GND\!!!
S!N270532!U2!3!@\ULTIMA\.\SCH001\(sch_1):\INS270478\@\ASFLMB-66.000MHZ-XY-T\.\ASFLMB-66.000MHZ-XY-T.Normal\(chips)!ASFLMB-66.000MHZ-XY-T_ABRACONASFLM4PIN_ASFLMB-66.000MHZ-XY-T!!!F7!!!\OUTPUT\!!!
S!VCC2V5!U2!1!@\ULTIMA\.\SCH001\(sch_1):\INS270478\@\ASFLMB-66.000MHZ-XY-T\.\ASFLMB-66.000MHZ-XY-T.Normal\(chips)!ASFLMB-66.000MHZ-XY-T_ABRACONASFLM4PIN_ASFLMB-66.000MHZ-XY-T!!!F7!!!\STANDBY#\!!!
S!VCC2V5!U2!4!@\ULTIMA\.\SCH001\(sch_1):\INS270478\@\ASFLMB-66.000MHZ-XY-T\.\ASFLMB-66.000MHZ-XY-T.Normal\(chips)!ASFLMB-66.000MHZ-XY-T_ABRACONASFLM4PIN_ASFLMB-66.000MHZ-XY-T!!!F7!!!\VDD\!!!
S!JTAG_TDI!U3!2!@\ULTIMA\.\SCH001\(sch_1):\INS280651\@\SN74LV541APWR\.\SN74LV541APWR.Normal\(chips)!SN74LV541APWR_SOP65P640X120-20N_SN74LV541APWR!!!F6!!!\A1\!!!
S!JTAG_TMS!U3!3!@\ULTIMA\.\SCH001\(sch_1):\INS280651\@\SN74LV541APWR\.\SN74LV541APWR.Normal\(chips)!SN74LV541APWR_SOP65P640X120-20N_SN74LV541APWR!!!F6!!!\A2\!!!
S!JTAG_TMS!U3!4!@\ULTIMA\.\SCH001\(sch_1):\INS280651\@\SN74LV541APWR\.\SN74LV541APWR.Normal\(chips)!SN74LV541APWR_SOP65P640X120-20N_SN74LV541APWR!!!F6!!!\A3\!!!
S!!U3!5!@\ULTIMA\.\SCH001\(sch_1):\INS280651\@\SN74LV541APWR\.\SN74LV541APWR.Normal\(chips)!SN74LV541APWR_SOP65P640X120-20N_SN74LV541APWR!!!F6!!!\A4\!!!
S!JTAG_TCK!U3!6!@\ULTIMA\.\SCH001\(sch_1):\INS280651\@\SN74LV541APWR\.\SN74LV541APWR.Normal\(chips)!SN74LV541APWR_SOP65P640X120-20N_SN74LV541APWR!!!F6!!!\A5\!!!
S!JTAG_TCK!U3!7!@\ULTIMA\.\SCH001\(sch_1):\INS280651\@\SN74LV541APWR\.\SN74LV541APWR.Normal\(chips)!SN74LV541APWR_SOP65P640X120-20N_SN74LV541APWR!!!F6!!!\A6\!!!
S!!U3!8!@\ULTIMA\.\SCH001\(sch_1):\INS280651\@\SN74LV541APWR\.\SN74LV541APWR.Normal\(chips)!SN74LV541APWR_SOP65P640X120-20N_SN74LV541APWR!!!F6!!!\A7\!!!
S!!U3!9!@\ULTIMA\.\SCH001\(sch_1):\INS280651\@\SN74LV541APWR\.\SN74LV541APWR.Normal\(chips)!SN74LV541APWR_SOP65P640X120-20N_SN74LV541APWR!!!F6!!!\A8\!!!
S!GND!U3!10!@\ULTIMA\.\SCH001\(sch_1):\INS280651\@\SN74LV541APWR\.\SN74LV541APWR.Normal\(chips)!SN74LV541APWR_SOP65P640X120-20N_SN74LV541APWR!!!F6!!!\GND\!!!
S!GND!U3!1!@\ULTIMA\.\SCH001\(sch_1):\INS280651\@\SN74LV541APWR\.\SN74LV541APWR.Normal\(chips)!SN74LV541APWR_SOP65P640X120-20N_SN74LV541APWR!!!F6!!!\O\\E\\1\\\!!!
S!GND!U3!19!@\ULTIMA\.\SCH001\(sch_1):\INS280651\@\SN74LV541APWR\.\SN74LV541APWR.Normal\(chips)!SN74LV541APWR_SOP65P640X120-20N_SN74LV541APWR!!!F6!!!\O\\E\\2\\\!!!
S!GND!U3!20!@\ULTIMA\.\SCH001\(sch_1):\INS280651\@\SN74LV541APWR\.\SN74LV541APWR.Normal\(chips)!SN74LV541APWR_SOP65P640X120-20N_SN74LV541APWR!!!F6!!!\VCC\!!!
S!FMC_TDI_BUF!U3!18!@\ULTIMA\.\SCH001\(sch_1):\INS280651\@\SN74LV541APWR\.\SN74LV541APWR.Normal\(chips)!SN74LV541APWR_SOP65P640X120-20N_SN74LV541APWR!!!F6!!!\Y1\!!!
S!FMC_HPC_TMS_BUF!U3!17!@\ULTIMA\.\SCH001\(sch_1):\INS280651\@\SN74LV541APWR\.\SN74LV541APWR.Normal\(chips)!SN74LV541APWR_SOP65P640X120-20N_SN74LV541APWR!!!F6!!!\Y2\!!!
S!FMC_LPC_TMS_BUF!U3!16!@\ULTIMA\.\SCH001\(sch_1):\INS280651\@\SN74LV541APWR\.\SN74LV541APWR.Normal\(chips)!SN74LV541APWR_SOP65P640X120-20N_SN74LV541APWR!!!F6!!!\Y3\!!!
S!!U3!15!@\ULTIMA\.\SCH001\(sch_1):\INS280651\@\SN74LV541APWR\.\SN74LV541APWR.Normal\(chips)!SN74LV541APWR_SOP65P640X120-20N_SN74LV541APWR!!!F6!!!\Y4\!!!
S!FMC_HPC_TCK_BUF!U3!14!@\ULTIMA\.\SCH001\(sch_1):\INS280651\@\SN74LV541APWR\.\SN74LV541APWR.Normal\(chips)!SN74LV541APWR_SOP65P640X120-20N_SN74LV541APWR!!!F6!!!\Y5\!!!
S!FMC_LPC_TCK_BUF!U3!13!@\ULTIMA\.\SCH001\(sch_1):\INS280651\@\SN74LV541APWR\.\SN74LV541APWR.Normal\(chips)!SN74LV541APWR_SOP65P640X120-20N_SN74LV541APWR!!!F6!!!\Y6\!!!
S!!U3!12!@\ULTIMA\.\SCH001\(sch_1):\INS280651\@\SN74LV541APWR\.\SN74LV541APWR.Normal\(chips)!SN74LV541APWR_SOP65P640X120-20N_SN74LV541APWR!!!F6!!!\Y7\!!!
S!!U3!11!@\ULTIMA\.\SCH001\(sch_1):\INS280651\@\SN74LV541APWR\.\SN74LV541APWR.Normal\(chips)!SN74LV541APWR_SOP65P640X120-20N_SN74LV541APWR!!!F6!!!\Y8\!!!
S!JTAG_TMS!U4!8!@\ULTIMA\.\SCH001\(sch_1):\INS267482\@\ULTIMA\.\SN74AVC2T245RSWR_0.Normal\(chips)!SN74AVC2T245RSWR_0_RSW_RPUQFNN10__SN74AVC2T245RSWR!!!F5!!!\A1\!!!
S!JTAG_TCK!U4!9!@\ULTIMA\.\SCH001\(sch_1):\INS267482\@\ULTIMA\.\SN74AVC2T245RSWR_0.Normal\(chips)!SN74AVC2T245RSWR_0_RSW_RPUQFNN10__SN74AVC2T245RSWR!!!F5!!!\A2\!!!
S!FPGA_TMS_BUF!U4!5!@\ULTIMA\.\SCH001\(sch_1):\INS267482\@\ULTIMA\.\SN74AVC2T245RSWR_0.Normal\(chips)!SN74AVC2T245RSWR_0_RSW_RPUQFNN10__SN74AVC2T245RSWR!!!F5!!!\B1\!!!
S!FPGA_TCK_BUF!U4!4!@\ULTIMA\.\SCH001\(sch_1):\INS267482\@\ULTIMA\.\SN74AVC2T245RSWR_0.Normal\(chips)!SN74AVC2T245RSWR_0_RSW_RPUQFNN10__SN74AVC2T245RSWR!!!F5!!!\B2\!!!
S!GND!U4!10!@\ULTIMA\.\SCH001\(sch_1):\INS267482\@\ULTIMA\.\SN74AVC2T245RSWR_0.Normal\(chips)!SN74AVC2T245RSWR_0_RSW_RPUQFNN10__SN74AVC2T245RSWR!!!F5!!!\DIR1\!!!
S!GND!U4!1!@\ULTIMA\.\SCH001\(sch_1):\INS267482\@\ULTIMA\.\SN74AVC2T245RSWR_0.Normal\(chips)!SN74AVC2T245RSWR_0_RSW_RPUQFNN10__SN74AVC2T245RSWR!!!F5!!!\DIR2\!!!
S!GND!U4!3!@\ULTIMA\.\SCH001\(sch_1):\INS267482\@\ULTIMA\.\SN74AVC2T245RSWR_0.Normal\(chips)!SN74AVC2T245RSWR_0_RSW_RPUQFNN10__SN74AVC2T245RSWR!!!F5!!!\GND\!!!
S!GND!U4!2!@\ULTIMA\.\SCH001\(sch_1):\INS267482\@\ULTIMA\.\SN74AVC2T245RSWR_0.Normal\(chips)!SN74AVC2T245RSWR_0_RSW_RPUQFNN10__SN74AVC2T245RSWR!!!F5!!!\O\\E\\2\\\!!!
S!GND!U4!7!@\ULTIMA\.\SCH001\(sch_1):\INS267482\@\ULTIMA\.\SN74AVC2T245RSWR_0.Normal\(chips)!SN74AVC2T245RSWR_0_RSW_RPUQFNN10__SN74AVC2T245RSWR!!!F5!!!\VCCA\!!!
S!VCC2V5!U4!6!@\ULTIMA\.\SCH001\(sch_1):\INS267482\@\ULTIMA\.\SN74AVC2T245RSWR_0.Normal\(chips)!SN74AVC2T245RSWR_0_RSW_RPUQFNN10__SN74AVC2T245RSWR!!!F5!!!\VCCB\!!!
S!FMC_TDI_BUF!U6!1!@\ULTIMA\.\SCH001\(sch_1):\INS629287\@\SN74LVC1G66DBVR\.\SN74LVC1G66DBVR.Normal\(chips)!SN74LVC1G66DBVR_SOT95P280X145-5N_SN74LVC1G66DBVR!!!F4!!!\A\!!!
S!FMC_HPC_TDO_LPC_TDI!U6!2!@\ULTIMA\.\SCH001\(sch_1):\INS629287\@\SN74LVC1G66DBVR\.\SN74LVC1G66DBVR.Normal\(chips)!SN74LVC1G66DBVR_SOT95P280X145-5N_SN74LVC1G66DBVR!!!F4!!!\B\!!!
S!FMC_HPC_PRSNT_M2C_B!U6!4!@\ULTIMA\.\SCH001\(sch_1):\INS629287\@\SN74LVC1G66DBVR\.\SN74LVC1G66DBVR.Normal\(chips)!SN74LVC1G66DBVR_SOT95P280X145-5N_SN74LVC1G66DBVR!!!F4!!!\C\!!!
S!GND!U6!3!@\ULTIMA\.\SCH001\(sch_1):\INS629287\@\SN74LVC1G66DBVR\.\SN74LVC1G66DBVR.Normal\(chips)!SN74LVC1G66DBVR_SOT95P280X145-5N_SN74LVC1G66DBVR!!!F4!!!\GND\!!!
S!GND!U6!5!@\ULTIMA\.\SCH001\(sch_1):\INS629287\@\SN74LVC1G66DBVR\.\SN74LVC1G66DBVR.Normal\(chips)!SN74LVC1G66DBVR_SOT95P280X145-5N_SN74LVC1G66DBVR!!!F4!!!\VCC\!!!
S!FMC_HPC_TDO_LPC_TDI!U7!1!@\ULTIMA\.\SCH001\(sch_1):\INS689247\@\SN74LVC1G66DBVR\.\SN74LVC1G66DBVR.Normal\(chips)!SN74LVC1G66DBVR_SOT95P280X145-5N_SN74LVC1G66DBVR!!!F3!!!\A\!!!
S!FMC_LPC_TDO_FPGA_TDI!U7!2!@\ULTIMA\.\SCH001\(sch_1):\INS689247\@\SN74LVC1G66DBVR\.\SN74LVC1G66DBVR.Normal\(chips)!SN74LVC1G66DBVR_SOT95P280X145-5N_SN74LVC1G66DBVR!!!F3!!!\B\!!!
S!FMC_LPC_PRSNT_M2C_B!U7!4!@\ULTIMA\.\SCH001\(sch_1):\INS689247\@\SN74LVC1G66DBVR\.\SN74LVC1G66DBVR.Normal\(chips)!SN74LVC1G66DBVR_SOT95P280X145-5N_SN74LVC1G66DBVR!!!F3!!!\C\!!!
S!GND!U7!3!@\ULTIMA\.\SCH001\(sch_1):\INS689247\@\SN74LVC1G66DBVR\.\SN74LVC1G66DBVR.Normal\(chips)!SN74LVC1G66DBVR_SOT95P280X145-5N_SN74LVC1G66DBVR!!!F3!!!\GND\!!!
S!GND!U7!5!@\ULTIMA\.\SCH001\(sch_1):\INS689247\@\SN74LVC1G66DBVR\.\SN74LVC1G66DBVR.Normal\(chips)!SN74LVC1G66DBVR_SOT95P280X145-5N_SN74LVC1G66DBVR!!!F3!!!\VCC\!!!
S!GND_SGMIIICLK!Y1!2!@\ULTIMA\.\SCH001\(sch_1):\INS1108632\@\ASE-25.000MHZ-LC-T\.\ASE-25.000MHZ-LC-T.Normal\(chips)!ASE-25.000MHZ-LC-T_ASE24576MHZLCT_ASE-25.000MHZ-LC-T!!!F2!!!\GND/CASE\!!!
S!N1108666!Y1!3!@\ULTIMA\.\SCH001\(sch_1):\INS1108632\@\ASE-25.000MHZ-LC-T\.\ASE-25.000MHZ-LC-T.Normal\(chips)!ASE-25.000MHZ-LC-T_ASE24576MHZLCT_ASE-25.000MHZ-LC-T!!!F2!!!\OUTPUT\!!!
S!N1108548!Y1!1!@\ULTIMA\.\SCH001\(sch_1):\INS1108632\@\ASE-25.000MHZ-LC-T\.\ASE-25.000MHZ-LC-T.Normal\(chips)!ASE-25.000MHZ-LC-T_ASE24576MHZLCT_ASE-25.000MHZ-LC-T!!!F2!!!\TRI-STATE_(STBY)\!!!
S!GND_SGMIIICLK!Y1!4!@\ULTIMA\.\SCH001\(sch_1):\INS1108632\@\ASE-25.000MHZ-LC-T\.\ASE-25.000MHZ-LC-T.Normal\(chips)!ASE-25.000MHZ-LC-T_ASE24576MHZLCT_ASE-25.000MHZ-LC-T!!!F2!!!\VDD\!!!
S!GND!Y2!3!@\ULTIMA\.\SCH001\(sch_1):\INS1138021\@\SIT9102AI-243N25E200.00000X\.\SIT9102AI-243N25E200.00000X.Normal\(chips)!SIT9102AI-243N25E200.00000X_SIT9102AI243N25E20000000X_SIT9102AI-243N25E200.00000X!!!F1!!!\GND\!!!
S!!Y2!2!@\ULTIMA\.\SCH001\(sch_1):\INS1138021\@\SIT9102AI-243N25E200.00000X\.\SIT9102AI-243N25E200.00000X.Normal\(chips)!SIT9102AI-243N25E200.00000X_SIT9102AI243N25E20000000X_SIT9102AI-243N25E200.00000X!!!F1!!!\NC\!!!
S!SYSCLK_P!Y2!4!@\ULTIMA\.\SCH001\(sch_1):\INS1138021\@\SIT9102AI-243N25E200.00000X\.\SIT9102AI-243N25E200.00000X.Normal\(chips)!SIT9102AI-243N25E200.00000X_SIT9102AI243N25E20000000X_SIT9102AI-243N25E200.00000X!!!F1!!!\OUT+\!!!
S!SYSCLK_N!Y2!5!@\ULTIMA\.\SCH001\(sch_1):\INS1138021\@\SIT9102AI-243N25E200.00000X\.\SIT9102AI-243N25E200.00000X.Normal\(chips)!SIT9102AI-243N25E200.00000X_SIT9102AI243N25E20000000X_SIT9102AI-243N25E200.00000X!!!F1!!!\OUT-\!!!
S!VCC2V5!Y2!1!@\ULTIMA\.\SCH001\(sch_1):\INS1138021\@\SIT9102AI-243N25E200.00000X\.\SIT9102AI-243N25E200.00000X.Normal\(chips)!SIT9102AI-243N25E200.00000X_SIT9102AI243N25E20000000X_SIT9102AI-243N25E200.00000X!!!F1!!!\S\\T\\/\\O\\E\\\!!!
S!VCC2V5!Y2!6!@\ULTIMA\.\SCH001\(sch_1):\INS1138021\@\SIT9102AI-243N25E200.00000X\.\SIT9102AI-243N25E200.00000X.Normal\(chips)!SIT9102AI-243N25E200.00000X_SIT9102AI243N25E20000000X_SIT9102AI-243N25E200.00000X!!!F1!!!\VDD\!!!
S!!Y33!5!@\ULTIMA\.\SCH001\(sch_1):\INS1207416\@\ULTIMA\.\AX3HAF1-114_0.0000T.Normal\(chips)!AX3HAF1-114_0.0000T_AX3_3_2X2_5_AX3HAF1-114.0000T!!!F0!!!\COMPLEMENTARY_OUTPUT\!!!
S!GND!Y33!3!@\ULTIMA\.\SCH001\(sch_1):\INS1207416\@\ULTIMA\.\AX3HAF1-114_0.0000T.Normal\(chips)!AX3HAF1-114_0.0000T_AX3_3_2X2_5_AX3HAF1-114.0000T!!!F0!!!\GND\!!!
S!!Y33!2!@\ULTIMA\.\SCH001\(sch_1):\INS1207416\@\ULTIMA\.\AX3HAF1-114_0.0000T.Normal\(chips)!AX3HAF1-114_0.0000T_AX3_3_2X2_5_AX3HAF1-114.0000T!!!F0!!!\NC\!!!
S!SI5326_XTAL_XA!Y33!1!@\ULTIMA\.\SCH001\(sch_1):\INS1207416\@\ULTIMA\.\AX3HAF1-114_0.0000T.Normal\(chips)!AX3HAF1-114_0.0000T_AX3_3_2X2_5_AX3HAF1-114.0000T!!!F0!!!\OE_LOGIC_HIGH;_OD_LOGIC_LOW\!!!
S!SI5326_XTAL_XB!Y33!4!@\ULTIMA\.\SCH001\(sch_1):\INS1207416\@\ULTIMA\.\AX3HAF1-114_0.0000T.Normal\(chips)!AX3HAF1-114_0.0000T_AX3_3_2X2_5_AX3HAF1-114.0000T!!!F0!!!\OUTPUT\!!!
S!SI5326_VCC!Y33!6!@\ULTIMA\.\SCH001\(sch_1):\INS1207416\@\ULTIMA\.\AX3HAF1-114_0.0000T.Normal\(chips)!AX3HAF1-114_0.0000T_AX3_3_2X2_5_AX3HAF1-114.0000T!!!F0!!!\SUPPLY_VOLTAGE_(VDD)\!!!
