Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 890f56591ce34dfd963dea51c706349a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_time_multiplexing_main_behav xil_defaultlib.tb_time_multiplexing_main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hex_to_7segment
Compiling module xil_defaultlib.clk_div_disp
Compiling module xil_defaultlib.time_mux_state_machine
Compiling module xil_defaultlib.time_multiplexing_main
Compiling module xil_defaultlib.tb_time_multiplexing_main
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_time_multiplexing_main_behav
