{"Source Block": ["hdl/library/axi_dmac/request_arb.v@717:727@HdlIdDef", "\t.m_axis_data(dest_fifo_data)\n);\n\nwire _dest_valid;\nwire _dest_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] _dest_data;\n\naxi_register_slice #(\n\t.DATA_WIDTH(C_M_AXI_DATA_WIDTH),\n\t.FORWARD_REGISTERED(C_AXI_SLICE_DEST)\n) i_dest_slice2 (\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@716:726", "\t.m_axis_ready(dest_fifo_ready),\n\t.m_axis_data(dest_fifo_data)\n);\n\nwire _dest_valid;\nwire _dest_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] _dest_data;\n\naxi_register_slice #(\n\t.DATA_WIDTH(C_M_AXI_DATA_WIDTH),\n\t.FORWARD_REGISTERED(C_AXI_SLICE_DEST)\n"], ["hdl/library/axi_dmac/request_arb.v@715:725", "\t.m_axis_valid(dest_fifo_valid),\n\t.m_axis_ready(dest_fifo_ready),\n\t.m_axis_data(dest_fifo_data)\n);\n\nwire _dest_valid;\nwire _dest_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] _dest_data;\n\naxi_register_slice #(\n\t.DATA_WIDTH(C_M_AXI_DATA_WIDTH),\n"]], "Diff Content": {"Delete": [[722, "wire [C_M_AXI_DATA_WIDTH-1:0] _dest_data;\n"]], "Add": [[722, "wire [C_DMA_DATA_WIDTH_DEST-1:0] _dest_data;\n"]]}}