<?xml version="1.0" encoding="ISO-8859-1"?>
<source>

<component>SW_1RX_4TX_BUF</component>

<authors>
   <author login="kosek">Martin Kosek</author>
</authors>

<features>
   <item>Contains address decoder for inner components</item>
</features>

<description>
   <p>
      This top level contains 
      4 <ref_comp ref="sw_txbuf">SW_TXBUFs</ref_comp> and 1 
      <ref_comp ref="sw_rxbuf">SW_RXBUF</ref_comp>. All components
      are accesible by Internal Bus which is driven by inner address decoder.
   </p>
</description>

<interface>
   <generic_map>

      <generic name="FULL_SW_RXBUF" type="boolean" default="true">
         When true FULL architecture of SW_RXBUF is used.
      </generic>
      <generic name="FULL_SW_RXBUF" type="boolean" default="true">
         When true FULL architecture of SW_TXBUF is used.
      </generic>
      
      <generic name="DATA_WIDTH" type="integer" default="">
         Internal Bus data width.
      </generic>
      <generic name="OUTPUT_WIDTH" type="integer" default="">
         Output width. Has to be less or equal to DATA_WIDTH and 
         (DATA_WIDTH/OUTPUT_WIDTH) should be a power of 2 (1, 2, 4, ...).
      </generic>

      <divider>SW_TXBUFs' generics</divider>    
      <generic name="TX_BMEM_ITEMS" type="integer" default="">
         Number of items in main packet memory composed from BlockRAMs.
      </generic>
      <generic name="TX_CTRL_MEM_ITEMS" type="integer" default="16">
         Number of items in Control memory used for storing records of
         packets in Main packet memory.
      </generic>
      <generic name="TX_CONTROL_DATA_LENGTH" type="integer" default="">
         Control Data (header) length in bytes. Control data will be sent 
         before packet payload. When set to 0 value, no control data are sent.
      </generic>
      
      <divider>SW_RXBUF's generics</divider>    
      <generic name="RX_BMEM_ITEMS" type="integer" default="">
         Number of items in Packet memory (composed from BlockRAMs). It
         has to be power of 2 (2, 4, 8, ...).
      </generic>
      <generic name="RX_BMEM_MAX_BLOCKS" type="integer" default="">
         Maximum number of blocks in Packet memory.
      </generic>
      <generic name="RX_CTRL_MEM_ITEMS" type="integer" default="16">
         Number of items in Control memory used for storing records of
         packets in Packet memory.
      </generic>
      <generic name="RX_CONTROL_SIZE" type="integer" default="8">
         Number of reserved bytes in the Packet memory before the payload data. 
         It is entered in Bytes.
      </generic>
      <generic name="RX_HEADER" type="boolean" default="">
         An header is present in the frame.
      </generic>
      <generic name="RX_FOOTER" type="boolean" default="">
         A footer is present in the frame.
      </generic>
   </generic_map>

   <port_map>

      <divider>Common Interface</divider>
      <port name="CLK" dir="in" width="1">
         Clock input
      </port>
      <port name="RESET" dir="in" width="1">
         Reset input
      </port>
      
      <divider>Internal Bus interface</divider>
      <port name="WR" dir="inout" width="1">
         IB Write Interface
      </port>

      <port name="RD" dir="inout" width="1">
         IB Read Interface
      </port>

      <divider>Data input interface</divider>
      <port name="RX" dir="inout" width="1">
         FrameLink input interface
      </port>
      
      <divider>Data output interface</divider>
      <port name="TX0" dir="inout" width="1">
         FrameLink output interface
      </port>
      <port name="TX1" dir="inout" width="1">
         FrameLink output interface
      </port>
      <port name="TX2" dir="inout" width="1">
         FrameLink output interface
      </port>
      <port name="TX3" dir="inout" width="1">
         FrameLink output interface
      </port>

      <divider>Control Bus interfaces</divider>
      <port name="RX_UPS_FL" dir="inout" width="1">
         SW_RXBUF Upstream Interface
      </port>

      <port name="RX_DNS_FL" dir="inout" width="1">
         SW_RXBUF Downstream Interface
      </port>

      <port name="TX_UPS_FL" dir="inout" width="1">
         SW_TXBUF Upstream Interface
      </port>

      <port name="TX_DNS_FL" dir="inout" width="1">
         SW_TXBUF Downstream Interface
      </port>
   </port_map>
   
</interface>

<addr_space id="sw_1rx_4tx_buf_addr_space" name="Main address space" main="yes" size="0x1000000">
   <instantion ref_comp="sw_rxbuf" offset="0x0000000">SW_RXBUF</instantion>
   <instantion ref_comp="sw_txbuf" offset="0x0800000">SW_TXBUF 0</instantion>
   <instantion ref_comp="sw_txbuf" offset="0x0A00000">SW_TXBUF 1</instantion>
   <instantion ref_comp="sw_txbuf" offset="0x0C00000">SW_TXBUF 2</instantion>
   <instantion ref_comp="sw_txbuf" offset="0x0E00000">SW_TXBUF 3</instantion>   
</addr_space>

<sw_body>
</sw_body>

<body>
   <h1>Frequency and Resources usage</h1>
   <p>
      <tab sloupce="cccc">
         <tr>
            <th>Generic settings</th>
            <th>Slices (% of C6X slices)</th>
            <th>BlockRams (+ % of C6X BRAMs)</th>
            <th>Max. HW frequency</th>
         </tr>
         <tr>
            <th>NetCOPE settings</th> 
            <td>1510 (6.4%)</td>
            <td>36 (15.5%)</td>
            <td>100 MHz</td>
         </tr>
      <nazev>Chip utilization &amp; max design frequency</nazev>
      </tab> 
   </p>

</body>
</source>
