#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Dec  2 16:57:17 2016
# Process ID: 2410
# Current directory: /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.runs/impl_1
# Command line: vivado -log test_pound_fironly_v1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source test_pound_fironly_v1_wrapper.tcl -notrace
# Log file: /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.runs/impl_1/test_pound_fironly_v1_wrapper.vdi
# Journal file: /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source test_pound_fironly_v1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 181 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/ip/test_pound_fironly_v1_processing_system7_0_0/test_pound_fironly_v1_processing_system7_0_0.xdc] for cell 'test_pound_fironly_v1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/ip/test_pound_fironly_v1_processing_system7_0_0/test_pound_fironly_v1_processing_system7_0_0.xdc] for cell 'test_pound_fironly_v1_i/processing_system7_0/inst'
Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/ip/test_pound_fironly_v1_rst_processing_system7_0_125M_0/test_pound_fironly_v1_rst_processing_system7_0_125M_0_board.xdc] for cell 'test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0'
Finished Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/ip/test_pound_fironly_v1_rst_processing_system7_0_125M_0/test_pound_fironly_v1_rst_processing_system7_0_125M_0_board.xdc] for cell 'test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0'
Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/ip/test_pound_fironly_v1_rst_processing_system7_0_125M_0/test_pound_fironly_v1_rst_processing_system7_0_125M_0.xdc] for cell 'test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0'
Finished Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/ip/test_pound_fironly_v1_rst_processing_system7_0_125M_0/test_pound_fironly_v1_rst_processing_system7_0_125M_0.xdc] for cell 'test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0'
Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/ip/test_pound_fironly_v1_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc] for cell 'test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/ip/test_pound_fironly_v1_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc:9]
INFO: [Timing 38-2] Deriving generated clocks [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/ip/test_pound_fironly_v1_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc:9]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1743.145 ; gain = 447.523 ; free physical = 3074 ; free virtual = 12114
Finished Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/ip/test_pound_fironly_v1_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc] for cell 'test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst'
Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/ip/test_pound_fironly_v1_axi_gpio_0_2/test_pound_fironly_v1_axi_gpio_0_2_board.xdc] for cell 'test_pound_fironly_v1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/ip/test_pound_fironly_v1_axi_gpio_0_2/test_pound_fironly_v1_axi_gpio_0_2_board.xdc] for cell 'test_pound_fironly_v1_i/axi_gpio_0/U0'
Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/ip/test_pound_fironly_v1_axi_gpio_0_2/test_pound_fironly_v1_axi_gpio_0_2.xdc] for cell 'test_pound_fironly_v1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/ip/test_pound_fironly_v1_axi_gpio_0_2/test_pound_fironly_v1_axi_gpio_0_2.xdc] for cell 'test_pound_fironly_v1_i/axi_gpio_0/U0'
Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/ip/test_pound_fironly_v1_add_const_0_1/add_const_ooc.xdc] for cell 'test_pound_fironly_v1_i/add_const_0/U0'
Finished Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/ip/test_pound_fironly_v1_add_const_0_1/add_const_ooc.xdc] for cell 'test_pound_fironly_v1_i/add_const_0/U0'
Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/ip/test_pound_fironly_v1_add_const_0_2/add_const_ooc.xdc] for cell 'test_pound_fironly_v1_i/add_const_1/U0'
Finished Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/ip/test_pound_fironly_v1_add_const_0_2/add_const_ooc.xdc] for cell 'test_pound_fironly_v1_i/add_const_1/U0'
Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/ip/test_pound_fironly_v1_data16_multi_to_ram_0_1/data16_multi_to_ram_ooc.xdc] for cell 'test_pound_fironly_v1_i/data16_multi_to_ram_0/U0'
Finished Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/ip/test_pound_fironly_v1_data16_multi_to_ram_0_1/data16_multi_to_ram_ooc.xdc] for cell 'test_pound_fironly_v1_i/data16_multi_to_ram_0/U0'
Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/ip/test_pound_fironly_v1_data16_multi_to_ram_1_0/data16_multi_to_ram_ooc.xdc] for cell 'test_pound_fironly_v1_i/data16_multi_to_ram_1/U0'
WARNING: [Vivado 12-508] No pins matched 'data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/C'. [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/ip/test_pound_fironly_v1_data16_multi_to_ram_1_0/data16_multi_to_ram_ooc.xdc:2]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_pins {data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/C}]'. [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/ip/test_pound_fironly_v1_data16_multi_to_ram_1_0/data16_multi_to_ram_ooc.xdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/C'. [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/ip/test_pound_fironly_v1_data16_multi_to_ram_1_0/data16_multi_to_ram_ooc.xdc:4]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_pins {data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/C}]'. [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/ip/test_pound_fironly_v1_data16_multi_to_ram_1_0/data16_multi_to_ram_ooc.xdc:4]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/ip/test_pound_fironly_v1_data16_multi_to_ram_1_0/data16_multi_to_ram_ooc.xdc] for cell 'test_pound_fironly_v1_i/data16_multi_to_ram_1/U0'
Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/constrs_1/imports/ome/pyb/git/oimp/fpga_ip/ad9767/ad9767.xdc]
Finished Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/constrs_1/imports/ome/pyb/git/oimp/fpga_ip/ad9767/ad9767.xdc]
Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/constrs_1/imports/ome/pyb/git/oimp/fpga_ip/ltc2145/ltc2145-redpy.xdc]
Finished Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/constrs_1/imports/ome/pyb/git/oimp/fpga_ip/ltc2145/ltc2145-redpy.xdc]
Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/constrs_1/imports/ome/pyb/git/oimp/fpga_ip/redpitaya_adc_dac_clk/redpitaya_clk_pin.xdc]
Finished Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/constrs_1/imports/ome/pyb/git/oimp/fpga_ip/redpitaya_adc_dac_clk/redpitaya_clk_pin.xdc]
Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/constrs_1/imports/ome/pyb/git/oimp/fpga_ip/redpitaya_adc_dac_clk/adc_dac_clk_ooc.xdc]
WARNING: [Constraints 18-619] A clock with name 'adc_clk' already exists, overwriting the previous clock with the same name. [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/constrs_1/imports/ome/pyb/git/oimp/fpga_ip/redpitaya_adc_dac_clk/adc_dac_clk_ooc.xdc:7]
Finished Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/constrs_1/imports/ome/pyb/git/oimp/fpga_ip/redpitaya_adc_dac_clk/adc_dac_clk_ooc.xdc]
Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/constrs_1/imports/av-sys/louloulou/redpitaya2/prog/test_pyb_from_2015-11-05_phaseManip/fpga2015/fpga2015/fpga2015.srcs/constrs_1/new/gpio.xdc]
Finished Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/constrs_1/imports/av-sys/louloulou/redpitaya2/prog/test_pyb_from_2015-11-05_phaseManip/fpga2015/fpga2015/fpga2015.srcs/constrs_1/new/gpio.xdc]
Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/constrs_1/imports/av-sys/louloulou/redpitaya2/prog/test_pyb_from_2015-11-05_phaseManip/fpga2015/fpga2015/fpga2015.srcs/constrs_1/new/spi.xdc]
Finished Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.srcs/constrs_1/imports/av-sys/louloulou/redpitaya2/prog/test_pyb_from_2015-11-05_phaseManip/fpga2015/fpga2015/fpga2015.srcs/constrs_1/new/spi.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 9 instances

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1744.145 ; gain = 785.902 ; free physical = 3084 ; free virtual = 12111
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1808.176 ; gain = 64.031 ; free physical = 3081 ; free virtual = 12109
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1228546d2

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 39 inverter(s) to 39 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: dce646ff

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1808.176 ; gain = 0.000 ; free physical = 3076 ; free virtual = 12104

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 662 cells.
Phase 2 Constant Propagation | Checksum: 149095675

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1808.176 ; gain = 0.000 ; free physical = 3076 ; free virtual = 12103

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1567 unconnected nets.
INFO: [Opt 31-11] Eliminated 1176 unconnected cells.
Phase 3 Sweep | Checksum: 1746a14f3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1808.176 ; gain = 0.000 ; free physical = 3075 ; free virtual = 12103

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1808.176 ; gain = 0.000 ; free physical = 3075 ; free virtual = 12103
Ending Logic Optimization Task | Checksum: 1746a14f3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1808.176 ; gain = 0.000 ; free physical = 3075 ; free virtual = 12103

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1ede50823

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2977 ; free virtual = 12004
Ending Power Optimization Task | Checksum: 1ede50823

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2102.305 ; gain = 294.129 ; free physical = 2977 ; free virtual = 12004
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2975 ; free virtual = 12004
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.runs/impl_1/test_pound_fironly_v1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2969 ; free virtual = 11998
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2968 ; free virtual = 11997

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 4cff7bb9

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2968 ; free virtual = 11997

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 4cff7bb9

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2968 ; free virtual = 11997

Phase 1.1.1.4 IOBufferPlacementChecker

Phase 1.1.1.5 ClockRegionPlacementChecker

Phase 1.1.1.3 IOLockPlacementChecker

Phase 1.1.1.6 DSPChecker
Phase 1.1.1.6 DSPChecker | Checksum: 4cff7bb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2968 ; free virtual = 11997

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: 4cff7bb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2968 ; free virtual = 11997

Phase 1.1.1.8 OverlappingPBlocksChecker
Phase 1.1.1.4 IOBufferPlacementChecker | Checksum: 4cff7bb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2968 ; free virtual = 11997

Phase 1.1.1.9 DisallowedInsts
Phase 1.1.1.8 OverlappingPBlocksChecker | Checksum: 4cff7bb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2968 ; free virtual = 11997
Phase 1.1.1.9 DisallowedInsts | Checksum: 4cff7bb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2968 ; free virtual = 11997

Phase 1.1.1.10 Laguna PBlock Checker
Phase 1.1.1.5 ClockRegionPlacementChecker | Checksum: 4cff7bb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2968 ; free virtual = 11997

Phase 1.1.1.11 CheckerForUnsupportedConstraints
Phase 1.1.1.3 IOLockPlacementChecker | Checksum: 4cff7bb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2968 ; free virtual = 11997

Phase 1.1.1.12 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.10 Laguna PBlock Checker | Checksum: 4cff7bb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2968 ; free virtual = 11997

Phase 1.1.1.13 ShapePlacementValidityChecker
Phase 1.1.1.12 CheckerForMandatoryPrePlacedCells | Checksum: 4cff7bb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2968 ; free virtual = 11997

Phase 1.1.1.14 CascadeElementConstraintsChecker
Phase 1.1.1.11 CheckerForUnsupportedConstraints | Checksum: 4cff7bb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2968 ; free virtual = 11997

Phase 1.1.1.15 ShapesExcludeCompatibilityChecker
Phase 1.1.1.14 CascadeElementConstraintsChecker | Checksum: 4cff7bb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2968 ; free virtual = 11997

Phase 1.1.1.16 HdioRelatedChecker
Phase 1.1.1.15 ShapesExcludeCompatibilityChecker | Checksum: 4cff7bb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2968 ; free virtual = 11997

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: 4cff7bb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2968 ; free virtual = 11997
Phase 1.1.1.16 HdioRelatedChecker | Checksum: 4cff7bb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2968 ; free virtual = 11997
Phase 1.1.1.13 ShapePlacementValidityChecker | Checksum: 4cff7bb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2967 ; free virtual = 11996
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 4cff7bb9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2964 ; free virtual = 11994
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 4cff7bb9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2964 ; free virtual = 11994

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 4cff7bb9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2964 ; free virtual = 11994

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: 818ae3fd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2964 ; free virtual = 11994
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 818ae3fd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2964 ; free virtual = 11994
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a3ad7fca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2964 ; free virtual = 11994

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 241514f9b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2965 ; free virtual = 11995

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 241514f9b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2965 ; free virtual = 11995
Phase 1.2.1 Place Init Design | Checksum: 1e742f8b7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2960 ; free virtual = 11990
Phase 1.2 Build Placer Netlist Model | Checksum: 1e742f8b7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2960 ; free virtual = 11990

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1e742f8b7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2960 ; free virtual = 11990
Phase 1 Placer Initialization | Checksum: 1e742f8b7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2960 ; free virtual = 11990

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1b858e7fd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2948 ; free virtual = 11978

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b858e7fd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2948 ; free virtual = 11978

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e67ba0ec

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2947 ; free virtual = 11977

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e5798d3f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2948 ; free virtual = 11978

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1e5798d3f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2948 ; free virtual = 11978

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 193644b61

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2948 ; free virtual = 11978

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 193644b61

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2948 ; free virtual = 11978

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 24afd3fe1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2946 ; free virtual = 11976

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 203d5aec1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2946 ; free virtual = 11976

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 203d5aec1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2946 ; free virtual = 11976

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 203d5aec1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2946 ; free virtual = 11975
Phase 3 Detail Placement | Checksum: 203d5aec1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2946 ; free virtual = 11975

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1c020c9f2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2945 ; free virtual = 11975

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.598. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 1966cdfeb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2943 ; free virtual = 11973
Phase 4.1 Post Commit Optimization | Checksum: 1966cdfeb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2943 ; free virtual = 11973

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1966cdfeb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2943 ; free virtual = 11973

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 1966cdfeb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2943 ; free virtual = 11973

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 1966cdfeb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2943 ; free virtual = 11973

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 1966cdfeb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2943 ; free virtual = 11973

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 11c9dc864

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2943 ; free virtual = 11973
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11c9dc864

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2943 ; free virtual = 11973
Ending Placer Task | Checksum: 6b13d303

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2943 ; free virtual = 11973
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2943 ; free virtual = 11973
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2937 ; free virtual = 11974
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2939 ; free virtual = 11971
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2938 ; free virtual = 11970
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2938 ; free virtual = 11970
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10]); LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 48 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 14f982b2 ConstDB: 0 ShapeSum: 561a5051 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1bd226567

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2910 ; free virtual = 11942

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1bd226567

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2910 ; free virtual = 11942

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1bd226567

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2902 ; free virtual = 11934

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1bd226567

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2902 ; free virtual = 11934
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18fa2d187

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2888 ; free virtual = 11921
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.692  | TNS=0.000  | WHS=-1.006 | THS=-313.663|

Phase 2 Router Initialization | Checksum: 114b5e60e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2883 ; free virtual = 11915

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: c99eeaa4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2882 ; free virtual = 11915

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 440
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 10e61b893

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2882 ; free virtual = 11914
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.285  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2113e667c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2882 ; free virtual = 11914

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: cf5268dd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2882 ; free virtual = 11914
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.285  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: d288ba71

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2882 ; free virtual = 11914
Phase 4 Rip-up And Reroute | Checksum: d288ba71

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2882 ; free virtual = 11914

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1887861be

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2882 ; free virtual = 11914
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.285  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1887861be

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2881 ; free virtual = 11913

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1887861be

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2881 ; free virtual = 11913
Phase 5 Delay and Skew Optimization | Checksum: 1887861be

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2881 ; free virtual = 11913

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1103ae85f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2881 ; free virtual = 11913
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.285  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11ddea8dc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2881 ; free virtual = 11913
Phase 6 Post Hold Fix | Checksum: 11ddea8dc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2881 ; free virtual = 11913

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.25999 %
  Global Horizontal Routing Utilization  = 2.81779 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17dbf4ab0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2881 ; free virtual = 11913

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17dbf4ab0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2881 ; free virtual = 11913

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1042ffac8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2881 ; free virtual = 11913

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.285  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1042ffac8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2881 ; free virtual = 11913
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2881 ; free virtual = 11913

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2881 ; free virtual = 11913
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2102.305 ; gain = 0.000 ; free physical = 2873 ; free virtual = 11913
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1.runs/impl_1/test_pound_fironly_v1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[10].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[10].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[11].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[11].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[5].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[5].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[7].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[7].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[9].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[9].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 13 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./test_pound_fironly_v1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2236.617 ; gain = 134.312 ; free physical = 2610 ; free virtual = 11600
INFO: [Common 17-206] Exiting Vivado at Fri Dec  2 16:58:16 2016...
