#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Dec 25 09:44:28 2018
# Process ID: 8384
# Current directory: C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6028 C:\Users\scott\Documents\GitHub\ENES246\-1Buffers\VoltageControlledBuffer\VoltageControlledBuffer\vcb\vcb.xpr
# Log file: C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vivado.log
# Journal file: C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb'
INFO: [Project 1-313] Project file moved from 'C:/Users/SET253-INS1U.HCCMAIN/Desktop/vivado/VoltageControlledBuffer/vcb' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'vcb.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 709.250 ; gain = 106.082
update_compile_order -fileset sources_1
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: vcb
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 773.598 ; gain = 59.727
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vcb' [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vcb' (1#1) [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/sources_1/new/vcb.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 804.793 ; gain = 90.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 804.793 ; gain = 90.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 804.793 ; gain = 90.922
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/constrs_1/imports/VoltageControlledBuffer/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/VoltageControlledBuffer/VoltageControlledBuffer/vcb/vcb.srcs/constrs_1/imports/VoltageControlledBuffer/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1057.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1187.027 ; gain = 473.156
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1187.027 ; gain = 473.156
