INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_v3/cache_v3.srcs/sources_1/new/burst_cont.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module burst_cont
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_v3/cache_v3.srcs/sources_1/new/cache_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_v3/cache_v3.srcs/sources_1/new/cache_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_v3/cache_v3.srcs/sources_1/new/cache_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_v3/cache_v3.srcs/sources_1/new/eightway_LRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eightway_PLRU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_v3/cache_v3.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_v3/cache_v3.srcs/sources_1/new/tag_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tag_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_v3/cache_v3.srcs/sources_1/new/way_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module way_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_v3/cache_v3.srcs/sim_1/new/tb_cache_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cache_top
WARNING: [VRFC 10-8497] literal value 'h00055e50 truncated to fit in 12 bits [F:/cache_v3/cache_v3.srcs/sim_1/new/tb_cache_top.v:48]
