From 7fe54bc134e2c5cbfe2758b63664305edae5160e Mon Sep 17 00:00:00 2001
From: Andreas Schmidt <andreas.schmidt@wago.com>
Date: Fri, 22 Mar 2019 15:22:36 +0100
Subject: [PATCH] ARM: dts: am33xx: add pin name templates

Signed-off-by: Andreas Schmidt <andreas.schmidt@wago.com>
---
 arch/arm/boot/dts/am33xx-pinfunc.h | 1063 ++++++++++++++++++++++++++++++++++++
 1 file changed, 1063 insertions(+)
 create mode 100644 arch/arm/boot/dts/am33xx-pinfunc.h

diff --git a/arch/arm/boot/dts/am33xx-pinfunc.h b/arch/arm/boot/dts/am33xx-pinfunc.h
new file mode 100644
index 0000000..bfa4226
--- /dev/null
+++ b/arch/arm/boot/dts/am33xx-pinfunc.h
@@ -0,0 +1,1063 @@
+/*
+ * Copyright (C) 2019 WAGO Kontakttechnik GmbH & Co. GK - https://www.wago.com/
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+#ifndef __DTS_AM33XX_PINFUNC_H
+#define __DTS_AM33XX_PINFUNC_H
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/pinctrl/am33xx.h>
+
+#define AM33XX_PIN_OFFSET				0x800
+#define AM33XX_PIN(offset, mode, flags) \
+	OMAP_PADCONF_OFFSET(offset, AM33XX_PIN_OFFSET) ((flags) | (mode))
+
+#define AM33XX_PIN_GPMC_AD0(mode, flags)		AM33XX_PIN(0x800, mode, flags)
+#define AM33XX_PIN_GPMC_AD1(mode, flags)		AM33XX_PIN(0x804, mode, flags)
+#define AM33XX_PIN_GPMC_AD2(mode, flags)		AM33XX_PIN(0x808, mode, flags)
+#define AM33XX_PIN_GPMC_AD3(mode, flags)		AM33XX_PIN(0x80C, mode, flags)
+#define AM33XX_PIN_GPMC_AD4(mode, flags)		AM33XX_PIN(0x810, mode, flags)
+#define AM33XX_PIN_GPMC_AD5(mode, flags)		AM33XX_PIN(0x814, mode, flags)
+#define AM33XX_PIN_GPMC_AD6(mode, flags)		AM33XX_PIN(0x818, mode, flags)
+#define AM33XX_PIN_GPMC_AD7(mode, flags)		AM33XX_PIN(0x81C, mode, flags)
+#define AM33XX_PIN_GPMC_AD8(mode, flags)		AM33XX_PIN(0x820, mode, flags)
+#define AM33XX_PIN_GPMC_AD9(mode, flags)		AM33XX_PIN(0x824, mode, flags)
+#define AM33XX_PIN_GPMC_AD10(mode, flags)		AM33XX_PIN(0x828, mode, flags)
+#define AM33XX_PIN_GPMC_AD11(mode, flags)		AM33XX_PIN(0x82C, mode, flags)
+#define AM33XX_PIN_GPMC_AD12(mode, flags)		AM33XX_PIN(0x830, mode, flags)
+#define AM33XX_PIN_GPMC_AD13(mode, flags)		AM33XX_PIN(0x834, mode, flags)
+#define AM33XX_PIN_GPMC_AD14(mode, flags)		AM33XX_PIN(0x838, mode, flags)
+#define AM33XX_PIN_GPMC_AD15(mode, flags)		AM33XX_PIN(0x83C, mode, flags)
+#define AM33XX_PIN_GPMC_A0(mode, flags)			AM33XX_PIN(0x840, mode, flags)
+#define AM33XX_PIN_GPMC_A1(mode, flags)			AM33XX_PIN(0x844, mode, flags)
+#define AM33XX_PIN_GPMC_A2(mode, flags)			AM33XX_PIN(0x848, mode, flags)
+#define AM33XX_PIN_GPMC_A3(mode, flags)			AM33XX_PIN(0x84C, mode, flags)
+#define AM33XX_PIN_GPMC_A4(mode, flags)			AM33XX_PIN(0x850, mode, flags)
+#define AM33XX_PIN_GPMC_A5(mode, flags)			AM33XX_PIN(0x854, mode, flags)
+#define AM33XX_PIN_GPMC_A6(mode, flags)			AM33XX_PIN(0x858, mode, flags)
+#define AM33XX_PIN_GPMC_A7(mode, flags)			AM33XX_PIN(0x85C, mode, flags)
+#define AM33XX_PIN_GPMC_A8(mode, flags)			AM33XX_PIN(0x860, mode, flags)
+#define AM33XX_PIN_GPMC_A9(mode, flags)			AM33XX_PIN(0x864, mode, flags)
+#define AM33XX_PIN_GPMC_A10(mode, flags)		AM33XX_PIN(0x868, mode, flags)
+#define AM33XX_PIN_GPMC_A11(mode, flags)		AM33XX_PIN(0x86C, mode, flags)
+#define AM33XX_PIN_GPMC_WAIT0(mode, flags)		AM33XX_PIN(0x870, mode, flags)
+#define AM33XX_PIN_GPMC_WPN(mode, flags)		AM33XX_PIN(0x874, mode, flags)
+#define AM33XX_PIN_GPMC_BEN1(mode, flags)		AM33XX_PIN(0x878, mode, flags)
+#define AM33XX_PIN_GPMC_CSN0(mode, flags)		AM33XX_PIN(0x87C, mode, flags)
+#define AM33XX_PIN_GPMC_CSN1(mode, flags)		AM33XX_PIN(0x880, mode, flags)
+#define AM33XX_PIN_GPMC_CSN2(mode, flags)		AM33XX_PIN(0x884, mode, flags)
+#define AM33XX_PIN_GPMC_CSN3(mode, flags)		AM33XX_PIN(0x888, mode, flags)
+#define AM33XX_PIN_GPMC_CLK(mode, flags)		AM33XX_PIN(0x88C, mode, flags)
+#define AM33XX_PIN_GPMC_ADVN_ALE(mode, flags)		AM33XX_PIN(0x890, mode, flags)
+#define AM33XX_PIN_GPMC_OEN_REN(mode, flags)		AM33XX_PIN(0x894, mode, flags)
+#define AM33XX_PIN_GPMC_WEN(mode, flags)		AM33XX_PIN(0x898, mode, flags)
+#define AM33XX_PIN_GPMC_BEN0_CLE(mode, flags)		AM33XX_PIN(0x89C, mode, flags)
+#define AM33XX_PIN_LCD_DATA0(mode, flags)		AM33XX_PIN(0x8A0, mode, flags)
+#define AM33XX_PIN_LCD_DATA1(mode, flags)		AM33XX_PIN(0x8A4, mode, flags)
+#define AM33XX_PIN_LCD_DATA2(mode, flags)		AM33XX_PIN(0x8A8, mode, flags)
+#define AM33XX_PIN_LCD_DATA3(mode, flags)		AM33XX_PIN(0x8AC, mode, flags)
+#define AM33XX_PIN_LCD_DATA4(mode, flags)		AM33XX_PIN(0x8B0, mode, flags)
+#define AM33XX_PIN_LCD_DATA5(mode, flags)		AM33XX_PIN(0x8B4, mode, flags)
+#define AM33XX_PIN_LCD_DATA6(mode, flags)		AM33XX_PIN(0x8B8, mode, flags)
+#define AM33XX_PIN_LCD_DATA7(mode, flags)		AM33XX_PIN(0x8BC, mode, flags)
+#define AM33XX_PIN_LCD_DATA8(mode, flags)		AM33XX_PIN(0x8C0, mode, flags)
+#define AM33XX_PIN_LCD_DATA9(mode, flags)		AM33XX_PIN(0x8C4, mode, flags)
+#define AM33XX_PIN_LCD_DATA10(mode, flags)		AM33XX_PIN(0x8C8, mode, flags)
+#define AM33XX_PIN_LCD_DATA11(mode, flags)		AM33XX_PIN(0x8CC, mode, flags)
+#define AM33XX_PIN_LCD_DATA12(mode, flags)		AM33XX_PIN(0x8D0, mode, flags)
+#define AM33XX_PIN_LCD_DATA13(mode, flags)		AM33XX_PIN(0x8D4, mode, flags)
+#define AM33XX_PIN_LCD_DATA14(mode, flags)		AM33XX_PIN(0x8D8, mode, flags)
+#define AM33XX_PIN_LCD_DATA15(mode, flags)		AM33XX_PIN(0x8DC, mode, flags)
+#define AM33XX_PIN_LCD_VSYNC(mode, flags)		AM33XX_PIN(0x8E0, mode, flags)
+#define AM33XX_PIN_LCD_HSYNC(mode, flags)		AM33XX_PIN(0x8E4, mode, flags)
+#define AM33XX_PIN_LCD_PCLK(mode, flags)		AM33XX_PIN(0x8E8, mode, flags)
+#define AM33XX_PIN_LCD_AC_BIAS_EN(mode, flags)		AM33XX_PIN(0x8EC, mode, flags)
+#define AM33XX_PIN_MMC0_DAT3(mode, flags)		AM33XX_PIN(0x8F0, mode, flags)
+#define AM33XX_PIN_MMC0_DAT2(mode, flags)		AM33XX_PIN(0x8F4, mode, flags)
+#define AM33XX_PIN_MMC0_DAT1(mode, flags)		AM33XX_PIN(0x8F8, mode, flags)
+#define AM33XX_PIN_MMC0_DAT0(mode, flags)		AM33XX_PIN(0x8FC, mode, flags)
+#define AM33XX_PIN_MMC0_CLK(mode, flags)		AM33XX_PIN(0x900, mode, flags)
+#define AM33XX_PIN_MMC0_CMD(mode, flags)		AM33XX_PIN(0x904, mode, flags)
+#define AM33XX_PIN_MII1_COL(mode, flags)		AM33XX_PIN(0x908, mode, flags)
+#define AM33XX_PIN_MII1_CRS(mode, flags)		AM33XX_PIN(0x90C, mode, flags)
+#define AM33XX_PIN_MII1_RX_ER(mode, flags)		AM33XX_PIN(0x910, mode, flags)
+#define AM33XX_PIN_MII1_TX_EN(mode, flags)		AM33XX_PIN(0x914, mode, flags)
+#define AM33XX_PIN_MII1_RX_DV(mode, flags)		AM33XX_PIN(0x918, mode, flags)
+#define AM33XX_PIN_MII1_TXD3(mode, flags)		AM33XX_PIN(0x91C, mode, flags)
+#define AM33XX_PIN_MII1_TXD2(mode, flags)		AM33XX_PIN(0x920, mode, flags)
+#define AM33XX_PIN_MII1_TXD1(mode, flags)		AM33XX_PIN(0x924, mode, flags)
+#define AM33XX_PIN_MII1_TXD0(mode, flags)		AM33XX_PIN(0x928, mode, flags)
+#define AM33XX_PIN_MII1_TX_CLK(mode, flags)		AM33XX_PIN(0x92C, mode, flags)
+#define AM33XX_PIN_MII1_RX_CLK(mode, flags)		AM33XX_PIN(0x930, mode, flags)
+#define AM33XX_PIN_MII1_RXD3(mode, flags)		AM33XX_PIN(0x934, mode, flags)
+#define AM33XX_PIN_MII1_RXD2(mode, flags)		AM33XX_PIN(0x938, mode, flags)
+#define AM33XX_PIN_MII1_RXD1(mode, flags)		AM33XX_PIN(0x93C, mode, flags)
+#define AM33XX_PIN_MII1_RXD0(mode, flags)		AM33XX_PIN(0x940, mode, flags)
+#define AM33XX_PIN_RMII1_REF_CLK(mode, flags)		AM33XX_PIN(0x944, mode, flags)
+#define AM33XX_PIN_MDIO(mode, flags)			AM33XX_PIN(0x948, mode, flags)
+#define AM33XX_PIN_MDC(mode, flags)			AM33XX_PIN(0x94C, mode, flags)
+#define AM33XX_PIN_SPI0_SCLK(mode, flags)		AM33XX_PIN(0x950, mode, flags)
+#define AM33XX_PIN_SPI0_D0(mode, flags)			AM33XX_PIN(0x954, mode, flags)
+#define AM33XX_PIN_SPI0_D1(mode, flags)			AM33XX_PIN(0x958, mode, flags)
+#define AM33XX_PIN_SPI0_CS0(mode, flags)		AM33XX_PIN(0x95C, mode, flags)
+#define AM33XX_PIN_SPI0_CS1(mode, flags)		AM33XX_PIN(0x960, mode, flags)
+#define AM33XX_PIN_ECAP0_IN_PWM0_OUT(mode, flags)	AM33XX_PIN(0x964, mode, flags)
+#define AM33XX_PIN_UART0_CTSN(mode, flags)		AM33XX_PIN(0x968, mode, flags)
+#define AM33XX_PIN_UART0_RTSN(mode, flags)		AM33XX_PIN(0x96C, mode, flags)
+#define AM33XX_PIN_UART0_RXD(mode, flags)		AM33XX_PIN(0x970, mode, flags)
+#define AM33XX_PIN_UART0_TXD(mode, flags)		AM33XX_PIN(0x974, mode, flags)
+#define AM33XX_PIN_UART1_CTSN(mode, flags)		AM33XX_PIN(0x978, mode, flags)
+#define AM33XX_PIN_UART1_RTSN(mode, flags)		AM33XX_PIN(0x97C, mode, flags)
+#define AM33XX_PIN_UART1_RXD(mode, flags)		AM33XX_PIN(0x980, mode, flags)
+#define AM33XX_PIN_UART1_TXD(mode, flags)		AM33XX_PIN(0x984, mode, flags)
+#define AM33XX_PIN_I2C0_SDA(mode, flags)		AM33XX_PIN(0x988, mode, flags)
+#define AM33XX_PIN_I2C0_SCL(mode, flags)		AM33XX_PIN(0x98C, mode, flags)
+#define AM33XX_PIN_MCASP0_ACLKX(mode, flags)		AM33XX_PIN(0x990, mode, flags)
+#define AM33XX_PIN_MCASP0_FSX(mode, flags)		AM33XX_PIN(0x994, mode, flags)
+#define AM33XX_PIN_MCASP0_AXR0(mode, flags)		AM33XX_PIN(0x998, mode, flags)
+#define AM33XX_PIN_MCASP0_AHCLKR(mode, flags)		AM33XX_PIN(0x99C, mode, flags)
+#define AM33XX_PIN_MCASP0_ACLKR(mode, flags)		AM33XX_PIN(0x9A0, mode, flags)
+#define AM33XX_PIN_MCASP0_FSR(mode, flags)		AM33XX_PIN(0x9A4, mode, flags)
+#define AM33XX_PIN_MCASP0_AXR1(mode, flags)		AM33XX_PIN(0x9A8, mode, flags)
+#define AM33XX_PIN_MCASP0_AHCLKX(mode, flags)		AM33XX_PIN(0x9AC, mode, flags)
+#define AM33XX_PIN_XDMA_EVENT_INTR0(mode, flags)	AM33XX_PIN(0x9B0, mode, flags)
+#define AM33XX_PIN_XDMA_EVENT_INTR1(mode, flags)	AM33XX_PIN(0x9B4, mode, flags)
+#define AM33XX_PIN_NNMI(mode, flags)			AM33XX_PIN(0x9C0, mode, flags)
+#define AM33XX_PIN_TMS(mode, flags)			AM33XX_PIN(0x9D0, mode, flags)
+#define AM33XX_PIN_TDI(mode, flags)			AM33XX_PIN(0x9D0, mode, flags)
+#define AM33XX_PIN_TDO(mode, flags)			AM33XX_PIN(0x9D4, mode, flags)
+#define AM33XX_PIN_TCK(mode, flags)			AM33XX_PIN(0x9D8, mode, flags)
+#define AM33XX_PIN_TRSTN(mode, flags)			AM33XX_PIN(0x9DC, mode, flags)
+#define AM33XX_PIN_EMU0(mode, flags)			AM33XX_PIN(0x9E4, mode, flags)
+#define AM33XX_PIN_EMU1(mode, flags)			AM33XX_PIN(0x9E8, mode, flags)
+#define AM33XX_PIN_USB0_DRVVBUS(mode, flags)		AM33XX_PIN(0xA1C, mode, flags)
+#define AM33XX_PIN_USB1_DRVVBUS(mode, flags)		AM33XX_PIN(0xA34, mode, flags)
+
+#define AM33XX_ECAP0_IN_PWM0_OUT(flags)					AM33XX_PIN_ECAP0_IN_PWM0_OUT(MUX_MODE0, flags)
+#define AM33XX_ECAP0_IN_PWM0_OUT_UART3_TXD(flags)			AM33XX_PIN_ECAP0_IN_PWM0_OUT(MUX_MODE1, flags)
+#define AM33XX_ECAP0_IN_PWM0_OUT_SPI1_CS1(flags)			AM33XX_PIN_ECAP0_IN_PWM0_OUT(MUX_MODE2, flags)
+#define AM33XX_ECAP0_IN_PWM0_OUT_PR1_ECAP0_ECAP_CAPIN_APWM_O(flags)	AM33XX_PIN_ECAP0_IN_PWM0_OUT(MUX_MODE3, flags)
+#define AM33XX_ECAP0_IN_PWM0_OUT_SPI1_SCLK(flags)			AM33XX_PIN_ECAP0_IN_PWM0_OUT(MUX_MODE4, flags)
+#define AM33XX_ECAP0_IN_PWM0_OUT_MMC0_SDWP(flags)			AM33XX_PIN_ECAP0_IN_PWM0_OUT(MUX_MODE5, flags)
+#define AM33XX_ECAP0_IN_PWM0_OUT_XDMA_EVENT_INTR2(flags)		AM33XX_PIN_ECAP0_IN_PWM0_OUT(MUX_MODE6, flags)
+#define AM33XX_ECAP0_IN_PWM0_OUT_GPIO0_7(flags)				AM33XX_PIN_ECAP0_IN_PWM0_OUT(MUX_MODE7, flags)
+
+#define AM33XX_EMU0(flags)						AM33XX_PIN_EMU0(MUX_MODE0, flags)
+#define AM33XX_EMU0_GPIO3_7(flags)					AM33XX_PIN_EMU0(MUX_MODE7, flags)
+
+#define AM33XX_EMU1(flags)						AM33XX_PIN_EMU1(MUX_MODE0, flags)
+#define AM33XX_EMU1_GPIO3_8(flags)					AM33XX_PIN_EMU1(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_A0(flags)						AM33XX_PIN_GPMC_A0(MUX_MODE0, flags)
+#define AM33XX_GPMC_A0_GMII2_TXEN(flags)				AM33XX_PIN_GPMC_A0(MUX_MODE1, flags)
+#define AM33XX_GPMC_A0_RGMII2_TCTL(flags)				AM33XX_PIN_GPMC_A0(MUX_MODE2, flags)
+#define AM33XX_GPMC_A0_RMII2_TXEN(flags)				AM33XX_PIN_GPMC_A0(MUX_MODE3, flags)
+#define AM33XX_GPMC_A0_GPMC_A16(flags)					AM33XX_PIN_GPMC_A0(MUX_MODE4, flags)
+#define AM33XX_GPMC_A0_PR1_MII_MT1_CLK(flags)				AM33XX_PIN_GPMC_A0(MUX_MODE5, flags)
+#define AM33XX_GPMC_A0_EHRPWM1_TRIPZONE_INPUT(flags)			AM33XX_PIN_GPMC_A0(MUX_MODE6, flags)
+#define AM33XX_GPMC_A0_GPIO1_16(flags)					AM33XX_PIN_GPMC_A0(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_A1(flags)						AM33XX_PIN_GPMC_A1(MUX_MODE0, flags)
+#define AM33XX_GPMC_A1_GMII2_RXDV(flags)				AM33XX_PIN_GPMC_A1(MUX_MODE1, flags)
+#define AM33XX_GPMC_A1_RGMII2_RCTL(flags)				AM33XX_PIN_GPMC_A1(MUX_MODE2, flags)
+#define AM33XX_GPMC_A1_MMC2_DAT0(flags)					AM33XX_PIN_GPMC_A1(MUX_MODE3, flags)
+#define AM33XX_GPMC_A1_GPMC_A17(flags)					AM33XX_PIN_GPMC_A1(MUX_MODE4, flags)
+#define AM33XX_GPMC_A1_PR1_MII1_TXD3(flags)				AM33XX_PIN_GPMC_A1(MUX_MODE5, flags)
+#define AM33XX_GPMC_A1_EHRPWM0_SYNCO(flags)				AM33XX_PIN_GPMC_A1(MUX_MODE6, flags)
+#define AM33XX_GPMC_A1_GPIO1_17(flags)					AM33XX_PIN_GPMC_A1(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_A2(flags)						AM33XX_PIN_GPMC_A2(MUX_MODE0, flags)
+#define AM33XX_GPMC_A2_GMII2_TXD3(flags)				AM33XX_PIN_GPMC_A2(MUX_MODE1, flags)
+#define AM33XX_GPMC_A2_RGMII2_TD3(flags)				AM33XX_PIN_GPMC_A2(MUX_MODE2, flags)
+#define AM33XX_GPMC_A2_MMC2_DAT1(flags)					AM33XX_PIN_GPMC_A2(MUX_MODE3, flags)
+#define AM33XX_GPMC_A2_GPMC_A18(flags)					AM33XX_PIN_GPMC_A2(MUX_MODE4, flags)
+#define AM33XX_GPMC_A2_PR1_MII1_TXD2(flags)				AM33XX_PIN_GPMC_A2(MUX_MODE5, flags)
+#define AM33XX_GPMC_A2_EHRPWM1A(flags)					AM33XX_PIN_GPMC_A2(MUX_MODE6, flags)
+#define AM33XX_GPMC_A2_GPIO1_18(flags)					AM33XX_PIN_GPMC_A2(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_A3(flags)						AM33XX_PIN_GPMC_A3(MUX_MODE0, flags)
+#define AM33XX_GPMC_A3_GMII2_TXD2(flags)				AM33XX_PIN_GPMC_A3(MUX_MODE1, flags)
+#define AM33XX_GPMC_A3_RGMII2_TD2(flags)				AM33XX_PIN_GPMC_A3(MUX_MODE2, flags)
+#define AM33XX_GPMC_A3_MMC2_DAT2(flags)					AM33XX_PIN_GPMC_A3(MUX_MODE3, flags)
+#define AM33XX_GPMC_A3_GPMC_A19(flags)					AM33XX_PIN_GPMC_A3(MUX_MODE4, flags)
+#define AM33XX_GPMC_A3_PR1_MII1_TXD1(flags)				AM33XX_PIN_GPMC_A3(MUX_MODE5, flags)
+#define AM33XX_GPMC_A3_EHRPWM1B(flags)					AM33XX_PIN_GPMC_A3(MUX_MODE6, flags)
+#define AM33XX_GPMC_A3_GPIO1_19(flags)					AM33XX_PIN_GPMC_A3(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_A4(flags)						AM33XX_PIN_GPMC_A4(MUX_MODE0, flags)
+#define AM33XX_GPMC_A4_GMII2_TXD1(flags)				AM33XX_PIN_GPMC_A4(MUX_MODE1, flags)
+#define AM33XX_GPMC_A4_RGMII2_TD1(flags)				AM33XX_PIN_GPMC_A4(MUX_MODE2, flags)
+#define AM33XX_GPMC_A4_RMII2_TXD1(flags)				AM33XX_PIN_GPMC_A4(MUX_MODE3, flags)
+#define AM33XX_GPMC_A4_GPMC_A20(flags)					AM33XX_PIN_GPMC_A4(MUX_MODE4, flags)
+#define AM33XX_GPMC_A4_PR1_MII1_TXD0(flags)				AM33XX_PIN_GPMC_A4(MUX_MODE5, flags)
+#define AM33XX_GPMC_A4_EQEP1A_IN(flags)					AM33XX_PIN_GPMC_A4(MUX_MODE6, flags)
+#define AM33XX_GPMC_A4_GPIO1_20(flags)					AM33XX_PIN_GPMC_A4(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_A5(flags)						AM33XX_PIN_GPMC_A5(MUX_MODE0, flags)
+#define AM33XX_GPMC_A5_GMII2_TXD0(flags)				AM33XX_PIN_GPMC_A5(MUX_MODE1, flags)
+#define AM33XX_GPMC_A5_RGMII2_TD0(flags)				AM33XX_PIN_GPMC_A5(MUX_MODE2, flags)
+#define AM33XX_GPMC_A5_RMII2_TXD0(flags)				AM33XX_PIN_GPMC_A5(MUX_MODE3, flags)
+#define AM33XX_GPMC_A5_GPMC_A21(flags)					AM33XX_PIN_GPMC_A5(MUX_MODE4, flags)
+#define AM33XX_GPMC_A5_PR1_MII1_RXD3(flags)				AM33XX_PIN_GPMC_A5(MUX_MODE5, flags)
+#define AM33XX_GPMC_A5_EQEP1B_IN(flags)					AM33XX_PIN_GPMC_A5(MUX_MODE6, flags)
+#define AM33XX_GPMC_A5_GPIO1_21(flags)					AM33XX_PIN_GPMC_A5(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_A6(flags)						AM33XX_PIN_GPMC_A6(MUX_MODE0, flags)
+#define AM33XX_GPMC_A6_GMII2_TXCLK(flags)				AM33XX_PIN_GPMC_A6(MUX_MODE1, flags)
+#define AM33XX_GPMC_A6_RGMII2_TCLK(flags)				AM33XX_PIN_GPMC_A6(MUX_MODE2, flags)
+#define AM33XX_GPMC_A6_MMC2_DAT4(flags)					AM33XX_PIN_GPMC_A6(MUX_MODE3, flags)
+#define AM33XX_GPMC_A6_GPMC_A22(flags)					AM33XX_PIN_GPMC_A6(MUX_MODE4, flags)
+#define AM33XX_GPMC_A6_PR1_MII1_RXD2(flags)				AM33XX_PIN_GPMC_A6(MUX_MODE5, flags)
+#define AM33XX_GPMC_A6_EQEP1_INDEX(flags)				AM33XX_PIN_GPMC_A6(MUX_MODE6, flags)
+#define AM33XX_GPMC_A6_GPIO1_22(flags)					AM33XX_PIN_GPMC_A6(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_A7(flags)						AM33XX_PIN_GPMC_A7(MUX_MODE0, flags)
+#define AM33XX_GPMC_A7_GMII2_RXCLK(flags)				AM33XX_PIN_GPMC_A7(MUX_MODE1, flags)
+#define AM33XX_GPMC_A7_RGMII2_RCLK(flags)				AM33XX_PIN_GPMC_A7(MUX_MODE2, flags)
+#define AM33XX_GPMC_A7_MMC2_DAT5(flags)					AM33XX_PIN_GPMC_A7(MUX_MODE3, flags)
+#define AM33XX_GPMC_A7_GPMC_A23(flags)					AM33XX_PIN_GPMC_A7(MUX_MODE4, flags)
+#define AM33XX_GPMC_A7_PR1_MII1_RXD1(flags)				AM33XX_PIN_GPMC_A7(MUX_MODE5, flags)
+#define AM33XX_GPMC_A7_EQEP1_STROBE(flags)				AM33XX_PIN_GPMC_A7(MUX_MODE6, flags)
+#define AM33XX_GPMC_A7_GPIO1_23(flags)					AM33XX_PIN_GPMC_A7(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_A8(flags)						AM33XX_PIN_GPMC_A8(MUX_MODE0, flags)
+#define AM33XX_GPMC_A8_GMII2_RXD3(flags)				AM33XX_PIN_GPMC_A8(MUX_MODE1, flags)
+#define AM33XX_GPMC_A8_RGMII2_RD3(flags)				AM33XX_PIN_GPMC_A8(MUX_MODE2, flags)
+#define AM33XX_GPMC_A8_MMC2_DAT6(flags)					AM33XX_PIN_GPMC_A8(MUX_MODE3, flags)
+#define AM33XX_GPMC_A8_GPMC_A24(flags)					AM33XX_PIN_GPMC_A8(MUX_MODE4, flags)
+#define AM33XX_GPMC_A8_PR1_MII1_RXD0(flags)				AM33XX_PIN_GPMC_A8(MUX_MODE5, flags)
+#define AM33XX_GPMC_A8_MCASP0_ACLKX(flags)				AM33XX_PIN_GPMC_A8(MUX_MODE6, flags)
+#define AM33XX_GPMC_A8_GPIO1_24(flags)					AM33XX_PIN_GPMC_A8(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_A9(flags)						AM33XX_PIN_GPMC_A9(MUX_MODE0, flags)
+#define AM33XX_GPMC_A9_GMII2_RXD2(flags)				AM33XX_PIN_GPMC_A9(MUX_MODE1, flags)
+#define AM33XX_GPMC_A9_RGMII2_RD2(flags)				AM33XX_PIN_GPMC_A9(MUX_MODE2, flags)
+#define AM33XX_GPMC_A9_MMC2_DAT7(flags)					AM33XX_PIN_GPMC_A9(MUX_MODE3, flags)
+#define AM33XX_GPMC_A9_RMII2_CRS_DV(flags)				AM33XX_PIN_GPMC_A9(MUX_MODE3, flags)
+#define AM33XX_GPMC_A9_GPMC_A25(flags)					AM33XX_PIN_GPMC_A9(MUX_MODE4, flags)
+#define AM33XX_GPMC_A9_PR1_MII_MR1_CLK(flags)				AM33XX_PIN_GPMC_A9(MUX_MODE5, flags)
+#define AM33XX_GPMC_A9_MCASP0_FSX(flags)				AM33XX_PIN_GPMC_A9(MUX_MODE6, flags)
+#define AM33XX_GPMC_A9_GPIO1_25(flags)					AM33XX_PIN_GPMC_A9(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_A10(flags)						AM33XX_PIN_GPMC_A10(MUX_MODE0, flags)
+#define AM33XX_GPMC_A10_GMII2_RXD1(flags)				AM33XX_PIN_GPMC_A10(MUX_MODE1, flags)
+#define AM33XX_GPMC_A10_RGMII2_RD1(flags)				AM33XX_PIN_GPMC_A10(MUX_MODE2, flags)
+#define AM33XX_GPMC_A10_RMII2_RXD1(flags)				AM33XX_PIN_GPMC_A10(MUX_MODE3, flags)
+#define AM33XX_GPMC_A10_GPMC_A26(flags)					AM33XX_PIN_GPMC_A10(MUX_MODE4, flags)
+#define AM33XX_GPMC_A10_PR1_MII1_RXDV(flags)				AM33XX_PIN_GPMC_A10(MUX_MODE5, flags)
+#define AM33XX_GPMC_A10_MCASP0_AXR0(flags)				AM33XX_PIN_GPMC_A10(MUX_MODE6, flags)
+#define AM33XX_GPMC_A10_GPIO1_26(flags)					AM33XX_PIN_GPMC_A10(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_A11(flags)						AM33XX_PIN_GPMC_A11(MUX_MODE0, flags)
+#define AM33XX_GPMC_A11_GMII2_RXD0(flags)				AM33XX_PIN_GPMC_A11(MUX_MODE1, flags)
+#define AM33XX_GPMC_A11_RGMII2_RD0(flags)				AM33XX_PIN_GPMC_A11(MUX_MODE2, flags)
+#define AM33XX_GPMC_A11_RMII2_RXD0(flags)				AM33XX_PIN_GPMC_A11(MUX_MODE3, flags)
+#define AM33XX_GPMC_A11_GPMC_A27(flags)					AM33XX_PIN_GPMC_A11(MUX_MODE4, flags)
+#define AM33XX_GPMC_A11_PR1_MII1_RXER(flags)				AM33XX_PIN_GPMC_A11(MUX_MODE5, flags)
+#define AM33XX_GPMC_A11_MCASP0_AXR1(flags)				AM33XX_PIN_GPMC_A11(MUX_MODE6, flags)
+#define AM33XX_GPMC_A11_GPIO1_27(flags)					AM33XX_PIN_GPMC_A11(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_AD0(flags)						AM33XX_PIN_GPMC_AD0(MUX_MODE0, flags)
+#define AM33XX_GPMC_AD0_MMC1_DAT0(flags)				AM33XX_PIN_GPMC_AD0(MUX_MODE1, flags)
+#define AM33XX_GPMC_AD0_GPIO1_0(flags)					AM33XX_PIN_GPMC_AD0(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_AD1(flags)						AM33XX_PIN_GPMC_AD1(MUX_MODE0, flags)
+#define AM33XX_GPMC_AD1_MMC1_DAT1(flags)				AM33XX_PIN_GPMC_AD1(MUX_MODE1, flags)
+#define AM33XX_GPMC_AD1_GPIO1_1(flags)					AM33XX_PIN_GPMC_AD1(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_AD2(flags)						AM33XX_PIN_GPMC_AD2(MUX_MODE0, flags)
+#define AM33XX_GPMC_AD2_MMC1_DAT2(flags)				AM33XX_PIN_GPMC_AD2(MUX_MODE1, flags)
+#define AM33XX_GPMC_AD2_GPIO1_2(flags)					AM33XX_PIN_GPMC_AD2(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_AD3(flags)						AM33XX_PIN_GPMC_AD3(MUX_MODE0, flags)
+#define AM33XX_GPMC_AD3_MMC1_DAT3(flags)				AM33XX_PIN_GPMC_AD3(MUX_MODE1, flags)
+#define AM33XX_GPMC_AD3_GPIO1_3(flags)					AM33XX_PIN_GPMC_AD3(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_AD4(flags)						AM33XX_PIN_GPMC_AD4(MUX_MODE0, flags)
+#define AM33XX_GPMC_AD4_MMC1_DAT4(flags)				AM33XX_PIN_GPMC_AD4(MUX_MODE1, flags)
+#define AM33XX_GPMC_AD4_GPIO1_4(flags)					AM33XX_PIN_GPMC_AD4(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_AD5(flags)						AM33XX_PIN_GPMC_AD5(MUX_MODE0, flags)
+#define AM33XX_GPMC_AD5_MMC1_DAT5(flags)				AM33XX_PIN_GPMC_AD5(MUX_MODE1, flags)
+#define AM33XX_GPMC_AD5_GPIO1_5(flags)					AM33XX_PIN_GPMC_AD5(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_AD6(flags)						AM33XX_PIN_GPMC_AD6(MUX_MODE0, flags)
+#define AM33XX_GPMC_AD6_MMC1_DAT6(flags)				AM33XX_PIN_GPMC_AD6(MUX_MODE1, flags)
+#define AM33XX_GPMC_AD6_GPIO1_6(flags)					AM33XX_PIN_GPMC_AD6(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_AD7(flags)						AM33XX_PIN_GPMC_AD7(MUX_MODE0, flags)
+#define AM33XX_MMC1_DAT7(flags)						AM33XX_PIN_GPMC_AD7(MUX_MODE1, flags)
+#define AM33XX_GPMC_AD7_GPIO1_7(flags)					AM33XX_PIN_GPMC_AD7(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_AD8(flags)						AM33XX_PIN_GPMC_AD8(MUX_MODE0, flags)
+#define AM33XX_GPMC_AD8_LCD_DATA23(flags)				AM33XX_PIN_GPMC_AD8(MUX_MODE1, flags)
+#define AM33XX_GPMC_AD8_MMC1_DAT0(flags)				AM33XX_PIN_GPMC_AD8(MUX_MODE2, flags)
+#define AM33XX_GPMC_AD8_MMC2_DAT4(flags)				AM33XX_PIN_GPMC_AD8(MUX_MODE3, flags)
+#define AM33XX_GPMC_AD8_EHRPWM2A(flags)					AM33XX_PIN_GPMC_AD8(MUX_MODE4, flags)
+#define AM33XX_GPMC_AD8_PR1_MII_MT0_CLK(flags)				AM33XX_PIN_GPMC_AD8(MUX_MODE5, flags)
+#define AM33XX_GPMC_AD8_GPIO0_22(flags)					AM33XX_PIN_GPMC_AD8(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_AD9(flags)						AM33XX_PIN_GPMC_AD9(MUX_MODE0, flags)
+#define AM33XX_GPMC_AD9_LCD_DATA22(flags)				AM33XX_PIN_GPMC_AD9(MUX_MODE1, flags)
+#define AM33XX_GPMC_AD9_MMC1_DAT1(flags)				AM33XX_PIN_GPMC_AD9(MUX_MODE2, flags)
+#define AM33XX_GPMC_AD9_MMC2_DAT5(flags)				AM33XX_PIN_GPMC_AD9(MUX_MODE3, flags)
+#define AM33XX_GPMC_AD9_EHRPWM2B(flags)					AM33XX_PIN_GPMC_AD9(MUX_MODE4, flags)
+#define AM33XX_GPMC_AD9_PR1_MII0_COL(flags)				AM33XX_PIN_GPMC_AD9(MUX_MODE5, flags)
+#define AM33XX_GPMC_AD9_GPIO0_23(flags)					AM33XX_PIN_GPMC_AD9(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_AD10(flags)						AM33XX_PIN_GPMC_AD10(MUX_MODE0, flags)
+#define AM33XX_GPMC_AD10_LCD_DATA21(flags)				AM33XX_PIN_GPMC_AD10(MUX_MODE1, flags)
+#define AM33XX_GPMC_AD10_MMC1_DAT2(flags)				AM33XX_PIN_GPMC_AD10(MUX_MODE2, flags)
+#define AM33XX_GPMC_AD10_MMC2_DAT6(flags)				AM33XX_PIN_GPMC_AD10(MUX_MODE3, flags)
+#define AM33XX_GPMC_AD10_EHRPWM2_TRIPZONE_INPUT(flags)			AM33XX_PIN_GPMC_AD10(MUX_MODE4, flags)
+#define AM33XX_GPMC_AD10_PR1_MII0_TXEN(flags)				AM33XX_PIN_GPMC_AD10(MUX_MODE5, flags)
+#define AM33XX_GPMC_AD10_GPIO0_26(flags)				AM33XX_PIN_GPMC_AD10(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_AD11(flags)						AM33XX_PIN_GPMC_AD11(MUX_MODE0, flags)
+#define AM33XX_GPMC_AD11_LCD_DATA20(flags)				AM33XX_PIN_GPMC_AD11(MUX_MODE1, flags)
+#define AM33XX_GPMC_AD11_MMC1_DAT3(flags)				AM33XX_PIN_GPMC_AD11(MUX_MODE2, flags)
+#define AM33XX_GPMC_AD11_MMC2_DAT7(flags)				AM33XX_PIN_GPMC_AD11(MUX_MODE3, flags)
+#define AM33XX_GPMC_AD11_EHRPWM0_SYNCO(flags)				AM33XX_PIN_GPMC_AD11(MUX_MODE4, flags)
+#define AM33XX_GPMC_AD11_PR1_MII0_TXD3(flags)				AM33XX_PIN_GPMC_AD11(MUX_MODE5, flags)
+#define AM33XX_GPMC_AD11_GPIO0_27(flags)				AM33XX_PIN_GPMC_AD11(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_AD12(flags)						AM33XX_PIN_GPMC_AD12(MUX_MODE0, flags)
+#define AM33XX_GPMC_AD12_LCD_DATA19(flags)				AM33XX_PIN_GPMC_AD12(MUX_MODE1, flags)
+#define AM33XX_GPMC_AD12_MMC1_DAT4(flags)				AM33XX_PIN_GPMC_AD12(MUX_MODE2, flags)
+#define AM33XX_GPMC_AD12_MMC2_DAT0(flags)				AM33XX_PIN_GPMC_AD12(MUX_MODE3, flags)
+#define AM33XX_GPMC_AD12_EQEP2A_IN(flags)				AM33XX_PIN_GPMC_AD12(MUX_MODE4, flags)
+#define AM33XX_GPMC_AD12_PR1_MII0_TXD2(flags)				AM33XX_PIN_GPMC_AD12(MUX_MODE5, flags)
+#define AM33XX_GPMC_AD12_PR1_PRU0_PRU_R30_14(flags)			AM33XX_PIN_GPMC_AD12(MUX_MODE6, flags)
+#define AM33XX_GPMC_AD12_GPIO1_12(flags)				AM33XX_PIN_GPMC_AD12(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_AD13(flags)						AM33XX_PIN_GPMC_AD13(MUX_MODE0, flags)
+#define AM33XX_GPMC_AD13_LCD_DATA18(flags)				AM33XX_PIN_GPMC_AD13(MUX_MODE1, flags)
+#define AM33XX_GPMC_AD13_MMC1_DAT5(flags)				AM33XX_PIN_GPMC_AD13(MUX_MODE2, flags)
+#define AM33XX_GPMC_AD13_MMC2_DAT1(flags)				AM33XX_PIN_GPMC_AD13(MUX_MODE3, flags)
+#define AM33XX_GPMC_AD13_EQEP2B_IN(flags)				AM33XX_PIN_GPMC_AD13(MUX_MODE4, flags)
+#define AM33XX_GPMC_AD13_PR1_MII0_TXD1(flags)				AM33XX_PIN_GPMC_AD13(MUX_MODE5, flags)
+#define AM33XX_GPMC_AD13_PR1_PRU0_PRU_R30_15(flags)			AM33XX_PIN_GPMC_AD13(MUX_MODE6, flags)
+#define AM33XX_GPMC_AD13_GPIO1_13(flags)				AM33XX_PIN_GPMC_AD13(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_AD14(flags)						AM33XX_PIN_GPMC_AD14(MUX_MODE0, flags)
+#define AM33XX_GPMC_AD14_LCD_DATA17(flags)				AM33XX_PIN_GPMC_AD14(MUX_MODE1, flags)
+#define AM33XX_GPMC_AD14_MMC1_DAT6(flags)				AM33XX_PIN_GPMC_AD14(MUX_MODE2, flags)
+#define AM33XX_GPMC_AD14_MMC2_DAT2(flags)				AM33XX_PIN_GPMC_AD14(MUX_MODE3, flags)
+#define AM33XX_GPMC_AD14_EQEP2_INDEX(flags)				AM33XX_PIN_GPMC_AD14(MUX_MODE4, flags)
+#define AM33XX_GPMC_AD14_PR1_MII0_TXD0(flags)				AM33XX_PIN_GPMC_AD14(MUX_MODE5, flags)
+#define AM33XX_GPMC_AD14_PR1_PRU0_PRU_R31_14(flags)			AM33XX_PIN_GPMC_AD14(MUX_MODE6, flags)
+#define AM33XX_GPMC_AD14_GPIO1_14(flags)				AM33XX_PIN_GPMC_AD14(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_AD15(flags)						AM33XX_PIN_GPMC_AD15(MUX_MODE0, flags)
+#define AM33XX_GPMC_AD15_LCD_DATA16(flags)				AM33XX_PIN_GPMC_AD15(MUX_MODE1, flags)
+#define AM33XX_GPMC_AD15_MMC1_DAT7(flags)				AM33XX_PIN_GPMC_AD15(MUX_MODE2, flags)
+#define AM33XX_GPMC_AD15_MMC2_DAT3(flags)				AM33XX_PIN_GPMC_AD15(MUX_MODE3, flags)
+#define AM33XX_GPMC_AD15_EQEP2_STROBE(flags)				AM33XX_PIN_GPMC_AD15(MUX_MODE4, flags)
+#define AM33XX_GPMC_AD15_PR1_ECAP0_ECAP_CAPIN_APWM_O(flags)		AM33XX_PIN_GPMC_AD15(MUX_MODE5, flags)
+#define AM33XX_GPMC_AD15_PR1_PRU0_PRU_R31_15(flags)			AM33XX_PIN_GPMC_AD15(MUX_MODE6, flags)
+#define AM33XX_GPMC_AD15_GPIO1_15(flags)				AM33XX_PIN_GPMC_AD15(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_ADVN_ALE(flags)					AM33XX_PIN_GPMC_ADVN_ALE(MUX_MODE0, flags)
+#define AM33XX_GPMC_ADVN_ALE_TIMER4(flags)				AM33XX_PIN_GPMC_ADVN_ALE(MUX_MODE2, flags)
+#define AM33XX_GPMC_ADVN_ALE_GPIO2_2(flags)				AM33XX_PIN_GPMC_ADVN_ALE(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_BEN0_CLE(flags)					AM33XX_PIN_GPMC_BEN0_CLE(MUX_MODE0, flags)
+#define AM33XX_GPMC_BEN0_CLE_TIMER5(flags)				AM33XX_PIN_GPMC_BEN0_CLE(MUX_MODE2, flags)
+#define AM33XX_GPMC_BEN0_CLE_GPIO2_5(flags)				AM33XX_PIN_GPMC_BEN0_CLE(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_BEN1(flags)						AM33XX_PIN_GPMC_BEN1(MUX_MODE0, flags)
+#define AM33XX_GPMC_BEN1_GMII2_COL(flags)				AM33XX_PIN_GPMC_BEN1(MUX_MODE1, flags)
+#define AM33XX_GPMC_BEN1_GPMC_CSN6(flags)				AM33XX_PIN_GPMC_BEN1(MUX_MODE2, flags)
+#define AM33XX_GPMC_BEN1_MMC2_DAT3(flags)				AM33XX_PIN_GPMC_BEN1(MUX_MODE3, flags)
+#define AM33XX_GPMC_BEN1_GPMC_DIR(flags)				AM33XX_PIN_GPMC_BEN1(MUX_MODE4, flags)
+#define AM33XX_GPMC_BEN1_PR1_MII1_RXLINK(flags)				AM33XX_PIN_GPMC_BEN1(MUX_MODE5, flags)
+#define AM33XX_GPMC_BEN1_MCASP0_ACLKR(flags)				AM33XX_PIN_GPMC_BEN1(MUX_MODE6, flags)
+#define AM33XX_GPMC_BEN1_GPIO1_28(flags)				AM33XX_PIN_GPMC_BEN1(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_CLK(flags)						AM33XX_PIN_GPMC_CLK(MUX_MODE0, flags)
+#define AM33XX_GPMC_CLK_LCD_MEMORY_CLK(flags)				AM33XX_PIN_GPMC_CLK(MUX_MODE1, flags)
+#define AM33XX_GPMC_CLK_GPMC_WAIT1(flags)				AM33XX_PIN_GPMC_CLK(MUX_MODE2, flags)
+#define AM33XX_GPMC_CLK_MMC2_CLK(flags)					AM33XX_PIN_GPMC_CLK(MUX_MODE3, flags)
+#define AM33XX_GPMC_CLK_PR1_MII1_CRS(flags)				AM33XX_PIN_GPMC_CLK(MUX_MODE4, flags)
+#define AM33XX_GPMC_CLK_PR1_MDIO_MDCLK(flags)				AM33XX_PIN_GPMC_CLK(MUX_MODE5, flags)
+#define AM33XX_GPMC_CLK_MCASP0_FSR(flags)				AM33XX_PIN_GPMC_CLK(MUX_MODE6, flags)
+#define AM33XX_GPMC_CLK_GPIO2_1(flags)					AM33XX_PIN_GPMC_CLK(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_CSN0(flags)						AM33XX_PIN_GPMC_CSN0(MUX_MODE0, flags)
+#define AM33XX_GPMC_CSN0_GPIO1_29(flags)				AM33XX_PIN_GPMC_CSN0(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_CSN1(flags)						AM33XX_PIN_GPMC_CSN1(MUX_MODE0, flags)
+#define AM33XX_GPMC_CSN1_GPMC_CLK(flags)				AM33XX_PIN_GPMC_CSN1(MUX_MODE1, flags)
+#define AM33XX_GPMC_CSN1_MMC1_CLK(flags)				AM33XX_PIN_GPMC_CSN1(MUX_MODE2, flags)
+#define AM33XX_GPMC_CSN1_PR1_EDIO_DATA_IN6(flags)			AM33XX_PIN_GPMC_CSN1(MUX_MODE3, flags)
+#define AM33XX_GPMC_CSN1_PR1_EDIO_DATA_OUT6(flags)			AM33XX_PIN_GPMC_CSN1(MUX_MODE4, flags)
+#define AM33XX_GPMC_CSN1_PR1_PRU1_PRU_R30_12(flags)			AM33XX_PIN_GPMC_CSN1(MUX_MODE5, flags)
+#define AM33XX_GPMC_CSN1_PR1_PRU1_PRU_R31_12(flags)			AM33XX_PIN_GPMC_CSN1(MUX_MODE6, flags)
+#define AM33XX_GPMC_CSN1_GPIO1_30(flags)				AM33XX_PIN_GPMC_CSN1(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_CSN2(flags)						AM33XX_PIN_GPMC_CSN2(MUX_MODE0, flags)
+#define AM33XX_GPMC_CSN2_GPMC_BE1N(flags)				AM33XX_PIN_GPMC_CSN2(MUX_MODE1, flags)
+#define AM33XX_GPMC_CSN2_MMC1_CMD(flags)				AM33XX_PIN_GPMC_CSN2(MUX_MODE2, flags)
+#define AM33XX_GPMC_CSN2_PR1_EDIO_DATA_IN7(flags)			AM33XX_PIN_GPMC_CSN2(MUX_MODE3, flags)
+#define AM33XX_GPMC_CSN2_PR1_EDIO_DATA_OUT7(flags)			AM33XX_PIN_GPMC_CSN2(MUX_MODE4, flags)
+#define AM33XX_GPMC_CSN2_PR1_PRU1_PRU_R30_13(flags)			AM33XX_PIN_GPMC_CSN2(MUX_MODE5, flags)
+#define AM33XX_GPMC_CSN2_PR1_PRU1_PRU_R31_13(flags)			AM33XX_PIN_GPMC_CSN2(MUX_MODE6, flags)
+#define AM33XX_GPMC_CSN2_GPIO1_31(flags)				AM33XX_PIN_GPMC_CSN2(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_CSN3(flags)						AM33XX_PIN_GPMC_CSN3(MUX_MODE0, flags)
+#define AM33XX_GPMC_CSN3_GPMC_CSN3_GPMC_A3(flags)			AM33XX_PIN_GPMC_CSN3(MUX_MODE1, flags)
+#define AM33XX_GPMC_CSN3_RMII2_CRS_DV(flags)				AM33XX_PIN_GPMC_CSN3(MUX_MODE2, flags)
+#define AM33XX_GPMC_CSN3_MMC2_CMD(flags)				AM33XX_PIN_GPMC_CSN3(MUX_MODE3, flags)
+#define AM33XX_GPMC_CSN3_PR1_MII0_CRS(flags)				AM33XX_PIN_GPMC_CSN3(MUX_MODE4, flags)
+#define AM33XX_GPMC_CSN3_PR1_MDIO_DATA(flags)				AM33XX_PIN_GPMC_CSN3(MUX_MODE5, flags)
+#define AM33XX_GPMC_CSN3_EMU4(flags)					AM33XX_PIN_GPMC_CSN3(MUX_MODE6, flags)
+#define AM33XX_GPMC_CSN3_GPIO2_0(flags)					AM33XX_PIN_GPMC_CSN3(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_OEN_REN(flags)					AM33XX_PIN_GPMC_OEN_REN(MUX_MODE0, flags)
+#define AM33XX_GPMC_OEN_REN_TIMER7(flags)				AM33XX_PIN_GPMC_OEN_REN(MUX_MODE2, flags)
+#define AM33XX_GPMC_OEN_REN_GPIO2_3(flags)				AM33XX_PIN_GPMC_OEN_REN(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_WAIT0(flags)					AM33XX_PIN_GPMC_WAIT0(MUX_MODE0, flags)
+#define AM33XX_GPMC_WAIT0_GMII2_CRS(flags)				AM33XX_PIN_GPMC_WAIT0(MUX_MODE1, flags)
+#define AM33XX_GPMC_WAIT0_GPMC_CSN4(flags)				AM33XX_PIN_GPMC_WAIT0(MUX_MODE2, flags)
+#define AM33XX_GPMC_WAIT0_RMII2_CRS_DV(flags)				AM33XX_PIN_GPMC_WAIT0(MUX_MODE3, flags)
+#define AM33XX_GPMC_WAIT0_MMC1_SDCD(flags)				AM33XX_PIN_GPMC_WAIT0(MUX_MODE4, flags)
+#define AM33XX_GPMC_WAIT0_PR1_MII1_COL(flags)				AM33XX_PIN_GPMC_WAIT0(MUX_MODE5, flags)
+#define AM33XX_GPMC_WAIT0_UART4_RXD(flags)				AM33XX_PIN_GPMC_WAIT0(MUX_MODE6, flags)
+#define AM33XX_GPMC_WAIT0_GPIO0_30(flags)				AM33XX_PIN_GPMC_WAIT0(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_WEN(flags)						AM33XX_PIN_GPMC_WEN(MUX_MODE0, flags)
+#define AM33XX_GPMC_WEN_TIMER6(flags)					AM33XX_PIN_GPMC_WEN(MUX_MODE2, flags)
+#define AM33XX_GPMC_WEN_GPIO2_4(flags)					AM33XX_PIN_GPMC_WEN(MUX_MODE7, flags)
+
+#define AM33XX_GPMC_WPN(flags)						AM33XX_PIN_GPMC_WPN(MUX_MODE0, flags)
+#define AM33XX_GPMC_WPN_GMII2_RXERR(flags)				AM33XX_PIN_GPMC_WPN(MUX_MODE1, flags)
+#define AM33XX_GPMC_WPN_GPMC_CSN5(flags)				AM33XX_PIN_GPMC_WPN(MUX_MODE2, flags)
+#define AM33XX_GPMC_WPN_RMII2_RXERR(flags)				AM33XX_PIN_GPMC_WPN(MUX_MODE3, flags)
+#define AM33XX_GPMC_WPN_MMC2_SDCD(flags)				AM33XX_PIN_GPMC_WPN(MUX_MODE4, flags)
+#define AM33XX_GPMC_WPN_PR1_MII1_TXEN(flags)				AM33XX_PIN_GPMC_WPN(MUX_MODE5, flags)
+#define AM33XX_GPMC_WPN_UART4_TXD(flags)				AM33XX_PIN_GPMC_WPN(MUX_MODE6, flags)
+#define AM33XX_GPMC_WPN_GPIO0_31(flags)					AM33XX_PIN_GPMC_WPN(MUX_MODE7, flags)
+
+#define AM33XX_I2C0_SDA(flags)						AM33XX_PIN_I2C0_SDA(MUX_MODE0, flags)
+#define AM33XX_I2C0_SDA_TIMER4(flags)					AM33XX_PIN_I2C0_SDA(MUX_MODE1, flags)
+#define AM33XX_I2C0_SDA_UART2_CTSN(flags)				AM33XX_PIN_I2C0_SDA(MUX_MODE2, flags)
+#define AM33XX_I2C0_SDA_ECAP2_IN_PWM2_OUT(flags)			AM33XX_PIN_I2C0_SDA(MUX_MODE3, flags)
+#define AM33XX_I2C0_SDA_GPIO3_5(flags)					AM33XX_PIN_I2C0_SDA(MUX_MODE7, flags)
+
+#define AM33XX_I2C0_SCL(flags)						AM33XX_PIN_I2C0_SCL(MUX_MODE0, flags)
+#define AM33XX_I2C0_SCL_TIMER7(flags)					AM33XX_PIN_I2C0_SCL(MUX_MODE1, flags)
+#define AM33XX_I2C0_SCL_UART2_RTSN(flags)				AM33XX_PIN_I2C0_SCL(MUX_MODE2, flags)
+#define AM33XX_I2C0_SCL_ECAP1_IN_PWM1_OUT(flags)			AM33XX_PIN_I2C0_SCL(MUX_MODE3, flags)
+#define AM33XX_I2C0_SCL_GPIO3_6(flags)					AM33XX_PIN_I2C0_SCL(MUX_MODE7, flags)
+
+#define AM33XX_LCD_AC_BIAS_EN(flags)					AM33XX_PIN_LCD_AC_BIAS_EN(MUX_MODE0, flags)
+#define AM33XX_LCD_AC_BIAS_EN_GPMC_A11(flags)				AM33XX_PIN_LCD_AC_BIAS_EN(MUX_MODE1, flags)
+#define AM33XX_LCD_AC_BIAS_EN_PR1_MII1_CRS(flags)			AM33XX_PIN_LCD_AC_BIAS_EN(MUX_MODE2, flags)
+#define AM33XX_LCD_AC_BIAS_EN_PR1_EDIO_DATA_IN5(flags)			AM33XX_PIN_LCD_AC_BIAS_EN(MUX_MODE3, flags)
+#define AM33XX_LCD_AC_BIAS_EN_PR1_EDIO_DATA_OUT5(flags)			AM33XX_PIN_LCD_AC_BIAS_EN(MUX_MODE4, flags)
+#define AM33XX_LCD_AC_BIAS_EN_PR1_PRU1_PRU_R30_11(flags)		AM33XX_PIN_LCD_AC_BIAS_EN(MUX_MODE5, flags)
+#define AM33XX_LCD_AC_BIAS_EN_PR1_PRU1_PRU_R31_11(flags)		AM33XX_PIN_LCD_AC_BIAS_EN(MUX_MODE6, flags)
+#define AM33XX_LCD_AC_BIAS_EN_GPIO2_25(flags)				AM33XX_PIN_LCD_AC_BIAS_EN(MUX_MODE7, flags)
+
+#define AM33XX_LCD_DATA0(flags)						AM33XX_PIN_LCD_DATA0(MUX_MODE0, flags)
+#define AM33XX_LCD_DATA0_GPMC_A0(flags)					AM33XX_PIN_LCD_DATA0(MUX_MODE1, flags)
+#define AM33XX_LCD_DATA0_PR1_MII_MT0_CLK(flags)				AM33XX_PIN_LCD_DATA0(MUX_MODE2, flags)
+#define AM33XX_LCD_DATA0_EHRPWM2A(flags)				AM33XX_PIN_LCD_DATA0(MUX_MODE3, flags)
+#define AM33XX_LCD_DATA0_PR1_PRU1_PRU_R30_0(flags)			AM33XX_PIN_LCD_DATA0(MUX_MODE5, flags)
+#define AM33XX_LCD_DATA0_PR1_PRU1_PRU_R31_0(flags)			AM33XX_PIN_LCD_DATA0(MUX_MODE6, flags)
+#define AM33XX_LCD_DATA0_GPIO2_6(flags)					AM33XX_PIN_LCD_DATA0(MUX_MODE7, flags)
+
+#define AM33XX_LCD_DATA1(flags)						AM33XX_PIN_LCD_DATA1(MUX_MODE0, flags)
+#define AM33XX_LCD_DATA1_GPMC_A1(flags)					AM33XX_PIN_LCD_DATA1(MUX_MODE1, flags)
+#define AM33XX_LCD_DATA1_PR1_MII0_TXEN(flags)				AM33XX_PIN_LCD_DATA1(MUX_MODE2, flags)
+#define AM33XX_LCD_DATA1_EHRPWM2B(flags)				AM33XX_PIN_LCD_DATA1(MUX_MODE3, flags)
+#define AM33XX_LCD_DATA1_PR1_PRU1_PRU_R30_1(flags)			AM33XX_PIN_LCD_DATA1(MUX_MODE5, flags)
+#define AM33XX_LCD_DATA1_PR1_PRU1_PRU_R31_1(flags)			AM33XX_PIN_LCD_DATA1(MUX_MODE6, flags)
+#define AM33XX_LCD_DATA1_GPIO2_7(flags)					AM33XX_PIN_LCD_DATA1(MUX_MODE7, flags)
+
+#define AM33XX_LCD_DATA2(flags)						AM33XX_PIN_LCD_DATA2(MUX_MODE0, flags)
+#define AM33XX_LCD_DATA2_GPMC_A2(flags)					AM33XX_PIN_LCD_DATA2(MUX_MODE1, flags)
+#define AM33XX_LCD_DATA2_PR1_MII0_TXD3(flags)				AM33XX_PIN_LCD_DATA2(MUX_MODE2, flags)
+#define AM33XX_LCD_DATA2_EHRPWM2_TRIPZONE_INPUT(flags)			AM33XX_PIN_LCD_DATA2(MUX_MODE3, flags)
+#define AM33XX_LCD_DATA2_PR1_PRU1_PRU_R30_2(flags)			AM33XX_PIN_LCD_DATA2(MUX_MODE5, flags)
+#define AM33XX_LCD_DATA2_PR1_PRU1_PRU_R31_2(flags)			AM33XX_PIN_LCD_DATA2(MUX_MODE6, flags)
+#define AM33XX_LCD_DATA2_GPIO2_8(flags)					AM33XX_PIN_LCD_DATA2(MUX_MODE7, flags)
+
+#define AM33XX_LCD_DATA3(flags)						AM33XX_PIN_LCD_DATA3(MUX_MODE0, flags)
+#define AM33XX_LCD_DATA3_GPMC_A3(flags)					AM33XX_PIN_LCD_DATA3(MUX_MODE1, flags)
+#define AM33XX_LCD_DATA3_PR1_MII0_TXD2(flags)				AM33XX_PIN_LCD_DATA3(MUX_MODE2, flags)
+#define AM33XX_LCD_DATA3_LCD_DATA3_EHRPWM0_SYNCO(flags)			AM33XX_PIN_LCD_DATA3(MUX_MODE3, flags)
+#define AM33XX_LCD_DATA3_PR1_PRU1_PRU_R30_3(flags)			AM33XX_PIN_LCD_DATA3(MUX_MODE5, flags)
+#define AM33XX_LCD_DATA3_PR1_PRU1_PRU_R31_3(flags)			AM33XX_PIN_LCD_DATA3(MUX_MODE6, flags)
+#define AM33XX_LCD_DATA3_GPIO2_9(flags)					AM33XX_PIN_LCD_DATA3(MUX_MODE7, flags)
+
+#define AM33XX_LCD_DATA4(flags)						AM33XX_PIN_LCD_DATA4(MUX_MODE0, flags)
+#define AM33XX_LCD_DATA4_GPMC_A4(flags)					AM33XX_PIN_LCD_DATA4(MUX_MODE1, flags)
+#define AM33XX_LCD_DATA4_PR1_MII0_TXD1(flags)				AM33XX_PIN_LCD_DATA4(MUX_MODE2, flags)
+#define AM33XX_LCD_DATA4_EQEP2A_IN(flags)				AM33XX_PIN_LCD_DATA4(MUX_MODE3, flags)
+#define AM33XX_LCD_DATA4_PR1_PRU1_PRU_R30_4(flags)			AM33XX_PIN_LCD_DATA4(MUX_MODE5, flags)
+#define AM33XX_LCD_DATA4_PR1_PRU1_PRU_R31_4(flags)			AM33XX_PIN_LCD_DATA4(MUX_MODE6, flags)
+#define AM33XX_LCD_DATA4_GPIO2_10(flags)				AM33XX_PIN_LCD_DATA4(MUX_MODE7, flags)
+
+#define AM33XX_LCD_DATA5(flags)						AM33XX_PIN_LCD_DATA5(MUX_MODE0, flags)
+#define AM33XX_LCD_DATA5_GPMC_A5(flags)					AM33XX_PIN_LCD_DATA5(MUX_MODE1, flags)
+#define AM33XX_LCD_DATA5_PR1_MII0_TXD0(flags)				AM33XX_PIN_LCD_DATA5(MUX_MODE2, flags)
+#define AM33XX_LCD_DATA5_EQEP2B_IN(flags)				AM33XX_PIN_LCD_DATA5(MUX_MODE3, flags)
+#define AM33XX_LCD_DATA5_PR1_PRU1_PRU_R30_5(flags)			AM33XX_PIN_LCD_DATA5(MUX_MODE5, flags)
+#define AM33XX_LCD_DATA5_PR1_PRU1_PRU_R31_5(flags)			AM33XX_PIN_LCD_DATA5(MUX_MODE6, flags)
+#define AM33XX_LCD_DATA5_GPIO2_11(flags)				AM33XX_PIN_LCD_DATA5(MUX_MODE7, flags)
+
+#define AM33XX_LCD_DATA6(flags)						AM33XX_PIN_LCD_DATA6(MUX_MODE0, flags)
+#define AM33XX_LCD_DATA6_GPMC_A6(flags)					AM33XX_PIN_LCD_DATA6(MUX_MODE1, flags)
+#define AM33XX_LCD_DATA6_PR1_EDIO_DATA_IN6(flags)			AM33XX_PIN_LCD_DATA6(MUX_MODE2, flags)
+#define AM33XX_LCD_DATA6_EQEP2_INDEX(flags)				AM33XX_PIN_LCD_DATA6(MUX_MODE3, flags)
+#define AM33XX_LCD_DATA6_PR1_EDIO_DATA_OUT6(flags)			AM33XX_PIN_LCD_DATA6(MUX_MODE4, flags)
+#define AM33XX_LCD_DATA6_PR1_PRU1_PRU_R30_6(flags)			AM33XX_PIN_LCD_DATA6(MUX_MODE5, flags)
+#define AM33XX_LCD_DATA6_PR1_PRU1_PRU_R31_6(flags)			AM33XX_PIN_LCD_DATA6(MUX_MODE6, flags)
+#define AM33XX_LCD_DATA6_GPIO2_12(flags)				AM33XX_PIN_LCD_DATA6(MUX_MODE7, flags)
+
+#define AM33XX_LCD_DATA7(flags)						AM33XX_PIN_LCD_DATA7(MUX_MODE0, flags)
+#define AM33XX_LCD_DATA7_GPMC_A7(flags)					AM33XX_PIN_LCD_DATA7(MUX_MODE1, flags)
+#define AM33XX_LCD_DATA7_PR1_EDIO_DATA_IN7(flags)			AM33XX_PIN_LCD_DATA7(MUX_MODE2, flags)
+#define AM33XX_LCD_DATA7_EQEP2_STROBE(flags)				AM33XX_PIN_LCD_DATA7(MUX_MODE3, flags)
+#define AM33XX_LCD_DATA7_PR1_EDIO_DATA_OUT7(flags)			AM33XX_PIN_LCD_DATA7(MUX_MODE4, flags)
+#define AM33XX_LCD_DATA7_PR1_PRU1_PRU_R30_7(flags)			AM33XX_PIN_LCD_DATA7(MUX_MODE5, flags)
+#define AM33XX_LCD_DATA7_PR1_PRU1_PRU_R31_7(flags)			AM33XX_PIN_LCD_DATA7(MUX_MODE6, flags)
+#define AM33XX_LCD_DATA7_GPIO2_13(flags)				AM33XX_PIN_LCD_DATA7(MUX_MODE7, flags)
+
+#define AM33XX_LCD_DATA8(flags)						AM33XX_PIN_LCD_DATA8(MUX_MODE0, flags)
+#define AM33XX_LCD_DATA8_GPMC_A12(flags)				AM33XX_PIN_LCD_DATA8(MUX_MODE1, flags)
+#define AM33XX_LCD_DATA8_EHRPWM1_TRIPZONE_INPUT(flags)			AM33XX_PIN_LCD_DATA8(MUX_MODE2, flags)
+#define AM33XX_LCD_DATA8_MCASP0_ACLKX(flags)				AM33XX_PIN_LCD_DATA8(MUX_MODE3, flags)
+#define AM33XX_LCD_DATA8_UART5_TXD(flags)				AM33XX_PIN_LCD_DATA8(MUX_MODE4, flags)
+#define AM33XX_LCD_DATA8_PR1_MII0_RXD3(flags)				AM33XX_PIN_LCD_DATA8(MUX_MODE5, flags)
+#define AM33XX_LCD_DATA8_UART2_CTSN(flags)				AM33XX_PIN_LCD_DATA8(MUX_MODE6, flags)
+#define AM33XX_LCD_DATA8_GPIO2_14(flags)				AM33XX_PIN_LCD_DATA8(MUX_MODE7, flags)
+
+#define AM33XX_LCD_DATA9(flags)						AM33XX_PIN_LCD_DATA9(MUX_MODE0, flags)
+#define AM33XX_LCD_DATA9_GPMC_A13(flags)				AM33XX_PIN_LCD_DATA9(MUX_MODE1, flags)
+#define AM33XX_LCD_DATA9_EHRPWM0_SYNCO(flags)				AM33XX_PIN_LCD_DATA9(MUX_MODE2, flags)
+#define AM33XX_LCD_DATA9_MCASP0_FSX(flags)				AM33XX_PIN_LCD_DATA9(MUX_MODE3, flags)
+#define AM33XX_LCD_DATA9_UART5_RXD(flags)				AM33XX_PIN_LCD_DATA9(MUX_MODE4, flags)
+#define AM33XX_LCD_DATA9_PR1_MII0_RXD2(flags)				AM33XX_PIN_LCD_DATA9(MUX_MODE5, flags)
+#define AM33XX_LCD_DATA9_UART2_RTSN(flags)				AM33XX_PIN_LCD_DATA9(MUX_MODE6, flags)
+#define AM33XX_LCD_DATA9_GPIO2_15(flags)				AM33XX_PIN_LCD_DATA9(MUX_MODE7, flags)
+
+#define AM33XX_LCD_DATA10(flags)					AM33XX_PIN_LCD_DATA10(MUX_MODE0, flags)
+#define AM33XX_LCD_DATA10_GPMC_A14(flags)				AM33XX_PIN_LCD_DATA10(MUX_MODE1, flags)
+#define AM33XX_LCD_DATA10_EHRPWM1A(flags)				AM33XX_PIN_LCD_DATA10(MUX_MODE2, flags)
+#define AM33XX_LCD_DATA10_MCASP0_AXR0(flags)				AM33XX_PIN_LCD_DATA10(MUX_MODE3, flags)
+#define AM33XX_LCD_DATA10_PR1_MII0_RXD1(flags)				AM33XX_PIN_LCD_DATA10(MUX_MODE5, flags)
+#define AM33XX_LCD_DATA10_UART3_CTSN(flags)				AM33XX_PIN_LCD_DATA10(MUX_MODE6, flags)
+#define AM33XX_LCD_DATA10_GPIO2_16(flags)				AM33XX_PIN_LCD_DATA10(MUX_MODE7, flags)
+
+#define AM33XX_LCD_DATA11(flags)					AM33XX_PIN_LCD_DATA11(MUX_MODE0, flags)
+#define AM33XX_LCD_DATA11_GPMC_A15(flags)				AM33XX_PIN_LCD_DATA11(MUX_MODE1, flags)
+#define AM33XX_LCD_DATA11_EHRPWM1B(flags)				AM33XX_PIN_LCD_DATA11(MUX_MODE2, flags)
+#define AM33XX_LCD_DATA11_MCASP0_AHCLKR(flags)				AM33XX_PIN_LCD_DATA11(MUX_MODE3, flags)
+#define AM33XX_LCD_DATA11_MCASP0_AXR2(flags)				AM33XX_PIN_LCD_DATA11(MUX_MODE4, flags)
+#define AM33XX_LCD_DATA11_PR1_MII0_RXD0(flags)				AM33XX_PIN_LCD_DATA11(MUX_MODE5, flags)
+#define AM33XX_LCD_DATA11_UART3_RTSN(flags)				AM33XX_PIN_LCD_DATA11(MUX_MODE6, flags)
+#define AM33XX_LCD_DATA11_GPIO2_17(flags)				AM33XX_PIN_LCD_DATA11(MUX_MODE7, flags)
+
+#define AM33XX_LCD_DATA12_LCD_DATA12(flags)				AM33XX_PIN_LCD_DATA12(MUX_MODE0, flags)
+#define AM33XX_LCD_DATA12_GPMC_A16(flags)				AM33XX_PIN_LCD_DATA12(MUX_MODE1, flags)
+#define AM33XX_LCD_DATA12_EQEP1A_IN(flags)				AM33XX_PIN_LCD_DATA12(MUX_MODE2, flags)
+#define AM33XX_LCD_DATA12_MCASP0_ACLKR(flags)				AM33XX_PIN_LCD_DATA12(MUX_MODE3, flags)
+#define AM33XX_LCD_DATA12_MCASP0_AXR2(flags)				AM33XX_PIN_LCD_DATA12(MUX_MODE4, flags)
+#define AM33XX_LCD_DATA12_PR1_MII0_RXLINK(flags)			AM33XX_PIN_LCD_DATA12(MUX_MODE5, flags)
+#define AM33XX_LCD_DATA12_UART4_CTSN(flags)				AM33XX_PIN_LCD_DATA12(MUX_MODE6, flags)
+#define AM33XX_LCD_DATA12_GPIO0_8(flags)				AM33XX_PIN_LCD_DATA12(MUX_MODE7, flags)
+
+#define AM33XX_LCD_DATA13_LCD_DATA13(flags)				AM33XX_PIN_LCD_DATA13(MUX_MODE0, flags)
+#define AM33XX_LCD_DATA13_GPMC_A17(flags)				AM33XX_PIN_LCD_DATA13(MUX_MODE1, flags)
+#define AM33XX_LCD_DATA13_EQEP1B_IN(flags)				AM33XX_PIN_LCD_DATA13(MUX_MODE2, flags)
+#define AM33XX_LCD_DATA13_MCASP0_FSR(flags)				AM33XX_PIN_LCD_DATA13(MUX_MODE3, flags)
+#define AM33XX_LCD_DATA13_MCASP0_AXR3(flags)				AM33XX_PIN_LCD_DATA13(MUX_MODE4, flags)
+#define AM33XX_LCD_DATA13_PR1_MII0_RXER(flags)				AM33XX_PIN_LCD_DATA13(MUX_MODE5, flags)
+#define AM33XX_LCD_DATA13_UART4_RTSN(flags)				AM33XX_PIN_LCD_DATA13(MUX_MODE6, flags)
+#define AM33XX_LCD_DATA13_GPIO0_9(flags)				AM33XX_PIN_LCD_DATA13(MUX_MODE7, flags)
+
+#define AM33XX_LCD_DATA14(flags)					AM33XX_PIN_LCD_DATA14(MUX_MODE0, flags)
+#define AM33XX_LCD_DATA14_GPMC_A18(flags)				AM33XX_PIN_LCD_DATA14(MUX_MODE1, flags)
+#define AM33XX_LCD_DATA14_EQEP1_INDEX(flags)				AM33XX_PIN_LCD_DATA14(MUX_MODE2, flags)
+#define AM33XX_LCD_DATA14_MCASP0_AXR1(flags)				AM33XX_PIN_LCD_DATA14(MUX_MODE3, flags)
+#define AM33XX_LCD_DATA14_UART5_RXD(flags)				AM33XX_PIN_LCD_DATA14(MUX_MODE4, flags)
+#define AM33XX_LCD_DATA14_PR1_MII_MR0_CLK(flags)			AM33XX_PIN_LCD_DATA14(MUX_MODE5, flags)
+#define AM33XX_LCD_DATA14_UART5_CTSN(flags)				AM33XX_PIN_LCD_DATA14(MUX_MODE6, flags)
+#define AM33XX_LCD_DATA14_GPIO0_10(flags)				AM33XX_PIN_LCD_DATA14(MUX_MODE7, flags)
+
+#define AM33XX_LCD_DATA15(flags)					AM33XX_PIN_LCD_DATA15(MUX_MODE0, flags)
+#define AM33XX_LCD_DATA15_GPMC_A19(flags)				AM33XX_PIN_LCD_DATA15(MUX_MODE1, flags)
+#define AM33XX_LCD_DATA15_EQEP1_STROBE(flags)				AM33XX_PIN_LCD_DATA15(MUX_MODE2, flags)
+#define AM33XX_LCD_DATA15_MCASP0_AHCLKX(flags)				AM33XX_PIN_LCD_DATA15(MUX_MODE3, flags)
+#define AM33XX_LCD_DATA15_MCASP0_AXR3(flags)				AM33XX_PIN_LCD_DATA15(MUX_MODE4, flags)
+#define AM33XX_LCD_DATA15_PR1_MII0_RXDV(flags)				AM33XX_PIN_LCD_DATA15(MUX_MODE5, flags)
+#define AM33XX_LCD_DATA15_UART5_RTSN(flags)				AM33XX_PIN_LCD_DATA15(MUX_MODE6, flags)
+#define AM33XX_LCD_DATA15_GPIO0_11(flags)				AM33XX_PIN_LCD_DATA15(MUX_MODE7, flags)
+
+#define AM33XX_LCD_HSYNC(flags)						AM33XX_PIN_LCD_HSYNC(MUX_MODE0, flags)
+#define AM33XX_LCD_HSYNC_GPMC_A9(flags)					AM33XX_PIN_LCD_HSYNC(MUX_MODE1, flags)
+#define AM33XX_LCD_HSYNC_GPMC_A2(flags)					AM33XX_PIN_LCD_HSYNC(MUX_MODE2, flags)
+#define AM33XX_LCD_HSYNC_PR1_EDIO_DATA_IN3(flags)			AM33XX_PIN_LCD_HSYNC(MUX_MODE3, flags)
+#define AM33XX_LCD_HSYNC_PR1_EDIO_DATA_OUT3(flags)			AM33XX_PIN_LCD_HSYNC(MUX_MODE4, flags)
+#define AM33XX_LCD_HSYNC_PR1_PRU1_PRU_R30_9(flags)			AM33XX_PIN_LCD_HSYNC(MUX_MODE5, flags)
+#define AM33XX_LCD_HSYNC_PR1_PRU1_PRU_R31_9(flags)			AM33XX_PIN_LCD_HSYNC(MUX_MODE6, flags)
+#define AM33XX_LCD_HSYNC_GPIO2_23(flags)				AM33XX_PIN_LCD_HSYNC(MUX_MODE7, flags)
+
+#define AM33XX_LCD_PCLK(flags)						AM33XX_PIN_LCD_PCLK(MUX_MODE0, flags)
+#define AM33XX_LCD_PCLK_GPMC_A10(flags)					AM33XX_PIN_LCD_PCLK(MUX_MODE1, flags)
+#define AM33XX_LCD_PCLK_PR1_MII0_CRS(flags)				AM33XX_PIN_LCD_PCLK(MUX_MODE2, flags)
+#define AM33XX_LCD_PCLK_PR1_EDIO_DATA_IN4(flags)			AM33XX_PIN_LCD_PCLK(MUX_MODE3, flags)
+#define AM33XX_LCD_PCLK_PR1_EDIO_DATA_OUT4(flags)			AM33XX_PIN_LCD_PCLK(MUX_MODE4, flags)
+#define AM33XX_LCD_PCLK_PR1_PRU1_PRU_R30_10(flags)			AM33XX_PIN_LCD_PCLK(MUX_MODE5, flags)
+#define AM33XX_LCD_PCLK_PR1_PRU1_PRU_R31_10(flags)			AM33XX_PIN_LCD_PCLK(MUX_MODE6, flags)
+#define AM33XX_LCD_PCLK_GPIO2_24(flags)					AM33XX_PIN_LCD_PCLK(MUX_MODE7, flags)
+
+#define AM33XXLCD_VSYNC(flags)						AM33XX_PIN_LCD_VSYNC(MUX_MODE0, flags)
+#define AM33XX_LCD_VSYNC_GPMC_A8(flags)					AM33XX_PIN_LCD_VSYNC(MUX_MODE1, flags)
+#define AM33XX_LCD_VSYNC_GPMC_A1(flags)					AM33XX_PIN_LCD_VSYNC(MUX_MODE2, flags)
+#define AM33XX_LCD_VSYNC_PR1_EDIO_DATA_IN2(flags)			AM33XX_PIN_LCD_VSYNC(MUX_MODE3, flags)
+#define AM33XX_LCD_VSYNC_PR1_EDIO_DATA_OUT2(flags)			AM33XX_PIN_LCD_VSYNC(MUX_MODE4, flags)
+#define AM33XX_LCD_VSYNC_PR1_PRU1_PRU_R30_8(flags)			AM33XX_PIN_LCD_VSYNC(MUX_MODE5, flags)
+#define AM33XX_LCD_VSYNC_PR1_PRU1_PRU_R31_8(flags)			AM33XX_PIN_LCD_VSYNC(MUX_MODE6, flags)
+#define AM33XX_LCD_VSYNC_GPIO2_22(flags)				AM33XX_PIN_LCD_VSYNC(MUX_MODE7, flags)
+
+#define AM33XX_MCASP0_FSX(flags)					AM33XX_PIN_MCASP0_FSX(MUX_MODE0, flags)
+#define AM33XX_MCASP0_FSX_EHRPWM0B(flags)				AM33XX_PIN_MCASP0_FSX(MUX_MODE1, flags)
+#define AM33XX_MCASP0_FSX_SPI1_D0(flags)				AM33XX_PIN_MCASP0_FSX(MUX_MODE3, flags)
+#define AM33XX_MCASP0_FSX_MMC1_SDCD(flags)				AM33XX_PIN_MCASP0_FSX(MUX_MODE4, flags)
+#define AM33XX_MCASP0_FSX_PR1_PRU0_PRU_R30_1(flags)			AM33XX_PIN_MCASP0_FSX(MUX_MODE5, flags)
+#define AM33XX_MCASP0_FSX_PR1_PRU0_PRU_R31_1(flags)			AM33XX_PIN_MCASP0_FSX(MUX_MODE6, flags)
+#define AM33XX_MCASP0_FSX_GPIO3_15(flags)				AM33XX_PIN_MCASP0_FSX(MUX_MODE7, flags)
+
+#define AM33XX_MCASP0_ACLKR(flags)					AM33XX_PIN_MCASP0_ACLKR(MUX_MODE0, flags)
+#define AM33XX_MCASP0_ACLKR_EQEP0A_IN(flags)				AM33XX_PIN_MCASP0_ACLKR(MUX_MODE1, flags)
+#define AM33XX_MCASP0_ACLKR_MCASP0_AXR2(flags)				AM33XX_PIN_MCASP0_ACLKR(MUX_MODE2, flags)
+#define AM33XX_MCASP0_ACLKR_MCASP1_ACLKX(flags)				AM33XX_PIN_MCASP0_ACLKR(MUX_MODE3, flags)
+#define AM33XX_MCASP0_ACLKR_MMC0_SDWP(flags)				AM33XX_PIN_MCASP0_ACLKR(MUX_MODE4, flags)
+#define AM33XX_MCASP0_ACLKR_PR1_PRU0_PRU_R30_4(flags)			AM33XX_PIN_MCASP0_ACLKR(MUX_MODE5, flags)
+#define AM33XX_MCASP0_ACLKR_PR1_PRU0_PRU_R31_4(flags)			AM33XX_PIN_MCASP0_ACLKR(MUX_MODE6, flags)
+#define AM33XX_MCASP0_ACLKR_GPIO3_18(flags)				AM33XX_PIN_MCASP0_ACLKR(MUX_MODE7, flags)
+
+#define AM33XXMCASP0_AHCLKR(flags)					AM33XX_PIN_MCASP0_AHCLKR(MUX_MODE0, flags)
+#define AM33XXMCASP0_AHCLKR_EHRPWM0_SYNCI(flags)			AM33XX_PIN_MCASP0_AHCLKR(MUX_MODE1, flags)
+#define AM33XX_MCASP0_AHCLKR_MCASP0_AXR2(flags)				AM33XX_PIN_MCASP0_AHCLKR(MUX_MODE2, flags)
+#define AM33XX_MCASP0_AHCLKR_SPI1_CS0(flags)				AM33XX_PIN_MCASP0_AHCLKR(MUX_MODE3, flags)
+#define AM33XX_MCASP0_AHCLKR_ECAP2_IN_PWM2_OUT(flags)			AM33XX_PIN_MCASP0_AHCLKR(MUX_MODE4, flags)
+#define AM33XX_MCASP0_AHCLKR_PR1_PRU0_PRU_R30_3(flags)			AM33XX_PIN_MCASP0_AHCLKR(MUX_MODE5, flags)
+#define AM33XX_MCASP0_AHCLKR_PR1_PRU0_PRU_R31_3(flags)			AM33XX_PIN_MCASP0_AHCLKR(MUX_MODE6, flags)
+#define AM33XX_MCASP0_AHCLKR_GPIO3_17(flags)				AM33XX_PIN_MCASP0_AHCLKR(MUX_MODE7, flags)
+
+#define AM33XX_MCASP0_AHCLKX(flags)					AM33XX_PIN_MCASP0_AHCLKX(MUX_MODE0, flags)
+#define AM33XX_MCASP0_AHCLKX_EQEP0_STROBE(flags)			AM33XX_PIN_MCASP0_AHCLKX(MUX_MODE1, flags)
+#define AM33XX_MCASP0_AHCLKX_MCASP0_AXR3(flags)				AM33XX_PIN_MCASP0_AHCLKX(MUX_MODE2, flags)
+#define AM33XX_MCASP0_AHCLKX_MCASP1_AXR1(flags)				AM33XX_PIN_MCASP0_AHCLKX(MUX_MODE3, flags)
+#define AM33XX_MCASP0_AHCLKX_EMU4(flags)				AM33XX_PIN_MCASP0_AHCLKX(MUX_MODE4, flags)
+#define AM33XX_MCASP0_AHCLKX_PR1_PRU0_PRU_R30_7(flags)			AM33XX_PIN_MCASP0_AHCLKX(MUX_MODE5, flags)
+#define AM33XX_MCASP0_AHCLKX_PR1_PRU0_PRU_R31_7(flags)			AM33XX_PIN_MCASP0_AHCLKX(MUX_MODE6, flags)
+#define AM33XX_MCASP0_AHCLKX_GPIO3_21(flags)				AM33XX_PIN_MCASP0_AHCLKX(MUX_MODE7, flags)
+
+#define AM33XX_MCASP0_ACLKX(flags)					AM33XX_PIN_MCASP0_ACLKX(MUX_MODE0, flags)
+#define AM33XX_MCASP0_ACLKX_EHRPWM0A(flags)				AM33XX_PIN_MCASP0_ACLKX(MUX_MODE1, flags)
+#define AM33XX_MCASP0_ACLKX_SPI1_SCLK(flags)				AM33XX_PIN_MCASP0_ACLKX(MUX_MODE3, flags)
+#define AM33XX_MCASP0_ACLKX_MMC0_SDCD(flags)				AM33XX_PIN_MCASP0_ACLKX(MUX_MODE4, flags)
+#define AM33XX_MCASP0_ACLKX_PR1_PRU0_PRU_R30_0(flags)			AM33XX_PIN_MCASP0_ACLKX(MUX_MODE5, flags)
+#define AM33XX_MCASP0_ACLKX_PR1_PRU0_PRU_R31_0(flags)			AM33XX_PIN_MCASP0_ACLKX(MUX_MODE6, flags)
+#define AM33XX_MCASP0_ACLKX_GPIO3_14(flags)				AM33XX_PIN_MCASP0_ACLKX(MUX_MODE7, flags)
+
+#define AM33XX_MCASP0_FSR(flags)					AM33XX_PIN_MCASP0_FSR(MUX_MODE0, flags)
+#define AM33XX_MCASP0_FSR_EQEP0B_IN(flags)				AM33XX_PIN_MCASP0_FSR(MUX_MODE1, flags)
+#define AM33XX_MCASP0_FSR_MCASP0_AXR3(flags)				AM33XX_PIN_MCASP0_FSR(MUX_MODE2, flags)
+#define AM33XX_MCASP0_FSR_MCASP1_FSX(flags)				AM33XX_PIN_MCASP0_FSR(MUX_MODE3, flags)
+#define AM33XX_MCASP0_FSR_EMU2(flags)					AM33XX_PIN_MCASP0_FSR(MUX_MODE4, flags)
+#define AM33XX_MCASP0_FSR_PR1_PRU0_PRU_R30_5(flags)			AM33XX_PIN_MCASP0_FSR(MUX_MODE5, flags)
+#define AM33XX_MCASP0_FSR_PR1_PRU0_PRU_R31_5(flags)			AM33XX_PIN_MCASP0_FSR(MUX_MODE6, flags)
+#define AM33XX_MCASP0_FSR_GPIO3_19(flags)				AM33XX_PIN_MCASP0_FSR(MUX_MODE7, flags)
+
+#define AM33XX_MCASP0_AXR0(flags)					AM33XX_PIN_MCASP0_AXR0(MUX_MODE0, flags)
+#define AM33XX_MCASP0_AXR0_EHRPWM0_TRIPZONE_INPUT(flags)		AM33XX_PIN_MCASP0_AXR0(MUX_MODE1, flags)
+#define AM33XX_MCASP0_AXR0_SPI1_D1(flags)				AM33XX_PIN_MCASP0_AXR0(MUX_MODE3, flags)
+#define AM33XX_MCASP0_AXR0_MMC2_SDCD(flags)				AM33XX_PIN_MCASP0_AXR0(MUX_MODE4, flags)
+#define AM33XX_MCASP0_AXR0_PR1_PRU0_PRU_R30_2(flags)			AM33XX_PIN_MCASP0_AXR0(MUX_MODE5, flags)
+#define AM33XX_MCASP0_AXR0_PR1_PRU0_PRU_R31_2(flags)			AM33XX_PIN_MCASP0_AXR0(MUX_MODE6, flags)
+#define AM33XX_MCASP0_AXR0_GPIO3_16(flags)				AM33XX_PIN_MCASP0_AXR0(MUX_MODE7, flags)
+
+#define AM33XX_MCASP0_AXR1(flags)					AM33XX_PIN_MCASP0_AXR1(MUX_MODE0, flags)
+#define AM33XX_MCASP0_AXR1_EQEP0_INDEX(flags)				AM33XX_PIN_MCASP0_AXR1(MUX_MODE1, flags)
+#define AM33XX_MCASP0_AXR1_MCASP1_AXR0(flags)				AM33XX_PIN_MCASP0_AXR1(MUX_MODE3, flags)
+#define AM33XX_MCASP0_AXR1_EMU3(flags)					AM33XX_PIN_MCASP0_AXR1(MUX_MODE4, flags)
+#define AM33XX_MCASP0_AXR1_PR1_PRU0_PRU_R30_6(flags)			AM33XX_PIN_MCASP0_AXR1(MUX_MODE5, flags)
+#define AM33XX_MCASP0_AXR1_PR1_PRU0_PRU_R31_6(flags)			AM33XX_PIN_MCASP0_AXR1(MUX_MODE6, flags)
+#define AM33XX_MCASP0_AXR1_GPIO3_20(flags)				AM33XX_PIN_MCASP0_AXR1(MUX_MODE7, flags)
+
+#define AM33XX_MDC_MDIO_CLK(flags)					AM33XX_PIN_MDC(MUX_MODE0, flags)
+#define AM33XX_MDC_TIMER5(flags)					AM33XX_PIN_MDC(MUX_MODE1, flags)
+#define AM33XX_MDC_UART5_TXD(flags)					AM33XX_PIN_MDC(MUX_MODE2, flags)
+#define AM33XX_MDC_UART3_RTSN(flags)					AM33XX_PIN_MDC(MUX_MODE3, flags)
+#define AM33XX_MDC_MMC0_SDWP(flags)					AM33XX_PIN_MDC(MUX_MODE4, flags)
+#define AM33XX_MDC_MMC1_CLK(flags)					AM33XX_PIN_MDC(MUX_MODE5, flags)
+#define AM33XX_MDC_MMC2_CLK(flags)					AM33XX_PIN_MDC(MUX_MODE6, flags)
+#define AM33XX_MDC_GPIO0_1(flags)					AM33XX_PIN_MDC(MUX_MODE7, flags)
+
+#define AM33XX_MDIO_DATA(flags)						AM33XX_PIN_MDIO(MUX_MODE0, flags)
+#define AM33XX_MDIO_TIMER6(flags)					AM33XX_PIN_MDIO(MUX_MODE1, flags)
+#define AM33XX_MDIO_UART5_RXD(flags)					AM33XX_PIN_MDIO(MUX_MODE2, flags)
+#define AM33XX_MDIO_UART3_CTSN(flags)					AM33XX_PIN_MDIO(MUX_MODE3, flags)
+#define AM33XX_MDIO_MMC0_SDCD(flags)					AM33XX_PIN_MDIO(MUX_MODE4, flags)
+#define AM33XX_MDIO_MMC1_CMD(flags)					AM33XX_PIN_MDIO(MUX_MODE5, flags)
+#define AM33XX_MDIO_MMC2_CMD(flags)					AM33XX_PIN_MDIO(MUX_MODE6, flags)
+#define AM33XX_MDIO_GPIO0_0(flags)					AM33XX_PIN_MDIO(MUX_MODE7, flags)
+
+#define AM33XX_MII1_RX_DV_GMII1_RXDV(flags)				AM33XX_PIN_MII1_RX_DV(MUX_MODE0, flags)
+#define AM33XX_MII1_RX_DV_LCD_MEMORY_CLK(flags)				AM33XX_PIN_MII1_RX_DV(MUX_MODE1, flags)
+#define AM33XX_MII1_RX_DV_RGMII1_RCTL(flags)				AM33XX_PIN_MII1_RX_DV(MUX_MODE2, flags)
+#define AM33XX_MII1_RX_DV_UART5_TXD(flags)				AM33XX_PIN_MII1_RX_DV(MUX_MODE3, flags)
+#define AM33XX_MII1_RX_DV_MCASP1_ACLKX(flags)				AM33XX_PIN_MII1_RX_DV(MUX_MODE4, flags)
+#define AM33XX_MII1_RX_DV_MMC2_DAT0(flags)				AM33XX_PIN_MII1_RX_DV(MUX_MODE5, flags)
+#define AM33XX_MII1_RX_DV_MCASP0_ACLKR(flags)				AM33XX_PIN_MII1_RX_DV(MUX_MODE6, flags)
+#define AM33XX_MII1_RX_DV_GPIO3_4(flags)				AM33XX_PIN_MII1_RX_DV(MUX_MODE7, flags)
+
+#define AM33XX_MII1_TX_EN_GMII1_TXEN(flags)				AM33XX_PIN_MII1_TX_EN(MUX_MODE0, flags)
+#define AM33XX_MII1_TX_EN_RMII1_TXEN(flags)				AM33XX_PIN_MII1_TX_EN(MUX_MODE1, flags)
+#define AM33XX_MII1_TX_EN_RGMII1_TCTL(flags)				AM33XX_PIN_MII1_TX_EN(MUX_MODE2, flags)
+#define AM33XX_MII1_TX_EN_TIMER4(flags)					AM33XX_PIN_MII1_TX_EN(MUX_MODE3, flags)
+#define AM33XX_MII1_TX_EN_MCASP1_AXR0(flags)				AM33XX_PIN_MII1_TX_EN(MUX_MODE4, flags)
+#define AM33XX_MII1_TX_EN_EQEP0_INDEX(flags)				AM33XX_PIN_MII1_TX_EN(MUX_MODE5, flags)
+#define AM33XX_MII1_TX_EN_MMC2_CMD(flags)				AM33XX_PIN_MII1_TX_EN(MUX_MODE6, flags)
+#define AM33XX_MII1_TX_EN_GPIO3_3(flags)				AM33XX_PIN_MII1_TX_EN(MUX_MODE7, flags)
+
+#define AM33XX_MII1_RX_ER_GMII1_RXERR(flags)				AM33XX_PIN_MII1_RX_ER(MUX_MODE0, flags)
+#define AM33XX_MII1_RX_ER_RMII1_RXERR(flags)				AM33XX_PIN_MII1_RX_ER(MUX_MODE1, flags)
+#define AM33XX_MII1_RX_ER_SPI1_D1(flags)				AM33XX_PIN_MII1_RX_ER(MUX_MODE2, flags)
+#define AM33XX_MII1_RX_ER_I2C1_SCL(flags)				AM33XX_PIN_MII1_RX_ER(MUX_MODE3, flags)
+#define AM33XX_MII1_RX_ER_MCASP1_FSX(flags)				AM33XX_PIN_MII1_RX_ER(MUX_MODE4, flags)
+#define AM33XX_MII1_RX_ER_UART5_RTSN(flags)				AM33XX_PIN_MII1_RX_ER(MUX_MODE5, flags)
+#define AM33XX_MII1_RX_ER_UART2_TXD(flags)				AM33XX_PIN_MII1_RX_ER(MUX_MODE6, flags)
+#define AM33XX_MII1_RX_ER_GPIO3_2(flags)				AM33XX_PIN_MII1_RX_ER(MUX_MODE7, flags)
+
+#define AM33XX_MII1_RX_CLK_GMII1_RXCLK(flags)				AM33XX_PIN_MII1_RX_CLK(MUX_MODE0, flags)
+#define AM33XX_MII1_RX_CLK_UART2_TXD(flags)				AM33XX_PIN_MII1_RX_CLK(MUX_MODE1, flags)
+#define AM33XX_MII1_RX_CLK_RGMII1_RCLK(flags)				AM33XX_PIN_MII1_RX_CLK(MUX_MODE2, flags)
+#define AM33XX_MII1_RX_CLK_MMC0_DAT6(flags)				AM33XX_PIN_MII1_RX_CLK(MUX_MODE3, flags)
+#define AM33XX_MII1_RX_CLK_MMC1_DAT1(flags)				AM33XX_PIN_MII1_RX_CLK(MUX_MODE4, flags)
+#define AM33XX_MII1_RX_CLK_UART1_DSRN(flags)				AM33XX_PIN_MII1_RX_CLK(MUX_MODE5, flags)
+#define AM33XX_MII1_RX_CLK_MCASP0_FSX(flags)				AM33XX_PIN_MII1_RX_CLK(MUX_MODE6, flags)
+#define AM33XX_MII1_RX_CLK_GPIO3_10(flags)				AM33XX_PIN_MII1_RX_CLK(MUX_MODE7, flags)
+
+#define AM33XX_MII1_TX_CLK_GMII1_TXCLK(flags)				AM33XX_PIN_MII1_TX_CLK(MUX_MODE0, flags)
+#define AM33XX_MII1_TX_CLK_UART2_RXD(flags)				AM33XX_PIN_MII1_TX_CLK(MUX_MODE1, flags)
+#define AM33XX_MII1_TX_CLK_RGMII1_TCLK(flags)				AM33XX_PIN_MII1_TX_CLK(MUX_MODE2, flags)
+#define AM33XX_MII1_TX_CLK_MMC0_DAT7(flags)				AM33XX_PIN_MII1_TX_CLK(MUX_MODE3, flags)
+#define AM33XX_MII1_TX_CLK_MMC1_DAT0(flags)				AM33XX_PIN_MII1_TX_CLK(MUX_MODE4, flags)
+#define AM33XX_MII1_TX_CLK_UART1_DCDN(flags)				AM33XX_PIN_MII1_TX_CLK(MUX_MODE5, flags)
+#define AM33XX_MII1_TX_CLK_MCASP0_ACLKX(flags)				AM33XX_PIN_MII1_TX_CLK(MUX_MODE6, flags)
+#define AM33XX_MII1_TX_CLK_GPIO3_9(flags)				AM33XX_PIN_MII1_TX_CLK(MUX_MODE7, flags)
+
+#define AM33XX_MII1_COL_GMII1_COL(flags)				AM33XX_PIN_MII1_COL(MUX_MODE0, flags)
+#define AM33XX_MII1_COL_RMII2_REFCLK(flags)				AM33XX_PIN_MII1_COL(MUX_MODE1, flags)
+#define AM33XX_MII1_COL_SPI1_SCLK(flags)				AM33XX_PIN_MII1_COL(MUX_MODE2, flags)
+#define AM33XX_MII1_COL_UART5_RXD(flags)				AM33XX_PIN_MII1_COL(MUX_MODE3, flags)
+#define AM33XX_MII1_COL_MCASP1_AXR2(flags)				AM33XX_PIN_MII1_COL(MUX_MODE4, flags)
+#define AM33XX_MII1_COL_MMC2_DAT3(flags)				AM33XX_PIN_MII1_COL(MUX_MODE5, flags)
+#define AM33XX_MII1_COL_MCASP0_AXR2(flags)				AM33XX_PIN_MII1_COL(MUX_MODE6, flags)
+#define AM33XX_MII1_COL_GPIO3_0(flags)					AM33XX_PIN_MII1_COL(MUX_MODE7, flags)
+
+#define AM33XX_MII1_CRS_GMII1_CRS(flags)				AM33XX_PIN_MII1_CRS(MUX_MODE0, flags)
+#define AM33XX_MII1_CRS_RMII1_CRS_DV(flags)				AM33XX_PIN_MII1_CRS(MUX_MODE1, flags)
+#define AM33XX_MII1_CRS_SPI1_D0(flags)					AM33XX_PIN_MII1_CRS(MUX_MODE2, flags)
+#define AM33XX_MII1_CRS_I2C1_SDA(flags)					AM33XX_PIN_MII1_CRS(MUX_MODE3, flags)
+#define AM33XX_MII1_CRS_MCASP1_ACLKX(flags)				AM33XX_PIN_MII1_CRS(MUX_MODE4, flags)
+#define AM33XX_MII1_CRS_UART5_CTSN(flags)				AM33XX_PIN_MII1_CRS(MUX_MODE5, flags)
+#define AM33XX_MII1_CRS_UART2_RXD(flags)				AM33XX_PIN_MII1_CRS(MUX_MODE6, flags)
+#define AM33XX_MII1_CRS_GPIO3_1(flags)					AM33XX_PIN_MII1_CRS(MUX_MODE7, flags)
+
+#define AM33XX_MII1_RXD0_GMII1_RXD0(flags)				AM33XX_PIN_MII1_RXD0(MUX_MODE0, flags)
+#define AM33XX_MII1_RXD0_RMII1_RXD0(flags)				AM33XX_PIN_MII1_RXD0(MUX_MODE1, flags)
+#define AM33XX_MII1_RXD0_RGMII1_RD0(flags)				AM33XX_PIN_MII1_RXD0(MUX_MODE2, flags)
+#define AM33XX_MII1_RXD0_MCASP1_AHCLKX(flags)				AM33XX_PIN_MII1_RXD0(MUX_MODE3, flags)
+#define AM33XX_MII1_RXD0_MCASP1_AHCLKR(flags)				AM33XX_PIN_MII1_RXD0(MUX_MODE4, flags)
+#define AM33XX_MII1_RXD0_MCASP1_ACLKR(flags)				AM33XX_PIN_MII1_RXD0(MUX_MODE5, flags)
+#define AM33XX_MII1_RXD0_MCASP0_AXR3(flags)				AM33XX_PIN_MII1_RXD0(MUX_MODE6, flags)
+#define AM33XX_MII1_RXD0_GPIO2_21(flags)				AM33XX_PIN_MII1_RXD0(MUX_MODE7, flags)
+
+#define AM33XX_MII1_RXD1_GMII1_RXD1(flags)				AM33XX_PIN_MII1_RXD1(MUX_MODE0, flags)
+#define AM33XX_MII1_RXD1_RMII1_RXD1(flags)				AM33XX_PIN_MII1_RXD1(MUX_MODE1, flags)
+#define AM33XX_MII1_RXD1_RGMII1_RD1(flags)				AM33XX_PIN_MII1_RXD1(MUX_MODE2, flags)
+#define AM33XX_MII1_RXD1_MCASP1_AXR3(flags)				AM33XX_PIN_MII1_RXD1(MUX_MODE3, flags)
+#define AM33XX_MII1_RXD1_MCASP1_FSR(flags)				AM33XX_PIN_MII1_RXD1(MUX_MODE4, flags)
+#define AM33XX_MII1_RXD1_EQEP0_STROBE(flags)				AM33XX_PIN_MII1_RXD1(MUX_MODE5, flags)
+#define AM33XX_MII1_RXD1_MMC2_CLK(flags)				AM33XX_PIN_MII1_RXD1(MUX_MODE6, flags)
+#define AM33XX_MII1_RXD1_GPIO2_20(flags)				AM33XX_PIN_MII1_RXD1(MUX_MODE7, flags)
+
+#define AM33XX_MII1_RXD2_GMII1_RXD2(flags)				AM33XX_PIN_MII1_RXD2(MUX_MODE0, flags)
+#define AM33XX_MII1_RXD2_UART3_TXD(flags)				AM33XX_PIN_MII1_RXD2(MUX_MODE1, flags)
+#define AM33XX_MII1_RXD2_RGMII1_RD2(flags)				AM33XX_PIN_MII1_RXD2(MUX_MODE2, flags)
+#define AM33XX_MII1_RXD2_MMC0_DAT4(flags)				AM33XX_PIN_MII1_RXD2(MUX_MODE3, flags)
+#define AM33XX_MII1_RXD2_MMC1_DAT3(flags)				AM33XX_PIN_MII1_RXD2(MUX_MODE4, flags)
+#define AM33XX_MII1_RXD2_UART1_RIN(flags)				AM33XX_PIN_MII1_RXD2(MUX_MODE5, flags)
+#define AM33XX_MII1_RXD2_MCASP0_AXR1(flags)				AM33XX_PIN_MII1_RXD2(MUX_MODE6, flags)
+#define AM33XX_MII1_RXD2_GPIO2_19(flags)				AM33XX_PIN_MII1_RXD2(MUX_MODE7, flags)
+
+#define AM33XX_MII1_RXD3_GMII1_RXD3(flags)				AM33XX_PIN_MII1_RXD3(MUX_MODE0, flags)
+#define AM33XX_MII1_RXD3_UART3_RXD(flags)				AM33XX_PIN_MII1_RXD3(MUX_MODE1, flags)
+#define AM33XX_MII1_RXD3_RGMII1_RD3(flags)				AM33XX_PIN_MII1_RXD3(MUX_MODE2, flags)
+#define AM33XX_MII1_RXD3_MMC0_DAT5(flags)				AM33XX_PIN_MII1_RXD3(MUX_MODE3, flags)
+#define AM33XX_MII1_RXD3_MMC1_DAT2(flags)				AM33XX_PIN_MII1_RXD3(MUX_MODE4, flags)
+#define AM33XX_MII1_RXD3_UART1_DTRN(flags)				AM33XX_PIN_MII1_RXD3(MUX_MODE5, flags)
+#define AM33XX_MII1_RXD3_MCASP0_AXR0(flags)				AM33XX_PIN_MII1_RXD3(MUX_MODE6, flags)
+#define AM33XX_MII1_RXD3_GPIO2_18(flags)				AM33XX_PIN_MII1_RXD3(MUX_MODE7, flags)
+
+#define AM33XX_MII1_TXD0_GMII1_TXD0(flags)				AM33XX_PIN_MII1_TXD0(MUX_MODE0, flags)
+#define AM33XX_MII1_TXD0_RMII1_TXD0(flags)				AM33XX_PIN_MII1_TXD0(MUX_MODE1, flags)
+#define AM33XX_MII1_TXD0_RGMII1_TD0(flags)				AM33XX_PIN_MII1_TXD0(MUX_MODE2, flags)
+#define AM33XX_MII1_TXD0_MCASP1_AXR2(flags)				AM33XX_PIN_MII1_TXD0(MUX_MODE3, flags)
+#define AM33XX_MII1_TXD0_MCASP1_ACLKR(flags)				AM33XX_PIN_MII1_TXD0(MUX_MODE4, flags)
+#define AM33XX_MII1_TXD0_EQEP0B_IN(flags)				AM33XX_PIN_MII1_TXD0(MUX_MODE5, flags)
+#define AM33XX_MII1_TXD0_MMC1_CLK(flags)				AM33XX_PIN_MII1_TXD0(MUX_MODE6, flags)
+#define AM33XX_MII1_TXD0_GPIO0_28(flags)				AM33XX_PIN_MII1_TXD0(MUX_MODE7, flags)
+
+#define AM33XX_MII1_TXD1_GMII1_TXD1(flags)				AM33XX_PIN_MII1_TXD1(MUX_MODE0, flags)
+#define AM33XX_MII1_TXD1_RMII1_TXD1(flags)				AM33XX_PIN_MII1_TXD1(MUX_MODE1, flags)
+#define AM33XX_MII1_TXD1_RGMII1_TD1(flags)				AM33XX_PIN_MII1_TXD1(MUX_MODE2, flags)
+#define AM33XX_MII1_TXD1_MCASP1_FSR(flags)				AM33XX_PIN_MII1_TXD1(MUX_MODE3, flags)
+#define AM33XX_MII1_TXD1_MCASP1_AXR1(flags)				AM33XX_PIN_MII1_TXD1(MUX_MODE4, flags)
+#define AM33XX_MII1_TXD1_EQEP0A_IN(flags)				AM33XX_PIN_MII1_TXD1(MUX_MODE5, flags)
+#define AM33XX_MII1_TXD1_MMC1_CMD(flags)				AM33XX_PIN_MII1_TXD1(MUX_MODE6, flags)
+#define AM33XX_MII1_TXD1_GPIO0_21(flags)				AM33XX_PIN_MII1_TXD1(MUX_MODE7, flags)
+
+#define AM33XX_MII1_TXD2_GMII1_TXD2(flags)				AM33XX_PIN_MII1_TXD2(MUX_MODE0, flags)
+#define AM33XX_MII1_TXD2_DCAN0_RX(flags)				AM33XX_PIN_MII1_TXD2(MUX_MODE1, flags)
+#define AM33XX_MII1_TXD2_RGMII1_TD2(flags)				AM33XX_PIN_MII1_TXD2(MUX_MODE2, flags)
+#define AM33XX_MII1_TXD2_UART4_TXD(flags)				AM33XX_PIN_MII1_TXD2(MUX_MODE3, flags)
+#define AM33XX_MII1_TXD2_MCASP1_AXR0(flags)				AM33XX_PIN_MII1_TXD2(MUX_MODE4, flags)
+#define AM33XX_MII1_TXD2_MMC2_DAT2(flags)				AM33XX_PIN_MII1_TXD2(MUX_MODE5, flags)
+#define AM33XX_MII1_TXD2_MCASP0_AHCLKX(flags)				AM33XX_PIN_MII1_TXD2(MUX_MODE6, flags)
+#define AM33XX_MII1_TXD2_GPIO0_17(flags)				AM33XX_PIN_MII1_TXD2(MUX_MODE7, flags)
+
+#define AM33XX_MII1_TXD3_GMII1_TXD3(flags)				AM33XX_PIN_MII1_TXD3(MUX_MODE0, flags)
+#define AM33XX_MII1_TXD3_DCAN0_TX(flags)				AM33XX_PIN_MII1_TXD3(MUX_MODE1, flags)
+#define AM33XX_MII1_TXD3_RGMII1_TD3(flags)				AM33XX_PIN_MII1_TXD3(MUX_MODE2, flags)
+#define AM33XX_MII1_TXD3_UART4_RXD(flags)				AM33XX_PIN_MII1_TXD3(MUX_MODE3, flags)
+#define AM33XX_MII1_TXD3_MCASP1_FSX(flags)				AM33XX_PIN_MII1_TXD3(MUX_MODE4, flags)
+#define AM33XX_MII1_TXD3_MMC2_DAT1(flags)				AM33XX_PIN_MII1_TXD3(MUX_MODE5, flags)
+#define AM33XX_MII1_TXD3_MCASP0_FSR(flags)				AM33XX_PIN_MII1_TXD3(MUX_MODE6, flags)
+#define AM33XX_MII1_TXD3_GPIO0_16(flags)				AM33XX_PIN_MII1_TXD3(MUX_MODE7, flags)
+
+#define AM33XX_MMC0_CMD(flags)						AM33XX_PIN_MMC0_CMD(MUX_MODE0, flags)
+#define AM33XX_MMC0_CMD_GPMC_A25(flags)					AM33XX_PIN_MMC0_CMD(MUX_MODE1, flags)
+#define AM33XX_MMC0_CMD_UART3_RTSN(flags)				AM33XX_PIN_MMC0_CMD(MUX_MODE2, flags)
+#define AM33XX_MMC0_CMD_UART2_TXD(flags)				AM33XX_PIN_MMC0_CMD(MUX_MODE3, flags)
+#define AM33XX_MMC0_CMD_DCAN1_RX(flags)					AM33XX_PIN_MMC0_CMD(MUX_MODE4, flags)
+#define AM33XX_MMC0_CMD_PR1_PRU0_PRU_R30_13(flags)			AM33XX_PIN_MMC0_CMD(MUX_MODE5, flags)
+#define AM33XX_MMC0_CMD_PR1_PRU0_PRU_R31_13(flags)			AM33XX_PIN_MMC0_CMD(MUX_MODE6, flags)
+#define AM33XX_MMC0_CMD_GPIO2_31(flags)					AM33XX_PIN_MMC0_CMD(MUX_MODE7, flags)
+
+#define AM33XX_MMC0_CLK(flags)						AM33XX_PIN_MMC0_CLK(MUX_MODE0, flags)
+#define AM33XX_MMC0_CLK_GPMC_A24(flags)					AM33XX_PIN_MMC0_CLK(MUX_MODE1, flags)
+#define AM33XX_MMC0_CLK_UART3_CTSN(flags)				AM33XX_PIN_MMC0_CLK(MUX_MODE2, flags)
+#define AM33XX_MMC0_CLK_UART2_RXD(flags)				AM33XX_PIN_MMC0_CLK(MUX_MODE3, flags)
+#define AM33XX_MMC0_CLK_DCAN1_TX(flags)					AM33XX_PIN_MMC0_CLK(MUX_MODE4, flags)
+#define AM33XX_MMC0_CLK_PR1_PRU0_PRU_R30_12(flags)			AM33XX_PIN_MMC0_CLK(MUX_MODE5, flags)
+#define AM33XX_MMC0_CLK_PR1_PRU0_PRU_R31_12(flags)			AM33XX_PIN_MMC0_CLK(MUX_MODE6, flags)
+#define AM33XX_MMC0_CLK_GPIO2_30(flags)					AM33XX_PIN_MMC0_CLK(MUX_MODE7, flags)
+
+#define AM33XX_MMC0_DAT0(flags)						AM33XX_PIN_MMC0_DAT0(MUX_MODE0, flags)
+#define AM33XX_MMC0_DAT0_GPMC_A23(flags)				AM33XX_PIN_MMC0_DAT0(MUX_MODE1, flags)
+#define AM33XX_MMC0_DAT0_UART5_RTSN(flags)				AM33XX_PIN_MMC0_DAT0(MUX_MODE2, flags)
+#define AM33XX_MMC0_DAT0_UART3_TXD(flags)				AM33XX_PIN_MMC0_DAT0(MUX_MODE3, flags)
+#define AM33XX_MMC0_DAT0_UART1_RIN(flags)				AM33XX_PIN_MMC0_DAT0(MUX_MODE4, flags)
+#define AM33XX_MMC0_DAT0_PR1_PRU0_PRU_R30_11(flags)			AM33XX_PIN_MMC0_DAT0(MUX_MODE5, flags)
+#define AM33XX_MMC0_DAT0_PR1_PRU0_PRU_R31_11(flags)			AM33XX_PIN_MMC0_DAT0(MUX_MODE6, flags)
+#define AM33XX_MMC0_DAT0_GPIO2_29(flags)				AM33XX_PIN_MMC0_DAT0(MUX_MODE7, flags)
+
+#define AM33XX_MMC0_DAT1(flags)						AM33XX_PIN_MMC0_DAT1(MUX_MODE0, flags)
+#define AM33XX_MMC0_DAT1_GPMC_A22(flags)				AM33XX_PIN_MMC0_DAT1(MUX_MODE1, flags)
+#define AM33XX_MMC0_DAT1_UART5_CTSN(flags)				AM33XX_PIN_MMC0_DAT1(MUX_MODE2, flags)
+#define AM33XX_MMC0_DAT1_UART3_RXD(flags)				AM33XX_PIN_MMC0_DAT1(MUX_MODE3, flags)
+#define AM33XX_MMC0_DAT1_UART1_DTRN(flags)				AM33XX_PIN_MMC0_DAT1(MUX_MODE4, flags)
+#define AM33XX_MMC0_DAT1_PR1_PRU0_PRU_R30_10(flags)			AM33XX_PIN_MMC0_DAT1(MUX_MODE5, flags)
+#define AM33XX_MMC0_DAT1_PR1_PRU0_PRU_R31_10(flags)			AM33XX_PIN_MMC0_DAT1(MUX_MODE6, flags)
+#define AM33XX_MMC0_DAT1_GPIO2_28(flags)				AM33XX_PIN_MMC0_DAT1(MUX_MODE7, flags)
+
+#define AM33XX_MMC0_DAT2(flags)						AM33XX_PIN_MMC0_DAT2(MUX_MODE0, flags)
+#define AM33XX_MMC0_DAT2_GPMC_A21(flags)				AM33XX_PIN_MMC0_DAT2(MUX_MODE1, flags)
+#define AM33XX_MMC0_DAT2_UART4_RTSN(flags)				AM33XX_PIN_MMC0_DAT2(MUX_MODE2, flags)
+#define AM33XX_MMC0_DAT2_TIMER6(flags)					AM33XX_PIN_MMC0_DAT2(MUX_MODE3, flags)
+#define AM33XX_MMC0_DAT2_UART1_DSRN(flags)				AM33XX_PIN_MMC0_DAT2(MUX_MODE4, flags)
+#define AM33XX_MMC0_DAT2_PR1_PRU0_PRU_R30_9(flags)			AM33XX_PIN_MMC0_DAT2(MUX_MODE5, flags)
+#define AM33XX_MMC0_DAT2_PR1_PRU0_PRU_R31_9(flags)			AM33XX_PIN_MMC0_DAT2(MUX_MODE6, flags)
+#define AM33XX_MMC0_DAT2_GPIO2_27(flags)				AM33XX_PIN_MMC0_DAT2(MUX_MODE7, flags)
+
+#define AM33XX_MMC0_DAT3(flags)						AM33XX_PIN_MMC0_DAT3(MUX_MODE0, flags)
+#define AM33XX_MMC0_DAT3_GPMC_A20(flags)				AM33XX_PIN_MMC0_DAT3(MUX_MODE1, flags)
+#define AM33XX_MMC0_DAT3_UART4_CTSN(flags)				AM33XX_PIN_MMC0_DAT3(MUX_MODE2, flags)
+#define AM33XX_MMC0_DAT3_TIMER5(flags)					AM33XX_PIN_MMC0_DAT3(MUX_MODE3, flags)
+#define AM33XX_MMC0_DAT3_UART1_DCDN(flags)				AM33XX_PIN_MMC0_DAT3(MUX_MODE4, flags)
+#define AM33XX_MMC0_DAT3_PR1_PRU0_PRU_R30_8(flags)			AM33XX_PIN_MMC0_DAT3(MUX_MODE5, flags)
+#define AM33XX_MMC0_DAT3_PR1_PRU0_PRU_R31_8(flags)			AM33XX_PIN_MMC0_DAT3(MUX_MODE6, flags)
+#define AM33XX_MMC0_DAT3_GPIO2_26(flags)				AM33XX_PIN_MMC0_DAT3(MUX_MODE7, flags)
+
+#define AM33XX_RMII1_REF_CLK(flags)					AM33XX_PIN_RMII1_REF_CLK(MUX_MODE0, flags)
+#define AM33XX_RMII1_REF_CLK_XDMA_EVENT_INTR2(flags)			AM33XX_PIN_RMII1_REF_CLK(MUX_MODE1, flags)
+#define AM33XX_RMII1_REF_CLK_SPI1_CS0(flags)				AM33XX_PIN_RMII1_REF_CLK(MUX_MODE2, flags)
+#define AM33XX_RMII1_REF_CLK_UART5_TXD(flags)				AM33XX_PIN_RMII1_REF_CLK(MUX_MODE3, flags)
+#define AM33XX_RMII1_REF_CLK_MCASP1_AXR3(flags)				AM33XX_PIN_RMII1_REF_CLK(MUX_MODE4, flags)
+#define AM33XX_RMII1_REF_CLK_MMC0_POW(flags)				AM33XX_PIN_RMII1_REF_CLK(MUX_MODE5, flags)
+#define AM33XX_RMII1_REF_CLK_MCASP1_AHCLKX(flags)			AM33XX_PIN_RMII1_REF_CLK(MUX_MODE6, flags)
+#define AM33XX_RMII1_REF_CLK_GPIO0_29(flags)				AM33XX_PIN_RMII1_REF_CLK(MUX_MODE7, flags)
+
+#define AM33XX_SPI0_SCLK(flags)						AM33XX_PIN_SPI0_SCLK(MUX_MODE0, flags)
+#define AM33XX_SPI0_SCLK_UART2_RXD(flags)				AM33XX_PIN_SPI0_SCLK(MUX_MODE1, flags)
+#define AM33XX_SPI0_SCLK_I2C2_SDA(flags)				AM33XX_PIN_SPI0_SCLK(MUX_MODE2, flags)
+#define AM33XX_SPI0_SCLK_EHRPWM0A(flags)				AM33XX_PIN_SPI0_SCLK(MUX_MODE3, flags)
+#define AM33XX_SPI0_SCLK_PR1_UART0_CTS_N(flags)				AM33XX_PIN_SPI0_SCLK(MUX_MODE4, flags)
+#define AM33XX_SPI0_SCLK_PR1_EDIO_SOF(flags)				AM33XX_PIN_SPI0_SCLK(MUX_MODE5, flags)
+#define AM33XX_SPI0_SCLK_EMU2(flags)					AM33XX_PIN_SPI0_SCLK(MUX_MODE6, flags)
+#define AM33XX_SPI0_SCLK_GPIO0_2(flags)					AM33XX_PIN_SPI0_SCLK(MUX_MODE7, flags)
+
+#define AM33XX_SPI0_CS0(flags)						AM33XX_PIN_SPI0_CS0(MUX_MODE0, flags)
+#define AM33XX_SPI0_CS0_MMC2_SDWP(flags)				AM33XX_PIN_SPI0_CS0(MUX_MODE1, flags)
+#define AM33XX_SPI0_CS0_I2C1_SCL(flags)					AM33XX_PIN_SPI0_CS0(MUX_MODE2, flags)
+#define AM33XX_SPI0_CS0_EHRPWM0_SYNCI(flags)				AM33XX_PIN_SPI0_CS0(MUX_MODE3, flags)
+#define AM33XX_SPI0_CS0_PR1_UART0_TXD(flags)				AM33XX_PIN_SPI0_CS0(MUX_MODE4, flags)
+#define AM33XX_SPI0_CS0_PR1_EDIO_DATA_IN1(flags)			AM33XX_PIN_SPI0_CS0(MUX_MODE5, flags)
+#define AM33XX_SPI0_CS0_PR1_EDIO_DATA_OUT1(flags)			AM33XX_PIN_SPI0_CS0(MUX_MODE6, flags)
+#define AM33XX_SPI0_CS0_GPIO0_5(flags)					AM33XX_PIN_SPI0_CS0(MUX_MODE7, flags)
+
+#define AM33XX_SPI0_CS1(flags)						AM33XX_PIN_SPI0_CS1(MUX_MODE0, flags)
+#define AM33XX_SPI0_CS1_UART3_RXD(flags)				AM33XX_PIN_SPI0_CS1(MUX_MODE1, flags)
+#define AM33XX_SPI0_CS1_ECAP1_IN_PWM1_OUT(flags)			AM33XX_PIN_SPI0_CS1(MUX_MODE2, flags)
+#define AM33XX_SPI0_CS1_MMC0_POW(flags)					AM33XX_PIN_SPI0_CS1(MUX_MODE3, flags)
+#define AM33XX_SPI0_CS1_XDMA_EVENT_INTR2(flags)				AM33XX_PIN_SPI0_CS1(MUX_MODE4, flags)
+#define AM33XX_SPI0_CS1_MMC0_SDCD(flags)				AM33XX_PIN_SPI0_CS1(MUX_MODE5, flags)
+#define AM33XX_SPI0_CS1_EMU4(flags)					AM33XX_PIN_SPI0_CS1(MUX_MODE6, flags)
+#define AM33XX_SPI0_CS1_GPIO0_6(flags)					AM33XX_PIN_SPI0_CS1(MUX_MODE7, flags)
+
+#define AM33XX_SPI0_D0(flags)						AM33XX_PIN_SPI0_D0(MUX_MODE0, flags)
+#define AM33XX_SPI0_D0_UART2_TXD(flags)					AM33XX_PIN_SPI0_D0(MUX_MODE1, flags)
+#define AM33XX_SPI0_D0_I2C2_SCL(flags)					AM33XX_PIN_SPI0_D0(MUX_MODE2, flags)
+#define AM33XX_SPI0_D0_EHRPWM0B(flags)					AM33XX_PIN_SPI0_D0(MUX_MODE3, flags)
+#define AM33XX_SPI0_D0_PR1_UART0_RTS_N(flags)				AM33XX_PIN_SPI0_D0(MUX_MODE4, flags)
+#define AM33XX_SPI0_D0_PR1_EDIO_LATCH_IN(flags)				AM33XX_PIN_SPI0_D0(MUX_MODE5, flags)
+#define AM33XX_SPI0_D0_EMU3(flags)					AM33XX_PIN_SPI0_D0(MUX_MODE6, flags)
+#define AM33XX_SPI0_D0_GPIO0_3(flags)					AM33XX_PIN_SPI0_D0(MUX_MODE7, flags)
+
+#define AM33XX_SPI0_D1(flags)						AM33XX_PIN_SPI0_D1(MUX_MODE0, flags)
+#define AM33XX_SPI0_D1_MMC1_SDWP(flags)					AM33XX_PIN_SPI0_D1(MUX_MODE1, flags)
+#define AM33XX_SPI0_D1_I2C1_SDA(flags)					AM33XX_PIN_SPI0_D1(MUX_MODE2, flags)
+#define AM33XX_SPI0_D1_EHRPWM0_TRIPZONE_INPUT(flags)			AM33XX_PIN_SPI0_D1(MUX_MODE3, flags)
+#define AM33XX_SPI0_D1_PR1_UART0_RXD(flags)				AM33XX_PIN_SPI0_D1(MUX_MODE4, flags)
+#define AM33XX_SPI0_D1_PR1_EDIO_DATA_IN0(flags)				AM33XX_PIN_SPI0_D1(MUX_MODE5, flags)
+#define AM33XX_SPI0_D1_PR1_EDIO_DATA_OUT0(flags)			AM33XX_PIN_SPI0_D1(MUX_MODE6, flags)
+#define AM33XX_SPI0_D1_GPIO0_4(flags)					AM33XX_PIN_SPI0_D1(MUX_MODE7, flags)
+
+#define AM33XX_UART0_TXD(flags)						AM33XX_PIN_UART0_TXD(MUX_MODE0, flags)
+#define AM33XX_UART0_TXD_SPI1_CS1(flags)				AM33XX_PIN_UART0_TXD(MUX_MODE1, flags)
+#define AM33XX_UART0_TXD_DCAN0_RX(flags)				AM33XX_PIN_UART0_TXD(MUX_MODE2, flags)
+#define AM33XX_UART0_TXD_I2C2_SCL(flags)				AM33XX_PIN_UART0_TXD(MUX_MODE3, flags)
+#define AM33XX_UART0_TXD_ECAP1_IN_PWM1_OUT(flags)			AM33XX_PIN_UART0_TXD(MUX_MODE4, flags)
+#define AM33XX_UART0_TXD_PR1_PRU1_PRU_R30_15(flags)			AM33XX_PIN_UART0_TXD(MUX_MODE5, flags)
+#define AM33XX_UART0_TXD_PR1_PRU1_PRU_R31_15(flags)			AM33XX_PIN_UART0_TXD(MUX_MODE6, flags)
+#define AM33XX_UART0_TXD_GPIO1_11(flags)				AM33XX_PIN_UART0_TXD(MUX_MODE7, flags)
+
+#define AM33XX_UART0_CTSN(flags)					AM33XX_PIN_UART0_CTSN(MUX_MODE0, flags)
+#define AM33XX_UART0_CTSN_UART4_RXD(flags)				AM33XX_PIN_UART0_CTSN(MUX_MODE1, flags)
+#define AM33XX_UART0_CTSN_DCAN1_TX(flags)				AM33XX_PIN_UART0_CTSN(MUX_MODE2, flags)
+#define AM33XX_UART0_CTSN_I2C1_SDA(flags)				AM33XX_PIN_UART0_CTSN(MUX_MODE3, flags)
+#define AM33XX_UART0_CTSN_SPI1_D0(flags)				AM33XX_PIN_UART0_CTSN(MUX_MODE4, flags)
+#define AM33XX_UART0_CTSN_TIMER7(flags)					AM33XX_PIN_UART0_CTSN(MUX_MODE5, flags)
+#define AM33XX_UART0_CTSN_PR1_EDC_SYNC0_OUT(flags)			AM33XX_PIN_UART0_CTSN(MUX_MODE6, flags)
+#define AM33XX_UART0_CTSN_GPIO1_8(flags)				AM33XX_PIN_UART0_CTSN(MUX_MODE7, flags)
+
+#define AM33XX_UART0_RXD(flags)						AM33XX_PIN_UART0_RXD(MUX_MODE0, flags)
+#define AM33XX_UART0_RXD_SPI1_CS0(flags)				AM33XX_PIN_UART0_RXD(MUX_MODE1, flags)
+#define AM33XX_UART0_RXD_DCAN0_TX(flags)				AM33XX_PIN_UART0_RXD(MUX_MODE2, flags)
+#define AM33XX_UART0_RXD_I2C2_SDA(flags)				AM33XX_PIN_UART0_RXD(MUX_MODE3, flags)
+#define AM33XX_UART0_RXD_ECAP2_IN_PWM2_OUT(flags)			AM33XX_PIN_UART0_RXD(MUX_MODE4, flags)
+#define AM33XX_UART0_RXD_PR1_PRU1_PRU_R30_14(flags)			AM33XX_PIN_UART0_RXD(MUX_MODE5, flags)
+#define AM33XX_UART0_RXD_PR1_PRU1_PRU_R31_14(flags)			AM33XX_PIN_UART0_RXD(MUX_MODE6, flags)
+#define AM33XX_UART0_RXD_GPIO1_10(flags)				AM33XX_PIN_UART0_RXD(MUX_MODE7, flags)
+
+#define AM33XX_UART0_RTSN(flags)					AM33XX_PIN_UART0_RTSN(MUX_MODE0, flags)
+#define AM33XX_UART0_RTSN_UART4_TXD(flags)				AM33XX_PIN_UART0_RTSN(MUX_MODE1, flags)
+#define AM33XX_UART0_RTSN_DCAN1_RX(flags)				AM33XX_PIN_UART0_RTSN(MUX_MODE2, flags)
+#define AM33XX_UART0_RTSN_I2C1_SCL(flags)				AM33XX_PIN_UART0_RTSN(MUX_MODE3, flags)
+#define AM33XX_UART0_RTSN_SPI1_D1(flags)				AM33XX_PIN_UART0_RTSN(MUX_MODE4, flags)
+#define AM33XX_UART0_RTSN_SPI1_CS0(flags)				AM33XX_PIN_UART0_RTSN(MUX_MODE5, flags)
+#define AM33XX_UART0_RTSN_PR1_EDC_SYNC1_OUT(flags)			AM33XX_PIN_UART0_RTSN(MUX_MODE6, flags)
+#define AM33XX_UART0_RTSN_GPIO1_9(flags)				AM33XX_PIN_UART0_RTSN(MUX_MODE7, flags)
+
+#define AM33XX_UART1_TXD(flags)						AM33XX_PIN_UART1_TXD(MUX_MODE0, flags)
+#define AM33XX_UART1_TXD_MMC2_SDWP(flags)				AM33XX_PIN_UART1_TXD(MUX_MODE1, flags)
+#define AM33XX_UART1_TXD_DCAN1_RX(flags)				AM33XX_PIN_UART1_TXD(MUX_MODE2, flags)
+#define AM33XX_UART1_TXD_I2C1_SCL(flags)				AM33XX_PIN_UART1_TXD(MUX_MODE3, flags)
+#define AM33XX_UART1_TXD_PR1_UART0_TXD(flags)				AM33XX_PIN_UART1_TXD(MUX_MODE5, flags)
+#define AM33XX_UART1_TXD_PR1_PRU0_PRU_R31_16(flags)			AM33XX_PIN_UART1_TXD(MUX_MODE6, flags)
+#define AM33XX_UART1_TXD_GPIO0_15(flags)				AM33XX_PIN_UART1_TXD(MUX_MODE7, flags)
+
+#define AM33XX_UART1_RXD(flags)						AM33XX_PIN_UART1_RXD(MUX_MODE0, flags)
+#define AM33XX_UART1_RXD_MMC1_SDWP(flags)				AM33XX_PIN_UART1_RXD(MUX_MODE1, flags)
+#define AM33XX_UART1_RXD_DCAN1_TX(flags)				AM33XX_PIN_UART1_RXD(MUX_MODE2, flags)
+#define AM33XX_UART1_RXD_I2C1_SDA(flags)				AM33XX_PIN_UART1_RXD(MUX_MODE3, flags)
+#define AM33XX_UART1_RXD_PR1_UART0_RXD(flags)				AM33XX_PIN_UART1_RXD(MUX_MODE5, flags)
+#define AM33XX_UART1_RXD_PR1_PRU1_PRU_R31_16(flags)			AM33XX_PIN_UART1_RXD(MUX_MODE6, flags)
+#define AM33XX_UART1_RXD_GPIO0_14(flags)				AM33XX_PIN_UART1_RXD(MUX_MODE7, flags)
+
+#define AM33XX_UART1_RTSN(flags)					AM33XX_PIN_UART1_RTSN(MUX_MODE0, flags)
+#define AM33XX_UART1_RTSN_TIMER5(flags)					AM33XX_PIN_UART1_RTSN(MUX_MODE1, flags)
+#define AM33XX_UART1_RTSN_DCAN0_RX(flags)				AM33XX_PIN_UART1_RTSN(MUX_MODE2, flags)
+#define AM33XX_UART1_RTSN_I2C2_SCL(flags)				AM33XX_PIN_UART1_RTSN(MUX_MODE3, flags)
+#define AM33XX_UART1_RTSN_SPI1_CS1(flags)				AM33XX_PIN_UART1_RTSN(MUX_MODE4, flags)
+#define AM33XX_UART1_RTSN_PR1_UART0_RTS_N(flags)			AM33XX_PIN_UART1_RTSN(MUX_MODE5, flags)
+#define AM33XX_UART1_RTSN_PR1_EDC_LATCH1_IN(flags)			AM33XX_PIN_UART1_RTSN(MUX_MODE6, flags)
+#define AM33XX_UART1_RTSN_GPIO0_13(flags)				AM33XX_PIN_UART1_RTSN(MUX_MODE7, flags)
+
+#define AM33XX_UART1_CTSN(flags)					AM33XX_PIN_UART1_CTSN(MUX_MODE0, flags)
+#define AM33XX_UART1_CTSN_TIMER6(flags)					AM33XX_PIN_UART1_CTSN(MUX_MODE1, flags)
+#define AM33XX_UART1_CTSN_DCAN0_TX(flags)				AM33XX_PIN_UART1_CTSN(MUX_MODE2, flags)
+#define AM33XX_UART1_CTSN_I2C2_SDA(flags)				AM33XX_PIN_UART1_CTSN(MUX_MODE3, flags)
+#define AM33XX_UART1_CTSN_SPI1_CS0(flags)				AM33XX_PIN_UART1_CTSN(MUX_MODE4, flags)
+#define AM33XX_UART1_CTSN_PR1_UART0_CTS_N(flags)			AM33XX_PIN_UART1_CTSN(MUX_MODE5, flags)
+#define AM33XX_UART1_CTSN_PR1_EDC_LATCH0_IN(flags)			AM33XX_PIN_UART1_CTSN(MUX_MODE6, flags)
+#define AM33XX_UART1_CTSN_GPIO0_12(flags)				AM33XX_PIN_UART1_CTSN(MUX_MODE7, flags)
+
+#define AM33XX_XDMA_EVENT_INTR0(flags)					AM33XX_PIN_XDMA_EVENT_INTR0(MUX_MODE0, flags)
+#define AM33XX_XDMA_EVENT_INTR0_TIMER4(flags)				AM33XX_PIN_XDMA_EVENT_INTR0(MUX_MODE2, flags)
+#define AM33XX_XDMA_EVENT_INTR0_CLKOUT1(flags)				AM33XX_PIN_XDMA_EVENT_INTR0(MUX_MODE3, flags)
+#define AM33XX_XDMA_EVENT_INTR0_SPI1_CS1(flags)				AM33XX_PIN_XDMA_EVENT_INTR0(MUX_MODE4, flags)
+#define AM33XX_XDMA_EVENT_INTR0_PR1_PRU1_PRU_R31_16(flags)		AM33XX_PIN_XDMA_EVENT_INTR0(MUX_MODE5, flags)
+#define AM33XX_XDMA_EVENT_INTR0_EMU2(flags)				AM33XX_PIN_XDMA_EVENT_INTR0(MUX_MODE6, flags)
+#define AM33XX_XDMA_EVENT_INTR0_GPIO0_19(flags)				AM33XX_PIN_XDMA_EVENT_INTR0(MUX_MODE7, flags)
+
+#define AM33XX_XDMA_EVENT_INTR1(flags)					AM33XX_PIN_XDMA_EVENT_INTR1(MUX_MODE0, flags)
+#define AM33XX_XDMA_EVENT_INTR1_TCLKIN(flags)				AM33XX_PIN_XDMA_EVENT_INTR1(MUX_MODE2, flags)
+#define AM33XX_XDMA_EVENT_INTR1_CLKOUT2(flags)				AM33XX_PIN_XDMA_EVENT_INTR1(MUX_MODE3, flags)
+#define AM33XX_XDMA_EVENT_INTR1_TIMER7(flags)				AM33XX_PIN_XDMA_EVENT_INTR1(MUX_MODE4, flags)
+#define AM33XX_XDMA_EVENT_INTR1_PR1_PRU0_PRU_R31_16(flags)		AM33XX_PIN_XDMA_EVENT_INTR1(MUX_MODE5, flags)
+#define AM33XX_XDMA_EVENT_INTR1_EMU3(flags)				AM33XX_PIN_XDMA_EVENT_INTR1(MUX_MODE6, flags)
+#define AM33XX_XDMA_EVENT_INTR1_GPIO0_20(flags)				AM33XX_PIN_XDMA_EVENT_INTR1(MUX_MODE7, flags)
+
+#define AM33XX_NNMI(flags)						AM33XX_PIN_NNMI(MUX_MODE0, flags)
+
+#define AM33XX_TMS(flags)						AM33XX_PIN_TMS(MUX_MODE0, flags)
+#define AM33XX_TDI(flags)						AM33XX_PIN_TDI(MUX_MODE0, flags)
+#define AM33XX_TDO(flags)						AM33XX_PIN_TDO(MUX_MODE0, flags)
+#define AM33XX_TCK(flags)						AM33XX_PIN_TCK(MUX_MODE0, flags)
+#define AM33XX_TRSTN(flags)						AM33XX_PIN_TRSTN(MUX_MODE0, flags)
+
+#define AM33XX_USB0_DRVVBUS(flags)					AM33XX_PIN_USB0_DRVVBUS(MUX_MODE0, flags)
+#define AM33XX_USB0_DRVVBUS_GPIO0_18(flags)				AM33XX_PIN_USB0_DRVVBUS(MUX_MODE7, flags)
+
+#define AM33XX_USB1_DRVVBUS(flags)					AM33XX_PIN_USB1_DRVVBUS(MUX_MODE0, flags)
+#define AM33XX_USB1_DRVVBUS_GPIO3_13(flags)				AM33XX_PIN_USB1_DRVVBUS(MUX_MODE7, flags)
+
+#endif
-- 
2.7.4

