==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.openpilotselfdrivecontrolsliblateral_mpclib_mpc_exportacado_solver.c_acado_multCTQC_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21558 ; free virtual = 44409
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21558 ; free virtual = 44409
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21558 ; free virtual = 44409
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'acado_multCTQC' into 'main' (extr_.openpilotselfdrivecontrolsliblateral_mpclib_mpc_exportacado_solver.c_acado_multCTQC_with_main.c:41) automatically.
WARNING: [SYNCHK 200-77] The top function 'main' has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21558 ; free virtual = 44409
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21540 ; free virtual = 44391
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21540 ; free virtual = 44391
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.73 seconds; current allocated memory: 94.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 94.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Setting dangling out port 'main/ap_return' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 94.852 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21539 ; free virtual = 44390
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.openpilotselfdrivecontrolsliblateral_mpclib_mpc_exportacado_solver.c_acado_multCTQC_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:10:51 ; elapsed = 01:13:40 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26844 ; free virtual = 37357
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:10:51 ; elapsed = 01:13:40 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26844 ; free virtual = 37357
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:10:52 ; elapsed = 01:13:41 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26844 ; free virtual = 37357
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] extr_.openpilotselfdrivecontrolsliblateral_mpclib_mpc_exportacado_solver.c_acado_multCTQC_with_main.c:21: unsupported memory access on variable 'Gx1' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.openpilotselfdrivecontrolsliblateral_mpclib_mpc_exportacado_solver.c_acado_multCTQC_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:11:05 ; elapsed = 01:15:55 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26842 ; free virtual = 37355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:11:05 ; elapsed = 01:15:55 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26842 ; free virtual = 37355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:11:07 ; elapsed = 01:15:57 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26842 ; free virtual = 37355
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] extr_.openpilotselfdrivecontrolsliblateral_mpclib_mpc_exportacado_solver.c_acado_multCTQC_with_main.c:22: unsupported memory access on variable 'acadoWorkspace.H' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.openpilotselfdrivecontrolsliblateral_mpclib_mpc_exportacado_solver.c_acado_multCTQC_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:11:19 ; elapsed = 01:16:53 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26841 ; free virtual = 37354
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:11:19 ; elapsed = 01:16:53 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26841 ; free virtual = 37354
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:11:21 ; elapsed = 01:16:54 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26842 ; free virtual = 37355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:11:21 ; elapsed = 01:16:54 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26842 ; free virtual = 37355
INFO: [XFORM 203-11] Balancing expressions in function 'acado_multCTQC' (extr_.openpilotselfdrivecontrolsliblateral_mpclib_mpc_exportacado_solver.c_acado_multCTQC_with_main.c:19)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:11:21 ; elapsed = 01:16:55 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26842 ; free virtual = 37355
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:11:21 ; elapsed = 01:16:55 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26842 ; free virtual = 37355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'acado_multCTQC' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acado_multCTQC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 270.83 seconds; current allocated memory: 183.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 184.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acado_multCTQC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'acado_multCTQC/Gx1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acado_multCTQC/Gx2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acado_multCTQC' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acado_multCTQC'.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 185.398 MB.
INFO: [RTMG 210-278] Implementing memory 'acado_multCTQC_acadoWorkspace_H_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:11:26 ; elapsed = 01:17:00 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26837 ; free virtual = 37354
INFO: [VHDL 208-304] Generating VHDL RTL for acado_multCTQC.
INFO: [VLOG 209-307] Generating Verilog RTL for acado_multCTQC.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.obs-studiolibobsobs-windows.c_get_virtual_key_with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.obs-studiolibobsobs-windows.c_get_virtual_key_with_main.c/solution1'.
