$date
	Sat Nov 12 02:41:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module Half_Adder_tb $end
$var wire 1 ! Sum $end
$var wire 1 " Carry $end
$var reg 1 # A $end
$var reg 1 $ B $end
$scope module UUT $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " Carry $end
$var wire 1 ! Sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#1000
1!
1$
#2000
0$
1#
#3000
1"
0!
1$
#4000
