// Seed: 3263087960
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  assign module_1.id_1 = 0;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    output logic id_2,
    output tri1 id_3,
    input wire id_4,
    input supply1 id_5,
    input wor id_6,
    input uwire id_7,
    input tri0 id_8,
    input supply1 id_9,
    input tri id_10,
    output wor id_11,
    input supply0 id_12,
    input supply0 id_13
);
  always @(posedge -1'b0 ? id_5 : id_9 or posedge id_10) begin : LABEL_0
    id_2 <= id_8;
  end
  localparam id_15 = 1;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
