V 51
K 80993278890 or4
Y 0
D 0 0 850 1100
Z 0
i 187
N 115
J 335 445 2
J 425 445 1
S 1 2
L 345 445 10 0 3 0 1 0 O
T 745 130 20 0 3 JRG
Q 14 0 0
T 700 30 10 0 3 A
T 700 50 10 0 3 1
T 30 30 10 0 3 Copyright (c) 1994, Xilinx Inc.
T 460 50 10 0 3 30th September 2003
I 186 virtex2p:OR5 1 255 385 0 1 '
C 115 1 8 0
C 111 1 1 0
C 111 3 6 0
C 111 12 7 0
C 111 7 5 0
C 111 8 9 0
N 111
J 255 485 2
J 155 485 11
J 255 465 2
J 155 465 11
J 155 505 9
J 110 505 7
J 255 425 2
J 255 405 2
J 155 405 9
J 155 425 11
J 155 445 11
J 255 445 2
B 4 2
B 11 4
S 11 12
L 165 445 10 0 3 0 1 0 I2
B 10 11
B 9 10
S 9 8
L 165 405 10 0 3 0 1 0 I0
S 10 7
L 165 425 10 0 3 0 1 0 I1
B 2 5
B 6 5
L 115 510 10 0 3 0 1 0 I[4:0]
S 4 3
L 165 465 10 0 3 0 1 0 I3
S 2 1
L 165 485 10 0 3 0 1 0 I4
I 102 virtex2p:ASHEETP 1 410 0 0 1 '
T 500 100 10 0 3 VIRTEX Family OR5 Macro
T 500 80 10 0 3 5-Input bus OR gate
E
