					Autoliv Electronics Document
--------------------------------------------------------------------------
Nightly test: No
Test type: Requirement-Based test
Regression Test: No
Fault injection method used: No
Resource usage evaluation: No
Priority: No
Safety relevant: No
Requirement under test: ARCH_SW_CIL_0025
ARCH_SW_CIL_0025: If value for Signal Presf_Enbl_ST3 is not 1 (is 0 or 3) then cycle request coming from PRE-SAFE or ORC should be inhibitted/aborted 
--------------------------------------------------------------------------

Preconditions

	Step 1: Bench Initialization

	Step 2: Start Development Session.

	Step 3: Set signal Presf_Enbl_ST3 to 0x0.

	Step 4: Set a breakpoint in function cil_ManageInhibitConditions at line CIL_SET_INHIB_MASK_OFF (KU8_CIL_PresfEnableInhibition);.

	Step 5: Read variable cil_stPresfActAdjFrame.Presf_Enbl_ST3 
		Expected result:  0x0.

Action: ARCH_SW_CIL_0025

	Step 6: Check if CPU stopped in function cil_ManageInhibitConditions at line CIL_SET_INHIB_MASK_OFF (KU8_CIL_PresfEnableInhibition);. 
		Expected result:  CPU stopped at BP

Postcondition

	Step 7: Return ECU to default values
